
D:/Documentos/REPOS/Github/M0Sense-BL702-Autocontenido/bl_mcu_sdk/out/m0sense_apps/imu_lcd/imu_lcd_bl702.elf:     file format elf32-littleriscv


Disassembly of section .text:

23000000 <__text_code_start__>:
     * it's not valid to obtain the address of any symbol without GP
     * configured.  The C environment might go ahead and do this again, but
     * that's safe as it's a fixed register. */
.option push
.option norelax
    la gp, __global_pointer$
23000000:	1f017197          	auipc	gp,0x1f017
23000004:	80018193          	addi	gp,gp,-2048 # 42016800 <__global_pointer$>
.option pop

    /* Disable global interrupt */
    /*clear_csr(mstatus, MSTATUS_MIE);*/
    csrci mstatus,8
23000008:	30047073          	csrci	mstatus,8

    /* Set up a simple trap vector to catch anything that goes wrong early in
     * the boot process. */
    la t0, Trap_Handler_Stub
2300000c:	00007297          	auipc	t0,0x7
23000010:	ab428293          	addi	t0,t0,-1356 # 23006ac0 <Trap_Handler_Stub>
    /* enable CLIC Vectored mode */
    ori	t0,t0,3
23000014:	0032e293          	ori	t0,t0,3
    csrw mtvec, t0
23000018:	30529073          	csrw	mtvec,t0
    /* enable chicken bit if core is bullet series*/
    la t0, __metal_chicken_bit
2300001c:	00000293          	li	t0,0
    beqz t0, 1f
23000020:	00028463          	beqz	t0,23000028 <__text_code_start__+0x28>
    csrwi 0x7C1, 0
23000024:	7c105073          	csrwi	0x7c1,0
     * C, so here we set up a C environment.  First we set up a stack pointer,
     * which is left as a weak reference in order to allow initialization
     * routines that do not need a stack to be set up to transparently be
     * called. */
    .weak __StackTop
    la sp, __StackTop
23000028:	1f016117          	auipc	sp,0x1f016
2300002c:	fd810113          	addi	sp,sp,-40 # 42016000 <dmax_device>

    /* Intial the mtvt, MUST BE 64 bytes aligned*/
    .weak __Vectors
    la t0, __Vectors
23000030:	00000297          	auipc	t0,0x0
23000034:	05028293          	addi	t0,t0,80 # 23000080 <__Vectors>
    // From drivers/bl702_driver/risc-v/Core/Include/riscv_encoding.h
    csrw CSR_MTVT, t0
23000038:	30729073          	csrw	mtvt,t0

#ifdef __riscv_float_abi_single
    /* deal with FP */
    /* Is F extension present? */
    csrr t0, misa
2300003c:	301022f3          	csrr	t0,misa
    andi t0, t0, (1 << ('F' - 'A'))
23000040:	0202f293          	andi	t0,t0,32
    beqz t0, 1f
23000044:	00028763          	beqz	t0,23000052 <__text_code_start__+0x52>
    /* If so, enable it */
    li t0, MSTATUS_FS
23000048:	6299                	lui	t0,0x6
    csrs mstatus, t0
2300004a:	3002a073          	csrs	mstatus,t0
    fssr x0
2300004e:	00301073          	fscsr	zero
     * just skip over the call entirely.   Note that __metal_initialize isn't
     * actually a full C function, as it doesn't end up with the .bss or .data
     * segments having been initialized.  This is done to avoid putting a
     * burden on systems that can be initialized without having a C environment
     * set up. */
    call SystemInit
23000052:	363060ef          	jal	ra,23006bb4 <SystemInit>

    /* start load code to itcm like. */
    call start_load
23000056:	71e060ef          	jal	ra,23006774 <start_load>

    jal System_Post_Init
2300005a:	429060ef          	jal	ra,23006c82 <System_Post_Init>
    /* At this point we can enter the C runtime's startup file.  The arguments
     * to this function are designed to match those provided to the SEE, just
     * so we don't have to write another ABI. */
    csrr a0, mhartid
2300005e:	f1402573          	csrr	a0,mhartid
    li a1, 0
23000062:	4581                	li	a1,0
    li a2, 0
23000064:	4601                	li	a2,0
    call main
23000066:	773020ef          	jal	ra,23002fd8 <main>

    csrci mstatus, (1 << 3)
2300006a:	30047073          	csrci	mstatus,8

2300006e <__exit>:

__exit:
    j __exit
2300006e:	a001                	j	2300006e <__exit>
	...

23000080 <__Vectors>:
	...
2300008c:	6a1c 2300 0000 0000 0000 0000 0000 0000     .j.#............
2300009c:	6a1c 2300 0001 0000 0000 0000 0102 0000     .j.#............
230000ac:	6a1c 2300 6a1c 2300 0000 0000 0000 0000     .j.#.j.#........
230000bc:	0000 0000 6a1c 2300 6a1c 2300 6a1c 2300     .....j.#.j.#.j.#
230000cc:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
230000dc:	0000 0000 6a1c 2300 6a1c 2300 6a1c 2300     .....j.#.j.#.j.#
230000ec:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
230000fc:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
2300010c:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
2300011c:	6a1c 2300 0000 0000 6a1c 2300 6a1c 2300     .j.#.....j.#.j.#
2300012c:	6a1c 2300 0000 0000 6a1c 2300 6a1c 2300     .j.#.....j.#.j.#
2300013c:	0000 0000 6a1c 2300 0000 0000 6a1c 2300     .....j.#.....j.#
2300014c:	0000 0000 6a1c 2300 6a1c 2300 6a1c 2300     .....j.#.j.#.j.#
2300015c:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
2300016c:	0000 0000 6a1c 2300 6a1c 2300 0000 0000     .....j.#.j.#....
2300017c:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
2300018c:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
2300019c:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
230001ac:	6a1c 2300 6a1c 2300 6a1c 2300 6a1c 2300     .j.#.j.#.j.#.j.#
230001bc:	6a1c 2300 0000 0000                         .j.#....

230001c4 <__fsym___cmd_memtrace>:
230001c4:	fa9c 2300 db8a 2300                         ...#...#

230001cc <__fsym___cmd_help>:
230001cc:	fa90 2300 da2c 2300                         ...#,..#

230001d4 <cdc_descriptor>:
230001d4:	0112 0200 0202 4001 ffff ffff 0100 0201     .......@........
230001e4:	0103 0209 004b 0102 8000 0832 000b 0202     ....K.....2.....
230001f4:	0102 0900 0004 0100 0202 0201 2405 1000     .............$..
23000204:	0501 0124 0100 2404 0202 2405 0006 0701     ..$....$...$....
23000214:	8305 4003 0000 0409 0001 0a02 0000 0700     ...@............
23000224:	0105 4002 0000 0507 0282 0040 0400 0903     ...@......@.....
23000234:	1204 4203 6f00 7500 6600 6600 6100 6c00     ...B.o.u.f.f.a.l
23000244:	6f00 2400 4203 6f00 7500 6600 6600 6100     .o.$.B.o.u.f.f.a
23000254:	6c00 6f00 2000 4300 4400 4300 2000 4400     .l.o. .C.D.C. .D
23000264:	4500 4d00 4f00 1600 3203 3000 3200 3100     .E.M.O...2.0.2.1
23000274:	3000 3300 3100 3000 3000 3000 0000 0000     .0.3.1.0.0.0....

23000284 <memset>:
23000284:	433d                	li	t1,15
23000286:	872a                	mv	a4,a0
23000288:	02c37363          	bgeu	t1,a2,230002ae <memset+0x2a>
2300028c:	00f77793          	andi	a5,a4,15
23000290:	efbd                	bnez	a5,2300030e <memset+0x8a>
23000292:	e5ad                	bnez	a1,230002fc <memset+0x78>
23000294:	ff067693          	andi	a3,a2,-16
23000298:	8a3d                	andi	a2,a2,15
2300029a:	96ba                	add	a3,a3,a4
2300029c:	c30c                	sw	a1,0(a4)
2300029e:	c34c                	sw	a1,4(a4)
230002a0:	c70c                	sw	a1,8(a4)
230002a2:	c74c                	sw	a1,12(a4)
230002a4:	0741                	addi	a4,a4,16
230002a6:	fed76be3          	bltu	a4,a3,2300029c <memset+0x18>
230002aa:	e211                	bnez	a2,230002ae <memset+0x2a>
230002ac:	8082                	ret
230002ae:	40c306b3          	sub	a3,t1,a2
230002b2:	068a                	slli	a3,a3,0x2
230002b4:	00000297          	auipc	t0,0x0
230002b8:	9696                	add	a3,a3,t0
230002ba:	00a68067          	jr	10(a3)
230002be:	00b70723          	sb	a1,14(a4)
230002c2:	00b706a3          	sb	a1,13(a4)
230002c6:	00b70623          	sb	a1,12(a4)
230002ca:	00b705a3          	sb	a1,11(a4)
230002ce:	00b70523          	sb	a1,10(a4)
230002d2:	00b704a3          	sb	a1,9(a4)
230002d6:	00b70423          	sb	a1,8(a4)
230002da:	00b703a3          	sb	a1,7(a4)
230002de:	00b70323          	sb	a1,6(a4)
230002e2:	00b702a3          	sb	a1,5(a4)
230002e6:	00b70223          	sb	a1,4(a4)
230002ea:	00b701a3          	sb	a1,3(a4)
230002ee:	00b70123          	sb	a1,2(a4)
230002f2:	00b700a3          	sb	a1,1(a4)
230002f6:	00b70023          	sb	a1,0(a4)
230002fa:	8082                	ret
230002fc:	0ff5f593          	zext.b	a1,a1
23000300:	00859693          	slli	a3,a1,0x8
23000304:	8dd5                	or	a1,a1,a3
23000306:	01059693          	slli	a3,a1,0x10
2300030a:	8dd5                	or	a1,a1,a3
2300030c:	b761                	j	23000294 <memset+0x10>
2300030e:	00279693          	slli	a3,a5,0x2
23000312:	00000297          	auipc	t0,0x0
23000316:	9696                	add	a3,a3,t0
23000318:	8286                	mv	t0,ra
2300031a:	fa8680e7          	jalr	-88(a3)
2300031e:	8096                	mv	ra,t0
23000320:	17c1                	addi	a5,a5,-16
23000322:	8f1d                	sub	a4,a4,a5
23000324:	963e                	add	a2,a2,a5
23000326:	f8c374e3          	bgeu	t1,a2,230002ae <memset+0x2a>
2300032a:	b7a5                	j	23000292 <memset+0xe>

2300032c <__ctzsi2>:
2300032c:	40a007b3          	neg	a5,a0
23000330:	8d7d                	and	a0,a0,a5
23000332:	67c1                	lui	a5,0x10
23000334:	02f57363          	bgeu	a0,a5,2300035a <__ctzsi2+0x2e>
23000338:	0ff00793          	li	a5,255
2300033c:	00a7b7b3          	sltu	a5,a5,a0
23000340:	078e                	slli	a5,a5,0x3
23000342:	00f55533          	srl	a0,a0,a5
23000346:	0000f717          	auipc	a4,0xf
2300034a:	76670713          	addi	a4,a4,1894 # 2300faac <__clz_tab>
2300034e:	953a                	add	a0,a0,a4
23000350:	00054503          	lbu	a0,0(a0)
23000354:	17fd                	addi	a5,a5,-1
23000356:	953e                	add	a0,a0,a5
23000358:	8082                	ret
2300035a:	01000737          	lui	a4,0x1000
2300035e:	47c1                	li	a5,16
23000360:	fee561e3          	bltu	a0,a4,23000342 <__ctzsi2+0x16>
23000364:	47e1                	li	a5,24
23000366:	bff1                	j	23000342 <__ctzsi2+0x16>

23000368 <__udivdi3>:
23000368:	88aa                	mv	a7,a0
2300036a:	87ae                	mv	a5,a1
2300036c:	8832                	mv	a6,a2
2300036e:	8536                	mv	a0,a3
23000370:	8346                	mv	t1,a7
23000372:	20069663          	bnez	a3,2300057e <__udivdi3+0x216>
23000376:	0000f697          	auipc	a3,0xf
2300037a:	73668693          	addi	a3,a3,1846 # 2300faac <__clz_tab>
2300037e:	0ac5ff63          	bgeu	a1,a2,2300043c <__udivdi3+0xd4>
23000382:	6741                	lui	a4,0x10
23000384:	0ae67563          	bgeu	a2,a4,2300042e <__udivdi3+0xc6>
23000388:	0ff00713          	li	a4,255
2300038c:	00c73733          	sltu	a4,a4,a2
23000390:	070e                	slli	a4,a4,0x3
23000392:	00e65533          	srl	a0,a2,a4
23000396:	96aa                	add	a3,a3,a0
23000398:	0006c683          	lbu	a3,0(a3)
2300039c:	02000513          	li	a0,32
230003a0:	9736                	add	a4,a4,a3
230003a2:	40e506b3          	sub	a3,a0,a4
230003a6:	00e50b63          	beq	a0,a4,230003bc <__udivdi3+0x54>
230003aa:	00d795b3          	sll	a1,a5,a3
230003ae:	00e8d733          	srl	a4,a7,a4
230003b2:	00d61833          	sll	a6,a2,a3
230003b6:	8dd9                	or	a1,a1,a4
230003b8:	00d89333          	sll	t1,a7,a3
230003bc:	01085893          	srli	a7,a6,0x10
230003c0:	0315d6b3          	divu	a3,a1,a7
230003c4:	01081613          	slli	a2,a6,0x10
230003c8:	8241                	srli	a2,a2,0x10
230003ca:	01035793          	srli	a5,t1,0x10
230003ce:	0315f733          	remu	a4,a1,a7
230003d2:	8536                	mv	a0,a3
230003d4:	02d605b3          	mul	a1,a2,a3
230003d8:	0742                	slli	a4,a4,0x10
230003da:	8fd9                	or	a5,a5,a4
230003dc:	00b7fc63          	bgeu	a5,a1,230003f4 <__udivdi3+0x8c>
230003e0:	97c2                	add	a5,a5,a6
230003e2:	fff68513          	addi	a0,a3,-1
230003e6:	0107e763          	bltu	a5,a6,230003f4 <__udivdi3+0x8c>
230003ea:	00b7f563          	bgeu	a5,a1,230003f4 <__udivdi3+0x8c>
230003ee:	ffe68513          	addi	a0,a3,-2
230003f2:	97c2                	add	a5,a5,a6
230003f4:	8f8d                	sub	a5,a5,a1
230003f6:	0317f733          	remu	a4,a5,a7
230003fa:	0342                	slli	t1,t1,0x10
230003fc:	01035313          	srli	t1,t1,0x10
23000400:	0317d7b3          	divu	a5,a5,a7
23000404:	0742                	slli	a4,a4,0x10
23000406:	00676333          	or	t1,a4,t1
2300040a:	02f606b3          	mul	a3,a2,a5
2300040e:	863e                	mv	a2,a5
23000410:	00d37b63          	bgeu	t1,a3,23000426 <__udivdi3+0xbe>
23000414:	9342                	add	t1,t1,a6
23000416:	fff78613          	addi	a2,a5,-1 # ffff <StackSize+0xefff>
2300041a:	01036663          	bltu	t1,a6,23000426 <__udivdi3+0xbe>
2300041e:	00d37463          	bgeu	t1,a3,23000426 <__udivdi3+0xbe>
23000422:	ffe78613          	addi	a2,a5,-2
23000426:	0542                	slli	a0,a0,0x10
23000428:	8d51                	or	a0,a0,a2
2300042a:	4581                	li	a1,0
2300042c:	a85d                	j	230004e2 <__udivdi3+0x17a>
2300042e:	01000537          	lui	a0,0x1000
23000432:	4741                	li	a4,16
23000434:	f4a66fe3          	bltu	a2,a0,23000392 <__udivdi3+0x2a>
23000438:	4761                	li	a4,24
2300043a:	bfa1                	j	23000392 <__udivdi3+0x2a>
2300043c:	e601                	bnez	a2,23000444 <__udivdi3+0xdc>
2300043e:	4705                	li	a4,1
23000440:	02c75833          	divu	a6,a4,a2
23000444:	6741                	lui	a4,0x10
23000446:	08e87f63          	bgeu	a6,a4,230004e4 <__udivdi3+0x17c>
2300044a:	0ff00713          	li	a4,255
2300044e:	01077363          	bgeu	a4,a6,23000454 <__udivdi3+0xec>
23000452:	4521                	li	a0,8
23000454:	00a85733          	srl	a4,a6,a0
23000458:	96ba                	add	a3,a3,a4
2300045a:	0006c703          	lbu	a4,0(a3)
2300045e:	02000613          	li	a2,32
23000462:	972a                	add	a4,a4,a0
23000464:	40e606b3          	sub	a3,a2,a4
23000468:	08e61563          	bne	a2,a4,230004f2 <__udivdi3+0x18a>
2300046c:	410787b3          	sub	a5,a5,a6
23000470:	4585                	li	a1,1
23000472:	01085893          	srli	a7,a6,0x10
23000476:	01081613          	slli	a2,a6,0x10
2300047a:	8241                	srli	a2,a2,0x10
2300047c:	01035713          	srli	a4,t1,0x10
23000480:	0317f6b3          	remu	a3,a5,a7
23000484:	0317d7b3          	divu	a5,a5,a7
23000488:	06c2                	slli	a3,a3,0x10
2300048a:	8f55                	or	a4,a4,a3
2300048c:	02f60e33          	mul	t3,a2,a5
23000490:	853e                	mv	a0,a5
23000492:	01c77c63          	bgeu	a4,t3,230004aa <__udivdi3+0x142>
23000496:	9742                	add	a4,a4,a6
23000498:	fff78513          	addi	a0,a5,-1
2300049c:	01076763          	bltu	a4,a6,230004aa <__udivdi3+0x142>
230004a0:	01c77563          	bgeu	a4,t3,230004aa <__udivdi3+0x142>
230004a4:	ffe78513          	addi	a0,a5,-2
230004a8:	9742                	add	a4,a4,a6
230004aa:	41c70733          	sub	a4,a4,t3
230004ae:	031777b3          	remu	a5,a4,a7
230004b2:	0342                	slli	t1,t1,0x10
230004b4:	01035313          	srli	t1,t1,0x10
230004b8:	03175733          	divu	a4,a4,a7
230004bc:	07c2                	slli	a5,a5,0x10
230004be:	0067e333          	or	t1,a5,t1
230004c2:	02e606b3          	mul	a3,a2,a4
230004c6:	863a                	mv	a2,a4
230004c8:	00d37b63          	bgeu	t1,a3,230004de <__udivdi3+0x176>
230004cc:	9342                	add	t1,t1,a6
230004ce:	fff70613          	addi	a2,a4,-1 # ffff <StackSize+0xefff>
230004d2:	01036663          	bltu	t1,a6,230004de <__udivdi3+0x176>
230004d6:	00d37463          	bgeu	t1,a3,230004de <__udivdi3+0x176>
230004da:	ffe70613          	addi	a2,a4,-2
230004de:	0542                	slli	a0,a0,0x10
230004e0:	8d51                	or	a0,a0,a2
230004e2:	8082                	ret
230004e4:	01000737          	lui	a4,0x1000
230004e8:	4541                	li	a0,16
230004ea:	f6e865e3          	bltu	a6,a4,23000454 <__udivdi3+0xec>
230004ee:	4561                	li	a0,24
230004f0:	b795                	j	23000454 <__udivdi3+0xec>
230004f2:	00d81833          	sll	a6,a6,a3
230004f6:	00e7d533          	srl	a0,a5,a4
230004fa:	00d89333          	sll	t1,a7,a3
230004fe:	00d797b3          	sll	a5,a5,a3
23000502:	00e8d733          	srl	a4,a7,a4
23000506:	01085893          	srli	a7,a6,0x10
2300050a:	00f76633          	or	a2,a4,a5
2300050e:	03157733          	remu	a4,a0,a7
23000512:	01081793          	slli	a5,a6,0x10
23000516:	83c1                	srli	a5,a5,0x10
23000518:	01065593          	srli	a1,a2,0x10
2300051c:	03155533          	divu	a0,a0,a7
23000520:	0742                	slli	a4,a4,0x10
23000522:	8f4d                	or	a4,a4,a1
23000524:	02a786b3          	mul	a3,a5,a0
23000528:	85aa                	mv	a1,a0
2300052a:	00d77c63          	bgeu	a4,a3,23000542 <__udivdi3+0x1da>
2300052e:	9742                	add	a4,a4,a6
23000530:	fff50593          	addi	a1,a0,-1 # ffffff <StackSize+0xffefff>
23000534:	01076763          	bltu	a4,a6,23000542 <__udivdi3+0x1da>
23000538:	00d77563          	bgeu	a4,a3,23000542 <__udivdi3+0x1da>
2300053c:	ffe50593          	addi	a1,a0,-2
23000540:	9742                	add	a4,a4,a6
23000542:	40d706b3          	sub	a3,a4,a3
23000546:	0316f733          	remu	a4,a3,a7
2300054a:	0642                	slli	a2,a2,0x10
2300054c:	8241                	srli	a2,a2,0x10
2300054e:	0316d6b3          	divu	a3,a3,a7
23000552:	0742                	slli	a4,a4,0x10
23000554:	02d78533          	mul	a0,a5,a3
23000558:	00c767b3          	or	a5,a4,a2
2300055c:	8736                	mv	a4,a3
2300055e:	00a7fc63          	bgeu	a5,a0,23000576 <__udivdi3+0x20e>
23000562:	97c2                	add	a5,a5,a6
23000564:	fff68713          	addi	a4,a3,-1
23000568:	0107e763          	bltu	a5,a6,23000576 <__udivdi3+0x20e>
2300056c:	00a7f563          	bgeu	a5,a0,23000576 <__udivdi3+0x20e>
23000570:	ffe68713          	addi	a4,a3,-2
23000574:	97c2                	add	a5,a5,a6
23000576:	05c2                	slli	a1,a1,0x10
23000578:	8f89                	sub	a5,a5,a0
2300057a:	8dd9                	or	a1,a1,a4
2300057c:	bddd                	j	23000472 <__udivdi3+0x10a>
2300057e:	14d5e263          	bltu	a1,a3,230006c2 <__udivdi3+0x35a>
23000582:	6741                	lui	a4,0x10
23000584:	02e6ff63          	bgeu	a3,a4,230005c2 <__udivdi3+0x25a>
23000588:	0ff00713          	li	a4,255
2300058c:	00d735b3          	sltu	a1,a4,a3
23000590:	058e                	slli	a1,a1,0x3
23000592:	00b6d533          	srl	a0,a3,a1
23000596:	0000f717          	auipc	a4,0xf
2300059a:	51670713          	addi	a4,a4,1302 # 2300faac <__clz_tab>
2300059e:	972a                	add	a4,a4,a0
230005a0:	00074703          	lbu	a4,0(a4)
230005a4:	02000513          	li	a0,32
230005a8:	972e                	add	a4,a4,a1
230005aa:	40e505b3          	sub	a1,a0,a4
230005ae:	02e51163          	bne	a0,a4,230005d0 <__udivdi3+0x268>
230005b2:	4505                	li	a0,1
230005b4:	f2f6e7e3          	bltu	a3,a5,230004e2 <__udivdi3+0x17a>
230005b8:	00c8b533          	sltu	a0,a7,a2
230005bc:	00154513          	xori	a0,a0,1
230005c0:	b70d                	j	230004e2 <__udivdi3+0x17a>
230005c2:	01000737          	lui	a4,0x1000
230005c6:	45c1                	li	a1,16
230005c8:	fce6e5e3          	bltu	a3,a4,23000592 <__udivdi3+0x22a>
230005cc:	45e1                	li	a1,24
230005ce:	b7d1                	j	23000592 <__udivdi3+0x22a>
230005d0:	00e65833          	srl	a6,a2,a4
230005d4:	00b696b3          	sll	a3,a3,a1
230005d8:	00d86833          	or	a6,a6,a3
230005dc:	00e7d333          	srl	t1,a5,a4
230005e0:	01085e93          	srli	t4,a6,0x10
230005e4:	03d376b3          	remu	a3,t1,t4
230005e8:	00b797b3          	sll	a5,a5,a1
230005ec:	00e8d733          	srl	a4,a7,a4
230005f0:	00b61e33          	sll	t3,a2,a1
230005f4:	00f76633          	or	a2,a4,a5
230005f8:	01081793          	slli	a5,a6,0x10
230005fc:	83c1                	srli	a5,a5,0x10
230005fe:	01065713          	srli	a4,a2,0x10
23000602:	03d35333          	divu	t1,t1,t4
23000606:	06c2                	slli	a3,a3,0x10
23000608:	8f55                	or	a4,a4,a3
2300060a:	02678f33          	mul	t5,a5,t1
2300060e:	851a                	mv	a0,t1
23000610:	01e77c63          	bgeu	a4,t5,23000628 <__udivdi3+0x2c0>
23000614:	9742                	add	a4,a4,a6
23000616:	fff30513          	addi	a0,t1,-1
2300061a:	01076763          	bltu	a4,a6,23000628 <__udivdi3+0x2c0>
2300061e:	01e77563          	bgeu	a4,t5,23000628 <__udivdi3+0x2c0>
23000622:	ffe30513          	addi	a0,t1,-2
23000626:	9742                	add	a4,a4,a6
23000628:	41e70733          	sub	a4,a4,t5
2300062c:	03d776b3          	remu	a3,a4,t4
23000630:	03d75733          	divu	a4,a4,t4
23000634:	06c2                	slli	a3,a3,0x10
23000636:	02e78333          	mul	t1,a5,a4
2300063a:	01061793          	slli	a5,a2,0x10
2300063e:	83c1                	srli	a5,a5,0x10
23000640:	8fd5                	or	a5,a5,a3
23000642:	863a                	mv	a2,a4
23000644:	0067fc63          	bgeu	a5,t1,2300065c <__udivdi3+0x2f4>
23000648:	97c2                	add	a5,a5,a6
2300064a:	fff70613          	addi	a2,a4,-1 # ffffff <StackSize+0xffefff>
2300064e:	0107e763          	bltu	a5,a6,2300065c <__udivdi3+0x2f4>
23000652:	0067f563          	bgeu	a5,t1,2300065c <__udivdi3+0x2f4>
23000656:	ffe70613          	addi	a2,a4,-2
2300065a:	97c2                	add	a5,a5,a6
2300065c:	0542                	slli	a0,a0,0x10
2300065e:	6ec1                	lui	t4,0x10
23000660:	8d51                	or	a0,a0,a2
23000662:	fffe8693          	addi	a3,t4,-1 # ffff <StackSize+0xefff>
23000666:	010e5613          	srli	a2,t3,0x10
2300066a:	01055813          	srli	a6,a0,0x10
2300066e:	406787b3          	sub	a5,a5,t1
23000672:	00d57333          	and	t1,a0,a3
23000676:	00de76b3          	and	a3,t3,a3
2300067a:	02d30e33          	mul	t3,t1,a3
2300067e:	02d806b3          	mul	a3,a6,a3
23000682:	010e5713          	srli	a4,t3,0x10
23000686:	02c30333          	mul	t1,t1,a2
2300068a:	9336                	add	t1,t1,a3
2300068c:	971a                	add	a4,a4,t1
2300068e:	02c80833          	mul	a6,a6,a2
23000692:	00d77363          	bgeu	a4,a3,23000698 <__udivdi3+0x330>
23000696:	9876                	add	a6,a6,t4
23000698:	01075693          	srli	a3,a4,0x10
2300069c:	9836                	add	a6,a6,a3
2300069e:	0307e063          	bltu	a5,a6,230006be <__udivdi3+0x356>
230006a2:	d90794e3          	bne	a5,a6,2300042a <__udivdi3+0xc2>
230006a6:	67c1                	lui	a5,0x10
230006a8:	17fd                	addi	a5,a5,-1
230006aa:	8f7d                	and	a4,a4,a5
230006ac:	0742                	slli	a4,a4,0x10
230006ae:	00fe7e33          	and	t3,t3,a5
230006b2:	00b898b3          	sll	a7,a7,a1
230006b6:	9772                	add	a4,a4,t3
230006b8:	4581                	li	a1,0
230006ba:	e2e8f4e3          	bgeu	a7,a4,230004e2 <__udivdi3+0x17a>
230006be:	157d                	addi	a0,a0,-1
230006c0:	b3ad                	j	2300042a <__udivdi3+0xc2>
230006c2:	4581                	li	a1,0
230006c4:	4501                	li	a0,0
230006c6:	bd31                	j	230004e2 <__udivdi3+0x17a>

230006c8 <__adddf3>:
230006c8:	1101                	addi	sp,sp,-32
230006ca:	ce06                	sw	ra,28(sp)
230006cc:	cc22                	sw	s0,24(sp)
230006ce:	ca26                	sw	s1,20(sp)
230006d0:	c84a                	sw	s2,16(sp)
230006d2:	c64e                	sw	s3,12(sp)
230006d4:	c452                	sw	s4,8(sp)
230006d6:	002029f3          	frrm	s3
230006da:	001008b7          	lui	a7,0x100
230006de:	18fd                	addi	a7,a7,-1
230006e0:	00b8f733          	and	a4,a7,a1
230006e4:	0145d413          	srli	s0,a1,0x14
230006e8:	01f5d493          	srli	s1,a1,0x1f
230006ec:	0146d593          	srli	a1,a3,0x14
230006f0:	00371793          	slli	a5,a4,0x3
230006f4:	00d8f8b3          	and	a7,a7,a3
230006f8:	01d55713          	srli	a4,a0,0x1d
230006fc:	7ff47413          	andi	s0,s0,2047
23000700:	7ff5f593          	andi	a1,a1,2047
23000704:	8f5d                	or	a4,a4,a5
23000706:	01f6d313          	srli	t1,a3,0x1f
2300070a:	00351793          	slli	a5,a0,0x3
2300070e:	01d65693          	srli	a3,a2,0x1d
23000712:	088e                	slli	a7,a7,0x3
23000714:	40b40533          	sub	a0,s0,a1
23000718:	00361813          	slli	a6,a2,0x3
2300071c:	0116e6b3          	or	a3,a3,a7
23000720:	862a                	mv	a2,a0
23000722:	34649163          	bne	s1,t1,23000a64 <__adddf3+0x39c>
23000726:	10a05963          	blez	a0,23000838 <__adddf3+0x170>
2300072a:	e1b9                	bnez	a1,23000770 <__adddf3+0xa8>
2300072c:	0106e533          	or	a0,a3,a6
23000730:	e511                	bnez	a0,2300073c <__adddf3+0x74>
23000732:	7ff00693          	li	a3,2047
23000736:	2ad61c63          	bne	a2,a3,230009ee <__adddf3+0x326>
2300073a:	a839                	j	23000758 <__adddf3+0x90>
2300073c:	fff60513          	addi	a0,a2,-1
23000740:	e901                	bnez	a0,23000750 <__adddf3+0x88>
23000742:	983e                	add	a6,a6,a5
23000744:	96ba                	add	a3,a3,a4
23000746:	00f837b3          	sltu	a5,a6,a5
2300074a:	96be                	add	a3,a3,a5
2300074c:	4605                	li	a2,1
2300074e:	a059                	j	230007d4 <__adddf3+0x10c>
23000750:	7ff00893          	li	a7,2047
23000754:	05161163          	bne	a2,a7,23000796 <__adddf3+0xce>
23000758:	00f766b3          	or	a3,a4,a5
2300075c:	6e068c63          	beqz	a3,23000e54 <__adddf3+0x78c>
23000760:	004006b7          	lui	a3,0x400
23000764:	8ef9                	and	a3,a3,a4
23000766:	4401                	li	s0,0
23000768:	20069263          	bnez	a3,2300096c <__adddf3+0x2a4>
2300076c:	45c1                	li	a1,16
2300076e:	aafd                	j	2300096c <__adddf3+0x2a4>
23000770:	7ff00613          	li	a2,2047
23000774:	00c41e63          	bne	s0,a2,23000790 <__adddf3+0xc8>
23000778:	00f766b3          	or	a3,a4,a5
2300077c:	6c068f63          	beqz	a3,23000e5a <__adddf3+0x792>
23000780:	004006b7          	lui	a3,0x400
23000784:	8ef9                	and	a3,a3,a4
23000786:	12068563          	beqz	a3,230008b0 <__adddf3+0x1e8>
2300078a:	7ff00613          	li	a2,2047
2300078e:	a485                	j	230009ee <__adddf3+0x326>
23000790:	00800637          	lui	a2,0x800
23000794:	8ed1                	or	a3,a3,a2
23000796:	03800613          	li	a2,56
2300079a:	08a64a63          	blt	a2,a0,2300082e <__adddf3+0x166>
2300079e:	467d                	li	a2,31
230007a0:	06a64063          	blt	a2,a0,23000800 <__adddf3+0x138>
230007a4:	02000613          	li	a2,32
230007a8:	8e09                	sub	a2,a2,a0
230007aa:	00a858b3          	srl	a7,a6,a0
230007ae:	00c695b3          	sll	a1,a3,a2
230007b2:	00c81833          	sll	a6,a6,a2
230007b6:	0115e5b3          	or	a1,a1,a7
230007ba:	01003833          	snez	a6,a6
230007be:	0105e833          	or	a6,a1,a6
230007c2:	00a6d533          	srl	a0,a3,a0
230007c6:	983e                	add	a6,a6,a5
230007c8:	953a                	add	a0,a0,a4
230007ca:	00f837b3          	sltu	a5,a6,a5
230007ce:	00f506b3          	add	a3,a0,a5
230007d2:	8622                	mv	a2,s0
230007d4:	008007b7          	lui	a5,0x800
230007d8:	8ff5                	and	a5,a5,a3
230007da:	cbb5                	beqz	a5,2300084e <__adddf3+0x186>
230007dc:	0605                	addi	a2,a2,1
230007de:	7ff00793          	li	a5,2047
230007e2:	26f60163          	beq	a2,a5,23000a44 <__adddf3+0x37c>
230007e6:	ff800737          	lui	a4,0xff800
230007ea:	177d                	addi	a4,a4,-1
230007ec:	00185793          	srli	a5,a6,0x1
230007f0:	8f75                	and	a4,a4,a3
230007f2:	00187813          	andi	a6,a6,1
230007f6:	0107e833          	or	a6,a5,a6
230007fa:	01f71793          	slli	a5,a4,0x1f
230007fe:	a2ed                	j	230009e8 <__adddf3+0x320>
23000800:	fe050593          	addi	a1,a0,-32
23000804:	02000893          	li	a7,32
23000808:	00b6d5b3          	srl	a1,a3,a1
2300080c:	4601                	li	a2,0
2300080e:	01150863          	beq	a0,a7,2300081e <__adddf3+0x156>
23000812:	04000613          	li	a2,64
23000816:	40a60533          	sub	a0,a2,a0
2300081a:	00a69633          	sll	a2,a3,a0
2300081e:	01066833          	or	a6,a2,a6
23000822:	01003833          	snez	a6,a6
23000826:	0105e833          	or	a6,a1,a6
2300082a:	4501                	li	a0,0
2300082c:	bf69                	j	230007c6 <__adddf3+0xfe>
2300082e:	0106e833          	or	a6,a3,a6
23000832:	01003833          	snez	a6,a6
23000836:	bfd5                	j	2300082a <__adddf3+0x162>
23000838:	c97d                	beqz	a0,2300092e <__adddf3+0x266>
2300083a:	40858633          	sub	a2,a1,s0
2300083e:	e821                	bnez	s0,2300088e <__adddf3+0x1c6>
23000840:	00f76533          	or	a0,a4,a5
23000844:	e911                	bnez	a0,23000858 <__adddf3+0x190>
23000846:	7ff00793          	li	a5,2047
2300084a:	02f60663          	beq	a2,a5,23000876 <__adddf3+0x1ae>
2300084e:	8736                	mv	a4,a3
23000850:	87c2                	mv	a5,a6
23000852:	40060163          	beqz	a2,23000c54 <__adddf3+0x58c>
23000856:	aa61                	j	230009ee <__adddf3+0x326>
23000858:	fff60893          	addi	a7,a2,-1 # 7fffff <StackSize+0x7fefff>
2300085c:	00089963          	bnez	a7,2300086e <__adddf3+0x1a6>
23000860:	97c2                	add	a5,a5,a6
23000862:	0107b833          	sltu	a6,a5,a6
23000866:	96ba                	add	a3,a3,a4
23000868:	96c2                	add	a3,a3,a6
2300086a:	883e                	mv	a6,a5
2300086c:	b5c5                	j	2300074c <__adddf3+0x84>
2300086e:	7ff00513          	li	a0,2047
23000872:	04a61563          	bne	a2,a0,230008bc <__adddf3+0x1f4>
23000876:	0106e7b3          	or	a5,a3,a6
2300087a:	5e078363          	beqz	a5,23000e60 <__adddf3+0x798>
2300087e:	004007b7          	lui	a5,0x400
23000882:	8ff5                	and	a5,a5,a3
23000884:	8736                	mv	a4,a3
23000886:	5c079f63          	bnez	a5,23000e64 <__adddf3+0x79c>
2300088a:	87c2                	mv	a5,a6
2300088c:	b5c5                	j	2300076c <__adddf3+0xa4>
2300088e:	7ff00513          	li	a0,2047
23000892:	02a59163          	bne	a1,a0,230008b4 <__adddf3+0x1ec>
23000896:	0106e7b3          	or	a5,a3,a6
2300089a:	5a078063          	beqz	a5,23000e3a <__adddf3+0x772>
2300089e:	004007b7          	lui	a5,0x400
230008a2:	8ff5                	and	a5,a5,a3
230008a4:	8736                	mv	a4,a3
230008a6:	58079f63          	bnez	a5,23000e44 <__adddf3+0x77c>
230008aa:	87c2                	mv	a5,a6
230008ac:	7ff00613          	li	a2,2047
230008b0:	4401                	li	s0,0
230008b2:	bd6d                	j	2300076c <__adddf3+0xa4>
230008b4:	00800537          	lui	a0,0x800
230008b8:	8f49                	or	a4,a4,a0
230008ba:	88b2                	mv	a7,a2
230008bc:	03800613          	li	a2,56
230008c0:	07164363          	blt	a2,a7,23000926 <__adddf3+0x25e>
230008c4:	467d                	li	a2,31
230008c6:	03164b63          	blt	a2,a7,230008fc <__adddf3+0x234>
230008ca:	02000513          	li	a0,32
230008ce:	41150533          	sub	a0,a0,a7
230008d2:	00a71633          	sll	a2,a4,a0
230008d6:	0117d333          	srl	t1,a5,a7
230008da:	00a797b3          	sll	a5,a5,a0
230008de:	00666633          	or	a2,a2,t1
230008e2:	00f037b3          	snez	a5,a5
230008e6:	8fd1                	or	a5,a5,a2
230008e8:	01175733          	srl	a4,a4,a7
230008ec:	97c2                	add	a5,a5,a6
230008ee:	9736                	add	a4,a4,a3
230008f0:	0107b6b3          	sltu	a3,a5,a6
230008f4:	96ba                	add	a3,a3,a4
230008f6:	883e                	mv	a6,a5
230008f8:	862e                	mv	a2,a1
230008fa:	bde9                	j	230007d4 <__adddf3+0x10c>
230008fc:	fe088613          	addi	a2,a7,-32 # fffe0 <StackSize+0xfefe0>
23000900:	02000313          	li	t1,32
23000904:	00c75633          	srl	a2,a4,a2
23000908:	4501                	li	a0,0
2300090a:	00688863          	beq	a7,t1,2300091a <__adddf3+0x252>
2300090e:	04000513          	li	a0,64
23000912:	41150533          	sub	a0,a0,a7
23000916:	00a71533          	sll	a0,a4,a0
2300091a:	8fc9                	or	a5,a5,a0
2300091c:	00f037b3          	snez	a5,a5
23000920:	8fd1                	or	a5,a5,a2
23000922:	4701                	li	a4,0
23000924:	b7e1                	j	230008ec <__adddf3+0x224>
23000926:	8fd9                	or	a5,a5,a4
23000928:	00f037b3          	snez	a5,a5
2300092c:	bfdd                	j	23000922 <__adddf3+0x25a>
2300092e:	00140613          	addi	a2,s0,1
23000932:	7fe67513          	andi	a0,a2,2046
23000936:	ed41                	bnez	a0,230009ce <__adddf3+0x306>
23000938:	00f76533          	or	a0,a4,a5
2300093c:	e421                	bnez	s0,23000984 <__adddf3+0x2bc>
2300093e:	4c050163          	beqz	a0,23000e00 <__adddf3+0x738>
23000942:	0106e633          	or	a2,a3,a6
23000946:	30060763          	beqz	a2,23000c54 <__adddf3+0x58c>
2300094a:	983e                	add	a6,a6,a5
2300094c:	00f837b3          	sltu	a5,a6,a5
23000950:	9736                	add	a4,a4,a3
23000952:	973e                	add	a4,a4,a5
23000954:	008007b7          	lui	a5,0x800
23000958:	8ff9                	and	a5,a5,a4
2300095a:	4a078463          	beqz	a5,23000e02 <__adddf3+0x73a>
2300095e:	ff8007b7          	lui	a5,0xff800
23000962:	17fd                	addi	a5,a5,-1
23000964:	8f7d                	and	a4,a4,a5
23000966:	4581                	li	a1,0
23000968:	87c2                	mv	a5,a6
2300096a:	4605                	li	a2,1
2300096c:	0077f693          	andi	a3,a5,7
23000970:	e6c5                	bnez	a3,23000a18 <__adddf3+0x350>
23000972:	56040d63          	beqz	s0,23000eec <__adddf3+0x824>
23000976:	0015f693          	andi	a3,a1,1
2300097a:	56068963          	beqz	a3,23000eec <__adddf3+0x824>
2300097e:	0025e593          	ori	a1,a1,2
23000982:	a3ad                	j	23000eec <__adddf3+0x824>
23000984:	7ff00613          	li	a2,2047
23000988:	02c41d63          	bne	s0,a2,230009c2 <__adddf3+0x2fa>
2300098c:	5c050f63          	beqz	a0,23000f6a <__adddf3+0x8a2>
23000990:	00400637          	lui	a2,0x400
23000994:	8e79                	and	a2,a2,a4
23000996:	00163613          	seqz	a2,a2
2300099a:	0612                	slli	a2,a2,0x4
2300099c:	52859d63          	bne	a1,s0,23000ed6 <__adddf3+0x80e>
230009a0:	85b2                	mv	a1,a2
230009a2:	0106e633          	or	a2,a3,a6
230009a6:	c611                	beqz	a2,230009b2 <__adddf3+0x2ea>
230009a8:	00400637          	lui	a2,0x400
230009ac:	8e75                	and	a2,a2,a3
230009ae:	e211                	bnez	a2,230009b2 <__adddf3+0x2ea>
230009b0:	45c1                	li	a1,16
230009b2:	52051363          	bnez	a0,23000ed8 <__adddf3+0x810>
230009b6:	8736                	mv	a4,a3
230009b8:	87c2                	mv	a5,a6
230009ba:	4401                	li	s0,0
230009bc:	7ff00613          	li	a2,2047
230009c0:	b775                	j	2300096c <__adddf3+0x2a4>
230009c2:	00c59463          	bne	a1,a2,230009ca <__adddf3+0x302>
230009c6:	4581                	li	a1,0
230009c8:	bfe9                	j	230009a2 <__adddf3+0x2da>
230009ca:	4581                	li	a1,0
230009cc:	b7dd                	j	230009b2 <__adddf3+0x2ea>
230009ce:	7ff00593          	li	a1,2047
230009d2:	02b60063          	beq	a2,a1,230009f2 <__adddf3+0x32a>
230009d6:	983e                	add	a6,a6,a5
230009d8:	00f837b3          	sltu	a5,a6,a5
230009dc:	9736                	add	a4,a4,a3
230009de:	973e                	add	a4,a4,a5
230009e0:	01f71793          	slli	a5,a4,0x1f
230009e4:	00185813          	srli	a6,a6,0x1
230009e8:	0107e7b3          	or	a5,a5,a6
230009ec:	8305                	srli	a4,a4,0x1
230009ee:	4401                	li	s0,0
230009f0:	a99d                	j	23000e66 <__adddf3+0x79e>
230009f2:	00098663          	beqz	s3,230009fe <__adddf3+0x336>
230009f6:	478d                	li	a5,3
230009f8:	00f99663          	bne	s3,a5,23000a04 <__adddf3+0x33c>
230009fc:	e881                	bnez	s1,23000a0c <__adddf3+0x344>
230009fe:	7ff00613          	li	a2,2047
23000a02:	a881                	j	23000a52 <__adddf3+0x38a>
23000a04:	4789                	li	a5,2
23000a06:	00f99363          	bne	s3,a5,23000a0c <__adddf3+0x344>
23000a0a:	f8f5                	bnez	s1,230009fe <__adddf3+0x336>
23000a0c:	4401                	li	s0,0
23000a0e:	577d                	li	a4,-1
23000a10:	57fd                	li	a5,-1
23000a12:	7fe00613          	li	a2,2046
23000a16:	4595                	li	a1,5
23000a18:	4689                	li	a3,2
23000a1a:	0015e593          	ori	a1,a1,1
23000a1e:	48d98563          	beq	s3,a3,23000ea8 <__adddf3+0x7e0>
23000a22:	468d                	li	a3,3
23000a24:	46d98e63          	beq	s3,a3,23000ea0 <__adddf3+0x7d8>
23000a28:	48099163          	bnez	s3,23000eaa <__adddf3+0x7e2>
23000a2c:	00f7f693          	andi	a3,a5,15
23000a30:	4511                	li	a0,4
23000a32:	46a68c63          	beq	a3,a0,23000eaa <__adddf3+0x7e2>
23000a36:	00478693          	addi	a3,a5,4 # ff800004 <__HeapLimit+0xbd7d0004>
23000a3a:	00f6b7b3          	sltu	a5,a3,a5
23000a3e:	973e                	add	a4,a4,a5
23000a40:	87b6                	mv	a5,a3
23000a42:	a1a5                	j	23000eaa <__adddf3+0x7e2>
23000a44:	00098763          	beqz	s3,23000a52 <__adddf3+0x38a>
23000a48:	478d                	li	a5,3
23000a4a:	00f99863          	bne	s3,a5,23000a5a <__adddf3+0x392>
23000a4e:	3e049d63          	bnez	s1,23000e48 <__adddf3+0x780>
23000a52:	4701                	li	a4,0
23000a54:	4781                	li	a5,0
23000a56:	4595                	li	a1,5
23000a58:	a951                	j	23000eec <__adddf3+0x824>
23000a5a:	4789                	li	a5,2
23000a5c:	3ef99663          	bne	s3,a5,23000e48 <__adddf3+0x780>
23000a60:	f8ed                	bnez	s1,23000a52 <__adddf3+0x38a>
23000a62:	b76d                	j	23000a0c <__adddf3+0x344>
23000a64:	0ca05663          	blez	a0,23000b30 <__adddf3+0x468>
23000a68:	e1c9                	bnez	a1,23000aea <__adddf3+0x422>
23000a6a:	0106e533          	or	a0,a3,a6
23000a6e:	cc0502e3          	beqz	a0,23000732 <__adddf3+0x6a>
23000a72:	fff60513          	addi	a0,a2,-1 # 3fffff <StackSize+0x3fefff>
23000a76:	e911                	bnez	a0,23000a8a <__adddf3+0x3c2>
23000a78:	41078833          	sub	a6,a5,a6
23000a7c:	40d706b3          	sub	a3,a4,a3
23000a80:	0107b7b3          	sltu	a5,a5,a6
23000a84:	8e9d                	sub	a3,a3,a5
23000a86:	4605                	li	a2,1
23000a88:	a0a9                	j	23000ad2 <__adddf3+0x40a>
23000a8a:	7ff00893          	li	a7,2047
23000a8e:	cd1605e3          	beq	a2,a7,23000758 <__adddf3+0x90>
23000a92:	03800613          	li	a2,56
23000a96:	08a64863          	blt	a2,a0,23000b26 <__adddf3+0x45e>
23000a9a:	467d                	li	a2,31
23000a9c:	04a64f63          	blt	a2,a0,23000afa <__adddf3+0x432>
23000aa0:	02000613          	li	a2,32
23000aa4:	8e09                	sub	a2,a2,a0
23000aa6:	00c695b3          	sll	a1,a3,a2
23000aaa:	00a858b3          	srl	a7,a6,a0
23000aae:	00c81833          	sll	a6,a6,a2
23000ab2:	0115e5b3          	or	a1,a1,a7
23000ab6:	01003833          	snez	a6,a6
23000aba:	0105e833          	or	a6,a1,a6
23000abe:	00a6d6b3          	srl	a3,a3,a0
23000ac2:	41078833          	sub	a6,a5,a6
23000ac6:	40d706b3          	sub	a3,a4,a3
23000aca:	0107b7b3          	sltu	a5,a5,a6
23000ace:	8e9d                	sub	a3,a3,a5
23000ad0:	8622                	mv	a2,s0
23000ad2:	00800937          	lui	s2,0x800
23000ad6:	0126f7b3          	and	a5,a3,s2
23000ada:	d6078ae3          	beqz	a5,2300084e <__adddf3+0x186>
23000ade:	197d                	addi	s2,s2,-1
23000ae0:	0126f933          	and	s2,a3,s2
23000ae4:	8a42                	mv	s4,a6
23000ae6:	8432                	mv	s0,a2
23000ae8:	a4b5                	j	23000d54 <__adddf3+0x68c>
23000aea:	7ff00613          	li	a2,2047
23000aee:	c8c405e3          	beq	s0,a2,23000778 <__adddf3+0xb0>
23000af2:	00800637          	lui	a2,0x800
23000af6:	8ed1                	or	a3,a3,a2
23000af8:	bf69                	j	23000a92 <__adddf3+0x3ca>
23000afa:	fe050593          	addi	a1,a0,-32 # 7fffe0 <StackSize+0x7fefe0>
23000afe:	02000893          	li	a7,32
23000b02:	00b6d5b3          	srl	a1,a3,a1
23000b06:	4601                	li	a2,0
23000b08:	01150763          	beq	a0,a7,23000b16 <__adddf3+0x44e>
23000b0c:	04000613          	li	a2,64
23000b10:	8e09                	sub	a2,a2,a0
23000b12:	00c69633          	sll	a2,a3,a2
23000b16:	01066833          	or	a6,a2,a6
23000b1a:	01003833          	snez	a6,a6
23000b1e:	0105e833          	or	a6,a1,a6
23000b22:	4681                	li	a3,0
23000b24:	bf79                	j	23000ac2 <__adddf3+0x3fa>
23000b26:	0106e833          	or	a6,a3,a6
23000b2a:	01003833          	snez	a6,a6
23000b2e:	bfd5                	j	23000b22 <__adddf3+0x45a>
23000b30:	cd75                	beqz	a0,23000c2c <__adddf3+0x564>
23000b32:	40858633          	sub	a2,a1,s0
23000b36:	e439                	bnez	s0,23000b84 <__adddf3+0x4bc>
23000b38:	00f76533          	or	a0,a4,a5
23000b3c:	e509                	bnez	a0,23000b46 <__adddf3+0x47e>
23000b3e:	7ff00793          	li	a5,2047
23000b42:	849a                	mv	s1,t1
23000b44:	b319                	j	2300084a <__adddf3+0x182>
23000b46:	fff60893          	addi	a7,a2,-1 # 7fffff <StackSize+0x7fefff>
23000b4a:	00089c63          	bnez	a7,23000b62 <__adddf3+0x49a>
23000b4e:	40f807b3          	sub	a5,a6,a5
23000b52:	00f83833          	sltu	a6,a6,a5
23000b56:	8e99                	sub	a3,a3,a4
23000b58:	410686b3          	sub	a3,a3,a6
23000b5c:	849a                	mv	s1,t1
23000b5e:	883e                	mv	a6,a5
23000b60:	b71d                	j	23000a86 <__adddf3+0x3be>
23000b62:	7ff00513          	li	a0,2047
23000b66:	04a61663          	bne	a2,a0,23000bb2 <__adddf3+0x4ea>
23000b6a:	0106e7b3          	or	a5,a3,a6
23000b6e:	2e078e63          	beqz	a5,23000e6a <__adddf3+0x7a2>
23000b72:	004007b7          	lui	a5,0x400
23000b76:	8ff5                	and	a5,a5,a3
23000b78:	8736                	mv	a4,a3
23000b7a:	2e079b63          	bnez	a5,23000e70 <__adddf3+0x7a8>
23000b7e:	87c2                	mv	a5,a6
23000b80:	849a                	mv	s1,t1
23000b82:	b6ed                	j	2300076c <__adddf3+0xa4>
23000b84:	7ff00513          	li	a0,2047
23000b88:	02a59163          	bne	a1,a0,23000baa <__adddf3+0x4e2>
23000b8c:	0106e7b3          	or	a5,a3,a6
23000b90:	2e078363          	beqz	a5,23000e76 <__adddf3+0x7ae>
23000b94:	004007b7          	lui	a5,0x400
23000b98:	8ff5                	and	a5,a5,a3
23000b9a:	8736                	mv	a4,a3
23000b9c:	2e079163          	bnez	a5,23000e7e <__adddf3+0x7b6>
23000ba0:	87c2                	mv	a5,a6
23000ba2:	7ff00613          	li	a2,2047
23000ba6:	849a                	mv	s1,t1
23000ba8:	b321                	j	230008b0 <__adddf3+0x1e8>
23000baa:	00800537          	lui	a0,0x800
23000bae:	8f49                	or	a4,a4,a0
23000bb0:	88b2                	mv	a7,a2
23000bb2:	03800613          	li	a2,56
23000bb6:	07164763          	blt	a2,a7,23000c24 <__adddf3+0x55c>
23000bba:	467d                	li	a2,31
23000bbc:	03164f63          	blt	a2,a7,23000bfa <__adddf3+0x532>
23000bc0:	02000513          	li	a0,32
23000bc4:	41150533          	sub	a0,a0,a7
23000bc8:	00a71633          	sll	a2,a4,a0
23000bcc:	0117de33          	srl	t3,a5,a7
23000bd0:	00a797b3          	sll	a5,a5,a0
23000bd4:	01c66633          	or	a2,a2,t3
23000bd8:	00f037b3          	snez	a5,a5
23000bdc:	8fd1                	or	a5,a5,a2
23000bde:	01175733          	srl	a4,a4,a7
23000be2:	40f807b3          	sub	a5,a6,a5
23000be6:	40e68733          	sub	a4,a3,a4
23000bea:	00f836b3          	sltu	a3,a6,a5
23000bee:	40d706b3          	sub	a3,a4,a3
23000bf2:	883e                	mv	a6,a5
23000bf4:	862e                	mv	a2,a1
23000bf6:	849a                	mv	s1,t1
23000bf8:	bde9                	j	23000ad2 <__adddf3+0x40a>
23000bfa:	fe088613          	addi	a2,a7,-32
23000bfe:	02000e13          	li	t3,32
23000c02:	00c75633          	srl	a2,a4,a2
23000c06:	4501                	li	a0,0
23000c08:	01c88863          	beq	a7,t3,23000c18 <__adddf3+0x550>
23000c0c:	04000513          	li	a0,64
23000c10:	41150533          	sub	a0,a0,a7
23000c14:	00a71533          	sll	a0,a4,a0
23000c18:	8fc9                	or	a5,a5,a0
23000c1a:	00f037b3          	snez	a5,a5
23000c1e:	8fd1                	or	a5,a5,a2
23000c20:	4701                	li	a4,0
23000c22:	b7c1                	j	23000be2 <__adddf3+0x51a>
23000c24:	8fd9                	or	a5,a5,a4
23000c26:	00f037b3          	snez	a5,a5
23000c2a:	bfdd                	j	23000c20 <__adddf3+0x558>
23000c2c:	00140613          	addi	a2,s0,1
23000c30:	7fe67613          	andi	a2,a2,2046
23000c34:	ea7d                	bnez	a2,23000d2a <__adddf3+0x662>
23000c36:	00f768b3          	or	a7,a4,a5
23000c3a:	0106e533          	or	a0,a3,a6
23000c3e:	e05d                	bnez	s0,23000ce4 <__adddf3+0x61c>
23000c40:	06089263          	bnez	a7,23000ca4 <__adddf3+0x5dc>
23000c44:	1c051163          	bnez	a0,23000e06 <__adddf3+0x73e>
23000c48:	ffe98493          	addi	s1,s3,-2
23000c4c:	0014b493          	seqz	s1,s1
23000c50:	4701                	li	a4,0
23000c52:	4781                	li	a5,0
23000c54:	00e7e6b3          	or	a3,a5,a4
23000c58:	24068063          	beqz	a3,23000e98 <__adddf3+0x7d0>
23000c5c:	01f7d693          	srli	a3,a5,0x1f
23000c60:	00171413          	slli	s0,a4,0x1
23000c64:	9436                	add	s0,s0,a3
23000c66:	00179693          	slli	a3,a5,0x1
23000c6a:	0076f613          	andi	a2,a3,7
23000c6e:	4581                	li	a1,0
23000c70:	c605                	beqz	a2,23000c98 <__adddf3+0x5d0>
23000c72:	4609                	li	a2,2
23000c74:	1ac98963          	beq	s3,a2,23000e26 <__adddf3+0x75e>
23000c78:	460d                	li	a2,3
23000c7a:	18c98c63          	beq	s3,a2,23000e12 <__adddf3+0x74a>
23000c7e:	4585                	li	a1,1
23000c80:	00099c63          	bnez	s3,23000c98 <__adddf3+0x5d0>
23000c84:	00f6f613          	andi	a2,a3,15
23000c88:	4511                	li	a0,4
23000c8a:	00a60763          	beq	a2,a0,23000c98 <__adddf3+0x5d0>
23000c8e:	ffc6b693          	sltiu	a3,a3,-4
23000c92:	0016c693          	xori	a3,a3,1
23000c96:	9436                	add	s0,s0,a3
23000c98:	8061                	srli	s0,s0,0x18
23000c9a:	00144413          	xori	s0,s0,1
23000c9e:	8805                	andi	s0,s0,1
23000ca0:	4601                	li	a2,0
23000ca2:	b1e9                	j	2300096c <__adddf3+0x2a4>
23000ca4:	d945                	beqz	a0,23000c54 <__adddf3+0x58c>
23000ca6:	410785b3          	sub	a1,a5,a6
23000caa:	00b7b533          	sltu	a0,a5,a1
23000cae:	40d70633          	sub	a2,a4,a3
23000cb2:	8e09                	sub	a2,a2,a0
23000cb4:	00800537          	lui	a0,0x800
23000cb8:	8d71                	and	a0,a0,a2
23000cba:	c919                	beqz	a0,23000cd0 <__adddf3+0x608>
23000cbc:	40f807b3          	sub	a5,a6,a5
23000cc0:	40e68733          	sub	a4,a3,a4
23000cc4:	00f83833          	sltu	a6,a6,a5
23000cc8:	41070733          	sub	a4,a4,a6
23000ccc:	849a                	mv	s1,t1
23000cce:	b759                	j	23000c54 <__adddf3+0x58c>
23000cd0:	00c5e7b3          	or	a5,a1,a2
23000cd4:	12079c63          	bnez	a5,23000e0c <__adddf3+0x744>
23000cd8:	ffe98493          	addi	s1,s3,-2
23000cdc:	0014b493          	seqz	s1,s1
23000ce0:	4701                	li	a4,0
23000ce2:	bf8d                	j	23000c54 <__adddf3+0x58c>
23000ce4:	7ff00613          	li	a2,2047
23000ce8:	00c41e63          	bne	s0,a2,23000d04 <__adddf3+0x63c>
23000cec:	26088763          	beqz	a7,23000f5a <__adddf3+0x892>
23000cf0:	00400637          	lui	a2,0x400
23000cf4:	8e79                	and	a2,a2,a4
23000cf6:	00163613          	seqz	a2,a2
23000cfa:	0612                	slli	a2,a2,0x4
23000cfc:	26859363          	bne	a1,s0,23000f62 <__adddf3+0x89a>
23000d00:	85b2                	mv	a1,a2
23000d02:	a021                	j	23000d0a <__adddf3+0x642>
23000d04:	02c59163          	bne	a1,a2,23000d26 <__adddf3+0x65e>
23000d08:	4581                	li	a1,0
23000d0a:	c511                	beqz	a0,23000d16 <__adddf3+0x64e>
23000d0c:	00400637          	lui	a2,0x400
23000d10:	8e75                	and	a2,a2,a3
23000d12:	e211                	bnez	a2,23000d16 <__adddf3+0x64e>
23000d14:	45c1                	li	a1,16
23000d16:	24089763          	bnez	a7,23000f64 <__adddf3+0x89c>
23000d1a:	16050763          	beqz	a0,23000e88 <__adddf3+0x7c0>
23000d1e:	8736                	mv	a4,a3
23000d20:	87c2                	mv	a5,a6
23000d22:	849a                	mv	s1,t1
23000d24:	b959                	j	230009ba <__adddf3+0x2f2>
23000d26:	4581                	li	a1,0
23000d28:	b7fd                	j	23000d16 <__adddf3+0x64e>
23000d2a:	41078a33          	sub	s4,a5,a6
23000d2e:	0147b633          	sltu	a2,a5,s4
23000d32:	40d70933          	sub	s2,a4,a3
23000d36:	40c90933          	sub	s2,s2,a2
23000d3a:	00800637          	lui	a2,0x800
23000d3e:	00c97633          	and	a2,s2,a2
23000d42:	c62d                	beqz	a2,23000dac <__adddf3+0x6e4>
23000d44:	40f80a33          	sub	s4,a6,a5
23000d48:	8e99                	sub	a3,a3,a4
23000d4a:	01483833          	sltu	a6,a6,s4
23000d4e:	41068933          	sub	s2,a3,a6
23000d52:	849a                	mv	s1,t1
23000d54:	06090063          	beqz	s2,23000db4 <__adddf3+0x6ec>
23000d58:	854a                	mv	a0,s2
23000d5a:	669010ef          	jal	ra,23002bc2 <__clzsi2>
23000d5e:	ff850613          	addi	a2,a0,-8 # 7ffff8 <StackSize+0x7feff8>
23000d62:	47fd                	li	a5,31
23000d64:	04c7ce63          	blt	a5,a2,23000dc0 <__adddf3+0x6f8>
23000d68:	02000693          	li	a3,32
23000d6c:	8e91                	sub	a3,a3,a2
23000d6e:	00c91733          	sll	a4,s2,a2
23000d72:	00da56b3          	srl	a3,s4,a3
23000d76:	8ed9                	or	a3,a3,a4
23000d78:	00ca1833          	sll	a6,s4,a2
23000d7c:	06864b63          	blt	a2,s0,23000df2 <__adddf3+0x72a>
23000d80:	8e01                	sub	a2,a2,s0
23000d82:	00160713          	addi	a4,a2,1 # 800001 <StackSize+0x7ff001>
23000d86:	47fd                	li	a5,31
23000d88:	04e7c263          	blt	a5,a4,23000dcc <__adddf3+0x704>
23000d8c:	02000613          	li	a2,32
23000d90:	8e19                	sub	a2,a2,a4
23000d92:	00c697b3          	sll	a5,a3,a2
23000d96:	00e85533          	srl	a0,a6,a4
23000d9a:	00c81633          	sll	a2,a6,a2
23000d9e:	8fc9                	or	a5,a5,a0
23000da0:	00c03633          	snez	a2,a2
23000da4:	8fd1                	or	a5,a5,a2
23000da6:	00e6d733          	srl	a4,a3,a4
23000daa:	b56d                	j	23000c54 <__adddf3+0x58c>
23000dac:	012a67b3          	or	a5,s4,s2
23000db0:	f3d5                	bnez	a5,23000d54 <__adddf3+0x68c>
23000db2:	b71d                	j	23000cd8 <__adddf3+0x610>
23000db4:	8552                	mv	a0,s4
23000db6:	60d010ef          	jal	ra,23002bc2 <__clzsi2>
23000dba:	02050513          	addi	a0,a0,32
23000dbe:	b745                	j	23000d5e <__adddf3+0x696>
23000dc0:	fd850693          	addi	a3,a0,-40
23000dc4:	00da16b3          	sll	a3,s4,a3
23000dc8:	4801                	li	a6,0
23000dca:	bf4d                	j	23000d7c <__adddf3+0x6b4>
23000dcc:	1605                	addi	a2,a2,-31
23000dce:	02000593          	li	a1,32
23000dd2:	00c6d633          	srl	a2,a3,a2
23000dd6:	4781                	li	a5,0
23000dd8:	00b70763          	beq	a4,a1,23000de6 <__adddf3+0x71e>
23000ddc:	04000793          	li	a5,64
23000de0:	8f99                	sub	a5,a5,a4
23000de2:	00f697b3          	sll	a5,a3,a5
23000de6:	00f867b3          	or	a5,a6,a5
23000dea:	00f037b3          	snez	a5,a5
23000dee:	8fd1                	or	a5,a5,a2
23000df0:	bdc5                	j	23000ce0 <__adddf3+0x618>
23000df2:	ff8007b7          	lui	a5,0xff800
23000df6:	17fd                	addi	a5,a5,-1
23000df8:	40c40633          	sub	a2,s0,a2
23000dfc:	8efd                	and	a3,a3,a5
23000dfe:	bc81                	j	2300084e <__adddf3+0x186>
23000e00:	8736                	mv	a4,a3
23000e02:	87c2                	mv	a5,a6
23000e04:	bd81                	j	23000c54 <__adddf3+0x58c>
23000e06:	8736                	mv	a4,a3
23000e08:	87c2                	mv	a5,a6
23000e0a:	b5c9                	j	23000ccc <__adddf3+0x604>
23000e0c:	8732                	mv	a4,a2
23000e0e:	87ae                	mv	a5,a1
23000e10:	b591                	j	23000c54 <__adddf3+0x58c>
23000e12:	85a6                	mv	a1,s1
23000e14:	e80492e3          	bnez	s1,23000c98 <__adddf3+0x5d0>
23000e18:	ff86b693          	sltiu	a3,a3,-8
23000e1c:	0016c693          	xori	a3,a3,1
23000e20:	9436                	add	s0,s0,a3
23000e22:	4585                	li	a1,1
23000e24:	bd95                	j	23000c98 <__adddf3+0x5d0>
23000e26:	4585                	li	a1,1
23000e28:	e60488e3          	beqz	s1,23000c98 <__adddf3+0x5d0>
23000e2c:	ff86b693          	sltiu	a3,a3,-8
23000e30:	0016c693          	xori	a3,a3,1
23000e34:	9436                	add	s0,s0,a3
23000e36:	85a6                	mv	a1,s1
23000e38:	b585                	j	23000c98 <__adddf3+0x5d0>
23000e3a:	4701                	li	a4,0
23000e3c:	7ff00613          	li	a2,2047
23000e40:	4581                	li	a1,0
23000e42:	a06d                	j	23000eec <__adddf3+0x824>
23000e44:	87c2                	mv	a5,a6
23000e46:	b291                	j	2300078a <__adddf3+0xc2>
23000e48:	577d                	li	a4,-1
23000e4a:	57fd                	li	a5,-1
23000e4c:	7fe00613          	li	a2,2046
23000e50:	4401                	li	s0,0
23000e52:	b6d1                	j	23000a16 <__adddf3+0x34e>
23000e54:	4701                	li	a4,0
23000e56:	4781                	li	a5,0
23000e58:	a851                	j	23000eec <__adddf3+0x824>
23000e5a:	4701                	li	a4,0
23000e5c:	4781                	li	a5,0
23000e5e:	bff9                	j	23000e3c <__adddf3+0x774>
23000e60:	4701                	li	a4,0
23000e62:	bff9                	j	23000e40 <__adddf3+0x778>
23000e64:	87c2                	mv	a5,a6
23000e66:	4581                	li	a1,0
23000e68:	b611                	j	2300096c <__adddf3+0x2a4>
23000e6a:	4701                	li	a4,0
23000e6c:	849a                	mv	s1,t1
23000e6e:	bfc9                	j	23000e40 <__adddf3+0x778>
23000e70:	87c2                	mv	a5,a6
23000e72:	849a                	mv	s1,t1
23000e74:	bfcd                	j	23000e66 <__adddf3+0x79e>
23000e76:	4701                	li	a4,0
23000e78:	7ff00613          	li	a2,2047
23000e7c:	bfc5                	j	23000e6c <__adddf3+0x7a4>
23000e7e:	87c2                	mv	a5,a6
23000e80:	7ff00613          	li	a2,2047
23000e84:	849a                	mv	s1,t1
23000e86:	b6a5                	j	230009ee <__adddf3+0x326>
23000e88:	4781                	li	a5,0
23000e8a:	4481                	li	s1,0
23000e8c:	00400737          	lui	a4,0x400
23000e90:	7ff00613          	li	a2,2047
23000e94:	45c1                	li	a1,16
23000e96:	a899                	j	23000eec <__adddf3+0x824>
23000e98:	4701                	li	a4,0
23000e9a:	4781                	li	a5,0
23000e9c:	4601                	li	a2,0
23000e9e:	b74d                	j	23000e40 <__adddf3+0x778>
23000ea0:	e489                	bnez	s1,23000eaa <__adddf3+0x7e2>
23000ea2:	00878693          	addi	a3,a5,8 # ff800008 <__HeapLimit+0xbd7d0008>
23000ea6:	be51                	j	23000a3a <__adddf3+0x372>
23000ea8:	fced                	bnez	s1,23000ea2 <__adddf3+0x7da>
23000eaa:	ac041ae3          	bnez	s0,2300097e <__adddf3+0x2b6>
23000eae:	a83d                	j	23000eec <__adddf3+0x824>
23000eb0:	4781                	li	a5,0
23000eb2:	00098e63          	beqz	s3,23000ece <__adddf3+0x806>
23000eb6:	470d                	li	a4,3
23000eb8:	00e99763          	bne	s3,a4,23000ec6 <__adddf3+0x7fe>
23000ebc:	c889                	beqz	s1,23000ece <__adddf3+0x806>
23000ebe:	57fd                	li	a5,-1
23000ec0:	7fe00613          	li	a2,2046
23000ec4:	a029                	j	23000ece <__adddf3+0x806>
23000ec6:	4709                	li	a4,2
23000ec8:	fee99be3          	bne	s3,a4,23000ebe <__adddf3+0x7f6>
23000ecc:	d8ed                	beqz	s1,23000ebe <__adddf3+0x7f6>
23000ece:	0055e593          	ori	a1,a1,5
23000ed2:	873e                	mv	a4,a5
23000ed4:	a80d                	j	23000f06 <__adddf3+0x83e>
23000ed6:	85b2                	mv	a1,a2
23000ed8:	0106e6b3          	or	a3,a3,a6
23000edc:	ac068fe3          	beqz	a3,230009ba <__adddf3+0x2f2>
23000ee0:	4481                	li	s1,0
23000ee2:	00400737          	lui	a4,0x400
23000ee6:	4781                	li	a5,0
23000ee8:	7ff00613          	li	a2,2047
23000eec:	008006b7          	lui	a3,0x800
23000ef0:	8ef9                	and	a3,a3,a4
23000ef2:	ca91                	beqz	a3,23000f06 <__adddf3+0x83e>
23000ef4:	0605                	addi	a2,a2,1
23000ef6:	7ff00693          	li	a3,2047
23000efa:	fad60be3          	beq	a2,a3,23000eb0 <__adddf3+0x7e8>
23000efe:	ff8006b7          	lui	a3,0xff800
23000f02:	16fd                	addi	a3,a3,-1
23000f04:	8f75                	and	a4,a4,a3
23000f06:	0037d513          	srli	a0,a5,0x3
23000f0a:	7ff00693          	li	a3,2047
23000f0e:	01d71793          	slli	a5,a4,0x1d
23000f12:	8fc9                	or	a5,a5,a0
23000f14:	830d                	srli	a4,a4,0x3
23000f16:	00d61963          	bne	a2,a3,23000f28 <__adddf3+0x860>
23000f1a:	8fd9                	or	a5,a5,a4
23000f1c:	4701                	li	a4,0
23000f1e:	c789                	beqz	a5,23000f28 <__adddf3+0x860>
23000f20:	00080737          	lui	a4,0x80
23000f24:	4781                	li	a5,0
23000f26:	4481                	li	s1,0
23000f28:	7ff006b7          	lui	a3,0x7ff00
23000f2c:	0652                	slli	a2,a2,0x14
23000f2e:	0732                	slli	a4,a4,0xc
23000f30:	8e75                	and	a2,a2,a3
23000f32:	8331                	srli	a4,a4,0xc
23000f34:	8f51                	or	a4,a4,a2
23000f36:	04fe                	slli	s1,s1,0x1f
23000f38:	009766b3          	or	a3,a4,s1
23000f3c:	873e                	mv	a4,a5
23000f3e:	87b6                	mv	a5,a3
23000f40:	c199                	beqz	a1,23000f46 <__adddf3+0x87e>
23000f42:	0015a073          	csrs	fflags,a1
23000f46:	40f2                	lw	ra,28(sp)
23000f48:	4462                	lw	s0,24(sp)
23000f4a:	44d2                	lw	s1,20(sp)
23000f4c:	4942                	lw	s2,16(sp)
23000f4e:	49b2                	lw	s3,12(sp)
23000f50:	4a22                	lw	s4,8(sp)
23000f52:	853a                	mv	a0,a4
23000f54:	85be                	mv	a1,a5
23000f56:	6105                	addi	sp,sp,32
23000f58:	8082                	ret
23000f5a:	da8587e3          	beq	a1,s0,23000d08 <__adddf3+0x640>
23000f5e:	4581                	li	a1,0
23000f60:	bb6d                	j	23000d1a <__adddf3+0x652>
23000f62:	85b2                	mv	a1,a2
23000f64:	a4050be3          	beqz	a0,230009ba <__adddf3+0x2f2>
23000f68:	bfa5                	j	23000ee0 <__adddf3+0x818>
23000f6a:	a4858ee3          	beq	a1,s0,230009c6 <__adddf3+0x2fe>
23000f6e:	4581                	li	a1,0
23000f70:	b499                	j	230009b6 <__adddf3+0x2ee>

23000f72 <__divdf3>:
23000f72:	7179                	addi	sp,sp,-48
23000f74:	d422                	sw	s0,40(sp)
23000f76:	ca56                	sw	s5,20(sp)
23000f78:	c266                	sw	s9,4(sp)
23000f7a:	d606                	sw	ra,44(sp)
23000f7c:	d226                	sw	s1,36(sp)
23000f7e:	d04a                	sw	s2,32(sp)
23000f80:	ce4e                	sw	s3,28(sp)
23000f82:	cc52                	sw	s4,24(sp)
23000f84:	c85a                	sw	s6,16(sp)
23000f86:	c65e                	sw	s7,12(sp)
23000f88:	c462                	sw	s8,8(sp)
23000f8a:	842a                	mv	s0,a0
23000f8c:	8cb2                	mv	s9,a2
23000f8e:	8ab6                	mv	s5,a3
23000f90:	00202973          	frrm	s2
23000f94:	0145db13          	srli	s6,a1,0x14
23000f98:	00c59b93          	slli	s7,a1,0xc
23000f9c:	7ffb7b13          	andi	s6,s6,2047
23000fa0:	00cbdb93          	srli	s7,s7,0xc
23000fa4:	01f5da13          	srli	s4,a1,0x1f
23000fa8:	020b0663          	beqz	s6,23000fd4 <__divdf3+0x62>
23000fac:	7ff00793          	li	a5,2047
23000fb0:	06fb0b63          	beq	s6,a5,23001026 <__divdf3+0xb4>
23000fb4:	01d55713          	srli	a4,a0,0x1d
23000fb8:	0b8e                	slli	s7,s7,0x3
23000fba:	01776bb3          	or	s7,a4,s7
23000fbe:	008007b7          	lui	a5,0x800
23000fc2:	00fbebb3          	or	s7,s7,a5
23000fc6:	00351993          	slli	s3,a0,0x3
23000fca:	c01b0b13          	addi	s6,s6,-1023
23000fce:	4c01                	li	s8,0
23000fd0:	4481                	li	s1,0
23000fd2:	a0bd                	j	23001040 <__divdf3+0xce>
23000fd4:	00abe7b3          	or	a5,s7,a0
23000fd8:	c7e9                	beqz	a5,230010a2 <__divdf3+0x130>
23000fda:	020b8b63          	beqz	s7,23001010 <__divdf3+0x9e>
23000fde:	855e                	mv	a0,s7
23000fe0:	3e3010ef          	jal	ra,23002bc2 <__clzsi2>
23000fe4:	ff550713          	addi	a4,a0,-11
23000fe8:	47f1                	li	a5,28
23000fea:	02e7c863          	blt	a5,a4,2300101a <__divdf3+0xa8>
23000fee:	46f5                	li	a3,29
23000ff0:	ff850993          	addi	s3,a0,-8
23000ff4:	8e99                	sub	a3,a3,a4
23000ff6:	013b9bb3          	sll	s7,s7,s3
23000ffa:	00d456b3          	srl	a3,s0,a3
23000ffe:	0176ebb3          	or	s7,a3,s7
23001002:	013419b3          	sll	s3,s0,s3
23001006:	c0d00593          	li	a1,-1011
2300100a:	40a58b33          	sub	s6,a1,a0
2300100e:	b7c1                	j	23000fce <__divdf3+0x5c>
23001010:	3b3010ef          	jal	ra,23002bc2 <__clzsi2>
23001014:	02050513          	addi	a0,a0,32
23001018:	b7f1                	j	23000fe4 <__divdf3+0x72>
2300101a:	fd850b93          	addi	s7,a0,-40
2300101e:	01741bb3          	sll	s7,s0,s7
23001022:	4981                	li	s3,0
23001024:	b7cd                	j	23001006 <__divdf3+0x94>
23001026:	00abe433          	or	s0,s7,a0
2300102a:	c049                	beqz	s0,230010ac <__divdf3+0x13a>
2300102c:	000807b7          	lui	a5,0x80
23001030:	00fbf7b3          	and	a5,s7,a5
23001034:	89aa                	mv	s3,a0
23001036:	7ff00b13          	li	s6,2047
2300103a:	4c0d                	li	s8,3
2300103c:	44c1                	li	s1,16
2300103e:	fbc9                	bnez	a5,23000fd0 <__divdf3+0x5e>
23001040:	00ca9513          	slli	a0,s5,0xc
23001044:	00c55413          	srli	s0,a0,0xc
23001048:	014ad513          	srli	a0,s5,0x14
2300104c:	7ff57593          	andi	a1,a0,2047
23001050:	87e6                	mv	a5,s9
23001052:	01fada93          	srli	s5,s5,0x1f
23001056:	c1ad                	beqz	a1,230010b8 <__divdf3+0x146>
23001058:	7ff00713          	li	a4,2047
2300105c:	0ae58863          	beq	a1,a4,2300110c <__divdf3+0x19a>
23001060:	01dcd793          	srli	a5,s9,0x1d
23001064:	00341513          	slli	a0,s0,0x3
23001068:	8d5d                	or	a0,a0,a5
2300106a:	00800437          	lui	s0,0x800
2300106e:	8c49                	or	s0,s0,a0
23001070:	003c9793          	slli	a5,s9,0x3
23001074:	c0158513          	addi	a0,a1,-1023
23001078:	4701                	li	a4,0
2300107a:	002c1693          	slli	a3,s8,0x2
2300107e:	8ed9                	or	a3,a3,a4
23001080:	40ab05b3          	sub	a1,s6,a0
23001084:	16fd                	addi	a3,a3,-1
23001086:	4539                	li	a0,14
23001088:	015a4633          	xor	a2,s4,s5
2300108c:	0ad56963          	bltu	a0,a3,2300113e <__divdf3+0x1cc>
23001090:	0000f517          	auipc	a0,0xf
23001094:	b1c50513          	addi	a0,a0,-1252 # 2300fbac <__clz_tab+0x100>
23001098:	068a                	slli	a3,a3,0x2
2300109a:	96aa                	add	a3,a3,a0
2300109c:	4294                	lw	a3,0(a3)
2300109e:	96aa                	add	a3,a3,a0
230010a0:	8682                	jr	a3
230010a2:	4b81                	li	s7,0
230010a4:	4981                	li	s3,0
230010a6:	4b01                	li	s6,0
230010a8:	4c05                	li	s8,1
230010aa:	b71d                	j	23000fd0 <__divdf3+0x5e>
230010ac:	4b81                	li	s7,0
230010ae:	4981                	li	s3,0
230010b0:	7ff00b13          	li	s6,2047
230010b4:	4c09                	li	s8,2
230010b6:	bf29                	j	23000fd0 <__divdf3+0x5e>
230010b8:	019467b3          	or	a5,s0,s9
230010bc:	c7a5                	beqz	a5,23001124 <__divdf3+0x1b2>
230010be:	c81d                	beqz	s0,230010f4 <__divdf3+0x182>
230010c0:	8522                	mv	a0,s0
230010c2:	301010ef          	jal	ra,23002bc2 <__clzsi2>
230010c6:	85aa                	mv	a1,a0
230010c8:	ff558693          	addi	a3,a1,-11
230010cc:	47f1                	li	a5,28
230010ce:	02d7c963          	blt	a5,a3,23001100 <__divdf3+0x18e>
230010d2:	4775                	li	a4,29
230010d4:	ff858793          	addi	a5,a1,-8
230010d8:	8f15                	sub	a4,a4,a3
230010da:	00f41533          	sll	a0,s0,a5
230010de:	00ecd733          	srl	a4,s9,a4
230010e2:	00a76433          	or	s0,a4,a0
230010e6:	00fc97b3          	sll	a5,s9,a5
230010ea:	c0d00713          	li	a4,-1011
230010ee:	40b70533          	sub	a0,a4,a1
230010f2:	b759                	j	23001078 <__divdf3+0x106>
230010f4:	8566                	mv	a0,s9
230010f6:	2cd010ef          	jal	ra,23002bc2 <__clzsi2>
230010fa:	02050593          	addi	a1,a0,32
230010fe:	b7e9                	j	230010c8 <__divdf3+0x156>
23001100:	fd858513          	addi	a0,a1,-40
23001104:	00ac9433          	sll	s0,s9,a0
23001108:	4781                	li	a5,0
2300110a:	b7c5                	j	230010ea <__divdf3+0x178>
2300110c:	01946633          	or	a2,s0,s9
23001110:	ce19                	beqz	a2,2300112e <__divdf3+0x1bc>
23001112:	00080737          	lui	a4,0x80
23001116:	8f61                	and	a4,a4,s0
23001118:	7ff00513          	li	a0,2047
2300111c:	ef19                	bnez	a4,2300113a <__divdf3+0x1c8>
2300111e:	470d                	li	a4,3
23001120:	44c1                	li	s1,16
23001122:	bfa1                	j	2300107a <__divdf3+0x108>
23001124:	4401                	li	s0,0
23001126:	4781                	li	a5,0
23001128:	4501                	li	a0,0
2300112a:	4705                	li	a4,1
2300112c:	b7b9                	j	2300107a <__divdf3+0x108>
2300112e:	4401                	li	s0,0
23001130:	4781                	li	a5,0
23001132:	7ff00513          	li	a0,2047
23001136:	4709                	li	a4,2
23001138:	b789                	j	2300107a <__divdf3+0x108>
2300113a:	470d                	li	a4,3
2300113c:	bf3d                	j	2300107a <__divdf3+0x108>
2300113e:	01746663          	bltu	s0,s7,2300114a <__divdf3+0x1d8>
23001142:	268b9463          	bne	s7,s0,230013aa <__divdf3+0x438>
23001146:	26f9e263          	bltu	s3,a5,230013aa <__divdf3+0x438>
2300114a:	01fb9513          	slli	a0,s7,0x1f
2300114e:	0019d713          	srli	a4,s3,0x1
23001152:	01f99693          	slli	a3,s3,0x1f
23001156:	001bdb93          	srli	s7,s7,0x1
2300115a:	00e569b3          	or	s3,a0,a4
2300115e:	00841513          	slli	a0,s0,0x8
23001162:	0187d813          	srli	a6,a5,0x18
23001166:	00a86833          	or	a6,a6,a0
2300116a:	8141                	srli	a0,a0,0x10
2300116c:	02abde33          	divu	t3,s7,a0
23001170:	01081f13          	slli	t5,a6,0x10
23001174:	010f5f13          	srli	t5,t5,0x10
23001178:	00879893          	slli	a7,a5,0x8
2300117c:	0109d793          	srli	a5,s3,0x10
23001180:	02abfbb3          	remu	s7,s7,a0
23001184:	8372                	mv	t1,t3
23001186:	03cf0733          	mul	a4,t5,t3
2300118a:	0bc2                	slli	s7,s7,0x10
2300118c:	0177e7b3          	or	a5,a5,s7
23001190:	00e7fc63          	bgeu	a5,a4,230011a8 <__divdf3+0x236>
23001194:	97c2                	add	a5,a5,a6
23001196:	fffe0313          	addi	t1,t3,-1
2300119a:	0107e763          	bltu	a5,a6,230011a8 <__divdf3+0x236>
2300119e:	00e7f563          	bgeu	a5,a4,230011a8 <__divdf3+0x236>
230011a2:	ffee0313          	addi	t1,t3,-2
230011a6:	97c2                	add	a5,a5,a6
230011a8:	8f99                	sub	a5,a5,a4
230011aa:	02a7deb3          	divu	t4,a5,a0
230011ae:	01099713          	slli	a4,s3,0x10
230011b2:	8341                	srli	a4,a4,0x10
230011b4:	02a7f7b3          	remu	a5,a5,a0
230011b8:	89f6                	mv	s3,t4
230011ba:	03df0e33          	mul	t3,t5,t4
230011be:	07c2                	slli	a5,a5,0x10
230011c0:	8f5d                	or	a4,a4,a5
230011c2:	01c77c63          	bgeu	a4,t3,230011da <__divdf3+0x268>
230011c6:	9742                	add	a4,a4,a6
230011c8:	fffe8993          	addi	s3,t4,-1
230011cc:	01076763          	bltu	a4,a6,230011da <__divdf3+0x268>
230011d0:	01c77563          	bgeu	a4,t3,230011da <__divdf3+0x268>
230011d4:	ffee8993          	addi	s3,t4,-2
230011d8:	9742                	add	a4,a4,a6
230011da:	0342                	slli	t1,t1,0x10
230011dc:	013369b3          	or	s3,t1,s3
230011e0:	6341                	lui	t1,0x10
230011e2:	fff30e93          	addi	t4,t1,-1 # ffff <StackSize+0xefff>
230011e6:	0109d293          	srli	t0,s3,0x10
230011ea:	0108df93          	srli	t6,a7,0x10
230011ee:	41c70733          	sub	a4,a4,t3
230011f2:	01d9fe33          	and	t3,s3,t4
230011f6:	01d8feb3          	and	t4,a7,t4
230011fa:	03de07b3          	mul	a5,t3,t4
230011fe:	03d28433          	mul	s0,t0,t4
23001202:	03cf8e33          	mul	t3,t6,t3
23001206:	008e03b3          	add	t2,t3,s0
2300120a:	0107de13          	srli	t3,a5,0x10
2300120e:	9e1e                	add	t3,t3,t2
23001210:	03f282b3          	mul	t0,t0,t6
23001214:	008e7363          	bgeu	t3,s0,2300121a <__divdf3+0x2a8>
23001218:	929a                	add	t0,t0,t1
2300121a:	63c1                	lui	t2,0x10
2300121c:	010e5313          	srli	t1,t3,0x10
23001220:	13fd                	addi	t2,t2,-1
23001222:	929a                	add	t0,t0,t1
23001224:	007e7333          	and	t1,t3,t2
23001228:	0342                	slli	t1,t1,0x10
2300122a:	0077f7b3          	and	a5,a5,t2
2300122e:	933e                	add	t1,t1,a5
23001230:	00576763          	bltu	a4,t0,2300123e <__divdf3+0x2cc>
23001234:	844e                	mv	s0,s3
23001236:	02571e63          	bne	a4,t0,23001272 <__divdf3+0x300>
2300123a:	0266fc63          	bgeu	a3,t1,23001272 <__divdf3+0x300>
2300123e:	96c6                	add	a3,a3,a7
23001240:	0116b7b3          	sltu	a5,a3,a7
23001244:	97c2                	add	a5,a5,a6
23001246:	973e                	add	a4,a4,a5
23001248:	fff98413          	addi	s0,s3,-1
2300124c:	00e86663          	bltu	a6,a4,23001258 <__divdf3+0x2e6>
23001250:	02e81163          	bne	a6,a4,23001272 <__divdf3+0x300>
23001254:	0116ef63          	bltu	a3,a7,23001272 <__divdf3+0x300>
23001258:	00576663          	bltu	a4,t0,23001264 <__divdf3+0x2f2>
2300125c:	00e29b63          	bne	t0,a4,23001272 <__divdf3+0x300>
23001260:	0066f963          	bgeu	a3,t1,23001272 <__divdf3+0x300>
23001264:	96c6                	add	a3,a3,a7
23001266:	0116b7b3          	sltu	a5,a3,a7
2300126a:	97c2                	add	a5,a5,a6
2300126c:	ffe98413          	addi	s0,s3,-2
23001270:	973e                	add	a4,a4,a5
23001272:	40668333          	sub	t1,a3,t1
23001276:	40570733          	sub	a4,a4,t0
2300127a:	0066b6b3          	sltu	a3,a3,t1
2300127e:	8f15                	sub	a4,a4,a3
23001280:	57fd                	li	a5,-1
23001282:	0ee80763          	beq	a6,a4,23001370 <__divdf3+0x3fe>
23001286:	02a752b3          	divu	t0,a4,a0
2300128a:	01035793          	srli	a5,t1,0x10
2300128e:	02a77733          	remu	a4,a4,a0
23001292:	8696                	mv	a3,t0
23001294:	025f0e33          	mul	t3,t5,t0
23001298:	0742                	slli	a4,a4,0x10
2300129a:	8f5d                	or	a4,a4,a5
2300129c:	01c77c63          	bgeu	a4,t3,230012b4 <__divdf3+0x342>
230012a0:	9742                	add	a4,a4,a6
230012a2:	fff28693          	addi	a3,t0,-1 # 23000311 <memset+0x8d>
230012a6:	01076763          	bltu	a4,a6,230012b4 <__divdf3+0x342>
230012aa:	01c77563          	bgeu	a4,t3,230012b4 <__divdf3+0x342>
230012ae:	ffe28693          	addi	a3,t0,-2
230012b2:	9742                	add	a4,a4,a6
230012b4:	41c70733          	sub	a4,a4,t3
230012b8:	02a75e33          	divu	t3,a4,a0
230012bc:	01031793          	slli	a5,t1,0x10
230012c0:	83c1                	srli	a5,a5,0x10
230012c2:	02a77733          	remu	a4,a4,a0
230012c6:	03cf0f33          	mul	t5,t5,t3
230012ca:	0742                	slli	a4,a4,0x10
230012cc:	8f5d                	or	a4,a4,a5
230012ce:	87f2                	mv	a5,t3
230012d0:	01e77c63          	bgeu	a4,t5,230012e8 <__divdf3+0x376>
230012d4:	9742                	add	a4,a4,a6
230012d6:	fffe0793          	addi	a5,t3,-1
230012da:	01076763          	bltu	a4,a6,230012e8 <__divdf3+0x376>
230012de:	01e77563          	bgeu	a4,t5,230012e8 <__divdf3+0x376>
230012e2:	ffee0793          	addi	a5,t3,-2
230012e6:	9742                	add	a4,a4,a6
230012e8:	06c2                	slli	a3,a3,0x10
230012ea:	8edd                	or	a3,a3,a5
230012ec:	01069793          	slli	a5,a3,0x10
230012f0:	83c1                	srli	a5,a5,0x10
230012f2:	0106d313          	srli	t1,a3,0x10
230012f6:	026f8e33          	mul	t3,t6,t1
230012fa:	41e70733          	sub	a4,a4,t5
230012fe:	02ff8fb3          	mul	t6,t6,a5
23001302:	02fe8f33          	mul	t5,t4,a5
23001306:	03d30eb3          	mul	t4,t1,t4
2300130a:	010f5793          	srli	a5,t5,0x10
2300130e:	9ff6                	add	t6,t6,t4
23001310:	97fe                	add	a5,a5,t6
23001312:	01d7f463          	bgeu	a5,t4,2300131a <__divdf3+0x3a8>
23001316:	6541                	lui	a0,0x10
23001318:	9e2a                	add	t3,t3,a0
2300131a:	0107d313          	srli	t1,a5,0x10
2300131e:	9372                	add	t1,t1,t3
23001320:	6e41                	lui	t3,0x10
23001322:	1e7d                	addi	t3,t3,-1
23001324:	01c7f533          	and	a0,a5,t3
23001328:	0542                	slli	a0,a0,0x10
2300132a:	01cf7f33          	and	t5,t5,t3
2300132e:	957a                	add	a0,a0,t5
23001330:	00676663          	bltu	a4,t1,2300133c <__divdf3+0x3ca>
23001334:	2c671263          	bne	a4,t1,230015f8 <__divdf3+0x686>
23001338:	87b6                	mv	a5,a3
2300133a:	c91d                	beqz	a0,23001370 <__divdf3+0x3fe>
2300133c:	9742                	add	a4,a4,a6
2300133e:	fff68793          	addi	a5,a3,-1 # 7fefffff <__HeapLimit+0x3decffff>
23001342:	03076163          	bltu	a4,a6,23001364 <__divdf3+0x3f2>
23001346:	00676663          	bltu	a4,t1,23001352 <__divdf3+0x3e0>
2300134a:	2a671663          	bne	a4,t1,230015f6 <__divdf3+0x684>
2300134e:	00a8fd63          	bgeu	a7,a0,23001368 <__divdf3+0x3f6>
23001352:	ffe68793          	addi	a5,a3,-2
23001356:	00189693          	slli	a3,a7,0x1
2300135a:	0116b8b3          	sltu	a7,a3,a7
2300135e:	9846                	add	a6,a6,a7
23001360:	9742                	add	a4,a4,a6
23001362:	88b6                	mv	a7,a3
23001364:	00671463          	bne	a4,t1,2300136c <__divdf3+0x3fa>
23001368:	00a88463          	beq	a7,a0,23001370 <__divdf3+0x3fe>
2300136c:	0017e793          	ori	a5,a5,1
23001370:	3ff58813          	addi	a6,a1,1023
23001374:	11005863          	blez	a6,23001484 <__divdf3+0x512>
23001378:	0077f713          	andi	a4,a5,7
2300137c:	cf25                	beqz	a4,230013f4 <__divdf3+0x482>
2300137e:	4709                	li	a4,2
23001380:	0014e493          	ori	s1,s1,1
23001384:	06e90763          	beq	s2,a4,230013f2 <__divdf3+0x480>
23001388:	470d                	li	a4,3
2300138a:	06e90063          	beq	s2,a4,230013ea <__divdf3+0x478>
2300138e:	06091363          	bnez	s2,230013f4 <__divdf3+0x482>
23001392:	00f7f713          	andi	a4,a5,15
23001396:	4691                	li	a3,4
23001398:	04d70e63          	beq	a4,a3,230013f4 <__divdf3+0x482>
2300139c:	00478713          	addi	a4,a5,4 # 80004 <StackSize+0x7f004>
230013a0:	00f737b3          	sltu	a5,a4,a5
230013a4:	943e                	add	s0,s0,a5
230013a6:	87ba                	mv	a5,a4
230013a8:	a0b1                	j	230013f4 <__divdf3+0x482>
230013aa:	15fd                	addi	a1,a1,-1
230013ac:	4681                	li	a3,0
230013ae:	bb45                	j	2300115e <__divdf3+0x1ec>
230013b0:	8652                	mv	a2,s4
230013b2:	845e                	mv	s0,s7
230013b4:	87ce                	mv	a5,s3
230013b6:	8762                	mv	a4,s8
230013b8:	468d                	li	a3,3
230013ba:	22d70763          	beq	a4,a3,230015e8 <__divdf3+0x676>
230013be:	4685                	li	a3,1
230013c0:	22d70163          	beq	a4,a3,230015e2 <__divdf3+0x670>
230013c4:	4689                	li	a3,2
230013c6:	fad715e3          	bne	a4,a3,23001370 <__divdf3+0x3fe>
230013ca:	a029                	j	230013d4 <__divdf3+0x462>
230013cc:	8656                	mv	a2,s5
230013ce:	b7ed                	j	230013b8 <__divdf3+0x446>
230013d0:	0084e493          	ori	s1,s1,8
230013d4:	4501                	li	a0,0
230013d6:	4781                	li	a5,0
230013d8:	7ff00713          	li	a4,2047
230013dc:	a091                	j	23001420 <__divdf3+0x4ae>
230013de:	00080437          	lui	s0,0x80
230013e2:	4781                	li	a5,0
230013e4:	4601                	li	a2,0
230013e6:	470d                	li	a4,3
230013e8:	bfc1                	j	230013b8 <__divdf3+0x446>
230013ea:	e609                	bnez	a2,230013f4 <__divdf3+0x482>
230013ec:	00878713          	addi	a4,a5,8
230013f0:	bf45                	j	230013a0 <__divdf3+0x42e>
230013f2:	fe6d                	bnez	a2,230013ec <__divdf3+0x47a>
230013f4:	01000737          	lui	a4,0x1000
230013f8:	8f61                	and	a4,a4,s0
230013fa:	c719                	beqz	a4,23001408 <__divdf3+0x496>
230013fc:	ff000737          	lui	a4,0xff000
23001400:	177d                	addi	a4,a4,-1
23001402:	8c79                	and	s0,s0,a4
23001404:	40058813          	addi	a6,a1,1024
23001408:	7fe00713          	li	a4,2046
2300140c:	05074663          	blt	a4,a6,23001458 <__divdf3+0x4e6>
23001410:	0037d713          	srli	a4,a5,0x3
23001414:	01d41793          	slli	a5,s0,0x1d
23001418:	8fd9                	or	a5,a5,a4
2300141a:	00345513          	srli	a0,s0,0x3
2300141e:	8742                	mv	a4,a6
23001420:	0752                	slli	a4,a4,0x14
23001422:	7ff006b7          	lui	a3,0x7ff00
23001426:	0532                	slli	a0,a0,0xc
23001428:	8f75                	and	a4,a4,a3
2300142a:	8131                	srli	a0,a0,0xc
2300142c:	8d59                	or	a0,a0,a4
2300142e:	067e                	slli	a2,a2,0x1f
23001430:	00c56733          	or	a4,a0,a2
23001434:	85ba                	mv	a1,a4
23001436:	853e                	mv	a0,a5
23001438:	c099                	beqz	s1,2300143e <__divdf3+0x4cc>
2300143a:	0014a073          	csrs	fflags,s1
2300143e:	50b2                	lw	ra,44(sp)
23001440:	5422                	lw	s0,40(sp)
23001442:	5492                	lw	s1,36(sp)
23001444:	5902                	lw	s2,32(sp)
23001446:	49f2                	lw	s3,28(sp)
23001448:	4a62                	lw	s4,24(sp)
2300144a:	4ad2                	lw	s5,20(sp)
2300144c:	4b42                	lw	s6,16(sp)
2300144e:	4bb2                	lw	s7,12(sp)
23001450:	4c22                	lw	s8,8(sp)
23001452:	4c92                	lw	s9,4(sp)
23001454:	6145                	addi	sp,sp,48
23001456:	8082                	ret
23001458:	4789                	li	a5,2
2300145a:	02f90363          	beq	s2,a5,23001480 <__divdf3+0x50e>
2300145e:	478d                	li	a5,3
23001460:	00f90863          	beq	s2,a5,23001470 <__divdf3+0x4fe>
23001464:	00091763          	bnez	s2,23001472 <__divdf3+0x500>
23001468:	4781                	li	a5,0
2300146a:	7ff00713          	li	a4,2047
2300146e:	a029                	j	23001478 <__divdf3+0x506>
23001470:	de65                	beqz	a2,23001468 <__divdf3+0x4f6>
23001472:	57fd                	li	a5,-1
23001474:	7fe00713          	li	a4,2046
23001478:	0054e493          	ori	s1,s1,5
2300147c:	853e                	mv	a0,a5
2300147e:	b74d                	j	23001420 <__divdf3+0x4ae>
23001480:	f665                	bnez	a2,23001468 <__divdf3+0x4f6>
23001482:	bfc5                	j	23001472 <__divdf3+0x500>
23001484:	4705                	li	a4,1
23001486:	04081463          	bnez	a6,230014ce <__divdf3+0x55c>
2300148a:	0077f693          	andi	a3,a5,7
2300148e:	8722                	mv	a4,s0
23001490:	ca9d                	beqz	a3,230014c6 <__divdf3+0x554>
23001492:	4689                	li	a3,2
23001494:	0014e493          	ori	s1,s1,1
23001498:	02d90663          	beq	s2,a3,230014c4 <__divdf3+0x552>
2300149c:	468d                	li	a3,3
2300149e:	00d90f63          	beq	s2,a3,230014bc <__divdf3+0x54a>
230014a2:	02091263          	bnez	s2,230014c6 <__divdf3+0x554>
230014a6:	00f7f693          	andi	a3,a5,15
230014aa:	4511                	li	a0,4
230014ac:	00a68d63          	beq	a3,a0,230014c6 <__divdf3+0x554>
230014b0:	ffc7b713          	sltiu	a4,a5,-4
230014b4:	00174713          	xori	a4,a4,1
230014b8:	9722                	add	a4,a4,s0
230014ba:	a031                	j	230014c6 <__divdf3+0x554>
230014bc:	e609                	bnez	a2,230014c6 <__divdf3+0x554>
230014be:	ff87b713          	sltiu	a4,a5,-8
230014c2:	bfcd                	j	230014b4 <__divdf3+0x542>
230014c4:	fe6d                	bnez	a2,230014be <__divdf3+0x54c>
230014c6:	8361                	srli	a4,a4,0x18
230014c8:	00174713          	xori	a4,a4,1
230014cc:	8b05                	andi	a4,a4,1
230014ce:	4505                	li	a0,1
230014d0:	41050533          	sub	a0,a0,a6
230014d4:	03800693          	li	a3,56
230014d8:	0ca6c263          	blt	a3,a0,2300159c <__divdf3+0x62a>
230014dc:	46fd                	li	a3,31
230014de:	04a6ca63          	blt	a3,a0,23001532 <__divdf3+0x5c0>
230014e2:	41e58593          	addi	a1,a1,1054
230014e6:	00a7d833          	srl	a6,a5,a0
230014ea:	00b416b3          	sll	a3,s0,a1
230014ee:	00b797b3          	sll	a5,a5,a1
230014f2:	0106e6b3          	or	a3,a3,a6
230014f6:	00f037b3          	snez	a5,a5
230014fa:	8fd5                	or	a5,a5,a3
230014fc:	00a45533          	srl	a0,s0,a0
23001500:	0077f693          	andi	a3,a5,7
23001504:	c2ad                	beqz	a3,23001566 <__divdf3+0x5f4>
23001506:	4689                	li	a3,2
23001508:	0014e493          	ori	s1,s1,1
2300150c:	04d90c63          	beq	s2,a3,23001564 <__divdf3+0x5f2>
23001510:	468d                	li	a3,3
23001512:	04d90563          	beq	s2,a3,2300155c <__divdf3+0x5ea>
23001516:	04091863          	bnez	s2,23001566 <__divdf3+0x5f4>
2300151a:	00f7f693          	andi	a3,a5,15
2300151e:	4591                	li	a1,4
23001520:	04b68363          	beq	a3,a1,23001566 <__divdf3+0x5f4>
23001524:	00478693          	addi	a3,a5,4
23001528:	00f6b7b3          	sltu	a5,a3,a5
2300152c:	953e                	add	a0,a0,a5
2300152e:	87b6                	mv	a5,a3
23001530:	a81d                	j	23001566 <__divdf3+0x5f4>
23001532:	5685                	li	a3,-31
23001534:	410686b3          	sub	a3,a3,a6
23001538:	02000893          	li	a7,32
2300153c:	00d456b3          	srl	a3,s0,a3
23001540:	4801                	li	a6,0
23001542:	01150663          	beq	a0,a7,2300154e <__divdf3+0x5dc>
23001546:	43e58593          	addi	a1,a1,1086
2300154a:	00b41833          	sll	a6,s0,a1
2300154e:	00f867b3          	or	a5,a6,a5
23001552:	00f037b3          	snez	a5,a5
23001556:	8fd5                	or	a5,a5,a3
23001558:	4501                	li	a0,0
2300155a:	b75d                	j	23001500 <__divdf3+0x58e>
2300155c:	e609                	bnez	a2,23001566 <__divdf3+0x5f4>
2300155e:	00878693          	addi	a3,a5,8
23001562:	b7d9                	j	23001528 <__divdf3+0x5b6>
23001564:	fe6d                	bnez	a2,2300155e <__divdf3+0x5ec>
23001566:	008006b7          	lui	a3,0x800
2300156a:	8ee9                	and	a3,a3,a0
2300156c:	ca81                	beqz	a3,2300157c <__divdf3+0x60a>
2300156e:	0014e493          	ori	s1,s1,1
23001572:	4501                	li	a0,0
23001574:	4781                	li	a5,0
23001576:	e305                	bnez	a4,23001596 <__divdf3+0x624>
23001578:	4705                	li	a4,1
2300157a:	b55d                	j	23001420 <__divdf3+0x4ae>
2300157c:	0037d693          	srli	a3,a5,0x3
23001580:	01d51793          	slli	a5,a0,0x1d
23001584:	8fd5                	or	a5,a5,a3
23001586:	810d                	srli	a0,a0,0x3
23001588:	e8070ce3          	beqz	a4,23001420 <__divdf3+0x4ae>
2300158c:	0014f713          	andi	a4,s1,1
23001590:	e80708e3          	beqz	a4,23001420 <__divdf3+0x4ae>
23001594:	4701                	li	a4,0
23001596:	0024e493          	ori	s1,s1,2
2300159a:	b559                	j	23001420 <__divdf3+0x4ae>
2300159c:	8fc1                	or	a5,a5,s0
2300159e:	cf91                	beqz	a5,230015ba <__divdf3+0x648>
230015a0:	4789                	li	a5,2
230015a2:	0014e493          	ori	s1,s1,1
230015a6:	02f90363          	beq	s2,a5,230015cc <__divdf3+0x65a>
230015aa:	478d                	li	a5,3
230015ac:	00f90c63          	beq	s2,a5,230015c4 <__divdf3+0x652>
230015b0:	4785                	li	a5,1
230015b2:	00091363          	bnez	s2,230015b8 <__divdf3+0x646>
230015b6:	4795                	li	a5,5
230015b8:	838d                	srli	a5,a5,0x3
230015ba:	0024e493          	ori	s1,s1,2
230015be:	4501                	li	a0,0
230015c0:	4701                	li	a4,0
230015c2:	bdb9                	j	23001420 <__divdf3+0x4ae>
230015c4:	47a5                	li	a5,9
230015c6:	da6d                	beqz	a2,230015b8 <__divdf3+0x646>
230015c8:	4785                	li	a5,1
230015ca:	b7fd                	j	230015b8 <__divdf3+0x646>
230015cc:	47a5                	li	a5,9
230015ce:	f66d                	bnez	a2,230015b8 <__divdf3+0x646>
230015d0:	bfe5                	j	230015c8 <__divdf3+0x656>
230015d2:	00080537          	lui	a0,0x80
230015d6:	4781                	li	a5,0
230015d8:	7ff00713          	li	a4,2047
230015dc:	4601                	li	a2,0
230015de:	44c1                	li	s1,16
230015e0:	b581                	j	23001420 <__divdf3+0x4ae>
230015e2:	4501                	li	a0,0
230015e4:	4781                	li	a5,0
230015e6:	bfe9                	j	230015c0 <__divdf3+0x64e>
230015e8:	00080537          	lui	a0,0x80
230015ec:	4781                	li	a5,0
230015ee:	7ff00713          	li	a4,2047
230015f2:	4601                	li	a2,0
230015f4:	b535                	j	23001420 <__divdf3+0x4ae>
230015f6:	86be                	mv	a3,a5
230015f8:	87b6                	mv	a5,a3
230015fa:	bb8d                	j	2300136c <__divdf3+0x3fa>

230015fc <__eqdf2>:
230015fc:	882a                	mv	a6,a0
230015fe:	002027f3          	frrm	a5
23001602:	001007b7          	lui	a5,0x100
23001606:	0145d893          	srli	a7,a1,0x14
2300160a:	17fd                	addi	a5,a5,-1
2300160c:	0146d313          	srli	t1,a3,0x14
23001610:	8e2a                	mv	t3,a0
23001612:	7ff8f893          	andi	a7,a7,2047
23001616:	7ff00513          	li	a0,2047
2300161a:	00b7f733          	and	a4,a5,a1
2300161e:	8eb2                	mv	t4,a2
23001620:	8ff5                	and	a5,a5,a3
23001622:	81fd                	srli	a1,a1,0x1f
23001624:	7ff37313          	andi	t1,t1,2047
23001628:	82fd                	srli	a3,a3,0x1f
2300162a:	00a89863          	bne	a7,a0,2300163a <__eqdf2+0x3e>
2300162e:	01076533          	or	a0,a4,a6
23001632:	e531                	bnez	a0,2300167e <__eqdf2+0x82>
23001634:	07131463          	bne	t1,a7,2300169c <__eqdf2+0xa0>
23001638:	a019                	j	2300163e <__eqdf2+0x42>
2300163a:	00a31563          	bne	t1,a0,23001644 <__eqdf2+0x48>
2300163e:	00c7e533          	or	a0,a5,a2
23001642:	e515                	bnez	a0,2300166e <__eqdf2+0x72>
23001644:	4505                	li	a0,1
23001646:	04689c63          	bne	a7,t1,2300169e <__eqdf2+0xa2>
2300164a:	04f71a63          	bne	a4,a5,2300169e <__eqdf2+0xa2>
2300164e:	05de1863          	bne	t3,t4,2300169e <__eqdf2+0xa2>
23001652:	00d58c63          	beq	a1,a3,2300166a <__eqdf2+0x6e>
23001656:	04089463          	bnez	a7,2300169e <__eqdf2+0xa2>
2300165a:	01076733          	or	a4,a4,a6
2300165e:	00e03533          	snez	a0,a4
23001662:	8082                	ret
23001664:	00186073          	csrsi	fflags,16
23001668:	a815                	j	2300169c <__eqdf2+0xa0>
2300166a:	4501                	li	a0,0
2300166c:	8082                	ret
2300166e:	7ff00693          	li	a3,2047
23001672:	02d89163          	bne	a7,a3,23001694 <__eqdf2+0x98>
23001676:	01076833          	or	a6,a4,a6
2300167a:	00080d63          	beqz	a6,23001694 <__eqdf2+0x98>
2300167e:	000806b7          	lui	a3,0x80
23001682:	8f75                	and	a4,a4,a3
23001684:	d365                	beqz	a4,23001664 <__eqdf2+0x68>
23001686:	7ff00713          	li	a4,2047
2300168a:	4505                	li	a0,1
2300168c:	00e31963          	bne	t1,a4,2300169e <__eqdf2+0xa2>
23001690:	8e5d                	or	a2,a2,a5
23001692:	c611                	beqz	a2,2300169e <__eqdf2+0xa2>
23001694:	00080737          	lui	a4,0x80
23001698:	8ff9                	and	a5,a5,a4
2300169a:	d7e9                	beqz	a5,23001664 <__eqdf2+0x68>
2300169c:	4505                	li	a0,1
2300169e:	8082                	ret

230016a0 <__gedf2>:
230016a0:	87aa                	mv	a5,a0
230016a2:	00202773          	frrm	a4
230016a6:	00100737          	lui	a4,0x100
230016aa:	177d                	addi	a4,a4,-1
230016ac:	0145d813          	srli	a6,a1,0x14
230016b0:	00b778b3          	and	a7,a4,a1
230016b4:	832a                	mv	t1,a0
230016b6:	7ff87813          	andi	a6,a6,2047
230016ba:	01f5d513          	srli	a0,a1,0x1f
230016be:	7ff00e93          	li	t4,2047
230016c2:	0146d593          	srli	a1,a3,0x14
230016c6:	8f75                	and	a4,a4,a3
230016c8:	8e32                	mv	t3,a2
230016ca:	7ff5f593          	andi	a1,a1,2047
230016ce:	82fd                	srli	a3,a3,0x1f
230016d0:	01d81a63          	bne	a6,t4,230016e4 <__gedf2+0x44>
230016d4:	00f8eeb3          	or	t4,a7,a5
230016d8:	060e8663          	beqz	t4,23001744 <__gedf2+0xa4>
230016dc:	00186073          	csrsi	fflags,16
230016e0:	5579                	li	a0,-2
230016e2:	8082                	ret
230016e4:	01d59663          	bne	a1,t4,230016f0 <__gedf2+0x50>
230016e8:	00c76eb3          	or	t4,a4,a2
230016ec:	fe0e98e3          	bnez	t4,230016dc <__gedf2+0x3c>
230016f0:	04081c63          	bnez	a6,23001748 <__gedf2+0xa8>
230016f4:	00f8e7b3          	or	a5,a7,a5
230016f8:	0017b793          	seqz	a5,a5
230016fc:	e199                	bnez	a1,23001702 <__gedf2+0x62>
230016fe:	8e59                	or	a2,a2,a4
23001700:	ce0d                	beqz	a2,2300173a <__gedf2+0x9a>
23001702:	eb81                	bnez	a5,23001712 <__gedf2+0x72>
23001704:	00d51463          	bne	a0,a3,2300170c <__gedf2+0x6c>
23001708:	0105d963          	bge	a1,a6,2300171a <__gedf2+0x7a>
2300170c:	c50d                	beqz	a0,23001736 <__gedf2+0x96>
2300170e:	557d                	li	a0,-1
23001710:	8082                	ret
23001712:	557d                	li	a0,-1
23001714:	c691                	beqz	a3,23001720 <__gedf2+0x80>
23001716:	8536                	mv	a0,a3
23001718:	8082                	ret
2300171a:	00b85463          	bge	a6,a1,23001722 <__gedf2+0x82>
2300171e:	d965                	beqz	a0,2300170e <__gedf2+0x6e>
23001720:	8082                	ret
23001722:	ff1765e3          	bltu	a4,a7,2300170c <__gedf2+0x6c>
23001726:	00e89c63          	bne	a7,a4,2300173e <__gedf2+0x9e>
2300172a:	fe6e61e3          	bltu	t3,t1,2300170c <__gedf2+0x6c>
2300172e:	ffc368e3          	bltu	t1,t3,2300171e <__gedf2+0x7e>
23001732:	4501                	li	a0,0
23001734:	8082                	ret
23001736:	4505                	li	a0,1
23001738:	8082                	ret
2300173a:	ffe5                	bnez	a5,23001732 <__gedf2+0x92>
2300173c:	bfc1                	j	2300170c <__gedf2+0x6c>
2300173e:	fee8e0e3          	bltu	a7,a4,2300171e <__gedf2+0x7e>
23001742:	bfc5                	j	23001732 <__gedf2+0x92>
23001744:	fb0582e3          	beq	a1,a6,230016e8 <__gedf2+0x48>
23001748:	fdd5                	bnez	a1,23001704 <__gedf2+0x64>
2300174a:	4781                	li	a5,0
2300174c:	bf4d                	j	230016fe <__gedf2+0x5e>

2300174e <__ledf2>:
2300174e:	87aa                	mv	a5,a0
23001750:	00202773          	frrm	a4
23001754:	00100737          	lui	a4,0x100
23001758:	177d                	addi	a4,a4,-1
2300175a:	0145d813          	srli	a6,a1,0x14
2300175e:	00b778b3          	and	a7,a4,a1
23001762:	832a                	mv	t1,a0
23001764:	7ff87813          	andi	a6,a6,2047
23001768:	01f5d513          	srli	a0,a1,0x1f
2300176c:	7ff00e93          	li	t4,2047
23001770:	0146d593          	srli	a1,a3,0x14
23001774:	8f75                	and	a4,a4,a3
23001776:	8e32                	mv	t3,a2
23001778:	7ff5f593          	andi	a1,a1,2047
2300177c:	82fd                	srli	a3,a3,0x1f
2300177e:	01d81a63          	bne	a6,t4,23001792 <__ledf2+0x44>
23001782:	00f8eeb3          	or	t4,a7,a5
23001786:	060e8663          	beqz	t4,230017f2 <__ledf2+0xa4>
2300178a:	00186073          	csrsi	fflags,16
2300178e:	4509                	li	a0,2
23001790:	8082                	ret
23001792:	01d59663          	bne	a1,t4,2300179e <__ledf2+0x50>
23001796:	00c76eb3          	or	t4,a4,a2
2300179a:	fe0e98e3          	bnez	t4,2300178a <__ledf2+0x3c>
2300179e:	04081c63          	bnez	a6,230017f6 <__ledf2+0xa8>
230017a2:	00f8e7b3          	or	a5,a7,a5
230017a6:	0017b793          	seqz	a5,a5
230017aa:	e199                	bnez	a1,230017b0 <__ledf2+0x62>
230017ac:	8e59                	or	a2,a2,a4
230017ae:	ce0d                	beqz	a2,230017e8 <__ledf2+0x9a>
230017b0:	eb81                	bnez	a5,230017c0 <__ledf2+0x72>
230017b2:	00d51463          	bne	a0,a3,230017ba <__ledf2+0x6c>
230017b6:	0105d963          	bge	a1,a6,230017c8 <__ledf2+0x7a>
230017ba:	c50d                	beqz	a0,230017e4 <__ledf2+0x96>
230017bc:	557d                	li	a0,-1
230017be:	8082                	ret
230017c0:	557d                	li	a0,-1
230017c2:	c691                	beqz	a3,230017ce <__ledf2+0x80>
230017c4:	8536                	mv	a0,a3
230017c6:	8082                	ret
230017c8:	00b85463          	bge	a6,a1,230017d0 <__ledf2+0x82>
230017cc:	d965                	beqz	a0,230017bc <__ledf2+0x6e>
230017ce:	8082                	ret
230017d0:	ff1765e3          	bltu	a4,a7,230017ba <__ledf2+0x6c>
230017d4:	00e89c63          	bne	a7,a4,230017ec <__ledf2+0x9e>
230017d8:	fe6e61e3          	bltu	t3,t1,230017ba <__ledf2+0x6c>
230017dc:	ffc368e3          	bltu	t1,t3,230017cc <__ledf2+0x7e>
230017e0:	4501                	li	a0,0
230017e2:	8082                	ret
230017e4:	4505                	li	a0,1
230017e6:	8082                	ret
230017e8:	ffe5                	bnez	a5,230017e0 <__ledf2+0x92>
230017ea:	bfc1                	j	230017ba <__ledf2+0x6c>
230017ec:	fee8e0e3          	bltu	a7,a4,230017cc <__ledf2+0x7e>
230017f0:	bfc5                	j	230017e0 <__ledf2+0x92>
230017f2:	fb0582e3          	beq	a1,a6,23001796 <__ledf2+0x48>
230017f6:	fdd5                	bnez	a1,230017b2 <__ledf2+0x64>
230017f8:	4781                	li	a5,0
230017fa:	bf4d                	j	230017ac <__ledf2+0x5e>

230017fc <__muldf3>:
230017fc:	7179                	addi	sp,sp,-48
230017fe:	d422                	sw	s0,40(sp)
23001800:	ca56                	sw	s5,20(sp)
23001802:	c266                	sw	s9,4(sp)
23001804:	d606                	sw	ra,44(sp)
23001806:	d226                	sw	s1,36(sp)
23001808:	d04a                	sw	s2,32(sp)
2300180a:	ce4e                	sw	s3,28(sp)
2300180c:	cc52                	sw	s4,24(sp)
2300180e:	c85a                	sw	s6,16(sp)
23001810:	c65e                	sw	s7,12(sp)
23001812:	c462                	sw	s8,8(sp)
23001814:	842a                	mv	s0,a0
23001816:	8cb2                	mv	s9,a2
23001818:	8ab6                	mv	s5,a3
2300181a:	00202973          	frrm	s2
2300181e:	0145db93          	srli	s7,a1,0x14
23001822:	00c59993          	slli	s3,a1,0xc
23001826:	7ffbfb93          	andi	s7,s7,2047
2300182a:	00c9d993          	srli	s3,s3,0xc
2300182e:	01f5db13          	srli	s6,a1,0x1f
23001832:	020b8663          	beqz	s7,2300185e <__muldf3+0x62>
23001836:	7ff00793          	li	a5,2047
2300183a:	06fb8b63          	beq	s7,a5,230018b0 <__muldf3+0xb4>
2300183e:	01d55793          	srli	a5,a0,0x1d
23001842:	098e                	slli	s3,s3,0x3
23001844:	0137e9b3          	or	s3,a5,s3
23001848:	008007b7          	lui	a5,0x800
2300184c:	00f9e9b3          	or	s3,s3,a5
23001850:	00351a13          	slli	s4,a0,0x3
23001854:	c01b8b93          	addi	s7,s7,-1023
23001858:	4c01                	li	s8,0
2300185a:	4481                	li	s1,0
2300185c:	a0bd                	j	230018ca <__muldf3+0xce>
2300185e:	00a9e7b3          	or	a5,s3,a0
23001862:	c7e1                	beqz	a5,2300192a <__muldf3+0x12e>
23001864:	02098b63          	beqz	s3,2300189a <__muldf3+0x9e>
23001868:	854e                	mv	a0,s3
2300186a:	358010ef          	jal	ra,23002bc2 <__clzsi2>
2300186e:	ff550713          	addi	a4,a0,-11 # 7fff5 <StackSize+0x7eff5>
23001872:	47f1                	li	a5,28
23001874:	02e7c863          	blt	a5,a4,230018a4 <__muldf3+0xa8>
23001878:	47f5                	li	a5,29
2300187a:	ff850a13          	addi	s4,a0,-8
2300187e:	8f99                	sub	a5,a5,a4
23001880:	014999b3          	sll	s3,s3,s4
23001884:	00f457b3          	srl	a5,s0,a5
23001888:	0137e9b3          	or	s3,a5,s3
2300188c:	01441a33          	sll	s4,s0,s4
23001890:	c0d00b93          	li	s7,-1011
23001894:	40ab8bb3          	sub	s7,s7,a0
23001898:	b7c1                	j	23001858 <__muldf3+0x5c>
2300189a:	328010ef          	jal	ra,23002bc2 <__clzsi2>
2300189e:	02050513          	addi	a0,a0,32
230018a2:	b7f1                	j	2300186e <__muldf3+0x72>
230018a4:	fd850993          	addi	s3,a0,-40
230018a8:	013419b3          	sll	s3,s0,s3
230018ac:	4a01                	li	s4,0
230018ae:	b7cd                	j	23001890 <__muldf3+0x94>
230018b0:	00a9e433          	or	s0,s3,a0
230018b4:	c041                	beqz	s0,23001934 <__muldf3+0x138>
230018b6:	000807b7          	lui	a5,0x80
230018ba:	00f9f7b3          	and	a5,s3,a5
230018be:	8a2a                	mv	s4,a0
230018c0:	7ff00b93          	li	s7,2047
230018c4:	4c0d                	li	s8,3
230018c6:	44c1                	li	s1,16
230018c8:	fbc9                	bnez	a5,2300185a <__muldf3+0x5e>
230018ca:	014ad513          	srli	a0,s5,0x14
230018ce:	00ca9413          	slli	s0,s5,0xc
230018d2:	7ff57513          	andi	a0,a0,2047
230018d6:	87e6                	mv	a5,s9
230018d8:	8031                	srli	s0,s0,0xc
230018da:	01fada93          	srli	s5,s5,0x1f
230018de:	c12d                	beqz	a0,23001940 <__muldf3+0x144>
230018e0:	7ff00713          	li	a4,2047
230018e4:	0ae50663          	beq	a0,a4,23001990 <__muldf3+0x194>
230018e8:	01dcd793          	srli	a5,s9,0x1d
230018ec:	040e                	slli	s0,s0,0x3
230018ee:	8c5d                	or	s0,s0,a5
230018f0:	008007b7          	lui	a5,0x800
230018f4:	8c5d                	or	s0,s0,a5
230018f6:	c0150513          	addi	a0,a0,-1023
230018fa:	003c9793          	slli	a5,s9,0x3
230018fe:	4701                	li	a4,0
23001900:	002c1693          	slli	a3,s8,0x2
23001904:	8ed9                	or	a3,a3,a4
23001906:	9baa                	add	s7,s7,a0
23001908:	16fd                	addi	a3,a3,-1
2300190a:	4639                	li	a2,14
2300190c:	015b45b3          	xor	a1,s6,s5
23001910:	001b8513          	addi	a0,s7,1
23001914:	0ed66a63          	bltu	a2,a3,23001a08 <__muldf3+0x20c>
23001918:	0000e617          	auipc	a2,0xe
2300191c:	2d060613          	addi	a2,a2,720 # 2300fbe8 <__clz_tab+0x13c>
23001920:	068a                	slli	a3,a3,0x2
23001922:	96b2                	add	a3,a3,a2
23001924:	4294                	lw	a3,0(a3)
23001926:	96b2                	add	a3,a3,a2
23001928:	8682                	jr	a3
2300192a:	4981                	li	s3,0
2300192c:	4a01                	li	s4,0
2300192e:	4b81                	li	s7,0
23001930:	4c05                	li	s8,1
23001932:	b725                	j	2300185a <__muldf3+0x5e>
23001934:	4981                	li	s3,0
23001936:	4a01                	li	s4,0
23001938:	7ff00b93          	li	s7,2047
2300193c:	4c09                	li	s8,2
2300193e:	bf31                	j	2300185a <__muldf3+0x5e>
23001940:	019467b3          	or	a5,s0,s9
23001944:	c3b5                	beqz	a5,230019a8 <__muldf3+0x1ac>
23001946:	c80d                	beqz	s0,23001978 <__muldf3+0x17c>
23001948:	8522                	mv	a0,s0
2300194a:	278010ef          	jal	ra,23002bc2 <__clzsi2>
2300194e:	ff550693          	addi	a3,a0,-11
23001952:	47f1                	li	a5,28
23001954:	02d7c863          	blt	a5,a3,23001984 <__muldf3+0x188>
23001958:	4775                	li	a4,29
2300195a:	ff850793          	addi	a5,a0,-8
2300195e:	8f15                	sub	a4,a4,a3
23001960:	00f41433          	sll	s0,s0,a5
23001964:	00ecd733          	srl	a4,s9,a4
23001968:	8c59                	or	s0,s0,a4
2300196a:	00fc97b3          	sll	a5,s9,a5
2300196e:	c0d00713          	li	a4,-1011
23001972:	40a70533          	sub	a0,a4,a0
23001976:	b761                	j	230018fe <__muldf3+0x102>
23001978:	8566                	mv	a0,s9
2300197a:	248010ef          	jal	ra,23002bc2 <__clzsi2>
2300197e:	02050513          	addi	a0,a0,32
23001982:	b7f1                	j	2300194e <__muldf3+0x152>
23001984:	fd850413          	addi	s0,a0,-40
23001988:	008c9433          	sll	s0,s9,s0
2300198c:	4781                	li	a5,0
2300198e:	b7c5                	j	2300196e <__muldf3+0x172>
23001990:	01946633          	or	a2,s0,s9
23001994:	ce19                	beqz	a2,230019b2 <__muldf3+0x1b6>
23001996:	00080737          	lui	a4,0x80
2300199a:	8f61                	and	a4,a4,s0
2300199c:	7ff00513          	li	a0,2047
230019a0:	ef19                	bnez	a4,230019be <__muldf3+0x1c2>
230019a2:	470d                	li	a4,3
230019a4:	44c1                	li	s1,16
230019a6:	bfa9                	j	23001900 <__muldf3+0x104>
230019a8:	4401                	li	s0,0
230019aa:	4781                	li	a5,0
230019ac:	4501                	li	a0,0
230019ae:	4705                	li	a4,1
230019b0:	bf81                	j	23001900 <__muldf3+0x104>
230019b2:	4401                	li	s0,0
230019b4:	4781                	li	a5,0
230019b6:	7ff00513          	li	a0,2047
230019ba:	4709                	li	a4,2
230019bc:	b791                	j	23001900 <__muldf3+0x104>
230019be:	470d                	li	a4,3
230019c0:	b781                	j	23001900 <__muldf3+0x104>
230019c2:	00080437          	lui	s0,0x80
230019c6:	4781                	li	a5,0
230019c8:	7ff00713          	li	a4,2047
230019cc:	4581                	li	a1,0
230019ce:	44c1                	li	s1,16
230019d0:	0752                	slli	a4,a4,0x14
230019d2:	7ff006b7          	lui	a3,0x7ff00
230019d6:	0432                	slli	s0,s0,0xc
230019d8:	8f75                	and	a4,a4,a3
230019da:	8031                	srli	s0,s0,0xc
230019dc:	05fe                	slli	a1,a1,0x1f
230019de:	8c59                	or	s0,s0,a4
230019e0:	00b46733          	or	a4,s0,a1
230019e4:	853e                	mv	a0,a5
230019e6:	85ba                	mv	a1,a4
230019e8:	c099                	beqz	s1,230019ee <__muldf3+0x1f2>
230019ea:	0014a073          	csrs	fflags,s1
230019ee:	50b2                	lw	ra,44(sp)
230019f0:	5422                	lw	s0,40(sp)
230019f2:	5492                	lw	s1,36(sp)
230019f4:	5902                	lw	s2,32(sp)
230019f6:	49f2                	lw	s3,28(sp)
230019f8:	4a62                	lw	s4,24(sp)
230019fa:	4ad2                	lw	s5,20(sp)
230019fc:	4b42                	lw	s6,16(sp)
230019fe:	4bb2                	lw	s7,12(sp)
23001a00:	4c22                	lw	s8,8(sp)
23001a02:	4c92                	lw	s9,4(sp)
23001a04:	6145                	addi	sp,sp,48
23001a06:	8082                	ret
23001a08:	6ec1                	lui	t4,0x10
23001a0a:	fffe8e13          	addi	t3,t4,-1 # ffff <StackSize+0xefff>
23001a0e:	010a5713          	srli	a4,s4,0x10
23001a12:	0107d893          	srli	a7,a5,0x10
23001a16:	01ca7a33          	and	s4,s4,t3
23001a1a:	01c7f7b3          	and	a5,a5,t3
23001a1e:	03488833          	mul	a6,a7,s4
23001a22:	034786b3          	mul	a3,a5,s4
23001a26:	02f70f33          	mul	t5,a4,a5
23001a2a:	01e80333          	add	t1,a6,t5
23001a2e:	0106d813          	srli	a6,a3,0x10
23001a32:	981a                	add	a6,a6,t1
23001a34:	03170633          	mul	a2,a4,a7
23001a38:	01e87363          	bgeu	a6,t5,23001a3e <__muldf3+0x242>
23001a3c:	9676                	add	a2,a2,t4
23001a3e:	01085f93          	srli	t6,a6,0x10
23001a42:	01c87833          	and	a6,a6,t3
23001a46:	01c6f6b3          	and	a3,a3,t3
23001a4a:	01045e93          	srli	t4,s0,0x10
23001a4e:	01c47e33          	and	t3,s0,t3
23001a52:	0842                	slli	a6,a6,0x10
23001a54:	9836                	add	a6,a6,a3
23001a56:	03c70f33          	mul	t5,a4,t3
23001a5a:	03ca06b3          	mul	a3,s4,t3
23001a5e:	034e8a33          	mul	s4,t4,s4
23001a62:	01ea0333          	add	t1,s4,t5
23001a66:	0106da13          	srli	s4,a3,0x10
23001a6a:	9a1a                	add	s4,s4,t1
23001a6c:	03d70733          	mul	a4,a4,t4
23001a70:	01ea7463          	bgeu	s4,t5,23001a78 <__muldf3+0x27c>
23001a74:	6341                	lui	t1,0x10
23001a76:	971a                	add	a4,a4,t1
23001a78:	010a5313          	srli	t1,s4,0x10
23001a7c:	933a                	add	t1,t1,a4
23001a7e:	6741                	lui	a4,0x10
23001a80:	fff70f13          	addi	t5,a4,-1 # ffff <StackSize+0xefff>
23001a84:	01ea7a33          	and	s4,s4,t5
23001a88:	01e6f6b3          	and	a3,a3,t5
23001a8c:	0109d413          	srli	s0,s3,0x10
23001a90:	0a42                	slli	s4,s4,0x10
23001a92:	01e9f9b3          	and	s3,s3,t5
23001a96:	03378f33          	mul	t5,a5,s3
23001a9a:	9a36                	add	s4,s4,a3
23001a9c:	9fd2                	add	t6,t6,s4
23001a9e:	033886b3          	mul	a3,a7,s3
23001aa2:	02f407b3          	mul	a5,s0,a5
23001aa6:	028882b3          	mul	t0,a7,s0
23001aaa:	00f688b3          	add	a7,a3,a5
23001aae:	010f5693          	srli	a3,t5,0x10
23001ab2:	96c6                	add	a3,a3,a7
23001ab4:	00f6f363          	bgeu	a3,a5,23001aba <__muldf3+0x2be>
23001ab8:	92ba                	add	t0,t0,a4
23001aba:	6741                	lui	a4,0x10
23001abc:	fff70793          	addi	a5,a4,-1 # ffff <StackSize+0xefff>
23001ac0:	00ff7f33          	and	t5,t5,a5
23001ac4:	0106d893          	srli	a7,a3,0x10
23001ac8:	8efd                	and	a3,a3,a5
23001aca:	03c987b3          	mul	a5,s3,t3
23001ace:	06c2                	slli	a3,a3,0x10
23001ad0:	96fa                	add	a3,a3,t5
23001ad2:	9896                	add	a7,a7,t0
23001ad4:	03c40e33          	mul	t3,s0,t3
23001ad8:	033e89b3          	mul	s3,t4,s3
23001adc:	028e8f33          	mul	t5,t4,s0
23001ae0:	99f2                	add	s3,s3,t3
23001ae2:	0107d413          	srli	s0,a5,0x10
23001ae6:	99a2                	add	s3,s3,s0
23001ae8:	01c9f363          	bgeu	s3,t3,23001aee <__muldf3+0x2f2>
23001aec:	9f3a                	add	t5,t5,a4
23001aee:	6e41                	lui	t3,0x10
23001af0:	1e7d                	addi	t3,t3,-1
23001af2:	01c9f733          	and	a4,s3,t3
23001af6:	01c7f7b3          	and	a5,a5,t3
23001afa:	0742                	slli	a4,a4,0x10
23001afc:	967e                	add	a2,a2,t6
23001afe:	973e                	add	a4,a4,a5
23001b00:	01463a33          	sltu	s4,a2,s4
23001b04:	971a                	add	a4,a4,t1
23001b06:	01470433          	add	s0,a4,s4
23001b0a:	9636                	add	a2,a2,a3
23001b0c:	00d636b3          	sltu	a3,a2,a3
23001b10:	01140e33          	add	t3,s0,a7
23001b14:	00de0eb3          	add	t4,t3,a3
23001b18:	00673733          	sltu	a4,a4,t1
23001b1c:	01443433          	sltu	s0,s0,s4
23001b20:	8c59                	or	s0,s0,a4
23001b22:	00deb6b3          	sltu	a3,t4,a3
23001b26:	0109d993          	srli	s3,s3,0x10
23001b2a:	011e38b3          	sltu	a7,t3,a7
23001b2e:	944e                	add	s0,s0,s3
23001b30:	00d8e6b3          	or	a3,a7,a3
23001b34:	9436                	add	s0,s0,a3
23001b36:	947a                	add	s0,s0,t5
23001b38:	017ed793          	srli	a5,t4,0x17
23001b3c:	0426                	slli	s0,s0,0x9
23001b3e:	8c5d                	or	s0,s0,a5
23001b40:	00961793          	slli	a5,a2,0x9
23001b44:	0107e7b3          	or	a5,a5,a6
23001b48:	00f037b3          	snez	a5,a5
23001b4c:	825d                	srli	a2,a2,0x17
23001b4e:	01000737          	lui	a4,0x1000
23001b52:	8fd1                	or	a5,a5,a2
23001b54:	0ea6                	slli	t4,t4,0x9
23001b56:	8f61                	and	a4,a4,s0
23001b58:	01d7e7b3          	or	a5,a5,t4
23001b5c:	cb25                	beqz	a4,23001bcc <__muldf3+0x3d0>
23001b5e:	0017d713          	srli	a4,a5,0x1
23001b62:	8b85                	andi	a5,a5,1
23001b64:	8fd9                	or	a5,a5,a4
23001b66:	01f41713          	slli	a4,s0,0x1f
23001b6a:	8fd9                	or	a5,a5,a4
23001b6c:	8005                	srli	s0,s0,0x1
23001b6e:	3ff50813          	addi	a6,a0,1023
23001b72:	0d005063          	blez	a6,23001c32 <__muldf3+0x436>
23001b76:	0077f713          	andi	a4,a5,7
23001b7a:	c325                	beqz	a4,23001bda <__muldf3+0x3de>
23001b7c:	4709                	li	a4,2
23001b7e:	0014e493          	ori	s1,s1,1
23001b82:	04e90b63          	beq	s2,a4,23001bd8 <__muldf3+0x3dc>
23001b86:	470d                	li	a4,3
23001b88:	04e90463          	beq	s2,a4,23001bd0 <__muldf3+0x3d4>
23001b8c:	04091763          	bnez	s2,23001bda <__muldf3+0x3de>
23001b90:	00f7f713          	andi	a4,a5,15
23001b94:	4691                	li	a3,4
23001b96:	04d70263          	beq	a4,a3,23001bda <__muldf3+0x3de>
23001b9a:	00478713          	addi	a4,a5,4 # 800004 <StackSize+0x7ff004>
23001b9e:	00f737b3          	sltu	a5,a4,a5
23001ba2:	943e                	add	s0,s0,a5
23001ba4:	87ba                	mv	a5,a4
23001ba6:	a815                	j	23001bda <__muldf3+0x3de>
23001ba8:	85da                	mv	a1,s6
23001baa:	844e                	mv	s0,s3
23001bac:	87d2                	mv	a5,s4
23001bae:	8762                	mv	a4,s8
23001bb0:	4689                	li	a3,2
23001bb2:	1cd70763          	beq	a4,a3,23001d80 <__muldf3+0x584>
23001bb6:	468d                	li	a3,3
23001bb8:	1cd70963          	beq	a4,a3,23001d8a <__muldf3+0x58e>
23001bbc:	4685                	li	a3,1
23001bbe:	fad718e3          	bne	a4,a3,23001b6e <__muldf3+0x372>
23001bc2:	4401                	li	s0,0
23001bc4:	4781                	li	a5,0
23001bc6:	a265                	j	23001d6e <__muldf3+0x572>
23001bc8:	85d6                	mv	a1,s5
23001bca:	b7dd                	j	23001bb0 <__muldf3+0x3b4>
23001bcc:	855e                	mv	a0,s7
23001bce:	b745                	j	23001b6e <__muldf3+0x372>
23001bd0:	e589                	bnez	a1,23001bda <__muldf3+0x3de>
23001bd2:	00878713          	addi	a4,a5,8
23001bd6:	b7e1                	j	23001b9e <__muldf3+0x3a2>
23001bd8:	fded                	bnez	a1,23001bd2 <__muldf3+0x3d6>
23001bda:	01000737          	lui	a4,0x1000
23001bde:	8f61                	and	a4,a4,s0
23001be0:	c719                	beqz	a4,23001bee <__muldf3+0x3f2>
23001be2:	ff000737          	lui	a4,0xff000
23001be6:	177d                	addi	a4,a4,-1
23001be8:	8c79                	and	s0,s0,a4
23001bea:	40050813          	addi	a6,a0,1024
23001bee:	7fe00713          	li	a4,2046
23001bf2:	01074a63          	blt	a4,a6,23001c06 <__muldf3+0x40a>
23001bf6:	0037d713          	srli	a4,a5,0x3
23001bfa:	01d41793          	slli	a5,s0,0x1d
23001bfe:	8fd9                	or	a5,a5,a4
23001c00:	800d                	srli	s0,s0,0x3
23001c02:	8742                	mv	a4,a6
23001c04:	b3f1                	j	230019d0 <__muldf3+0x1d4>
23001c06:	4789                	li	a5,2
23001c08:	02f90363          	beq	s2,a5,23001c2e <__muldf3+0x432>
23001c0c:	478d                	li	a5,3
23001c0e:	00f90863          	beq	s2,a5,23001c1e <__muldf3+0x422>
23001c12:	00091763          	bnez	s2,23001c20 <__muldf3+0x424>
23001c16:	4781                	li	a5,0
23001c18:	7ff00713          	li	a4,2047
23001c1c:	a029                	j	23001c26 <__muldf3+0x42a>
23001c1e:	dde5                	beqz	a1,23001c16 <__muldf3+0x41a>
23001c20:	57fd                	li	a5,-1
23001c22:	7fe00713          	li	a4,2046
23001c26:	0054e493          	ori	s1,s1,5
23001c2a:	843e                	mv	s0,a5
23001c2c:	b355                	j	230019d0 <__muldf3+0x1d4>
23001c2e:	f5e5                	bnez	a1,23001c16 <__muldf3+0x41a>
23001c30:	bfc5                	j	23001c20 <__muldf3+0x424>
23001c32:	4705                	li	a4,1
23001c34:	04081463          	bnez	a6,23001c7c <__muldf3+0x480>
23001c38:	0077f693          	andi	a3,a5,7
23001c3c:	8722                	mv	a4,s0
23001c3e:	ca9d                	beqz	a3,23001c74 <__muldf3+0x478>
23001c40:	4689                	li	a3,2
23001c42:	0014e493          	ori	s1,s1,1
23001c46:	02d90663          	beq	s2,a3,23001c72 <__muldf3+0x476>
23001c4a:	468d                	li	a3,3
23001c4c:	00d90f63          	beq	s2,a3,23001c6a <__muldf3+0x46e>
23001c50:	02091263          	bnez	s2,23001c74 <__muldf3+0x478>
23001c54:	00f7f693          	andi	a3,a5,15
23001c58:	4611                	li	a2,4
23001c5a:	00c68d63          	beq	a3,a2,23001c74 <__muldf3+0x478>
23001c5e:	ffc7b713          	sltiu	a4,a5,-4
23001c62:	00174713          	xori	a4,a4,1
23001c66:	9722                	add	a4,a4,s0
23001c68:	a031                	j	23001c74 <__muldf3+0x478>
23001c6a:	e589                	bnez	a1,23001c74 <__muldf3+0x478>
23001c6c:	ff87b713          	sltiu	a4,a5,-8
23001c70:	bfcd                	j	23001c62 <__muldf3+0x466>
23001c72:	fded                	bnez	a1,23001c6c <__muldf3+0x470>
23001c74:	8361                	srli	a4,a4,0x18
23001c76:	00174713          	xori	a4,a4,1
23001c7a:	8b05                	andi	a4,a4,1
23001c7c:	4685                	li	a3,1
23001c7e:	410686b3          	sub	a3,a3,a6
23001c82:	03800613          	li	a2,56
23001c86:	0cd64263          	blt	a2,a3,23001d4a <__muldf3+0x54e>
23001c8a:	467d                	li	a2,31
23001c8c:	04d64a63          	blt	a2,a3,23001ce0 <__muldf3+0x4e4>
23001c90:	41e50513          	addi	a0,a0,1054
23001c94:	00a41633          	sll	a2,s0,a0
23001c98:	00d7d833          	srl	a6,a5,a3
23001c9c:	00a797b3          	sll	a5,a5,a0
23001ca0:	01066633          	or	a2,a2,a6
23001ca4:	00f037b3          	snez	a5,a5
23001ca8:	8fd1                	or	a5,a5,a2
23001caa:	00d45433          	srl	s0,s0,a3
23001cae:	0077f693          	andi	a3,a5,7
23001cb2:	c2ad                	beqz	a3,23001d14 <__muldf3+0x518>
23001cb4:	4689                	li	a3,2
23001cb6:	0014e493          	ori	s1,s1,1
23001cba:	04d90c63          	beq	s2,a3,23001d12 <__muldf3+0x516>
23001cbe:	468d                	li	a3,3
23001cc0:	04d90563          	beq	s2,a3,23001d0a <__muldf3+0x50e>
23001cc4:	04091863          	bnez	s2,23001d14 <__muldf3+0x518>
23001cc8:	00f7f693          	andi	a3,a5,15
23001ccc:	4611                	li	a2,4
23001cce:	04c68363          	beq	a3,a2,23001d14 <__muldf3+0x518>
23001cd2:	00478693          	addi	a3,a5,4
23001cd6:	00f6b7b3          	sltu	a5,a3,a5
23001cda:	943e                	add	s0,s0,a5
23001cdc:	87b6                	mv	a5,a3
23001cde:	a81d                	j	23001d14 <__muldf3+0x518>
23001ce0:	5605                	li	a2,-31
23001ce2:	41060633          	sub	a2,a2,a6
23001ce6:	02000893          	li	a7,32
23001cea:	00c45633          	srl	a2,s0,a2
23001cee:	4801                	li	a6,0
23001cf0:	01168663          	beq	a3,a7,23001cfc <__muldf3+0x500>
23001cf4:	43e50513          	addi	a0,a0,1086
23001cf8:	00a41833          	sll	a6,s0,a0
23001cfc:	00f867b3          	or	a5,a6,a5
23001d00:	00f037b3          	snez	a5,a5
23001d04:	8fd1                	or	a5,a5,a2
23001d06:	4401                	li	s0,0
23001d08:	b75d                	j	23001cae <__muldf3+0x4b2>
23001d0a:	e589                	bnez	a1,23001d14 <__muldf3+0x518>
23001d0c:	00878693          	addi	a3,a5,8
23001d10:	b7d9                	j	23001cd6 <__muldf3+0x4da>
23001d12:	fded                	bnez	a1,23001d0c <__muldf3+0x510>
23001d14:	008006b7          	lui	a3,0x800
23001d18:	8ee1                	and	a3,a3,s0
23001d1a:	ca81                	beqz	a3,23001d2a <__muldf3+0x52e>
23001d1c:	0014e493          	ori	s1,s1,1
23001d20:	4401                	li	s0,0
23001d22:	4781                	li	a5,0
23001d24:	e305                	bnez	a4,23001d44 <__muldf3+0x548>
23001d26:	4705                	li	a4,1
23001d28:	b165                	j	230019d0 <__muldf3+0x1d4>
23001d2a:	0037d693          	srli	a3,a5,0x3
23001d2e:	01d41793          	slli	a5,s0,0x1d
23001d32:	8fd5                	or	a5,a5,a3
23001d34:	800d                	srli	s0,s0,0x3
23001d36:	c8070de3          	beqz	a4,230019d0 <__muldf3+0x1d4>
23001d3a:	0014f713          	andi	a4,s1,1
23001d3e:	c80709e3          	beqz	a4,230019d0 <__muldf3+0x1d4>
23001d42:	4701                	li	a4,0
23001d44:	0024e493          	ori	s1,s1,2
23001d48:	b161                	j	230019d0 <__muldf3+0x1d4>
23001d4a:	8fc1                	or	a5,a5,s0
23001d4c:	cf91                	beqz	a5,23001d68 <__muldf3+0x56c>
23001d4e:	4789                	li	a5,2
23001d50:	0014e493          	ori	s1,s1,1
23001d54:	02f90363          	beq	s2,a5,23001d7a <__muldf3+0x57e>
23001d58:	478d                	li	a5,3
23001d5a:	00f90c63          	beq	s2,a5,23001d72 <__muldf3+0x576>
23001d5e:	4785                	li	a5,1
23001d60:	00091363          	bnez	s2,23001d66 <__muldf3+0x56a>
23001d64:	4795                	li	a5,5
23001d66:	838d                	srli	a5,a5,0x3
23001d68:	0024e493          	ori	s1,s1,2
23001d6c:	4401                	li	s0,0
23001d6e:	4701                	li	a4,0
23001d70:	b185                	j	230019d0 <__muldf3+0x1d4>
23001d72:	47a5                	li	a5,9
23001d74:	d9ed                	beqz	a1,23001d66 <__muldf3+0x56a>
23001d76:	4785                	li	a5,1
23001d78:	b7fd                	j	23001d66 <__muldf3+0x56a>
23001d7a:	47a5                	li	a5,9
23001d7c:	f5ed                	bnez	a1,23001d66 <__muldf3+0x56a>
23001d7e:	bfe5                	j	23001d76 <__muldf3+0x57a>
23001d80:	4401                	li	s0,0
23001d82:	4781                	li	a5,0
23001d84:	7ff00713          	li	a4,2047
23001d88:	b1a1                	j	230019d0 <__muldf3+0x1d4>
23001d8a:	00080437          	lui	s0,0x80
23001d8e:	4781                	li	a5,0
23001d90:	7ff00713          	li	a4,2047
23001d94:	4581                	li	a1,0
23001d96:	b92d                	j	230019d0 <__muldf3+0x1d4>

23001d98 <__subdf3>:
23001d98:	1101                	addi	sp,sp,-32
23001d9a:	ce06                	sw	ra,28(sp)
23001d9c:	cc22                	sw	s0,24(sp)
23001d9e:	ca26                	sw	s1,20(sp)
23001da0:	c84a                	sw	s2,16(sp)
23001da2:	c64e                	sw	s3,12(sp)
23001da4:	c452                	sw	s4,8(sp)
23001da6:	002029f3          	frrm	s3
23001daa:	001008b7          	lui	a7,0x100
23001dae:	18fd                	addi	a7,a7,-1
23001db0:	00b8f733          	and	a4,a7,a1
23001db4:	0145d413          	srli	s0,a1,0x14
23001db8:	00d8f8b3          	and	a7,a7,a3
23001dbc:	01f5d493          	srli	s1,a1,0x1f
23001dc0:	0146d593          	srli	a1,a3,0x14
23001dc4:	00371793          	slli	a5,a4,0x3
23001dc8:	01f6d313          	srli	t1,a3,0x1f
23001dcc:	01d55713          	srli	a4,a0,0x1d
23001dd0:	01d65693          	srli	a3,a2,0x1d
23001dd4:	088e                	slli	a7,a7,0x3
23001dd6:	00361813          	slli	a6,a2,0x3
23001dda:	7ff5f593          	andi	a1,a1,2047
23001dde:	7ff00613          	li	a2,2047
23001de2:	8f5d                	or	a4,a4,a5
23001de4:	7ff47413          	andi	s0,s0,2047
23001de8:	00351793          	slli	a5,a0,0x3
23001dec:	0116e6b3          	or	a3,a3,a7
23001df0:	00c59563          	bne	a1,a2,23001dfa <__subdf3+0x62>
23001df4:	0106e633          	or	a2,a3,a6
23001df8:	e219                	bnez	a2,23001dfe <__subdf3+0x66>
23001dfa:	00134313          	xori	t1,t1,1
23001dfe:	40b40633          	sub	a2,s0,a1
23001e02:	3c931663          	bne	t1,s1,230021ce <__subdf3+0x436>
23001e06:	12c05063          	blez	a2,23001f26 <__subdf3+0x18e>
23001e0a:	e9a9                	bnez	a1,23001e5c <__subdf3+0xc4>
23001e0c:	0106e533          	or	a0,a3,a6
23001e10:	e10d                	bnez	a0,23001e32 <__subdf3+0x9a>
23001e12:	7ff00693          	li	a3,2047
23001e16:	4401                	li	s0,0
23001e18:	24d61363          	bne	a2,a3,2300205e <__subdf3+0x2c6>
23001e1c:	00f766b3          	or	a3,a4,a5
23001e20:	78068e63          	beqz	a3,230025bc <__subdf3+0x824>
23001e24:	00400437          	lui	s0,0x400
23001e28:	8c79                	and	s0,s0,a4
23001e2a:	00143413          	seqz	s0,s0
23001e2e:	0412                	slli	s0,s0,0x4
23001e30:	a43d                	j	2300205e <__subdf3+0x2c6>
23001e32:	fff60513          	addi	a0,a2,-1
23001e36:	e901                	bnez	a0,23001e46 <__subdf3+0xae>
23001e38:	983e                	add	a6,a6,a5
23001e3a:	96ba                	add	a3,a3,a4
23001e3c:	00f837b3          	sltu	a5,a6,a5
23001e40:	96be                	add	a3,a3,a5
23001e42:	4605                	li	a2,1
23001e44:	a041                	j	23001ec4 <__subdf3+0x12c>
23001e46:	7ff00893          	li	a7,2047
23001e4a:	03161f63          	bne	a2,a7,23001e88 <__subdf3+0xf0>
23001e4e:	00f766b3          	or	a3,a4,a5
23001e52:	fae9                	bnez	a3,23001e24 <__subdf3+0x8c>
23001e54:	4701                	li	a4,0
23001e56:	4781                	li	a5,0
23001e58:	4401                	li	s0,0
23001e5a:	ac8d                	j	230020cc <__subdf3+0x334>
23001e5c:	7ff00593          	li	a1,2047
23001e60:	02b41063          	bne	s0,a1,23001e80 <__subdf3+0xe8>
23001e64:	00f766b3          	or	a3,a4,a5
23001e68:	74068d63          	beqz	a3,230025c2 <__subdf3+0x82a>
23001e6c:	004006b7          	lui	a3,0x400
23001e70:	8ef9                	and	a3,a3,a4
23001e72:	7ff00613          	li	a2,2047
23001e76:	4581                	li	a1,0
23001e78:	2e069063          	bnez	a3,23002158 <__subdf3+0x3c0>
23001e7c:	4441                	li	s0,16
23001e7e:	a2c5                	j	2300205e <__subdf3+0x2c6>
23001e80:	008005b7          	lui	a1,0x800
23001e84:	8ecd                	or	a3,a3,a1
23001e86:	8532                	mv	a0,a2
23001e88:	03800613          	li	a2,56
23001e8c:	08a64863          	blt	a2,a0,23001f1c <__subdf3+0x184>
23001e90:	467d                	li	a2,31
23001e92:	04a64f63          	blt	a2,a0,23001ef0 <__subdf3+0x158>
23001e96:	02000613          	li	a2,32
23001e9a:	8e09                	sub	a2,a2,a0
23001e9c:	00c695b3          	sll	a1,a3,a2
23001ea0:	00a858b3          	srl	a7,a6,a0
23001ea4:	00c81833          	sll	a6,a6,a2
23001ea8:	0115e5b3          	or	a1,a1,a7
23001eac:	01003833          	snez	a6,a6
23001eb0:	0105e833          	or	a6,a1,a6
23001eb4:	00a6d6b3          	srl	a3,a3,a0
23001eb8:	983e                	add	a6,a6,a5
23001eba:	96ba                	add	a3,a3,a4
23001ebc:	00f837b3          	sltu	a5,a6,a5
23001ec0:	96be                	add	a3,a3,a5
23001ec2:	8622                	mv	a2,s0
23001ec4:	008007b7          	lui	a5,0x800
23001ec8:	8ff5                	and	a5,a5,a3
23001eca:	cbad                	beqz	a5,23001f3c <__subdf3+0x1a4>
23001ecc:	0605                	addi	a2,a2,1
23001ece:	7ff00793          	li	a5,2047
23001ed2:	2cf60e63          	beq	a2,a5,230021ae <__subdf3+0x416>
23001ed6:	ff800737          	lui	a4,0xff800
23001eda:	177d                	addi	a4,a4,-1
23001edc:	00185793          	srli	a5,a6,0x1
23001ee0:	8f75                	and	a4,a4,a3
23001ee2:	00187813          	andi	a6,a6,1
23001ee6:	0107e833          	or	a6,a5,a6
23001eea:	01f71793          	slli	a5,a4,0x1f
23001eee:	a48d                	j	23002150 <__subdf3+0x3b8>
23001ef0:	fe050593          	addi	a1,a0,-32
23001ef4:	02000893          	li	a7,32
23001ef8:	00b6d5b3          	srl	a1,a3,a1
23001efc:	4601                	li	a2,0
23001efe:	01150763          	beq	a0,a7,23001f0c <__subdf3+0x174>
23001f02:	04000613          	li	a2,64
23001f06:	8e09                	sub	a2,a2,a0
23001f08:	00c69633          	sll	a2,a3,a2
23001f0c:	01066833          	or	a6,a2,a6
23001f10:	01003833          	snez	a6,a6
23001f14:	0105e833          	or	a6,a1,a6
23001f18:	4681                	li	a3,0
23001f1a:	bf79                	j	23001eb8 <__subdf3+0x120>
23001f1c:	0106e833          	or	a6,a3,a6
23001f20:	01003833          	snez	a6,a6
23001f24:	bfd5                	j	23001f18 <__subdf3+0x180>
23001f26:	ce65                	beqz	a2,2300201e <__subdf3+0x286>
23001f28:	40858633          	sub	a2,a1,s0
23001f2c:	e829                	bnez	s0,23001f7e <__subdf3+0x1e6>
23001f2e:	00f76533          	or	a0,a4,a5
23001f32:	e911                	bnez	a0,23001f46 <__subdf3+0x1ae>
23001f34:	7ff00793          	li	a5,2047
23001f38:	02f60663          	beq	a2,a5,23001f64 <__subdf3+0x1cc>
23001f3c:	8736                	mv	a4,a3
23001f3e:	87c2                	mv	a5,a6
23001f40:	46060e63          	beqz	a2,230023bc <__subdf3+0x624>
23001f44:	ac09                	j	23002156 <__subdf3+0x3be>
23001f46:	fff60893          	addi	a7,a2,-1
23001f4a:	00089963          	bnez	a7,23001f5c <__subdf3+0x1c4>
23001f4e:	97c2                	add	a5,a5,a6
23001f50:	0107b833          	sltu	a6,a5,a6
23001f54:	96ba                	add	a3,a3,a4
23001f56:	96c2                	add	a3,a3,a6
23001f58:	883e                	mv	a6,a5
23001f5a:	b5e5                	j	23001e42 <__subdf3+0xaa>
23001f5c:	7ff00513          	li	a0,2047
23001f60:	04a61663          	bne	a2,a0,23001fac <__subdf3+0x214>
23001f64:	0106e7b3          	or	a5,a3,a6
23001f68:	4701                	li	a4,0
23001f6a:	16078163          	beqz	a5,230020cc <__subdf3+0x334>
23001f6e:	004007b7          	lui	a5,0x400
23001f72:	8ff5                	and	a5,a5,a3
23001f74:	8736                	mv	a4,a3
23001f76:	64079963          	bnez	a5,230025c8 <__subdf3+0x830>
23001f7a:	87c2                	mv	a5,a6
23001f7c:	a015                	j	23001fa0 <__subdf3+0x208>
23001f7e:	7ff00513          	li	a0,2047
23001f82:	02a59163          	bne	a1,a0,23001fa4 <__subdf3+0x20c>
23001f86:	0106e7b3          	or	a5,a3,a6
23001f8a:	60078b63          	beqz	a5,230025a0 <__subdf3+0x808>
23001f8e:	004007b7          	lui	a5,0x400
23001f92:	8ff5                	and	a5,a5,a3
23001f94:	8736                	mv	a4,a3
23001f96:	60079963          	bnez	a5,230025a8 <__subdf3+0x810>
23001f9a:	87c2                	mv	a5,a6
23001f9c:	7ff00613          	li	a2,2047
23001fa0:	4581                	li	a1,0
23001fa2:	bde9                	j	23001e7c <__subdf3+0xe4>
23001fa4:	00800537          	lui	a0,0x800
23001fa8:	8f49                	or	a4,a4,a0
23001faa:	88b2                	mv	a7,a2
23001fac:	03800613          	li	a2,56
23001fb0:	07164363          	blt	a2,a7,23002016 <__subdf3+0x27e>
23001fb4:	467d                	li	a2,31
23001fb6:	03164b63          	blt	a2,a7,23001fec <__subdf3+0x254>
23001fba:	02000513          	li	a0,32
23001fbe:	41150533          	sub	a0,a0,a7
23001fc2:	00a71633          	sll	a2,a4,a0
23001fc6:	0117d333          	srl	t1,a5,a7
23001fca:	00a797b3          	sll	a5,a5,a0
23001fce:	00666633          	or	a2,a2,t1
23001fd2:	00f037b3          	snez	a5,a5
23001fd6:	8fd1                	or	a5,a5,a2
23001fd8:	01175733          	srl	a4,a4,a7
23001fdc:	97c2                	add	a5,a5,a6
23001fde:	9736                	add	a4,a4,a3
23001fe0:	0107b6b3          	sltu	a3,a5,a6
23001fe4:	96ba                	add	a3,a3,a4
23001fe6:	883e                	mv	a6,a5
23001fe8:	862e                	mv	a2,a1
23001fea:	bde9                	j	23001ec4 <__subdf3+0x12c>
23001fec:	fe088613          	addi	a2,a7,-32 # fffe0 <StackSize+0xfefe0>
23001ff0:	02000313          	li	t1,32
23001ff4:	00c75633          	srl	a2,a4,a2
23001ff8:	4501                	li	a0,0
23001ffa:	00688863          	beq	a7,t1,2300200a <__subdf3+0x272>
23001ffe:	04000513          	li	a0,64
23002002:	41150533          	sub	a0,a0,a7
23002006:	00a71533          	sll	a0,a4,a0
2300200a:	8fc9                	or	a5,a5,a0
2300200c:	00f037b3          	snez	a5,a5
23002010:	8fd1                	or	a5,a5,a2
23002012:	4701                	li	a4,0
23002014:	b7e1                	j	23001fdc <__subdf3+0x244>
23002016:	8fd9                	or	a5,a5,a4
23002018:	00f037b3          	snez	a5,a5
2300201c:	bfdd                	j	23002012 <__subdf3+0x27a>
2300201e:	00140613          	addi	a2,s0,1 # 400001 <StackSize+0x3ff001>
23002022:	7fe67513          	andi	a0,a2,2046
23002026:	10051863          	bnez	a0,23002136 <__subdf3+0x39e>
2300202a:	00f76633          	or	a2,a4,a5
2300202e:	e039                	bnez	s0,23002074 <__subdf3+0x2dc>
23002030:	52060b63          	beqz	a2,23002566 <__subdf3+0x7ce>
23002034:	0106e633          	or	a2,a3,a6
23002038:	38060263          	beqz	a2,230023bc <__subdf3+0x624>
2300203c:	983e                	add	a6,a6,a5
2300203e:	00f837b3          	sltu	a5,a6,a5
23002042:	9736                	add	a4,a4,a3
23002044:	973e                	add	a4,a4,a5
23002046:	008007b7          	lui	a5,0x800
2300204a:	8ff9                	and	a5,a5,a4
2300204c:	50078e63          	beqz	a5,23002568 <__subdf3+0x7d0>
23002050:	ff8007b7          	lui	a5,0xff800
23002054:	17fd                	addi	a5,a5,-1
23002056:	8f7d                	and	a4,a4,a5
23002058:	4581                	li	a1,0
2300205a:	87c2                	mv	a5,a6
2300205c:	4605                	li	a2,1
2300205e:	0077f693          	andi	a3,a5,7
23002062:	12069063          	bnez	a3,23002182 <__subdf3+0x3ea>
23002066:	c1bd                	beqz	a1,230020cc <__subdf3+0x334>
23002068:	00147693          	andi	a3,s0,1
2300206c:	c2a5                	beqz	a3,230020cc <__subdf3+0x334>
2300206e:	00246413          	ori	s0,s0,2
23002072:	a8a9                	j	230020cc <__subdf3+0x334>
23002074:	7ff00513          	li	a0,2047
23002078:	02a41563          	bne	s0,a0,230020a2 <__subdf3+0x30a>
2300207c:	5c060463          	beqz	a2,23002644 <__subdf3+0x8ac>
23002080:	00400437          	lui	s0,0x400
23002084:	8c79                	and	s0,s0,a4
23002086:	00143413          	seqz	s0,s0
2300208a:	0412                	slli	s0,s0,0x4
2300208c:	02a59763          	bne	a1,a0,230020ba <__subdf3+0x322>
23002090:	0106e5b3          	or	a1,a3,a6
23002094:	c991                	beqz	a1,230020a8 <__subdf3+0x310>
23002096:	004005b7          	lui	a1,0x400
2300209a:	8df5                	and	a1,a1,a3
2300209c:	e591                	bnez	a1,230020a8 <__subdf3+0x310>
2300209e:	4441                	li	s0,16
230020a0:	a021                	j	230020a8 <__subdf3+0x310>
230020a2:	4401                	li	s0,0
230020a4:	fea586e3          	beq	a1,a0,23002090 <__subdf3+0x2f8>
230020a8:	ea09                	bnez	a2,230020ba <__subdf3+0x322>
230020aa:	8736                	mv	a4,a3
230020ac:	87c2                	mv	a5,a6
230020ae:	4581                	li	a1,0
230020b0:	7ff00613          	li	a2,2047
230020b4:	b76d                	j	2300205e <__subdf3+0x2c6>
230020b6:	4401                	li	s0,0
230020b8:	bfe1                	j	23002090 <__subdf3+0x2f8>
230020ba:	0106e6b3          	or	a3,a3,a6
230020be:	dae5                	beqz	a3,230020ae <__subdf3+0x316>
230020c0:	4481                	li	s1,0
230020c2:	00400737          	lui	a4,0x400
230020c6:	4781                	li	a5,0
230020c8:	7ff00613          	li	a2,2047
230020cc:	008006b7          	lui	a3,0x800
230020d0:	8ef9                	and	a3,a3,a4
230020d2:	ca91                	beqz	a3,230020e6 <__subdf3+0x34e>
230020d4:	0605                	addi	a2,a2,1
230020d6:	7ff00693          	li	a3,2047
230020da:	52d60e63          	beq	a2,a3,23002616 <__subdf3+0x87e>
230020de:	ff8006b7          	lui	a3,0xff800
230020e2:	16fd                	addi	a3,a3,-1
230020e4:	8f75                	and	a4,a4,a3
230020e6:	0037d513          	srli	a0,a5,0x3
230020ea:	7ff00693          	li	a3,2047
230020ee:	01d71793          	slli	a5,a4,0x1d
230020f2:	8fc9                	or	a5,a5,a0
230020f4:	830d                	srli	a4,a4,0x3
230020f6:	00d61963          	bne	a2,a3,23002108 <__subdf3+0x370>
230020fa:	8fd9                	or	a5,a5,a4
230020fc:	4701                	li	a4,0
230020fe:	c789                	beqz	a5,23002108 <__subdf3+0x370>
23002100:	00080737          	lui	a4,0x80
23002104:	4781                	li	a5,0
23002106:	4481                	li	s1,0
23002108:	7ff006b7          	lui	a3,0x7ff00
2300210c:	0652                	slli	a2,a2,0x14
2300210e:	0732                	slli	a4,a4,0xc
23002110:	8e75                	and	a2,a2,a3
23002112:	8331                	srli	a4,a4,0xc
23002114:	8f51                	or	a4,a4,a2
23002116:	04fe                	slli	s1,s1,0x1f
23002118:	009766b3          	or	a3,a4,s1
2300211c:	853e                	mv	a0,a5
2300211e:	85b6                	mv	a1,a3
23002120:	c019                	beqz	s0,23002126 <__subdf3+0x38e>
23002122:	00142073          	csrs	fflags,s0
23002126:	40f2                	lw	ra,28(sp)
23002128:	4462                	lw	s0,24(sp)
2300212a:	44d2                	lw	s1,20(sp)
2300212c:	4942                	lw	s2,16(sp)
2300212e:	49b2                	lw	s3,12(sp)
23002130:	4a22                	lw	s4,8(sp)
23002132:	6105                	addi	sp,sp,32
23002134:	8082                	ret
23002136:	7ff00593          	li	a1,2047
2300213a:	02b60163          	beq	a2,a1,2300215c <__subdf3+0x3c4>
2300213e:	983e                	add	a6,a6,a5
23002140:	00f837b3          	sltu	a5,a6,a5
23002144:	9736                	add	a4,a4,a3
23002146:	973e                	add	a4,a4,a5
23002148:	01f71793          	slli	a5,a4,0x1f
2300214c:	00185813          	srli	a6,a6,0x1
23002150:	0107e7b3          	or	a5,a5,a6
23002154:	8305                	srli	a4,a4,0x1
23002156:	4581                	li	a1,0
23002158:	4401                	li	s0,0
2300215a:	b711                	j	2300205e <__subdf3+0x2c6>
2300215c:	00098663          	beqz	s3,23002168 <__subdf3+0x3d0>
23002160:	478d                	li	a5,3
23002162:	00f99663          	bne	s3,a5,2300216e <__subdf3+0x3d6>
23002166:	e881                	bnez	s1,23002176 <__subdf3+0x3de>
23002168:	7ff00613          	li	a2,2047
2300216c:	a881                	j	230021bc <__subdf3+0x424>
2300216e:	4789                	li	a5,2
23002170:	00f99363          	bne	s3,a5,23002176 <__subdf3+0x3de>
23002174:	f8f5                	bnez	s1,23002168 <__subdf3+0x3d0>
23002176:	4581                	li	a1,0
23002178:	577d                	li	a4,-1
2300217a:	57fd                	li	a5,-1
2300217c:	7fe00613          	li	a2,2046
23002180:	4415                	li	s0,5
23002182:	4689                	li	a3,2
23002184:	00146413          	ori	s0,s0,1
23002188:	48d98363          	beq	s3,a3,2300260e <__subdf3+0x876>
2300218c:	468d                	li	a3,3
2300218e:	46d98c63          	beq	s3,a3,23002606 <__subdf3+0x86e>
23002192:	46099f63          	bnez	s3,23002610 <__subdf3+0x878>
23002196:	00f7f693          	andi	a3,a5,15
2300219a:	4511                	li	a0,4
2300219c:	46a68a63          	beq	a3,a0,23002610 <__subdf3+0x878>
230021a0:	00478693          	addi	a3,a5,4 # ff800004 <__HeapLimit+0xbd7d0004>
230021a4:	00f6b7b3          	sltu	a5,a3,a5
230021a8:	973e                	add	a4,a4,a5
230021aa:	87b6                	mv	a5,a3
230021ac:	a195                	j	23002610 <__subdf3+0x878>
230021ae:	00098763          	beqz	s3,230021bc <__subdf3+0x424>
230021b2:	478d                	li	a5,3
230021b4:	00f99863          	bne	s3,a5,230021c4 <__subdf3+0x42c>
230021b8:	3e049c63          	bnez	s1,230025b0 <__subdf3+0x818>
230021bc:	4701                	li	a4,0
230021be:	4781                	li	a5,0
230021c0:	4415                	li	s0,5
230021c2:	b729                	j	230020cc <__subdf3+0x334>
230021c4:	4789                	li	a5,2
230021c6:	3ef99563          	bne	s3,a5,230025b0 <__subdf3+0x818>
230021ca:	f8ed                	bnez	s1,230021bc <__subdf3+0x424>
230021cc:	b76d                	j	23002176 <__subdf3+0x3de>
230021ce:	0cc05763          	blez	a2,2300229c <__subdf3+0x504>
230021d2:	e1c9                	bnez	a1,23002254 <__subdf3+0x4bc>
230021d4:	0106e533          	or	a0,a3,a6
230021d8:	c2050de3          	beqz	a0,23001e12 <__subdf3+0x7a>
230021dc:	fff60513          	addi	a0,a2,-1
230021e0:	e911                	bnez	a0,230021f4 <__subdf3+0x45c>
230021e2:	41078833          	sub	a6,a5,a6
230021e6:	40d706b3          	sub	a3,a4,a3
230021ea:	0107b7b3          	sltu	a5,a5,a6
230021ee:	8e9d                	sub	a3,a3,a5
230021f0:	4605                	li	a2,1
230021f2:	a0a9                	j	2300223c <__subdf3+0x4a4>
230021f4:	7ff00893          	li	a7,2047
230021f8:	c5160be3          	beq	a2,a7,23001e4e <__subdf3+0xb6>
230021fc:	03800613          	li	a2,56
23002200:	08a64963          	blt	a2,a0,23002292 <__subdf3+0x4fa>
23002204:	467d                	li	a2,31
23002206:	06a64063          	blt	a2,a0,23002266 <__subdf3+0x4ce>
2300220a:	02000613          	li	a2,32
2300220e:	8e09                	sub	a2,a2,a0
23002210:	00c695b3          	sll	a1,a3,a2
23002214:	00a858b3          	srl	a7,a6,a0
23002218:	00c81833          	sll	a6,a6,a2
2300221c:	0115e5b3          	or	a1,a1,a7
23002220:	01003833          	snez	a6,a6
23002224:	0105e833          	or	a6,a1,a6
23002228:	00a6d6b3          	srl	a3,a3,a0
2300222c:	41078833          	sub	a6,a5,a6
23002230:	40d706b3          	sub	a3,a4,a3
23002234:	0107b7b3          	sltu	a5,a5,a6
23002238:	8e9d                	sub	a3,a3,a5
2300223a:	8622                	mv	a2,s0
2300223c:	00800937          	lui	s2,0x800
23002240:	0126f7b3          	and	a5,a3,s2
23002244:	ce078ce3          	beqz	a5,23001f3c <__subdf3+0x1a4>
23002248:	197d                	addi	s2,s2,-1
2300224a:	0126f933          	and	s2,a3,s2
2300224e:	8a42                	mv	s4,a6
23002250:	8432                	mv	s0,a2
23002252:	a4b5                	j	230024be <__subdf3+0x726>
23002254:	7ff00593          	li	a1,2047
23002258:	c0b406e3          	beq	s0,a1,23001e64 <__subdf3+0xcc>
2300225c:	008005b7          	lui	a1,0x800
23002260:	8ecd                	or	a3,a3,a1
23002262:	8532                	mv	a0,a2
23002264:	bf61                	j	230021fc <__subdf3+0x464>
23002266:	fe050593          	addi	a1,a0,-32 # 7fffe0 <StackSize+0x7fefe0>
2300226a:	02000893          	li	a7,32
2300226e:	00b6d5b3          	srl	a1,a3,a1
23002272:	4601                	li	a2,0
23002274:	01150763          	beq	a0,a7,23002282 <__subdf3+0x4ea>
23002278:	04000613          	li	a2,64
2300227c:	8e09                	sub	a2,a2,a0
2300227e:	00c69633          	sll	a2,a3,a2
23002282:	01066833          	or	a6,a2,a6
23002286:	01003833          	snez	a6,a6
2300228a:	0105e833          	or	a6,a1,a6
2300228e:	4681                	li	a3,0
23002290:	bf71                	j	2300222c <__subdf3+0x494>
23002292:	0106e833          	or	a6,a3,a6
23002296:	01003833          	snez	a6,a6
2300229a:	bfd5                	j	2300228e <__subdf3+0x4f6>
2300229c:	ce6d                	beqz	a2,23002396 <__subdf3+0x5fe>
2300229e:	40858633          	sub	a2,a1,s0
230022a2:	e439                	bnez	s0,230022f0 <__subdf3+0x558>
230022a4:	00f76533          	or	a0,a4,a5
230022a8:	e509                	bnez	a0,230022b2 <__subdf3+0x51a>
230022aa:	7ff00793          	li	a5,2047
230022ae:	849a                	mv	s1,t1
230022b0:	b161                	j	23001f38 <__subdf3+0x1a0>
230022b2:	fff60893          	addi	a7,a2,-1
230022b6:	00089c63          	bnez	a7,230022ce <__subdf3+0x536>
230022ba:	40f807b3          	sub	a5,a6,a5
230022be:	00f83833          	sltu	a6,a6,a5
230022c2:	8e99                	sub	a3,a3,a4
230022c4:	410686b3          	sub	a3,a3,a6
230022c8:	849a                	mv	s1,t1
230022ca:	883e                	mv	a6,a5
230022cc:	b715                	j	230021f0 <__subdf3+0x458>
230022ce:	7ff00513          	li	a0,2047
230022d2:	04a61563          	bne	a2,a0,2300231c <__subdf3+0x584>
230022d6:	0106e7b3          	or	a5,a3,a6
230022da:	2e078a63          	beqz	a5,230025ce <__subdf3+0x836>
230022de:	004007b7          	lui	a5,0x400
230022e2:	8ff5                	and	a5,a5,a3
230022e4:	8736                	mv	a4,a3
230022e6:	2e079763          	bnez	a5,230025d4 <__subdf3+0x83c>
230022ea:	87c2                	mv	a5,a6
230022ec:	849a                	mv	s1,t1
230022ee:	b94d                	j	23001fa0 <__subdf3+0x208>
230022f0:	7ff00513          	li	a0,2047
230022f4:	02a59063          	bne	a1,a0,23002314 <__subdf3+0x57c>
230022f8:	0106e7b3          	or	a5,a3,a6
230022fc:	2c078f63          	beqz	a5,230025da <__subdf3+0x842>
23002300:	004007b7          	lui	a5,0x400
23002304:	8ff5                	and	a5,a5,a3
23002306:	8736                	mv	a4,a3
23002308:	2c079e63          	bnez	a5,230025e4 <__subdf3+0x84c>
2300230c:	87c2                	mv	a5,a6
2300230e:	7ff00613          	li	a2,2047
23002312:	bfe9                	j	230022ec <__subdf3+0x554>
23002314:	00800537          	lui	a0,0x800
23002318:	8f49                	or	a4,a4,a0
2300231a:	88b2                	mv	a7,a2
2300231c:	03800613          	li	a2,56
23002320:	07164763          	blt	a2,a7,2300238e <__subdf3+0x5f6>
23002324:	467d                	li	a2,31
23002326:	03164f63          	blt	a2,a7,23002364 <__subdf3+0x5cc>
2300232a:	02000513          	li	a0,32
2300232e:	41150533          	sub	a0,a0,a7
23002332:	00a71633          	sll	a2,a4,a0
23002336:	0117de33          	srl	t3,a5,a7
2300233a:	00a797b3          	sll	a5,a5,a0
2300233e:	01c66633          	or	a2,a2,t3
23002342:	00f037b3          	snez	a5,a5
23002346:	8fd1                	or	a5,a5,a2
23002348:	01175733          	srl	a4,a4,a7
2300234c:	40f807b3          	sub	a5,a6,a5
23002350:	40e68733          	sub	a4,a3,a4
23002354:	00f836b3          	sltu	a3,a6,a5
23002358:	40d706b3          	sub	a3,a4,a3
2300235c:	883e                	mv	a6,a5
2300235e:	862e                	mv	a2,a1
23002360:	849a                	mv	s1,t1
23002362:	bde9                	j	2300223c <__subdf3+0x4a4>
23002364:	fe088613          	addi	a2,a7,-32
23002368:	02000e13          	li	t3,32
2300236c:	00c75633          	srl	a2,a4,a2
23002370:	4501                	li	a0,0
23002372:	01c88863          	beq	a7,t3,23002382 <__subdf3+0x5ea>
23002376:	04000513          	li	a0,64
2300237a:	41150533          	sub	a0,a0,a7
2300237e:	00a71533          	sll	a0,a4,a0
23002382:	8fc9                	or	a5,a5,a0
23002384:	00f037b3          	snez	a5,a5
23002388:	8fd1                	or	a5,a5,a2
2300238a:	4701                	li	a4,0
2300238c:	b7c1                	j	2300234c <__subdf3+0x5b4>
2300238e:	8fd9                	or	a5,a5,a4
23002390:	00f037b3          	snez	a5,a5
23002394:	bfdd                	j	2300238a <__subdf3+0x5f2>
23002396:	00140613          	addi	a2,s0,1 # 400001 <StackSize+0x3ff001>
2300239a:	7fe67613          	andi	a2,a2,2046
2300239e:	ea7d                	bnez	a2,23002494 <__subdf3+0x6fc>
230023a0:	00f76533          	or	a0,a4,a5
230023a4:	0106e633          	or	a2,a3,a6
230023a8:	e055                	bnez	s0,2300244c <__subdf3+0x6b4>
230023aa:	e12d                	bnez	a0,2300240c <__subdf3+0x674>
230023ac:	1c061063          	bnez	a2,2300256c <__subdf3+0x7d4>
230023b0:	ffe98493          	addi	s1,s3,-2
230023b4:	0014b493          	seqz	s1,s1
230023b8:	4701                	li	a4,0
230023ba:	4781                	li	a5,0
230023bc:	00e7e6b3          	or	a3,a5,a4
230023c0:	22068f63          	beqz	a3,230025fe <__subdf3+0x866>
230023c4:	01f7d693          	srli	a3,a5,0x1f
230023c8:	00171593          	slli	a1,a4,0x1
230023cc:	95b6                	add	a1,a1,a3
230023ce:	00179693          	slli	a3,a5,0x1
230023d2:	0076f613          	andi	a2,a3,7
230023d6:	4401                	li	s0,0
230023d8:	c605                	beqz	a2,23002400 <__subdf3+0x668>
230023da:	4609                	li	a2,2
230023dc:	1ac98863          	beq	s3,a2,2300258c <__subdf3+0x7f4>
230023e0:	460d                	li	a2,3
230023e2:	18c98b63          	beq	s3,a2,23002578 <__subdf3+0x7e0>
230023e6:	4405                	li	s0,1
230023e8:	00099c63          	bnez	s3,23002400 <__subdf3+0x668>
230023ec:	00f6f613          	andi	a2,a3,15
230023f0:	4511                	li	a0,4
230023f2:	00a60763          	beq	a2,a0,23002400 <__subdf3+0x668>
230023f6:	ffc6b693          	sltiu	a3,a3,-4
230023fa:	0016c693          	xori	a3,a3,1
230023fe:	95b6                	add	a1,a1,a3
23002400:	81e1                	srli	a1,a1,0x18
23002402:	0015c593          	xori	a1,a1,1
23002406:	8985                	andi	a1,a1,1
23002408:	4601                	li	a2,0
2300240a:	b991                	j	2300205e <__subdf3+0x2c6>
2300240c:	da45                	beqz	a2,230023bc <__subdf3+0x624>
2300240e:	410785b3          	sub	a1,a5,a6
23002412:	00b7b533          	sltu	a0,a5,a1
23002416:	40d70633          	sub	a2,a4,a3
2300241a:	8e09                	sub	a2,a2,a0
2300241c:	00800537          	lui	a0,0x800
23002420:	8d71                	and	a0,a0,a2
23002422:	c919                	beqz	a0,23002438 <__subdf3+0x6a0>
23002424:	40f807b3          	sub	a5,a6,a5
23002428:	40e68733          	sub	a4,a3,a4
2300242c:	00f83833          	sltu	a6,a6,a5
23002430:	41070733          	sub	a4,a4,a6
23002434:	849a                	mv	s1,t1
23002436:	b759                	j	230023bc <__subdf3+0x624>
23002438:	00c5e7b3          	or	a5,a1,a2
2300243c:	12079b63          	bnez	a5,23002572 <__subdf3+0x7da>
23002440:	ffe98493          	addi	s1,s3,-2
23002444:	0014b493          	seqz	s1,s1
23002448:	4701                	li	a4,0
2300244a:	bf8d                	j	230023bc <__subdf3+0x624>
2300244c:	7ff00893          	li	a7,2047
23002450:	03141363          	bne	s0,a7,23002476 <__subdf3+0x6de>
23002454:	1e050463          	beqz	a0,2300263c <__subdf3+0x8a4>
23002458:	00400437          	lui	s0,0x400
2300245c:	8c79                	and	s0,s0,a4
2300245e:	00143413          	seqz	s0,s0
23002462:	0412                	slli	s0,s0,0x4
23002464:	03159563          	bne	a1,a7,2300248e <__subdf3+0x6f6>
23002468:	ca11                	beqz	a2,2300247c <__subdf3+0x6e4>
2300246a:	004005b7          	lui	a1,0x400
2300246e:	8df5                	and	a1,a1,a3
23002470:	e591                	bnez	a1,2300247c <__subdf3+0x6e4>
23002472:	4441                	li	s0,16
23002474:	a021                	j	2300247c <__subdf3+0x6e4>
23002476:	4401                	li	s0,0
23002478:	ff1588e3          	beq	a1,a7,23002468 <__subdf3+0x6d0>
2300247c:	e909                	bnez	a0,2300248e <__subdf3+0x6f6>
2300247e:	16060863          	beqz	a2,230025ee <__subdf3+0x856>
23002482:	8736                	mv	a4,a3
23002484:	87c2                	mv	a5,a6
23002486:	849a                	mv	s1,t1
23002488:	b11d                	j	230020ae <__subdf3+0x316>
2300248a:	4401                	li	s0,0
2300248c:	bff1                	j	23002468 <__subdf3+0x6d0>
2300248e:	c20600e3          	beqz	a2,230020ae <__subdf3+0x316>
23002492:	b13d                	j	230020c0 <__subdf3+0x328>
23002494:	41078a33          	sub	s4,a5,a6
23002498:	0147b633          	sltu	a2,a5,s4
2300249c:	40d70933          	sub	s2,a4,a3
230024a0:	40c90933          	sub	s2,s2,a2
230024a4:	00800637          	lui	a2,0x800
230024a8:	00c97633          	and	a2,s2,a2
230024ac:	c625                	beqz	a2,23002514 <__subdf3+0x77c>
230024ae:	40f80a33          	sub	s4,a6,a5
230024b2:	8e99                	sub	a3,a3,a4
230024b4:	01483833          	sltu	a6,a6,s4
230024b8:	41068933          	sub	s2,a3,a6
230024bc:	849a                	mv	s1,t1
230024be:	04090f63          	beqz	s2,2300251c <__subdf3+0x784>
230024c2:	854a                	mv	a0,s2
230024c4:	2dfd                	jal	23002bc2 <__clzsi2>
230024c6:	ff850613          	addi	a2,a0,-8 # 7ffff8 <StackSize+0x7feff8>
230024ca:	47fd                	li	a5,31
230024cc:	04c7cd63          	blt	a5,a2,23002526 <__subdf3+0x78e>
230024d0:	02000693          	li	a3,32
230024d4:	8e91                	sub	a3,a3,a2
230024d6:	00c91733          	sll	a4,s2,a2
230024da:	00da56b3          	srl	a3,s4,a3
230024de:	8ed9                	or	a3,a3,a4
230024e0:	00ca1833          	sll	a6,s4,a2
230024e4:	06864a63          	blt	a2,s0,23002558 <__subdf3+0x7c0>
230024e8:	8e01                	sub	a2,a2,s0
230024ea:	00160713          	addi	a4,a2,1 # 800001 <StackSize+0x7ff001>
230024ee:	47fd                	li	a5,31
230024f0:	04e7c163          	blt	a5,a4,23002532 <__subdf3+0x79a>
230024f4:	02000613          	li	a2,32
230024f8:	8e19                	sub	a2,a2,a4
230024fa:	00c697b3          	sll	a5,a3,a2
230024fe:	00e85533          	srl	a0,a6,a4
23002502:	00c81633          	sll	a2,a6,a2
23002506:	8fc9                	or	a5,a5,a0
23002508:	00c03633          	snez	a2,a2
2300250c:	8fd1                	or	a5,a5,a2
2300250e:	00e6d733          	srl	a4,a3,a4
23002512:	b56d                	j	230023bc <__subdf3+0x624>
23002514:	012a67b3          	or	a5,s4,s2
23002518:	f3dd                	bnez	a5,230024be <__subdf3+0x726>
2300251a:	b71d                	j	23002440 <__subdf3+0x6a8>
2300251c:	8552                	mv	a0,s4
2300251e:	2555                	jal	23002bc2 <__clzsi2>
23002520:	02050513          	addi	a0,a0,32
23002524:	b74d                	j	230024c6 <__subdf3+0x72e>
23002526:	fd850693          	addi	a3,a0,-40
2300252a:	00da16b3          	sll	a3,s4,a3
2300252e:	4801                	li	a6,0
23002530:	bf55                	j	230024e4 <__subdf3+0x74c>
23002532:	1605                	addi	a2,a2,-31
23002534:	02000593          	li	a1,32
23002538:	00c6d633          	srl	a2,a3,a2
2300253c:	4781                	li	a5,0
2300253e:	00b70763          	beq	a4,a1,2300254c <__subdf3+0x7b4>
23002542:	04000793          	li	a5,64
23002546:	8f99                	sub	a5,a5,a4
23002548:	00f697b3          	sll	a5,a3,a5
2300254c:	00f867b3          	or	a5,a6,a5
23002550:	00f037b3          	snez	a5,a5
23002554:	8fd1                	or	a5,a5,a2
23002556:	bdcd                	j	23002448 <__subdf3+0x6b0>
23002558:	ff8007b7          	lui	a5,0xff800
2300255c:	17fd                	addi	a5,a5,-1
2300255e:	40c40633          	sub	a2,s0,a2
23002562:	8efd                	and	a3,a3,a5
23002564:	bae1                	j	23001f3c <__subdf3+0x1a4>
23002566:	8736                	mv	a4,a3
23002568:	87c2                	mv	a5,a6
2300256a:	bd89                	j	230023bc <__subdf3+0x624>
2300256c:	8736                	mv	a4,a3
2300256e:	87c2                	mv	a5,a6
23002570:	b5d1                	j	23002434 <__subdf3+0x69c>
23002572:	8732                	mv	a4,a2
23002574:	87ae                	mv	a5,a1
23002576:	b599                	j	230023bc <__subdf3+0x624>
23002578:	8426                	mv	s0,s1
2300257a:	e80493e3          	bnez	s1,23002400 <__subdf3+0x668>
2300257e:	ff86b693          	sltiu	a3,a3,-8
23002582:	0016c693          	xori	a3,a3,1
23002586:	95b6                	add	a1,a1,a3
23002588:	4405                	li	s0,1
2300258a:	bd9d                	j	23002400 <__subdf3+0x668>
2300258c:	4405                	li	s0,1
2300258e:	e60489e3          	beqz	s1,23002400 <__subdf3+0x668>
23002592:	ff86b693          	sltiu	a3,a3,-8
23002596:	0016c693          	xori	a3,a3,1
2300259a:	95b6                	add	a1,a1,a3
2300259c:	8426                	mv	s0,s1
2300259e:	b58d                	j	23002400 <__subdf3+0x668>
230025a0:	4701                	li	a4,0
230025a2:	7ff00613          	li	a2,2047
230025a6:	b84d                	j	23001e58 <__subdf3+0xc0>
230025a8:	87c2                	mv	a5,a6
230025aa:	7ff00613          	li	a2,2047
230025ae:	b665                	j	23002156 <__subdf3+0x3be>
230025b0:	577d                	li	a4,-1
230025b2:	57fd                	li	a5,-1
230025b4:	7fe00613          	li	a2,2046
230025b8:	4581                	li	a1,0
230025ba:	b6d9                	j	23002180 <__subdf3+0x3e8>
230025bc:	4701                	li	a4,0
230025be:	4781                	li	a5,0
230025c0:	b631                	j	230020cc <__subdf3+0x334>
230025c2:	4701                	li	a4,0
230025c4:	4781                	li	a5,0
230025c6:	bff1                	j	230025a2 <__subdf3+0x80a>
230025c8:	87c2                	mv	a5,a6
230025ca:	4581                	li	a1,0
230025cc:	bc49                	j	2300205e <__subdf3+0x2c6>
230025ce:	4701                	li	a4,0
230025d0:	849a                	mv	s1,t1
230025d2:	bced                	j	230020cc <__subdf3+0x334>
230025d4:	87c2                	mv	a5,a6
230025d6:	849a                	mv	s1,t1
230025d8:	bfcd                	j	230025ca <__subdf3+0x832>
230025da:	4701                	li	a4,0
230025dc:	7ff00613          	li	a2,2047
230025e0:	849a                	mv	s1,t1
230025e2:	b89d                	j	23001e58 <__subdf3+0xc0>
230025e4:	87c2                	mv	a5,a6
230025e6:	7ff00613          	li	a2,2047
230025ea:	849a                	mv	s1,t1
230025ec:	b6ad                	j	23002156 <__subdf3+0x3be>
230025ee:	4781                	li	a5,0
230025f0:	4481                	li	s1,0
230025f2:	00400737          	lui	a4,0x400
230025f6:	7ff00613          	li	a2,2047
230025fa:	4441                	li	s0,16
230025fc:	bcc1                	j	230020cc <__subdf3+0x334>
230025fe:	4701                	li	a4,0
23002600:	4781                	li	a5,0
23002602:	4601                	li	a2,0
23002604:	b891                	j	23001e58 <__subdf3+0xc0>
23002606:	e489                	bnez	s1,23002610 <__subdf3+0x878>
23002608:	00878693          	addi	a3,a5,8 # ff800008 <__HeapLimit+0xbd7d0008>
2300260c:	be61                	j	230021a4 <__subdf3+0x40c>
2300260e:	fced                	bnez	s1,23002608 <__subdf3+0x870>
23002610:	a4059fe3          	bnez	a1,2300206e <__subdf3+0x2d6>
23002614:	bc65                	j	230020cc <__subdf3+0x334>
23002616:	4781                	li	a5,0
23002618:	00098e63          	beqz	s3,23002634 <__subdf3+0x89c>
2300261c:	470d                	li	a4,3
2300261e:	00e99763          	bne	s3,a4,2300262c <__subdf3+0x894>
23002622:	c889                	beqz	s1,23002634 <__subdf3+0x89c>
23002624:	57fd                	li	a5,-1
23002626:	7fe00613          	li	a2,2046
2300262a:	a029                	j	23002634 <__subdf3+0x89c>
2300262c:	4709                	li	a4,2
2300262e:	fee99be3          	bne	s3,a4,23002624 <__subdf3+0x88c>
23002632:	d8ed                	beqz	s1,23002624 <__subdf3+0x88c>
23002634:	00546413          	ori	s0,s0,5
23002638:	873e                	mv	a4,a5
2300263a:	b475                	j	230020e6 <__subdf3+0x34e>
2300263c:	e48587e3          	beq	a1,s0,2300248a <__subdf3+0x6f2>
23002640:	4401                	li	s0,0
23002642:	bd35                	j	2300247e <__subdf3+0x6e6>
23002644:	a68589e3          	beq	a1,s0,230020b6 <__subdf3+0x31e>
23002648:	4401                	li	s0,0
2300264a:	b485                	j	230020aa <__subdf3+0x312>

2300264c <__unorddf2>:
2300264c:	872a                	mv	a4,a0
2300264e:	002027f3          	frrm	a5
23002652:	001007b7          	lui	a5,0x100
23002656:	17fd                	addi	a5,a5,-1
23002658:	00b7f833          	and	a6,a5,a1
2300265c:	81d1                	srli	a1,a1,0x14
2300265e:	8ff5                	and	a5,a5,a3
23002660:	7ff5f593          	andi	a1,a1,2047
23002664:	82d1                	srli	a3,a3,0x14
23002666:	7ff00513          	li	a0,2047
2300266a:	7ff6f693          	andi	a3,a3,2047
2300266e:	00a59563          	bne	a1,a0,23002678 <__unorddf2+0x2c>
23002672:	00e86533          	or	a0,a6,a4
23002676:	e105                	bnez	a0,23002696 <__unorddf2+0x4a>
23002678:	7ff00893          	li	a7,2047
2300267c:	4501                	li	a0,0
2300267e:	05169363          	bne	a3,a7,230026c4 <__unorddf2+0x78>
23002682:	00c7e8b3          	or	a7,a5,a2
23002686:	00089363          	bnez	a7,2300268c <__unorddf2+0x40>
2300268a:	8082                	ret
2300268c:	02d59363          	bne	a1,a3,230026b2 <__unorddf2+0x66>
23002690:	00e86733          	or	a4,a6,a4
23002694:	cf01                	beqz	a4,230026ac <__unorddf2+0x60>
23002696:	00080737          	lui	a4,0x80
2300269a:	00e87833          	and	a6,a6,a4
2300269e:	00080f63          	beqz	a6,230026bc <__unorddf2+0x70>
230026a2:	7ff00713          	li	a4,2047
230026a6:	4505                	li	a0,1
230026a8:	00e69e63          	bne	a3,a4,230026c4 <__unorddf2+0x78>
230026ac:	8e5d                	or	a2,a2,a5
230026ae:	4505                	li	a0,1
230026b0:	ca11                	beqz	a2,230026c4 <__unorddf2+0x78>
230026b2:	00080737          	lui	a4,0x80
230026b6:	8ff9                	and	a5,a5,a4
230026b8:	4505                	li	a0,1
230026ba:	e789                	bnez	a5,230026c4 <__unorddf2+0x78>
230026bc:	00186073          	csrsi	fflags,16
230026c0:	4505                	li	a0,1
230026c2:	8082                	ret
230026c4:	8082                	ret

230026c6 <__fixdfsi>:
230026c6:	882a                	mv	a6,a0
230026c8:	002027f3          	frrm	a5
230026cc:	001007b7          	lui	a5,0x100
230026d0:	0145d693          	srli	a3,a1,0x14
230026d4:	fff78613          	addi	a2,a5,-1 # fffff <StackSize+0xfefff>
230026d8:	7ff6f693          	andi	a3,a3,2047
230026dc:	3fe00713          	li	a4,1022
230026e0:	8e6d                	and	a2,a2,a1
230026e2:	81fd                	srli	a1,a1,0x1f
230026e4:	00d74663          	blt	a4,a3,230026f0 <__fixdfsi+0x2a>
230026e8:	ead1                	bnez	a3,2300277c <__fixdfsi+0xb6>
230026ea:	8d51                	or	a0,a0,a2
230026ec:	e941                	bnez	a0,2300277c <__fixdfsi+0xb6>
230026ee:	8082                	ret
230026f0:	41d00713          	li	a4,1053
230026f4:	02d75863          	bge	a4,a3,23002724 <__fixdfsi+0x5e>
230026f8:	80000737          	lui	a4,0x80000
230026fc:	fff74713          	not	a4,a4
23002700:	00e58533          	add	a0,a1,a4
23002704:	cdbd                	beqz	a1,23002782 <__fixdfsi+0xbc>
23002706:	41e00793          	li	a5,1054
2300270a:	4741                	li	a4,16
2300270c:	04f69263          	bne	a3,a5,23002750 <__fixdfsi+0x8a>
23002710:	00b61793          	slli	a5,a2,0xb
23002714:	01585613          	srli	a2,a6,0x15
23002718:	8fd1                	or	a5,a5,a2
2300271a:	eb9d                	bnez	a5,23002750 <__fixdfsi+0x8a>
2300271c:	00b81713          	slli	a4,a6,0xb
23002720:	e33d                	bnez	a4,23002786 <__fixdfsi+0xc0>
23002722:	8082                	ret
23002724:	43300513          	li	a0,1075
23002728:	8d15                	sub	a0,a0,a3
2300272a:	477d                	li	a4,31
2300272c:	8fd1                	or	a5,a5,a2
2300272e:	02a74463          	blt	a4,a0,23002756 <__fixdfsi+0x90>
23002732:	bed68613          	addi	a2,a3,-1043 # 7feffbed <__HeapLimit+0x3decfbed>
23002736:	00c816b3          	sll	a3,a6,a2
2300273a:	00c797b3          	sll	a5,a5,a2
2300273e:	00a85533          	srl	a0,a6,a0
23002742:	00d03733          	snez	a4,a3
23002746:	8d5d                	or	a0,a0,a5
23002748:	c199                	beqz	a1,2300274e <__fixdfsi+0x88>
2300274a:	40a00533          	neg	a0,a0
2300274e:	c319                	beqz	a4,23002754 <__fixdfsi+0x8e>
23002750:	00172073          	csrs	fflags,a4
23002754:	8082                	ret
23002756:	02000613          	li	a2,32
2300275a:	4701                	li	a4,0
2300275c:	00c50663          	beq	a0,a2,23002768 <__fixdfsi+0xa2>
23002760:	c0d68713          	addi	a4,a3,-1011
23002764:	00e79733          	sll	a4,a5,a4
23002768:	41300513          	li	a0,1043
2300276c:	01076733          	or	a4,a4,a6
23002770:	8d15                	sub	a0,a0,a3
23002772:	00e03733          	snez	a4,a4
23002776:	00a7d533          	srl	a0,a5,a0
2300277a:	b7f9                	j	23002748 <__fixdfsi+0x82>
2300277c:	4501                	li	a0,0
2300277e:	4705                	li	a4,1
23002780:	bfc1                	j	23002750 <__fixdfsi+0x8a>
23002782:	4741                	li	a4,16
23002784:	b7f1                	j	23002750 <__fixdfsi+0x8a>
23002786:	872e                	mv	a4,a1
23002788:	b7e1                	j	23002750 <__fixdfsi+0x8a>

2300278a <__floatsidf>:
2300278a:	1141                	addi	sp,sp,-16
2300278c:	c606                	sw	ra,12(sp)
2300278e:	c422                	sw	s0,8(sp)
23002790:	c226                	sw	s1,4(sp)
23002792:	cd21                	beqz	a0,230027ea <__floatsidf+0x60>
23002794:	41f55793          	srai	a5,a0,0x1f
23002798:	00a7c433          	xor	s0,a5,a0
2300279c:	8c1d                	sub	s0,s0,a5
2300279e:	01f55493          	srli	s1,a0,0x1f
230027a2:	8522                	mv	a0,s0
230027a4:	2939                	jal	23002bc2 <__clzsi2>
230027a6:	41e00713          	li	a4,1054
230027aa:	47a9                	li	a5,10
230027ac:	8f09                	sub	a4,a4,a0
230027ae:	02a7c863          	blt	a5,a0,230027de <__floatsidf+0x54>
230027b2:	47ad                	li	a5,11
230027b4:	8f89                	sub	a5,a5,a0
230027b6:	0555                	addi	a0,a0,21
230027b8:	00f457b3          	srl	a5,s0,a5
230027bc:	00a41433          	sll	s0,s0,a0
230027c0:	8526                	mv	a0,s1
230027c2:	07b2                	slli	a5,a5,0xc
230027c4:	0752                	slli	a4,a4,0x14
230027c6:	83b1                	srli	a5,a5,0xc
230027c8:	057e                	slli	a0,a0,0x1f
230027ca:	8fd9                	or	a5,a5,a4
230027cc:	40b2                	lw	ra,12(sp)
230027ce:	00a7e733          	or	a4,a5,a0
230027d2:	8522                	mv	a0,s0
230027d4:	4422                	lw	s0,8(sp)
230027d6:	4492                	lw	s1,4(sp)
230027d8:	85ba                	mv	a1,a4
230027da:	0141                	addi	sp,sp,16
230027dc:	8082                	ret
230027de:	1555                	addi	a0,a0,-11
230027e0:	00a417b3          	sll	a5,s0,a0
230027e4:	8526                	mv	a0,s1
230027e6:	4401                	li	s0,0
230027e8:	bfe9                	j	230027c2 <__floatsidf+0x38>
230027ea:	4701                	li	a4,0
230027ec:	4781                	li	a5,0
230027ee:	bfe5                	j	230027e6 <__floatsidf+0x5c>

230027f0 <__floatunsidf>:
230027f0:	1141                	addi	sp,sp,-16
230027f2:	c422                	sw	s0,8(sp)
230027f4:	c606                	sw	ra,12(sp)
230027f6:	842a                	mv	s0,a0
230027f8:	c121                	beqz	a0,23002838 <__floatunsidf+0x48>
230027fa:	26e1                	jal	23002bc2 <__clzsi2>
230027fc:	41e00713          	li	a4,1054
23002800:	47a9                	li	a5,10
23002802:	8f09                	sub	a4,a4,a0
23002804:	02a7c463          	blt	a5,a0,2300282c <__floatunsidf+0x3c>
23002808:	47ad                	li	a5,11
2300280a:	8f89                	sub	a5,a5,a0
2300280c:	0555                	addi	a0,a0,21
2300280e:	00f457b3          	srl	a5,s0,a5
23002812:	00a41433          	sll	s0,s0,a0
23002816:	40b2                	lw	ra,12(sp)
23002818:	8522                	mv	a0,s0
2300281a:	07b2                	slli	a5,a5,0xc
2300281c:	4422                	lw	s0,8(sp)
2300281e:	0752                	slli	a4,a4,0x14
23002820:	83b1                	srli	a5,a5,0xc
23002822:	00f766b3          	or	a3,a4,a5
23002826:	85b6                	mv	a1,a3
23002828:	0141                	addi	sp,sp,16
2300282a:	8082                	ret
2300282c:	ff550793          	addi	a5,a0,-11
23002830:	00f417b3          	sll	a5,s0,a5
23002834:	4401                	li	s0,0
23002836:	b7c5                	j	23002816 <__floatunsidf+0x26>
23002838:	4781                	li	a5,0
2300283a:	4701                	li	a4,0
2300283c:	bfe9                	j	23002816 <__floatunsidf+0x26>

2300283e <__trunctfdf2>:
2300283e:	7179                	addi	sp,sp,-48
23002840:	d422                	sw	s0,40(sp)
23002842:	d606                	sw	ra,44(sp)
23002844:	d226                	sw	s1,36(sp)
23002846:	d04a                	sw	s2,32(sp)
23002848:	4114                	lw	a3,0(a0)
2300284a:	4158                	lw	a4,4(a0)
2300284c:	451c                	lw	a5,8(a0)
2300284e:	4540                	lw	s0,12(a0)
23002850:	002024f3          	frrm	s1
23002854:	c43e                	sw	a5,8(sp)
23002856:	cc3e                	sw	a5,24(sp)
23002858:	01041793          	slli	a5,s0,0x10
2300285c:	83c1                	srli	a5,a5,0x10
2300285e:	00141593          	slli	a1,s0,0x1
23002862:	0808                	addi	a0,sp,16
23002864:	c622                	sw	s0,12(sp)
23002866:	ce3e                	sw	a5,28(sp)
23002868:	c036                	sw	a3,0(sp)
2300286a:	c23a                	sw	a4,4(sp)
2300286c:	c836                	sw	a3,16(sp)
2300286e:	ca3a                	sw	a4,20(sp)
23002870:	0115de13          	srli	t3,a1,0x11
23002874:	807d                	srli	s0,s0,0x1f
23002876:	087c                	addi	a5,sp,28
23002878:	862a                	mv	a2,a0
2300287a:	4394                	lw	a3,0(a5)
2300287c:	ffc7a703          	lw	a4,-4(a5)
23002880:	17f1                	addi	a5,a5,-4
23002882:	068e                	slli	a3,a3,0x3
23002884:	8375                	srli	a4,a4,0x1d
23002886:	8ed9                	or	a3,a3,a4
23002888:	c3d4                	sw	a3,4(a5)
2300288a:	fef518e3          	bne	a0,a5,2300287a <__trunctfdf2+0x3c>
2300288e:	47c2                	lw	a5,16(sp)
23002890:	6321                	lui	t1,0x8
23002892:	001e0713          	addi	a4,t3,1 # 10001 <StackSize+0xf001>
23002896:	00379813          	slli	a6,a5,0x3
2300289a:	ffe30793          	addi	a5,t1,-2 # 7ffe <StackSize+0x6ffe>
2300289e:	c842                	sw	a6,16(sp)
230028a0:	8f7d                	and	a4,a4,a5
230028a2:	18070d63          	beqz	a4,23002a3c <__trunctfdf2+0x1fe>
230028a6:	77f1                	lui	a5,0xffffc
230028a8:	40078793          	addi	a5,a5,1024 # ffffc400 <__HeapLimit+0xbdfcc400>
230028ac:	00fe05b3          	add	a1,t3,a5
230028b0:	7fe00793          	li	a5,2046
230028b4:	06b7d063          	bge	a5,a1,23002914 <__trunctfdf2+0xd6>
230028b8:	24048663          	beqz	s1,23002b04 <__trunctfdf2+0x2c6>
230028bc:	478d                	li	a5,3
230028be:	00f49a63          	bne	s1,a5,230028d2 <__trunctfdf2+0x94>
230028c2:	24040163          	beqz	s0,23002b04 <__trunctfdf2+0x2c6>
230028c6:	7fe00593          	li	a1,2046
230028ca:	57fd                	li	a5,-1
230028cc:	557d                	li	a0,-1
230028ce:	4701                	li	a4,0
230028d0:	a819                	j	230028e6 <__trunctfdf2+0xa8>
230028d2:	4789                	li	a5,2
230028d4:	fef499e3          	bne	s1,a5,230028c6 <__trunctfdf2+0x88>
230028d8:	22041663          	bnez	s0,23002b04 <__trunctfdf2+0x2c6>
230028dc:	4701                	li	a4,0
230028de:	7fe00593          	li	a1,2046
230028e2:	57fd                	li	a5,-1
230028e4:	557d                	li	a0,-1
230028e6:	4815                	li	a6,5
230028e8:	4689                	li	a3,2
230028ea:	00186813          	ori	a6,a6,1
230028ee:	2ad48363          	beq	s1,a3,23002b94 <__trunctfdf2+0x356>
230028f2:	468d                	li	a3,3
230028f4:	28d48c63          	beq	s1,a3,23002b8c <__trunctfdf2+0x34e>
230028f8:	28049f63          	bnez	s1,23002b96 <__trunctfdf2+0x358>
230028fc:	00f7f693          	andi	a3,a5,15
23002900:	4611                	li	a2,4
23002902:	28c68a63          	beq	a3,a2,23002b96 <__trunctfdf2+0x358>
23002906:	00478693          	addi	a3,a5,4
2300290a:	00f6b7b3          	sltu	a5,a3,a5
2300290e:	953e                	add	a0,a0,a5
23002910:	87b6                	mv	a5,a3
23002912:	a451                	j	23002b96 <__trunctfdf2+0x358>
23002914:	04b05363          	blez	a1,2300295a <__trunctfdf2+0x11c>
23002918:	4662                	lw	a2,24(sp)
2300291a:	46f2                	lw	a3,28(sp)
2300291c:	4752                	lw	a4,20(sp)
2300291e:	01c65793          	srli	a5,a2,0x1c
23002922:	0692                	slli	a3,a3,0x4
23002924:	8edd                	or	a3,a3,a5
23002926:	00471793          	slli	a5,a4,0x4
2300292a:	0107e7b3          	or	a5,a5,a6
2300292e:	8371                	srli	a4,a4,0x1c
23002930:	0612                	slli	a2,a2,0x4
23002932:	00f037b3          	snez	a5,a5
23002936:	8f51                	or	a4,a4,a2
23002938:	8fd9                	or	a5,a5,a4
2300293a:	ca36                	sw	a3,20(sp)
2300293c:	c83e                	sw	a5,16(sp)
2300293e:	47c2                	lw	a5,16(sp)
23002940:	4552                	lw	a0,20(sp)
23002942:	10058b63          	beqz	a1,23002a58 <__trunctfdf2+0x21a>
23002946:	4701                	li	a4,0
23002948:	4801                	li	a6,0
2300294a:	0077f693          	andi	a3,a5,7
2300294e:	fec9                	bnez	a3,230028e8 <__trunctfdf2+0xaa>
23002950:	1a070f63          	beqz	a4,23002b0e <__trunctfdf2+0x2d0>
23002954:	00187713          	andi	a4,a6,1
23002958:	ac3d                	j	23002b96 <__trunctfdf2+0x358>
2300295a:	fcc00793          	li	a5,-52
2300295e:	00f5d763          	bge	a1,a5,2300296c <__trunctfdf2+0x12e>
23002962:	ca02                	sw	zero,20(sp)
23002964:	4785                	li	a5,1
23002966:	c83e                	sw	a5,16(sp)
23002968:	4581                	li	a1,0
2300296a:	bfd1                	j	2300293e <__trunctfdf2+0x100>
2300296c:	47f2                	lw	a5,28(sp)
2300296e:	00080737          	lui	a4,0x80
23002972:	86aa                	mv	a3,a0
23002974:	00f768b3          	or	a7,a4,a5
23002978:	03d00793          	li	a5,61
2300297c:	40b785b3          	sub	a1,a5,a1
23002980:	ce46                	sw	a7,28(sp)
23002982:	4055d793          	srai	a5,a1,0x5
23002986:	4901                	li	s2,0
23002988:	4701                	li	a4,0
2300298a:	0006a803          	lw	a6,0(a3)
2300298e:	0705                	addi	a4,a4,1
23002990:	0691                	addi	a3,a3,4
23002992:	01096933          	or	s2,s2,a6
23002996:	fee79ae3          	bne	a5,a4,2300298a <__trunctfdf2+0x14c>
2300299a:	01f5f713          	andi	a4,a1,31
2300299e:	00279693          	slli	a3,a5,0x2
230029a2:	e30d                	bnez	a4,230029c4 <__trunctfdf2+0x186>
230029a4:	458d                	li	a1,3
230029a6:	8d9d                	sub	a1,a1,a5
230029a8:	00d60833          	add	a6,a2,a3
230029ac:	00082803          	lw	a6,0(a6)
230029b0:	0705                	addi	a4,a4,1
230029b2:	01062023          	sw	a6,0(a2)
230029b6:	0611                	addi	a2,a2,4
230029b8:	fee5d8e3          	bge	a1,a4,230029a8 <__trunctfdf2+0x16a>
230029bc:	4711                	li	a4,4
230029be:	40f707b3          	sub	a5,a4,a5
230029c2:	a081                	j	23002a02 <__trunctfdf2+0x1c4>
230029c4:	5e71                	li	t3,-4
230029c6:	03c78e33          	mul	t3,a5,t3
230029ca:	1010                	addi	a2,sp,32
230029cc:	9636                	add	a2,a2,a3
230029ce:	ff062603          	lw	a2,-16(a2)
230029d2:	02000813          	li	a6,32
230029d6:	40e80833          	sub	a6,a6,a4
230029da:	01061633          	sll	a2,a2,a6
230029de:	00c96933          	or	s2,s2,a2
230029e2:	460d                	li	a2,3
230029e4:	96aa                	add	a3,a3,a0
230029e6:	4301                	li	t1,0
230029e8:	8e1d                	sub	a2,a2,a5
230029ea:	02c34963          	blt	t1,a2,23002a1c <__trunctfdf2+0x1de>
230029ee:	4691                	li	a3,4
230029f0:	40f687b3          	sub	a5,a3,a5
230029f4:	060a                	slli	a2,a2,0x2
230029f6:	1014                	addi	a3,sp,32
230029f8:	9636                	add	a2,a2,a3
230029fa:	00e8d733          	srl	a4,a7,a4
230029fe:	fee62823          	sw	a4,-16(a2)
23002a02:	4611                	li	a2,4
23002a04:	8e1d                	sub	a2,a2,a5
23002a06:	078a                	slli	a5,a5,0x2
23002a08:	953e                	add	a0,a0,a5
23002a0a:	060a                	slli	a2,a2,0x2
23002a0c:	4581                	li	a1,0
23002a0e:	877fd0ef          	jal	ra,23000284 <memset>
23002a12:	4742                	lw	a4,16(sp)
23002a14:	012037b3          	snez	a5,s2
23002a18:	8fd9                	or	a5,a5,a4
23002a1a:	b7b1                	j	23002966 <__trunctfdf2+0x128>
23002a1c:	428c                	lw	a1,0(a3)
23002a1e:	0046ae83          	lw	t4,4(a3)
23002a22:	01c68f33          	add	t5,a3,t3
23002a26:	00e5d5b3          	srl	a1,a1,a4
23002a2a:	010e9eb3          	sll	t4,t4,a6
23002a2e:	01d5e5b3          	or	a1,a1,t4
23002a32:	00bf2023          	sw	a1,0(t5)
23002a36:	0305                	addi	t1,t1,1
23002a38:	0691                	addi	a3,a3,4
23002a3a:	bf45                	j	230029ea <__trunctfdf2+0x1ac>
23002a3c:	45d2                	lw	a1,20(sp)
23002a3e:	4662                	lw	a2,24(sp)
23002a40:	48f2                	lw	a7,28(sp)
23002a42:	00b666b3          	or	a3,a2,a1
23002a46:	0116e6b3          	or	a3,a3,a7
23002a4a:	0106e533          	or	a0,a3,a6
23002a4e:	040e1c63          	bnez	t3,23002aa6 <__trunctfdf2+0x268>
23002a52:	00a037b3          	snez	a5,a0
23002a56:	4501                	li	a0,0
23002a58:	00f56733          	or	a4,a0,a5
23002a5c:	12070363          	beqz	a4,23002b82 <__trunctfdf2+0x344>
23002a60:	01f7d693          	srli	a3,a5,0x1f
23002a64:	00151713          	slli	a4,a0,0x1
23002a68:	9736                	add	a4,a4,a3
23002a6a:	00179693          	slli	a3,a5,0x1
23002a6e:	0076f613          	andi	a2,a3,7
23002a72:	4801                	li	a6,0
23002a74:	c21d                	beqz	a2,23002a9a <__trunctfdf2+0x25c>
23002a76:	4609                	li	a2,2
23002a78:	06c48d63          	beq	s1,a2,23002af2 <__trunctfdf2+0x2b4>
23002a7c:	460d                	li	a2,3
23002a7e:	06c48163          	beq	s1,a2,23002ae0 <__trunctfdf2+0x2a2>
23002a82:	4805                	li	a6,1
23002a84:	e899                	bnez	s1,23002a9a <__trunctfdf2+0x25c>
23002a86:	00f6f613          	andi	a2,a3,15
23002a8a:	4591                	li	a1,4
23002a8c:	00b60763          	beq	a2,a1,23002a9a <__trunctfdf2+0x25c>
23002a90:	ffc6b693          	sltiu	a3,a3,-4
23002a94:	0016c693          	xori	a3,a3,1
23002a98:	9736                	add	a4,a4,a3
23002a9a:	8361                	srli	a4,a4,0x18
23002a9c:	00174713          	xori	a4,a4,1
23002aa0:	8b05                	andi	a4,a4,1
23002aa2:	4581                	li	a1,0
23002aa4:	b55d                	j	2300294a <__trunctfdf2+0x10c>
23002aa6:	c969                	beqz	a0,23002b78 <__trunctfdf2+0x33a>
23002aa8:	137d                	addi	t1,t1,-1
23002aaa:	4801                	li	a6,0
23002aac:	006e1963          	bne	t3,t1,23002abe <__trunctfdf2+0x280>
23002ab0:	00040837          	lui	a6,0x40
23002ab4:	0108f833          	and	a6,a7,a6
23002ab8:	00183813          	seqz	a6,a6
23002abc:	0812                	slli	a6,a6,0x4
23002abe:	01c5d793          	srli	a5,a1,0x1c
23002ac2:	0892                	slli	a7,a7,0x4
23002ac4:	00461593          	slli	a1,a2,0x4
23002ac8:	8271                	srli	a2,a2,0x1c
23002aca:	8fcd                	or	a5,a5,a1
23002acc:	01166633          	or	a2,a2,a7
23002ad0:	004006b7          	lui	a3,0x400
23002ad4:	9be1                	andi	a5,a5,-8
23002ad6:	00d66533          	or	a0,a2,a3
23002ada:	7ff00593          	li	a1,2047
23002ade:	b5b5                	j	2300294a <__trunctfdf2+0x10c>
23002ae0:	8822                	mv	a6,s0
23002ae2:	fc45                	bnez	s0,23002a9a <__trunctfdf2+0x25c>
23002ae4:	ff86b693          	sltiu	a3,a3,-8
23002ae8:	0016c693          	xori	a3,a3,1
23002aec:	9736                	add	a4,a4,a3
23002aee:	4805                	li	a6,1
23002af0:	b76d                	j	23002a9a <__trunctfdf2+0x25c>
23002af2:	4805                	li	a6,1
23002af4:	d05d                	beqz	s0,23002a9a <__trunctfdf2+0x25c>
23002af6:	ff86b693          	sltiu	a3,a3,-8
23002afa:	0016c693          	xori	a3,a3,1
23002afe:	9736                	add	a4,a4,a3
23002b00:	8822                	mv	a6,s0
23002b02:	bf61                	j	23002a9a <__trunctfdf2+0x25c>
23002b04:	7ff00593          	li	a1,2047
23002b08:	4781                	li	a5,0
23002b0a:	4501                	li	a0,0
23002b0c:	4815                	li	a6,5
23002b0e:	00800737          	lui	a4,0x800
23002b12:	8f69                	and	a4,a4,a0
23002b14:	cb11                	beqz	a4,23002b28 <__trunctfdf2+0x2ea>
23002b16:	0585                	addi	a1,a1,1
23002b18:	7ff00713          	li	a4,2047
23002b1c:	08e58163          	beq	a1,a4,23002b9e <__trunctfdf2+0x360>
23002b20:	ff800737          	lui	a4,0xff800
23002b24:	177d                	addi	a4,a4,-1
23002b26:	8d79                	and	a0,a0,a4
23002b28:	0037d713          	srli	a4,a5,0x3
23002b2c:	01d51793          	slli	a5,a0,0x1d
23002b30:	8fd9                	or	a5,a5,a4
23002b32:	7ff00713          	li	a4,2047
23002b36:	00355693          	srli	a3,a0,0x3
23002b3a:	00e59963          	bne	a1,a4,23002b4c <__trunctfdf2+0x30e>
23002b3e:	8fd5                	or	a5,a5,a3
23002b40:	4681                	li	a3,0
23002b42:	c789                	beqz	a5,23002b4c <__trunctfdf2+0x30e>
23002b44:	000806b7          	lui	a3,0x80
23002b48:	4781                	li	a5,0
23002b4a:	4401                	li	s0,0
23002b4c:	7ff00737          	lui	a4,0x7ff00
23002b50:	05d2                	slli	a1,a1,0x14
23002b52:	06b2                	slli	a3,a3,0xc
23002b54:	8df9                	and	a1,a1,a4
23002b56:	82b1                	srli	a3,a3,0xc
23002b58:	8ecd                	or	a3,a3,a1
23002b5a:	047e                	slli	s0,s0,0x1f
23002b5c:	0086e733          	or	a4,a3,s0
23002b60:	853e                	mv	a0,a5
23002b62:	85ba                	mv	a1,a4
23002b64:	00080463          	beqz	a6,23002b6c <__trunctfdf2+0x32e>
23002b68:	00182073          	csrs	fflags,a6
23002b6c:	50b2                	lw	ra,44(sp)
23002b6e:	5422                	lw	s0,40(sp)
23002b70:	5492                	lw	s1,36(sp)
23002b72:	5902                	lw	s2,32(sp)
23002b74:	6145                	addi	sp,sp,48
23002b76:	8082                	ret
23002b78:	4781                	li	a5,0
23002b7a:	4801                	li	a6,0
23002b7c:	7ff00593          	li	a1,2047
23002b80:	b779                	j	23002b0e <__trunctfdf2+0x2d0>
23002b82:	4781                	li	a5,0
23002b84:	4501                	li	a0,0
23002b86:	4581                	li	a1,0
23002b88:	4801                	li	a6,0
23002b8a:	b751                	j	23002b0e <__trunctfdf2+0x2d0>
23002b8c:	e409                	bnez	s0,23002b96 <__trunctfdf2+0x358>
23002b8e:	00878693          	addi	a3,a5,8
23002b92:	bba5                	j	2300290a <__trunctfdf2+0xcc>
23002b94:	fc6d                	bnez	s0,23002b8e <__trunctfdf2+0x350>
23002b96:	df25                	beqz	a4,23002b0e <__trunctfdf2+0x2d0>
23002b98:	00286813          	ori	a6,a6,2
23002b9c:	bf8d                	j	23002b0e <__trunctfdf2+0x2d0>
23002b9e:	4781                	li	a5,0
23002ba0:	cc89                	beqz	s1,23002bba <__trunctfdf2+0x37c>
23002ba2:	470d                	li	a4,3
23002ba4:	00e49763          	bne	s1,a4,23002bb2 <__trunctfdf2+0x374>
23002ba8:	c809                	beqz	s0,23002bba <__trunctfdf2+0x37c>
23002baa:	57fd                	li	a5,-1
23002bac:	7fe00593          	li	a1,2046
23002bb0:	a029                	j	23002bba <__trunctfdf2+0x37c>
23002bb2:	4709                	li	a4,2
23002bb4:	fee49be3          	bne	s1,a4,23002baa <__trunctfdf2+0x36c>
23002bb8:	d86d                	beqz	s0,23002baa <__trunctfdf2+0x36c>
23002bba:	00586813          	ori	a6,a6,5
23002bbe:	853e                	mv	a0,a5
23002bc0:	b7a5                	j	23002b28 <__trunctfdf2+0x2ea>

23002bc2 <__clzsi2>:
23002bc2:	67c1                	lui	a5,0x10
23002bc4:	02f57663          	bgeu	a0,a5,23002bf0 <__clzsi2+0x2e>
23002bc8:	0ff00793          	li	a5,255
23002bcc:	00a7b7b3          	sltu	a5,a5,a0
23002bd0:	078e                	slli	a5,a5,0x3
23002bd2:	02000713          	li	a4,32
23002bd6:	8f1d                	sub	a4,a4,a5
23002bd8:	00f55533          	srl	a0,a0,a5
23002bdc:	0000d797          	auipc	a5,0xd
23002be0:	ed078793          	addi	a5,a5,-304 # 2300faac <__clz_tab>
23002be4:	953e                	add	a0,a0,a5
23002be6:	00054503          	lbu	a0,0(a0)
23002bea:	40a70533          	sub	a0,a4,a0
23002bee:	8082                	ret
23002bf0:	01000737          	lui	a4,0x1000
23002bf4:	47c1                	li	a5,16
23002bf6:	fce56ee3          	bltu	a0,a4,23002bd2 <__clzsi2+0x10>
23002bfa:	47e1                	li	a5,24
23002bfc:	bfd9                	j	23002bd2 <__clzsi2+0x10>

23002bfe <__umoddi3>:
23002bfe:	832a                	mv	t1,a0
23002c00:	8832                	mv	a6,a2
23002c02:	87b6                	mv	a5,a3
23002c04:	872e                	mv	a4,a1
23002c06:	1c069563          	bnez	a3,23002dd0 <__umoddi3+0x1d2>
23002c0a:	0000d697          	auipc	a3,0xd
23002c0e:	ea268693          	addi	a3,a3,-350 # 2300faac <__clz_tab>
23002c12:	0ac5f663          	bgeu	a1,a2,23002cbe <__umoddi3+0xc0>
23002c16:	68c1                	lui	a7,0x10
23002c18:	09167c63          	bgeu	a2,a7,23002cb0 <__umoddi3+0xb2>
23002c1c:	0ff00893          	li	a7,255
23002c20:	00c8f363          	bgeu	a7,a2,23002c26 <__umoddi3+0x28>
23002c24:	47a1                	li	a5,8
23002c26:	00f658b3          	srl	a7,a2,a5
23002c2a:	96c6                	add	a3,a3,a7
23002c2c:	0006c683          	lbu	a3,0(a3)
23002c30:	97b6                	add	a5,a5,a3
23002c32:	02000693          	li	a3,32
23002c36:	40f688b3          	sub	a7,a3,a5
23002c3a:	00f68c63          	beq	a3,a5,23002c52 <__umoddi3+0x54>
23002c3e:	011595b3          	sll	a1,a1,a7
23002c42:	00f357b3          	srl	a5,t1,a5
23002c46:	01161833          	sll	a6,a2,a7
23002c4a:	00b7e733          	or	a4,a5,a1
23002c4e:	01131533          	sll	a0,t1,a7
23002c52:	01085593          	srli	a1,a6,0x10
23002c56:	02b777b3          	remu	a5,a4,a1
23002c5a:	01081613          	slli	a2,a6,0x10
23002c5e:	8241                	srli	a2,a2,0x10
23002c60:	01055693          	srli	a3,a0,0x10
23002c64:	02b75733          	divu	a4,a4,a1
23002c68:	07c2                	slli	a5,a5,0x10
23002c6a:	8edd                	or	a3,a3,a5
23002c6c:	02e60733          	mul	a4,a2,a4
23002c70:	00e6f863          	bgeu	a3,a4,23002c80 <__umoddi3+0x82>
23002c74:	96c2                	add	a3,a3,a6
23002c76:	0106e563          	bltu	a3,a6,23002c80 <__umoddi3+0x82>
23002c7a:	00e6f363          	bgeu	a3,a4,23002c80 <__umoddi3+0x82>
23002c7e:	96c2                	add	a3,a3,a6
23002c80:	8e99                	sub	a3,a3,a4
23002c82:	02b6f7b3          	remu	a5,a3,a1
23002c86:	0542                	slli	a0,a0,0x10
23002c88:	8141                	srli	a0,a0,0x10
23002c8a:	02b6d6b3          	divu	a3,a3,a1
23002c8e:	07c2                	slli	a5,a5,0x10
23002c90:	8d5d                	or	a0,a0,a5
23002c92:	02d606b3          	mul	a3,a2,a3
23002c96:	00d57863          	bgeu	a0,a3,23002ca6 <__umoddi3+0xa8>
23002c9a:	9542                	add	a0,a0,a6
23002c9c:	01056563          	bltu	a0,a6,23002ca6 <__umoddi3+0xa8>
23002ca0:	00d57363          	bgeu	a0,a3,23002ca6 <__umoddi3+0xa8>
23002ca4:	9542                	add	a0,a0,a6
23002ca6:	8d15                	sub	a0,a0,a3
23002ca8:	01155533          	srl	a0,a0,a7
23002cac:	4581                	li	a1,0
23002cae:	8082                	ret
23002cb0:	010008b7          	lui	a7,0x1000
23002cb4:	47c1                	li	a5,16
23002cb6:	f71668e3          	bltu	a2,a7,23002c26 <__umoddi3+0x28>
23002cba:	47e1                	li	a5,24
23002cbc:	b7ad                	j	23002c26 <__umoddi3+0x28>
23002cbe:	e601                	bnez	a2,23002cc6 <__umoddi3+0xc8>
23002cc0:	4705                	li	a4,1
23002cc2:	02c75833          	divu	a6,a4,a2
23002cc6:	6741                	lui	a4,0x10
23002cc8:	08e87363          	bgeu	a6,a4,23002d4e <__umoddi3+0x150>
23002ccc:	0ff00713          	li	a4,255
23002cd0:	01077363          	bgeu	a4,a6,23002cd6 <__umoddi3+0xd8>
23002cd4:	47a1                	li	a5,8
23002cd6:	00f85733          	srl	a4,a6,a5
23002cda:	96ba                	add	a3,a3,a4
23002cdc:	0006c603          	lbu	a2,0(a3)
23002ce0:	963e                	add	a2,a2,a5
23002ce2:	02000793          	li	a5,32
23002ce6:	40c788b3          	sub	a7,a5,a2
23002cea:	06c79963          	bne	a5,a2,23002d5c <__umoddi3+0x15e>
23002cee:	410585b3          	sub	a1,a1,a6
23002cf2:	01085693          	srli	a3,a6,0x10
23002cf6:	01081793          	slli	a5,a6,0x10
23002cfa:	83c1                	srli	a5,a5,0x10
23002cfc:	01055613          	srli	a2,a0,0x10
23002d00:	02d5f733          	remu	a4,a1,a3
23002d04:	02d5d5b3          	divu	a1,a1,a3
23002d08:	0742                	slli	a4,a4,0x10
23002d0a:	8f51                	or	a4,a4,a2
23002d0c:	02b785b3          	mul	a1,a5,a1
23002d10:	00b77863          	bgeu	a4,a1,23002d20 <__umoddi3+0x122>
23002d14:	9742                	add	a4,a4,a6
23002d16:	01076563          	bltu	a4,a6,23002d20 <__umoddi3+0x122>
23002d1a:	00b77363          	bgeu	a4,a1,23002d20 <__umoddi3+0x122>
23002d1e:	9742                	add	a4,a4,a6
23002d20:	40b705b3          	sub	a1,a4,a1
23002d24:	02d5f733          	remu	a4,a1,a3
23002d28:	0542                	slli	a0,a0,0x10
23002d2a:	8141                	srli	a0,a0,0x10
23002d2c:	02d5d5b3          	divu	a1,a1,a3
23002d30:	02b785b3          	mul	a1,a5,a1
23002d34:	01071793          	slli	a5,a4,0x10
23002d38:	8d5d                	or	a0,a0,a5
23002d3a:	00b57863          	bgeu	a0,a1,23002d4a <__umoddi3+0x14c>
23002d3e:	9542                	add	a0,a0,a6
23002d40:	01056563          	bltu	a0,a6,23002d4a <__umoddi3+0x14c>
23002d44:	00b57363          	bgeu	a0,a1,23002d4a <__umoddi3+0x14c>
23002d48:	9542                	add	a0,a0,a6
23002d4a:	8d0d                	sub	a0,a0,a1
23002d4c:	bfb1                	j	23002ca8 <__umoddi3+0xaa>
23002d4e:	01000737          	lui	a4,0x1000
23002d52:	47c1                	li	a5,16
23002d54:	f8e861e3          	bltu	a6,a4,23002cd6 <__umoddi3+0xd8>
23002d58:	47e1                	li	a5,24
23002d5a:	bfb5                	j	23002cd6 <__umoddi3+0xd8>
23002d5c:	01181833          	sll	a6,a6,a7
23002d60:	00c5d6b3          	srl	a3,a1,a2
23002d64:	01085793          	srli	a5,a6,0x10
23002d68:	02f6f733          	remu	a4,a3,a5
23002d6c:	011595b3          	sll	a1,a1,a7
23002d70:	00c35633          	srl	a2,t1,a2
23002d74:	8e4d                	or	a2,a2,a1
23002d76:	01081593          	slli	a1,a6,0x10
23002d7a:	81c1                	srli	a1,a1,0x10
23002d7c:	01131533          	sll	a0,t1,a7
23002d80:	01065313          	srli	t1,a2,0x10
23002d84:	02f6d6b3          	divu	a3,a3,a5
23002d88:	0742                	slli	a4,a4,0x10
23002d8a:	00676733          	or	a4,a4,t1
23002d8e:	02d586b3          	mul	a3,a1,a3
23002d92:	00d77863          	bgeu	a4,a3,23002da2 <__umoddi3+0x1a4>
23002d96:	9742                	add	a4,a4,a6
23002d98:	01076563          	bltu	a4,a6,23002da2 <__umoddi3+0x1a4>
23002d9c:	00d77363          	bgeu	a4,a3,23002da2 <__umoddi3+0x1a4>
23002da0:	9742                	add	a4,a4,a6
23002da2:	40d706b3          	sub	a3,a4,a3
23002da6:	02f6f733          	remu	a4,a3,a5
23002daa:	0642                	slli	a2,a2,0x10
23002dac:	8241                	srli	a2,a2,0x10
23002dae:	02f6d6b3          	divu	a3,a3,a5
23002db2:	0742                	slli	a4,a4,0x10
23002db4:	02d586b3          	mul	a3,a1,a3
23002db8:	00c765b3          	or	a1,a4,a2
23002dbc:	00d5f863          	bgeu	a1,a3,23002dcc <__umoddi3+0x1ce>
23002dc0:	95c2                	add	a1,a1,a6
23002dc2:	0105e563          	bltu	a1,a6,23002dcc <__umoddi3+0x1ce>
23002dc6:	00d5f363          	bgeu	a1,a3,23002dcc <__umoddi3+0x1ce>
23002dca:	95c2                	add	a1,a1,a6
23002dcc:	8d95                	sub	a1,a1,a3
23002dce:	b715                	j	23002cf2 <__umoddi3+0xf4>
23002dd0:	ecd5efe3          	bltu	a1,a3,23002cae <__umoddi3+0xb0>
23002dd4:	67c1                	lui	a5,0x10
23002dd6:	04f6f463          	bgeu	a3,a5,23002e1e <__umoddi3+0x220>
23002dda:	0ff00893          	li	a7,255
23002dde:	00d8b7b3          	sltu	a5,a7,a3
23002de2:	078e                	slli	a5,a5,0x3
23002de4:	00f6d8b3          	srl	a7,a3,a5
23002de8:	0000d817          	auipc	a6,0xd
23002dec:	cc480813          	addi	a6,a6,-828 # 2300faac <__clz_tab>
23002df0:	9846                	add	a6,a6,a7
23002df2:	00084883          	lbu	a7,0(a6)
23002df6:	98be                	add	a7,a7,a5
23002df8:	02000793          	li	a5,32
23002dfc:	41178833          	sub	a6,a5,a7
23002e00:	03179663          	bne	a5,a7,23002e2c <__umoddi3+0x22e>
23002e04:	00b6e463          	bltu	a3,a1,23002e0c <__umoddi3+0x20e>
23002e08:	00c36963          	bltu	t1,a2,23002e1a <__umoddi3+0x21c>
23002e0c:	40c30533          	sub	a0,t1,a2
23002e10:	8d95                	sub	a1,a1,a3
23002e12:	00a33733          	sltu	a4,t1,a0
23002e16:	40e58733          	sub	a4,a1,a4
23002e1a:	85ba                	mv	a1,a4
23002e1c:	bd49                	j	23002cae <__umoddi3+0xb0>
23002e1e:	01000837          	lui	a6,0x1000
23002e22:	47c1                	li	a5,16
23002e24:	fd06e0e3          	bltu	a3,a6,23002de4 <__umoddi3+0x1e6>
23002e28:	47e1                	li	a5,24
23002e2a:	bf6d                	j	23002de4 <__umoddi3+0x1e6>
23002e2c:	011657b3          	srl	a5,a2,a7
23002e30:	010696b3          	sll	a3,a3,a6
23002e34:	00d7ee33          	or	t3,a5,a3
23002e38:	0115d733          	srl	a4,a1,a7
23002e3c:	010e5f13          	srli	t5,t3,0x10
23002e40:	01061eb3          	sll	t4,a2,a6
23002e44:	03e77633          	remu	a2,a4,t5
23002e48:	010595b3          	sll	a1,a1,a6
23002e4c:	011357b3          	srl	a5,t1,a7
23002e50:	8fcd                	or	a5,a5,a1
23002e52:	010e1593          	slli	a1,t3,0x10
23002e56:	81c1                	srli	a1,a1,0x10
23002e58:	01031533          	sll	a0,t1,a6
23002e5c:	0107d693          	srli	a3,a5,0x10
23002e60:	03e75733          	divu	a4,a4,t5
23002e64:	0642                	slli	a2,a2,0x10
23002e66:	8ed1                	or	a3,a3,a2
23002e68:	02e58333          	mul	t1,a1,a4
23002e6c:	863a                	mv	a2,a4
23002e6e:	0066fc63          	bgeu	a3,t1,23002e86 <__umoddi3+0x288>
23002e72:	96f2                	add	a3,a3,t3
23002e74:	fff70613          	addi	a2,a4,-1 # ffffff <StackSize+0xffefff>
23002e78:	01c6e763          	bltu	a3,t3,23002e86 <__umoddi3+0x288>
23002e7c:	0066f563          	bgeu	a3,t1,23002e86 <__umoddi3+0x288>
23002e80:	ffe70613          	addi	a2,a4,-2
23002e84:	96f2                	add	a3,a3,t3
23002e86:	406686b3          	sub	a3,a3,t1
23002e8a:	03e6f333          	remu	t1,a3,t5
23002e8e:	03e6d6b3          	divu	a3,a3,t5
23002e92:	0342                	slli	t1,t1,0x10
23002e94:	02d58733          	mul	a4,a1,a3
23002e98:	01079593          	slli	a1,a5,0x10
23002e9c:	81c1                	srli	a1,a1,0x10
23002e9e:	00b365b3          	or	a1,t1,a1
23002ea2:	87b6                	mv	a5,a3
23002ea4:	00e5fc63          	bgeu	a1,a4,23002ebc <__umoddi3+0x2be>
23002ea8:	95f2                	add	a1,a1,t3
23002eaa:	fff68793          	addi	a5,a3,-1
23002eae:	01c5e763          	bltu	a1,t3,23002ebc <__umoddi3+0x2be>
23002eb2:	00e5f563          	bgeu	a1,a4,23002ebc <__umoddi3+0x2be>
23002eb6:	ffe68793          	addi	a5,a3,-2
23002eba:	95f2                	add	a1,a1,t3
23002ebc:	0642                	slli	a2,a2,0x10
23002ebe:	6f41                	lui	t5,0x10
23002ec0:	8e5d                	or	a2,a2,a5
23002ec2:	ffff0693          	addi	a3,t5,-1 # ffff <StackSize+0xefff>
23002ec6:	00d67333          	and	t1,a2,a3
23002eca:	8d99                	sub	a1,a1,a4
23002ecc:	8241                	srli	a2,a2,0x10
23002ece:	010ed713          	srli	a4,t4,0x10
23002ed2:	00def6b3          	and	a3,t4,a3
23002ed6:	02d307b3          	mul	a5,t1,a3
23002eda:	02d606b3          	mul	a3,a2,a3
23002ede:	02e30333          	mul	t1,t1,a4
23002ee2:	02e60633          	mul	a2,a2,a4
23002ee6:	9336                	add	t1,t1,a3
23002ee8:	0107d713          	srli	a4,a5,0x10
23002eec:	971a                	add	a4,a4,t1
23002eee:	00d77363          	bgeu	a4,a3,23002ef4 <__umoddi3+0x2f6>
23002ef2:	967a                	add	a2,a2,t5
23002ef4:	01075693          	srli	a3,a4,0x10
23002ef8:	96b2                	add	a3,a3,a2
23002efa:	6641                	lui	a2,0x10
23002efc:	167d                	addi	a2,a2,-1
23002efe:	8f71                	and	a4,a4,a2
23002f00:	0742                	slli	a4,a4,0x10
23002f02:	8ff1                	and	a5,a5,a2
23002f04:	97ba                	add	a5,a5,a4
23002f06:	00d5e663          	bltu	a1,a3,23002f12 <__umoddi3+0x314>
23002f0a:	00d59b63          	bne	a1,a3,23002f20 <__umoddi3+0x322>
23002f0e:	00f57963          	bgeu	a0,a5,23002f20 <__umoddi3+0x322>
23002f12:	41d78633          	sub	a2,a5,t4
23002f16:	00c7b7b3          	sltu	a5,a5,a2
23002f1a:	97f2                	add	a5,a5,t3
23002f1c:	8e9d                	sub	a3,a3,a5
23002f1e:	87b2                	mv	a5,a2
23002f20:	40f507b3          	sub	a5,a0,a5
23002f24:	00f53533          	sltu	a0,a0,a5
23002f28:	8d95                	sub	a1,a1,a3
23002f2a:	8d89                	sub	a1,a1,a0
23002f2c:	011598b3          	sll	a7,a1,a7
23002f30:	0107d533          	srl	a0,a5,a6
23002f34:	00a8e533          	or	a0,a7,a0
23002f38:	0105d5b3          	srl	a1,a1,a6
23002f3c:	bb8d                	j	23002cae <__umoddi3+0xb0>

23002f3e <draw_graph>:
int16_t acc_x_buffer[GRAPH_WIDTH];  // Buffer circular para acc_x
int16_t acc_y_buffer[GRAPH_WIDTH];  // Buffer circular para acc_y
int16_t acc_z_buffer[GRAPH_WIDTH];  // Buffer circular para acc_z
int graph_index = 0;  // Índice actual en el buffer

void draw_graph(int16_t *buffer, uint16_t color) {
23002f3e:	1101                	addi	sp,sp,-32
23002f40:	c256                	sw	s5,4(sp)
23002f42:	42017ab7          	lui	s5,0x42017
23002f46:	cc22                	sw	s0,24(sp)
23002f48:	ca26                	sw	s1,20(sp)
23002f4a:	c84a                	sw	s2,16(sp)
23002f4c:	c64e                	sw	s3,12(sp)
23002f4e:	c452                	sw	s4,8(sp)
23002f50:	ce06                	sw	ra,28(sp)
23002f52:	89aa                	mv	s3,a0
23002f54:	842e                	mv	s0,a1
    for (int i = 1; i < GRAPH_WIDTH; i++) {
23002f56:	4485                	li	s1,1
23002f58:	010a8a93          	addi	s5,s5,16 # 42017010 <graph_index>
        int x1 = GRAPH_OFFSET_X + i - 1;
        int y1 = GRAPH_OFFSET_Y + (GRAPH_HEIGHT / 2) - (buffer[(graph_index + i - 1) % GRAPH_WIDTH] / SCALE_FACTOR);
        int x2 = GRAPH_OFFSET_X + i;
        int y2 = GRAPH_OFFSET_Y + (GRAPH_HEIGHT / 2) - (buffer[(graph_index + i) % GRAPH_WIDTH] / SCALE_FACTOR);
23002f5c:	0a000913          	li	s2,160
23002f60:	02800a13          	li	s4,40
        int y1 = GRAPH_OFFSET_Y + (GRAPH_HEIGHT / 2) - (buffer[(graph_index + i - 1) % GRAPH_WIDTH] / SCALE_FACTOR);
23002f64:	000aa783          	lw	a5,0(s5)
23002f68:	01049613          	slli	a2,s1,0x10
23002f6c:	8241                	srli	a2,a2,0x10
23002f6e:	97a6                	add	a5,a5,s1
23002f70:	fff78593          	addi	a1,a5,-1 # ffff <StackSize+0xefff>
        int y2 = GRAPH_OFFSET_Y + (GRAPH_HEIGHT / 2) - (buffer[(graph_index + i) % GRAPH_WIDTH] / SCALE_FACTOR);
23002f74:	0327e7b3          	rem	a5,a5,s2
        lcd_draw_line(x1, y1, x2, y2, color);  // Dibuja una línea entre dos puntos
23002f78:	fff60513          	addi	a0,a2,-1 # ffff <StackSize+0xefff>
23002f7c:	0542                	slli	a0,a0,0x10
    for (int i = 1; i < GRAPH_WIDTH; i++) {
23002f7e:	0485                	addi	s1,s1,1
        lcd_draw_line(x1, y1, x2, y2, color);  // Dibuja una línea entre dos puntos
23002f80:	8722                	mv	a4,s0
23002f82:	8141                	srli	a0,a0,0x10
        int y1 = GRAPH_OFFSET_Y + (GRAPH_HEIGHT / 2) - (buffer[(graph_index + i - 1) % GRAPH_WIDTH] / SCALE_FACTOR);
23002f84:	0325e5b3          	rem	a1,a1,s2
        int y2 = GRAPH_OFFSET_Y + (GRAPH_HEIGHT / 2) - (buffer[(graph_index + i) % GRAPH_WIDTH] / SCALE_FACTOR);
23002f88:	0786                	slli	a5,a5,0x1
23002f8a:	97ce                	add	a5,a5,s3
23002f8c:	00079783          	lh	a5,0(a5)
23002f90:	41f7d693          	srai	a3,a5,0x1f
23002f94:	03f6f693          	andi	a3,a3,63
23002f98:	96be                	add	a3,a3,a5
23002f9a:	8699                	srai	a3,a3,0x6
23002f9c:	40da06b3          	sub	a3,s4,a3
        lcd_draw_line(x1, y1, x2, y2, color);  // Dibuja una línea entre dos puntos
23002fa0:	06c2                	slli	a3,a3,0x10
23002fa2:	82c1                	srli	a3,a3,0x10
        int y1 = GRAPH_OFFSET_Y + (GRAPH_HEIGHT / 2) - (buffer[(graph_index + i - 1) % GRAPH_WIDTH] / SCALE_FACTOR);
23002fa4:	0586                	slli	a1,a1,0x1
23002fa6:	95ce                	add	a1,a1,s3
23002fa8:	00059783          	lh	a5,0(a1) # 400000 <StackSize+0x3ff000>
23002fac:	41f7d593          	srai	a1,a5,0x1f
23002fb0:	03f5f593          	andi	a1,a1,63
23002fb4:	95be                	add	a1,a1,a5
23002fb6:	8599                	srai	a1,a1,0x6
23002fb8:	40ba05b3          	sub	a1,s4,a1
        lcd_draw_line(x1, y1, x2, y2, color);  // Dibuja una línea entre dos puntos
23002fbc:	05c2                	slli	a1,a1,0x10
23002fbe:	81c1                	srli	a1,a1,0x10
23002fc0:	2c5d                	jal	23003276 <lcd_draw_line>
    for (int i = 1; i < GRAPH_WIDTH; i++) {
23002fc2:	fb2491e3          	bne	s1,s2,23002f64 <draw_graph+0x26>
    }
}
23002fc6:	40f2                	lw	ra,28(sp)
23002fc8:	4462                	lw	s0,24(sp)
23002fca:	44d2                	lw	s1,20(sp)
23002fcc:	4942                	lw	s2,16(sp)
23002fce:	49b2                	lw	s3,12(sp)
23002fd0:	4a22                	lw	s4,8(sp)
23002fd2:	4a92                	lw	s5,4(sp)
23002fd4:	6105                	addi	sp,sp,32
23002fd6:	8082                	ret

23002fd8 <main>:
void lcd_fill_rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color) {
    lcd_draw_area(x, y, x + width - 1, y + height - 1, color);
}

int main(void)
{
23002fd8:	7159                	addi	sp,sp,-112
    bflb_platform_init(0);
23002fda:	4501                	li	a0,0
{
23002fdc:	d686                	sw	ra,108(sp)
23002fde:	d4a2                	sw	s0,104(sp)
23002fe0:	d2a6                	sw	s1,100(sp)
23002fe2:	d0ca                	sw	s2,96(sp)
23002fe4:	cece                	sw	s3,92(sp)
23002fe6:	ccd2                	sw	s4,88(sp)
23002fe8:	cad6                	sw	s5,84(sp)
23002fea:	c8da                	sw	s6,80(sp)
23002fec:	c6de                	sw	s7,76(sp)
23002fee:	c4e2                	sw	s8,72(sp)
23002ff0:	c2e6                	sw	s9,68(sp)
23002ff2:	c0ea                	sw	s10,64(sp)
23002ff4:	de6e                	sw	s11,60(sp)
    bflb_platform_init(0);
23002ff6:	2d7000ef          	jal	ra,23003acc <bflb_platform_init>
    MSG_DBG(
23002ffa:	2300f537          	lui	a0,0x2300f
23002ffe:	8ac50513          	addi	a0,a0,-1876 # 2300e8ac <strtol+0x10>
23003002:	175000ef          	jal	ra,23003976 <bflb_platform_printf>
        "Now can use MSG_xxx, LOG_xxx and bflb_platform_printf on uart.\r\n");  // just appear on uart unless use printf

#ifdef M0SENSE_USE_USBSTDIO
    usb_stdio_init();                                        // MUST be called before any call to printf or puts
23003006:	602090ef          	jal	ra,2300c608 <usb_stdio_init>
    printf("Now can use printf, puts on usb_cdc_acm.\r\n");  // on usb, ttyACMx on Linux or COMx on Windows.
2300300a:	2300f537          	lui	a0,0x2300f
2300300e:	8f050513          	addi	a0,a0,-1808 # 2300e8f0 <strtol+0x54>
23003012:	74d060ef          	jal	ra,23009f5e <puts>
#endif
    GLB_GPIO_Type gpios_lcd[] = {LCD_SCK_PIN, LCD_SDA_PIN};
23003016:	6789                	lui	a5,0x2
23003018:	81778793          	addi	a5,a5,-2025 # 1817 <StackSize+0x817>
    GLB_GPIO_Func_Init(GPIO_FUN_SPI, gpios_lcd, sizeof(gpios_lcd) / sizeof(GLB_GPIO_Type));
2300301c:	4609                	li	a2,2
2300301e:	006c                	addi	a1,sp,12
23003020:	4511                	li	a0,4
    GLB_GPIO_Type gpios_lcd[] = {LCD_SCK_PIN, LCD_SDA_PIN};
23003022:	00f11623          	sh	a5,12(sp)
    GLB_GPIO_Func_Init(GPIO_FUN_SPI, gpios_lcd, sizeof(gpios_lcd) / sizeof(GLB_GPIO_Type));
23003026:	192040ef          	jal	ra,230071b8 <GLB_GPIO_Func_Init>
    gpio_set_mode(BTN_PIN, GPIO_INPUT_PP_MODE);
2300302a:	4591                	li	a1,4
2300302c:	4509                	li	a0,2
2300302e:	2f5010ef          	jal	ra,23004b22 <gpio_set_mode>
    printf("[init] goio set mode complete.\r\n");
23003032:	2300f437          	lui	s0,0x2300f
23003036:	91c40513          	addi	a0,s0,-1764 # 2300e91c <strtol+0x80>
2300303a:	725060ef          	jal	ra,23009f5e <puts>

    if (lcd_init()) {
2300303e:	2241                	jal	230031be <lcd_init>
23003040:	16051163          	bnez	a0,230031a2 <main+0x1ca>
        printf("[init] lcd init err \r\n");
    }
    lcd_set_dir(3, 0);
23003044:	4581                	li	a1,0
23003046:	450d                	li	a0,3
23003048:	2a79                	jal	230031e6 <lcd_set_dir>
    lcd_clear(0xffff);
2300304a:	6541                	lui	a0,0x10
2300304c:	157d                	addi	a0,a0,-1
2300304e:	22dd                	jal	23003234 <lcd_clear>

    GLB_GPIO_Type gpios_imu[] = {IMU_SCK_PIN, IMU_SDA_PIN};
23003050:	6789                	lui	a5,0x2
23003052:	b1a78793          	addi	a5,a5,-1254 # 1b1a <StackSize+0xb1a>
    GLB_GPIO_Func_Init(GPIO_FUN_I2C, gpios_imu, sizeof(gpios_imu) / sizeof(GLB_GPIO_Type));
23003056:	4609                	li	a2,2
23003058:	080c                	addi	a1,sp,16
2300305a:	4519                	li	a0,6
    GLB_GPIO_Type gpios_imu[] = {IMU_SCK_PIN, IMU_SDA_PIN};
2300305c:	00f11823          	sh	a5,16(sp)
    GLB_GPIO_Func_Init(GPIO_FUN_I2C, gpios_imu, sizeof(gpios_imu) / sizeof(GLB_GPIO_Type));
23003060:	158040ef          	jal	ra,230071b8 <GLB_GPIO_Func_Init>
    printf("[init] goio set mode complete.\r\n");
23003064:	91c40513          	addi	a0,s0,-1764
23003068:	6f7060ef          	jal	ra,23009f5e <puts>
    /* initialize I2C0 */
    i2c_register(I2C0_INDEX, "i2c");
2300306c:	2300f437          	lui	s0,0x2300f
23003070:	95440593          	addi	a1,s0,-1708 # 2300e954 <strtol+0xb8>
23003074:	4501                	li	a0,0
23003076:	457010ef          	jal	ra,23004ccc <i2c_register>
    struct device* i2c_dev = device_find("i2c");
2300307a:	95440513          	addi	a0,s0,-1708
2300307e:	6f6090ef          	jal	ra,2300c774 <device_find>
23003082:	84aa                	mv	s1,a0
    if (!i2c_dev) {
23003084:	12050663          	beqz	a0,230031b0 <main+0x1d8>
        printf("[init] I2C initial failed!\r\n");
    }
    device_open(i2c_dev, DEVICE_OFLAG_DEFAULT);
23003088:	4581                	li	a1,0
2300308a:	8526                	mv	a0,s1
2300308c:	73a090ef          	jal	ra,2300c7c6 <device_open>
    printf("[init] I2C initial success!\r\n");
23003090:	2300f537          	lui	a0,0x2300f
23003094:	97450513          	addi	a0,a0,-1676 # 2300e974 <strtol+0xd8>
23003098:	6c7060ef          	jal	ra,23009f5e <puts>

    uint8_t buf[12] = {0x60, 0xff, 0xff, 0x00, 0xff, 0x00, 0x03};
2300309c:	010007b7          	lui	a5,0x1000
230030a0:	f6078793          	addi	a5,a5,-160 # ffff60 <StackSize+0xffef60>
230030a4:	ca3e                	sw	a5,20(sp)
230030a6:	000307b7          	lui	a5,0x30
230030aa:	0ff78793          	addi	a5,a5,255 # 300ff <StackSize+0x2f0ff>
230030ae:	cc3e                	sw	a5,24(sp)
    i2c_msg_t msg;
    msg.buf = buf;
230030b0:	085c                	addi	a5,sp,20
230030b2:	d63e                	sw	a5,44(sp)
    msg.slaveaddr = QMI8658A_DEV_ADDR;
230030b4:	06a00793          	li	a5,106
230030b8:	02f10023          	sb	a5,32(sp)

    msg.len = 7;
    msg.flags = SUB_ADDR_1BYTE | I2C_WR;
    msg.subaddr = 0x02;
230030bc:	4789                	li	a5,2
230030be:	d23e                	sw	a5,36(sp)
    msg.flags = SUB_ADDR_1BYTE | I2C_WR;
230030c0:	000707b7          	lui	a5,0x70
230030c4:	02078793          	addi	a5,a5,32 # 70020 <StackSize+0x6f020>
    uint8_t buf[12] = {0x60, 0xff, 0xff, 0x00, 0xff, 0x00, 0x03};
230030c8:	ce02                	sw	zero,28(sp)
    msg.flags = SUB_ADDR_1BYTE | I2C_WR;
230030ca:	d43e                	sw	a5,40(sp)
    while (i2c_transfer(i2c_dev, &msg, 1)) {
230030cc:	a019                	j	230030d2 <main+0xfa>
        mtimer_delay_ms(50);
230030ce:	4a7010ef          	jal	ra,23004d74 <mtimer_delay_ms>
    while (i2c_transfer(i2c_dev, &msg, 1)) {
230030d2:	4605                	li	a2,1
230030d4:	100c                	addi	a1,sp,32
230030d6:	8526                	mv	a0,s1
230030d8:	42b010ef          	jal	ra,23004d02 <i2c_transfer>
230030dc:	87aa                	mv	a5,a0
        mtimer_delay_ms(50);
230030de:	03200513          	li	a0,50
    while (i2c_transfer(i2c_dev, &msg, 1)) {
230030e2:	f7f5                	bnez	a5,230030ce <main+0xf6>
    }

    msg.len = sizeof(buf);
    msg.flags = SUB_ADDR_1BYTE | I2C_RD;
    msg.subaddr = QMI8658A_REG_AX_L;
230030e4:	03500793          	li	a5,53
230030e8:	d23e                	sw	a5,36(sp)
    msg.flags = SUB_ADDR_1BYTE | I2C_RD;
230030ea:	000c07b7          	lui	a5,0xc0
230030ee:	02178793          	addi	a5,a5,33 # c0021 <StackSize+0xbf021>
230030f2:	42017437          	lui	s0,0x42017

            // Limpia la región de la gráfica
            lcd_fill_rect(GRAPH_OFFSET_X, GRAPH_OFFSET_Y, GRAPH_WIDTH, GRAPH_HEIGHT, color_back);

            // Dibuja las gráficas
            draw_graph(acc_x_buffer, 0xF800);  // Rojo para acc_x
230030f6:	69c1                	lui	s3,0x10
    msg.flags = SUB_ADDR_1BYTE | I2C_RD;
230030f8:	d43e                	sw	a5,40(sp)
    uint16_t color_font =  0xffff;
230030fa:	2300f937          	lui	s2,0x2300f
230030fe:	01040413          	addi	s0,s0,16 # 42017010 <graph_index>
23003102:	dd018d13          	addi	s10,gp,-560 # 420165d0 <acc_x_buffer>
23003106:	f1018c93          	addi	s9,gp,-240 # 42016710 <acc_y_buffer>
            draw_graph(acc_x_buffer, 0xF800);  // Rojo para acc_x
2300310a:	80098993          	addi	s3,s3,-2048 # f800 <StackSize+0xe800>
        if (i2c_transfer(i2c_dev, &msg, 1) == 0) {
2300310e:	4605                	li	a2,1
23003110:	100c                	addi	a1,sp,32
23003112:	8526                	mv	a0,s1
23003114:	3ef010ef          	jal	ra,23004d02 <i2c_transfer>
23003118:	87aa                	mv	a5,a0
            printf("acc: %6d, %6d, %6d AND gyro: %6d, %6d, %6d\r\n", acc_x, acc_y, acc_z, gyro_x, gyro_y, gyro_z);
2300311a:	99490513          	addi	a0,s2,-1644 # 2300e994 <strtol+0xf8>
        if (i2c_transfer(i2c_dev, &msg, 1) == 0) {
2300311e:	efb5                	bnez	a5,2300319a <main+0x1c2>
            acc_x = (acc_x << 8) | buf[0];
23003120:	01411c03          	lh	s8,20(sp)
            acc_y = (acc_y << 8) | buf[2];
23003124:	01611b83          	lh	s7,22(sp)
            acc_z = (acc_z << 8) | buf[4];
23003128:	01811d83          	lh	s11,24(sp)
            printf("acc: %6d, %6d, %6d AND gyro: %6d, %6d, %6d\r\n", acc_x, acc_y, acc_z, gyro_x, gyro_y, gyro_z);
2300312c:	01e11803          	lh	a6,30(sp)
23003130:	01c11783          	lh	a5,28(sp)
23003134:	01a11703          	lh	a4,26(sp)
23003138:	86ee                	mv	a3,s11
2300313a:	865e                	mv	a2,s7
2300313c:	85e2                	mv	a1,s8
2300313e:	507060ef          	jal	ra,23009e44 <iprintf>
            acc_x_buffer[graph_index] = acc_x;
23003142:	401c                	lw	a5,0(s0)
            graph_index = (graph_index + 1) % GRAPH_WIDTH;
23003144:	0a000613          	li	a2,160
23003148:	00178813          	addi	a6,a5,1
2300314c:	02c86833          	rem	a6,a6,a2
            acc_x_buffer[graph_index] = acc_x;
23003150:	0786                	slli	a5,a5,0x1
            acc_z_buffer[graph_index] = acc_z;
23003152:	05018593          	addi	a1,gp,80 # 42016850 <acc_z_buffer>
            acc_x_buffer[graph_index] = acc_x;
23003156:	00fd0eb3          	add	t4,s10,a5
            acc_y_buffer[graph_index] = acc_y;
2300315a:	00fc8e33          	add	t3,s9,a5
            acc_z_buffer[graph_index] = acc_z;
2300315e:	97ae                	add	a5,a5,a1
    lcd_draw_area(x, y, x + width - 1, y + height - 1, color);
23003160:	4701                	li	a4,0
23003162:	04f00693          	li	a3,79
23003166:	09f00613          	li	a2,159
            acc_x_buffer[graph_index] = acc_x;
2300316a:	018e9023          	sh	s8,0(t4)
            acc_y_buffer[graph_index] = acc_y;
2300316e:	017e1023          	sh	s7,0(t3)
            acc_z_buffer[graph_index] = acc_z;
23003172:	01b79023          	sh	s11,0(a5)
    lcd_draw_area(x, y, x + width - 1, y + height - 1, color);
23003176:	4581                	li	a1,0
23003178:	4501                	li	a0,0
            graph_index = (graph_index + 1) % GRAPH_WIDTH;
2300317a:	01042023          	sw	a6,0(s0)
    lcd_draw_area(x, y, x + width - 1, y + height - 1, color);
2300317e:	2065                	jal	23003226 <lcd_draw_area>
            draw_graph(acc_x_buffer, 0xF800);  // Rojo para acc_x
23003180:	85ce                	mv	a1,s3
23003182:	dd018513          	addi	a0,gp,-560 # 420165d0 <acc_x_buffer>
23003186:	3b65                	jal	23002f3e <draw_graph>
            draw_graph(acc_y_buffer, 0x07E0);  // Verde para acc_y
23003188:	f1018513          	addi	a0,gp,-240 # 42016710 <acc_y_buffer>
2300318c:	7e000593          	li	a1,2016
23003190:	337d                	jal	23002f3e <draw_graph>
            draw_graph(acc_z_buffer, 0x001F);  // Azul para acc_z
23003192:	45fd                	li	a1,31
23003194:	05018513          	addi	a0,gp,80 # 42016850 <acc_z_buffer>
23003198:	335d                	jal	23002f3e <draw_graph>
        }
        mtimer_delay_ms(20);
2300319a:	4551                	li	a0,20
2300319c:	3d9010ef          	jal	ra,23004d74 <mtimer_delay_ms>
    while (1) {
230031a0:	b7bd                	j	2300310e <main+0x136>
        printf("[init] lcd init err \r\n");
230031a2:	2300f537          	lui	a0,0x2300f
230031a6:	93c50513          	addi	a0,a0,-1732 # 2300e93c <strtol+0xa0>
230031aa:	5b5060ef          	jal	ra,23009f5e <puts>
230031ae:	bd59                	j	23003044 <main+0x6c>
        printf("[init] I2C initial failed!\r\n");
230031b0:	2300f537          	lui	a0,0x2300f
230031b4:	95850513          	addi	a0,a0,-1704 # 2300e958 <strtol+0xbc>
230031b8:	5a7060ef          	jal	ra,23009f5e <puts>
230031bc:	b5f1                	j	23003088 <main+0xb0>

230031be <lcd_init>:
 * @brief LCD init
 *
 * @return int
 */
int lcd_init(void)
{
230031be:	1141                	addi	sp,sp,-16
230031c0:	c606                	sw	ra,12(sp)
230031c2:	c422                	sw	s0,8(sp)
    int res;
#if defined(MCU_LCD_ILI9341)
    res = ili9341_init();
#elif defined(MCU_LCD_ST7735S)
    res = st7735s_init();
230031c4:	2e95                	jal	23003538 <st7735s_init>
230031c6:	842a                	mv	s0,a0
#elif defined(MCU_LCD_ST7789V)
    res = st7789v_init();
#elif defined(MCU_LCD_ST7796)
    res = st7796_spi_init();
#endif
    lcd_dev_ifs = device_find("lcd_dev_ifs");
230031c8:	2300f537          	lui	a0,0x2300f
230031cc:	9c450513          	addi	a0,a0,-1596 # 2300e9c4 <strtol+0x128>
230031d0:	5a4090ef          	jal	ra,2300c774 <device_find>
230031d4:	420177b7          	lui	a5,0x42017
    return res;
}
230031d8:	40b2                	lw	ra,12(sp)
    lcd_dev_ifs = device_find("lcd_dev_ifs");
230031da:	00a7aa23          	sw	a0,20(a5) # 42017014 <lcd_dev_ifs>
}
230031de:	8522                	mv	a0,s0
230031e0:	4422                	lw	s0,8(sp)
230031e2:	0141                	addi	sp,sp,16
230031e4:	8082                	ret

230031e6 <lcd_set_dir>:
 * @param dir 0~3 : 0~270 Angle
 * @param mir_flag 0:normal  1:Horizontal Mirroring(if support)
 * @return int
 */
int lcd_set_dir(uint8_t dir, uint8_t mir_flag)
{
230031e6:	1141                	addi	sp,sp,-16
    dir %= 4;
    lcd_dir = dir;
    if (dir == 0 || dir == 2) {
230031e8:	00157793          	andi	a5,a0,1
{
230031ec:	c606                	sw	ra,12(sp)
    dir %= 4;
230031ee:	890d                	andi	a0,a0,3
    if (dir == 0 || dir == 2) {
230031f0:	cf91                	beqz	a5,2300320c <lcd_set_dir+0x26>
        lcd_max_x = LCD_W;
        lcd_max_y = LCD_H;
    } else {
        lcd_max_x = LCD_H;
230031f2:	0a000713          	li	a4,160
230031f6:	dce19323          	sh	a4,-570(gp) # 420165c6 <lcd_max_x>
        lcd_max_y = LCD_W;
230031fa:	05000713          	li	a4,80
230031fe:	dce19423          	sh	a4,-568(gp) # 420165c8 <lcd_max_y>
    }
#if defined(MCU_LCD_ILI9341)
    ili9341_set_dir(dir, mir_flag);
    return 0;
#elif defined(MCU_LCD_ST7735S)
    st7735s_set_dir(dir);
23003202:	2275                	jal	230033ae <st7735s_set_dir>
    return 0;
#elif defined(MCU_LCD_ST7796)
    st7796_spi_set_dir(dir);
    return 0;
#endif
}
23003204:	40b2                	lw	ra,12(sp)
23003206:	4501                	li	a0,0
23003208:	0141                	addi	sp,sp,16
2300320a:	8082                	ret
        lcd_max_x = LCD_W;
2300320c:	05000713          	li	a4,80
23003210:	dce19323          	sh	a4,-570(gp) # 420165c6 <lcd_max_x>
        lcd_max_y = LCD_H;
23003214:	0a000713          	li	a4,160
23003218:	dce19423          	sh	a4,-568(gp) # 420165c8 <lcd_max_y>
    st7735s_set_dir(dir);
2300321c:	2a49                	jal	230033ae <st7735s_set_dir>
}
2300321e:	40b2                	lw	ra,12(sp)
23003220:	4501                	li	a0,0
23003222:	0141                	addi	sp,sp,16
23003224:	8082                	ret

23003226 <lcd_draw_area>:
 * @param y2 end coordinate
 * @param color
 * @return int
 */
int lcd_draw_area(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, lcd_color_t color)
{
23003226:	1141                	addi	sp,sp,-16
23003228:	c606                	sw	ra,12(sp)
#if defined(MCU_LCD_ILI9341)
    ili9341_draw_area(x1, y1, x2, y2, color);
    return 0;
#elif defined(MCU_LCD_ST7735S)
    st7735s_draw_area(x1, y1, x2, y2, color);
2300322a:	2531                	jal	23003836 <st7735s_draw_area>
    return 0;
#elif defined(MCU_LCD_ST7796)
    st7796_spi_draw_area(x1, y1, x2, y2, color);
    return 0;
#endif
}
2300322c:	40b2                	lw	ra,12(sp)
2300322e:	4501                	li	a0,0
23003230:	0141                	addi	sp,sp,16
23003232:	8082                	ret

23003234 <lcd_clear>:
 *
 * @param color
 * @return int
 */
int lcd_clear(uint16_t color)
{
23003234:	1141                	addi	sp,sp,-16
23003236:	c422                	sw	s0,8(sp)
23003238:	c226                	sw	s1,4(sp)
    lcd_draw_area(0, 0, lcd_max_x, lcd_max_y, color);
2300323a:	dc818493          	addi	s1,gp,-568 # 420165c8 <lcd_max_y>
2300323e:	dc618413          	addi	s0,gp,-570 # 420165c6 <lcd_max_x>
    st7735s_draw_area(x1, y1, x2, y2, color);
23003242:	0004d683          	lhu	a3,0(s1)
23003246:	00045603          	lhu	a2,0(s0)
{
2300324a:	c04a                	sw	s2,0(sp)
2300324c:	892a                	mv	s2,a0
    st7735s_draw_area(x1, y1, x2, y2, color);
2300324e:	874a                	mv	a4,s2
23003250:	4581                	li	a1,0
23003252:	4501                	li	a0,0
{
23003254:	c606                	sw	ra,12(sp)
    st7735s_draw_area(x1, y1, x2, y2, color);
23003256:	23c5                	jal	23003836 <st7735s_draw_area>
23003258:	0004d683          	lhu	a3,0(s1)
2300325c:	00045603          	lhu	a2,0(s0)
23003260:	874a                	mv	a4,s2
23003262:	4501                	li	a0,0
23003264:	4581                	li	a1,0
23003266:	2bc1                	jal	23003836 <st7735s_draw_area>
    lcd_draw_area(0, 0, lcd_max_x, lcd_max_y, color);
    return 0;
}
23003268:	40b2                	lw	ra,12(sp)
2300326a:	4422                	lw	s0,8(sp)
2300326c:	4492                	lw	s1,4(sp)
2300326e:	4902                	lw	s2,0(sp)
23003270:	4501                	li	a0,0
23003272:	0141                	addi	sp,sp,16
23003274:	8082                	ret

23003276 <lcd_draw_line>:
 * @param y2 end coordinate
 * @param color
 * @return int
 */
int lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, lcd_color_t color)
{
23003276:	7179                	addi	sp,sp,-48
23003278:	cc52                	sw	s4,24(sp)
2300327a:	ca56                	sw	s5,20(sp)
    int xVariation, yVariation, temp;
    int absX, absY, i;
    xVariation = x2 - x1;
    yVariation = y2 - y1;
2300327c:	40b68a33          	sub	s4,a3,a1
    xVariation = x2 - x1;
23003280:	40a60ab3          	sub	s5,a2,a0
    absX = ABS(xVariation);
    absY = ABS(yVariation);
23003284:	41fa5693          	srai	a3,s4,0x1f
{
23003288:	d04a                	sw	s2,32(sp)
2300328a:	892e                	mv	s2,a1
    absX = ABS(xVariation);
2300328c:	41fad593          	srai	a1,s5,0x1f
23003290:	0155c633          	xor	a2,a1,s5
    absY = ABS(yVariation);
23003294:	0146c7b3          	xor	a5,a3,s4
{
23003298:	d226                	sw	s1,36(sp)
2300329a:	c65e                	sw	s7,12(sp)
2300329c:	d606                	sw	ra,44(sp)
2300329e:	d422                	sw	s0,40(sp)
230032a0:	ce4e                	sw	s3,28(sp)
230032a2:	c85a                	sw	s6,16(sp)
230032a4:	c462                	sw	s8,8(sp)
    absX = ABS(xVariation);
230032a6:	8e0d                	sub	a2,a2,a1
    absY = ABS(yVariation);
230032a8:	8f95                	sub	a5,a5,a3
{
230032aa:	84aa                	mv	s1,a0
230032ac:	8bba                	mv	s7,a4

    if (absX > absY) {
230032ae:	06c7d163          	bge	a5,a2,23003310 <lcd_draw_line+0x9a>
        for (i = 0; i < absX + 1; i++) {
            temp = yVariation * 100 / absX * i / 100;
230032b2:	06400693          	li	a3,100
230032b6:	02da0a33          	mul	s4,s4,a3
230032ba:	00160b13          	addi	s6,a2,1
230032be:	4c01                	li	s8,0
        for (i = 0; i < absX + 1; i++) {
230032c0:	4401                	li	s0,0
            temp = yVariation * 100 / absX * i / 100;
230032c2:	06400993          	li	s3,100
230032c6:	02ca4a33          	div	s4,s4,a2
    st7735s_draw_point(x, y, color);
230032ca:	00848533          	add	a0,s1,s0
230032ce:	0542                	slli	a0,a0,0x10
230032d0:	408487b3          	sub	a5,s1,s0
230032d4:	865e                	mv	a2,s7
230032d6:	8141                	srli	a0,a0,0x10
            temp = yVariation * 100 / absX * i / 100;
230032d8:	033c45b3          	div	a1,s8,s3

            if (xVariation > 0) {
                lcd_draw_point(x1 + i, y1 + temp, color);
230032dc:	95ca                	add	a1,a1,s2
230032de:	05c2                	slli	a1,a1,0x10
230032e0:	81c1                	srli	a1,a1,0x10
            if (xVariation > 0) {
230032e2:	01504563          	bgtz	s5,230032ec <lcd_draw_line+0x76>
    st7735s_draw_point(x, y, color);
230032e6:	01079513          	slli	a0,a5,0x10
230032ea:	8141                	srli	a0,a0,0x10
        for (i = 0; i < absX + 1; i++) {
230032ec:	0405                	addi	s0,s0,1
    st7735s_draw_point(x, y, color);
230032ee:	21a1                	jal	23003736 <st7735s_draw_point>
        for (i = 0; i < absX + 1; i++) {
230032f0:	9c52                	add	s8,s8,s4
230032f2:	fc8b1ce3          	bne	s6,s0,230032ca <lcd_draw_line+0x54>
                lcd_draw_point(x1 + temp, y1 - i, color);
            }
        }
    }
    return 0;
}
230032f6:	50b2                	lw	ra,44(sp)
230032f8:	5422                	lw	s0,40(sp)
230032fa:	5492                	lw	s1,36(sp)
230032fc:	5902                	lw	s2,32(sp)
230032fe:	49f2                	lw	s3,28(sp)
23003300:	4a62                	lw	s4,24(sp)
23003302:	4ad2                	lw	s5,20(sp)
23003304:	4b42                	lw	s6,16(sp)
23003306:	4bb2                	lw	s7,12(sp)
23003308:	4c22                	lw	s8,8(sp)
2300330a:	4501                	li	a0,0
2300330c:	6145                	addi	sp,sp,48
2300330e:	8082                	ret
            temp = xVariation * 100 / absY * i / 100;
23003310:	06400993          	li	s3,100
23003314:	033a89b3          	mul	s3,s5,s3
23003318:	00178b13          	addi	s6,a5,1
2300331c:	4c01                	li	s8,0
        for (i = 0; i < absY + 1; i++) {
2300331e:	4401                	li	s0,0
            temp = xVariation * 100 / absY * i / 100;
23003320:	06400a93          	li	s5,100
23003324:	02f9c9b3          	div	s3,s3,a5
    st7735s_draw_point(x, y, color);
23003328:	008905b3          	add	a1,s2,s0
2300332c:	05c2                	slli	a1,a1,0x10
2300332e:	408907b3          	sub	a5,s2,s0
23003332:	865e                	mv	a2,s7
23003334:	81c1                	srli	a1,a1,0x10
            temp = xVariation * 100 / absY * i / 100;
23003336:	035c4533          	div	a0,s8,s5
                lcd_draw_point(x1 + temp, y1 + i, color);
2300333a:	9526                	add	a0,a0,s1
2300333c:	0542                	slli	a0,a0,0x10
2300333e:	8141                	srli	a0,a0,0x10
            if (yVariation > 0) {
23003340:	01404563          	bgtz	s4,2300334a <lcd_draw_line+0xd4>
    st7735s_draw_point(x, y, color);
23003344:	01079593          	slli	a1,a5,0x10
23003348:	81c1                	srli	a1,a1,0x10
        for (i = 0; i < absY + 1; i++) {
2300334a:	0405                	addi	s0,s0,1
    st7735s_draw_point(x, y, color);
2300334c:	26ed                	jal	23003736 <st7735s_draw_point>
        for (i = 0; i < absY + 1; i++) {
2300334e:	9c4e                	add	s8,s8,s3
23003350:	fd641ce3          	bne	s0,s6,23003328 <lcd_draw_line+0xb2>
23003354:	b74d                	j	230032f6 <lcd_draw_line+0x80>

23003356 <st7735s_write_data_4byte.isra.0>:
 * @param data
 * @return int 0:succes  1:error
 */
static int st7735s_write_data_4byte(uint32_t data)
{
    data = ((data >> 24) & 0xFF) | ((data >> 8) & 0xFF00) | ((data << 8) & 0xFF0000) | ((data << 24));
23003356:	01851693          	slli	a3,a0,0x18
2300335a:	01855793          	srli	a5,a0,0x18
2300335e:	8fd5                	or	a5,a5,a3
23003360:	66c1                	lui	a3,0x10
23003362:	f0068693          	addi	a3,a3,-256 # ff00 <StackSize+0xef00>
23003366:	00855713          	srli	a4,a0,0x8
2300336a:	8f75                	and	a4,a4,a3
2300336c:	8fd9                	or	a5,a5,a4
2300336e:	0522                	slli	a0,a0,0x8
23003370:	00ff0737          	lui	a4,0xff0
23003374:	8d79                	and	a0,a0,a4
static int st7735s_write_data_4byte(uint32_t data)
23003376:	1101                	addi	sp,sp,-32
    data = ((data >> 24) & 0xFF) | ((data >> 8) & 0xFF00) | ((data << 8) & 0xFF0000) | ((data << 24));
23003378:	8fc9                	or	a5,a5,a0
    ST7735S_DC_HIGH;
2300337a:	4585                	li	a1,1
2300337c:	4565                	li	a0,25
static int st7735s_write_data_4byte(uint32_t data)
2300337e:	ce06                	sw	ra,28(sp)
    data = ((data >> 24) & 0xFF) | ((data >> 8) & 0xFF00) | ((data << 8) & 0xFF0000) | ((data << 24));
23003380:	c63e                	sw	a5,12(sp)
    ST7735S_DC_HIGH;
23003382:	0fd010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
23003386:	4581                	li	a1,0
23003388:	4505                	li	a0,1
2300338a:	0f5010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &data, 1, SPI_TRANSFER_TYPE_32BIT);
2300338e:	420177b7          	lui	a5,0x42017
23003392:	01c7a503          	lw	a0,28(a5) # 4201701c <spi0>
23003396:	006c                	addi	a1,sp,12
23003398:	468d                	li	a3,3
2300339a:	4605                	li	a2,1
2300339c:	7e3010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
230033a0:	4585                	li	a1,1
230033a2:	4505                	li	a0,1
230033a4:	0db010ef          	jal	ra,23004c7e <gpio_write>
    return res;
}
230033a8:	40f2                	lw	ra,28(sp)
230033aa:	6105                	addi	sp,sp,32
230033ac:	8082                	ret

230033ae <st7735s_set_dir>:
 * @brief  st7735s_set_dir
 *
 * @param dir
 */
void st7735s_set_dir(uint8_t dir)
{
230033ae:	1101                	addi	sp,sp,-32
230033b0:	03600793          	li	a5,54
230033b4:	cc22                	sw	s0,24(sp)
    ST7735S_DC_LOW;
230033b6:	4581                	li	a1,0
{
230033b8:	842a                	mv	s0,a0
    ST7735S_DC_LOW;
230033ba:	4565                	li	a0,25
230033bc:	00f107a3          	sb	a5,15(sp)
{
230033c0:	ce06                	sw	ra,28(sp)
230033c2:	ca26                	sw	s1,20(sp)
    ST7735S_DC_LOW;
230033c4:	0bb010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
230033c8:	4581                	li	a1,0
230033ca:	4505                	li	a0,1
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
230033cc:	420174b7          	lui	s1,0x42017
    ST7735S_CS_LOW;
230033d0:	0af010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
230033d4:	01c48493          	addi	s1,s1,28 # 4201701c <spi0>
230033d8:	4088                	lw	a0,0(s1)
230033da:	4681                	li	a3,0
230033dc:	4605                	li	a2,1
230033de:	00f10593          	addi	a1,sp,15
230033e2:	79d010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
230033e6:	4585                	li	a1,1
230033e8:	4505                	li	a0,1
230033ea:	095010ef          	jal	ra,23004c7e <gpio_write>
    st7735s_write_cmd(0x36);
    switch (dir) {
230033ee:	4789                	li	a5,2
230033f0:	04f40963          	beq	s0,a5,23003442 <st7735s_set_dir+0x94>
230033f4:	0287ef63          	bltu	a5,s0,23003432 <st7735s_set_dir+0x84>
230033f8:	c831                	beqz	s0,2300344c <st7735s_set_dir+0x9e>
    ST7735S_DC_HIGH;
230033fa:	4585                	li	a1,1
230033fc:	4565                	li	a0,25
230033fe:	fa800793          	li	a5,-88
23003402:	00f107a3          	sb	a5,15(sp)
23003406:	079010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
2300340a:	4581                	li	a1,0
2300340c:	4505                	li	a0,1
2300340e:	071010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &data, 1, SPI_TRANSFER_TYPE_8BIT);
23003412:	4088                	lw	a0,0(s1)
23003414:	00f10593          	addi	a1,sp,15
23003418:	4681                	li	a3,0
2300341a:	4605                	li	a2,1
2300341c:	763010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
23003420:	4585                	li	a1,1
23003422:	4505                	li	a0,1
23003424:	05b010ef          	jal	ra,23004c7e <gpio_write>
            st7735s_write_data_1byte(0x68);
            break;
        default:
            break;
    }
}
23003428:	40f2                	lw	ra,28(sp)
2300342a:	4462                	lw	s0,24(sp)
2300342c:	44d2                	lw	s1,20(sp)
2300342e:	6105                	addi	sp,sp,32
23003430:	8082                	ret
    switch (dir) {
23003432:	478d                	li	a5,3
23003434:	fef41ae3          	bne	s0,a5,23003428 <st7735s_set_dir+0x7a>
    ST7735S_DC_HIGH;
23003438:	4585                	li	a1,1
2300343a:	4565                	li	a0,25
2300343c:	06800793          	li	a5,104
23003440:	b7c9                	j	23003402 <st7735s_set_dir+0x54>
23003442:	4585                	li	a1,1
23003444:	4565                	li	a0,25
23003446:	fc800793          	li	a5,-56
2300344a:	bf65                	j	23003402 <st7735s_set_dir+0x54>
2300344c:	4585                	li	a1,1
2300344e:	4565                	li	a0,25
23003450:	47a1                	li	a5,8
23003452:	bf45                	j	23003402 <st7735s_set_dir+0x54>

23003454 <st7735s_set_draw_window>:

void st7735s_set_draw_window(uint32_t x1, uint32_t y1, uint32_t x2, uint32_t y2)
{
23003454:	7179                	addi	sp,sp,-48
23003456:	d226                	sw	s1,36(sp)
23003458:	cc52                	sw	s4,24(sp)
2300345a:	02a00793          	li	a5,42
2300345e:	8a2a                	mv	s4,a0
23003460:	84ae                	mv	s1,a1
    ST7735S_DC_LOW;
23003462:	4565                	li	a0,25
23003464:	4581                	li	a1,0
{
23003466:	d606                	sw	ra,44(sp)
23003468:	d422                	sw	s0,40(sp)
2300346a:	d04a                	sw	s2,32(sp)
2300346c:	ce4e                	sw	s3,28(sp)
2300346e:	ca56                	sw	s5,20(sp)
23003470:	00f107a3          	sb	a5,15(sp)
23003474:	89b2                	mv	s3,a2
23003476:	8436                	mv	s0,a3
    ST7735S_DC_LOW;
23003478:	007010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
2300347c:	4581                	li	a1,0
2300347e:	4505                	li	a0,1
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
23003480:	42017937          	lui	s2,0x42017
    ST7735S_CS_LOW;
23003484:	7fa010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
23003488:	01c90913          	addi	s2,s2,28 # 4201701c <spi0>
2300348c:	00092503          	lw	a0,0(s2)
23003490:	4681                	li	a3,0
23003492:	4605                	li	a2,1
23003494:	00f10593          	addi	a1,sp,15
23003498:	6e7010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
2300349c:	4585                	li	a1,1
2300349e:	4505                	li	a0,1
#if ST7735S_OFFSET_Y
    y1 += ST7735S_OFFSET_Y;
    y2 += ST7735S_OFFSET_Y;
#endif
    st7735s_write_cmd(0x2a);
    st7735s_write_data_4byte(x1 << 16 | (x2 & 0xFFFF));
230034a0:	6ac1                	lui	s5,0x10
    ST7735S_CS_HIGH;
230034a2:	7dc010ef          	jal	ra,23004c7e <gpio_write>
    st7735s_write_data_4byte(x1 << 16 | (x2 & 0xFFFF));
230034a6:	1afd                	addi	s5,s5,-1
230034a8:	0159f9b3          	and	s3,s3,s5
230034ac:	010a1513          	slli	a0,s4,0x10
230034b0:	01356533          	or	a0,a0,s3
230034b4:	354d                	jal	23003356 <st7735s_write_data_4byte.isra.0>
    st7735s_write_cmd(0x2b);
230034b6:	02b00793          	li	a5,43
    ST7735S_DC_LOW;
230034ba:	4581                	li	a1,0
230034bc:	4565                	li	a0,25
230034be:	00f107a3          	sb	a5,15(sp)
230034c2:	7bc010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
230034c6:	4581                	li	a1,0
230034c8:	4505                	li	a0,1
230034ca:	7b4010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
230034ce:	00092503          	lw	a0,0(s2)
230034d2:	4681                	li	a3,0
230034d4:	4605                	li	a2,1
230034d6:	00f10593          	addi	a1,sp,15
230034da:	6a5010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
230034de:	4585                	li	a1,1
230034e0:	4505                	li	a0,1
230034e2:	79c010ef          	jal	ra,23004c7e <gpio_write>
    y1 += ST7735S_OFFSET_Y;
230034e6:	01948513          	addi	a0,s1,25
    y2 += ST7735S_OFFSET_Y;
230034ea:	0465                	addi	s0,s0,25
    st7735s_write_data_4byte(y1 << 16 | (y2 & 0xFFFF));
230034ec:	01547433          	and	s0,s0,s5
230034f0:	0542                	slli	a0,a0,0x10
230034f2:	8d41                	or	a0,a0,s0
230034f4:	358d                	jal	23003356 <st7735s_write_data_4byte.isra.0>
    st7735s_write_cmd(0x2c);
230034f6:	02c00793          	li	a5,44
    ST7735S_DC_LOW;
230034fa:	4581                	li	a1,0
230034fc:	4565                	li	a0,25
230034fe:	00f107a3          	sb	a5,15(sp)
23003502:	77c010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
23003506:	4581                	li	a1,0
23003508:	4505                	li	a0,1
2300350a:	774010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
2300350e:	00092503          	lw	a0,0(s2)
23003512:	00f10593          	addi	a1,sp,15
23003516:	4681                	li	a3,0
23003518:	4605                	li	a2,1
2300351a:	665010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
2300351e:	4585                	li	a1,1
23003520:	4505                	li	a0,1
23003522:	75c010ef          	jal	ra,23004c7e <gpio_write>
}
23003526:	50b2                	lw	ra,44(sp)
23003528:	5422                	lw	s0,40(sp)
2300352a:	5492                	lw	s1,36(sp)
2300352c:	5902                	lw	s2,32(sp)
2300352e:	49f2                	lw	s3,28(sp)
23003530:	4a62                	lw	s4,24(sp)
23003532:	4ad2                	lw	s5,20(sp)
23003534:	6145                	addi	sp,sp,48
23003536:	8082                	ret

23003538 <st7735s_init>:
{
23003538:	7139                	addi	sp,sp,-64
    gpio_set_mode(ST7735S_CS_PIN, GPIO_OUTPUT_MODE);
2300353a:	4581                	li	a1,0
2300353c:	4505                	li	a0,1
{
2300353e:	de06                	sw	ra,60(sp)
23003540:	dc22                	sw	s0,56(sp)
23003542:	d452                	sw	s4,40(sp)
23003544:	da26                	sw	s1,52(sp)
23003546:	d84a                	sw	s2,48(sp)
23003548:	d64e                	sw	s3,44(sp)
2300354a:	d256                	sw	s5,36(sp)
2300354c:	d05a                	sw	s6,32(sp)
2300354e:	ce5e                	sw	s7,28(sp)
    gpio_set_mode(ST7735S_CS_PIN, GPIO_OUTPUT_MODE);
23003550:	5d2010ef          	jal	ra,23004b22 <gpio_set_mode>
    gpio_set_mode(ST7735S_DC_PIN, GPIO_OUTPUT_MODE);
23003554:	4581                	li	a1,0
23003556:	4565                	li	a0,25
23003558:	5ca010ef          	jal	ra,23004b22 <gpio_set_mode>
    ST7735S_CS_HIGH;
2300355c:	4585                	li	a1,1
2300355e:	4505                	li	a0,1
23003560:	71e010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_DC_HIGH;
23003564:	4585                	li	a1,1
23003566:	4565                	li	a0,25
23003568:	716010ef          	jal	ra,23004c7e <gpio_write>
    spi0 = device_find("lcd_dev_ifs");
2300356c:	2300f437          	lui	s0,0x2300f
23003570:	9c440513          	addi	a0,s0,-1596 # 2300e9c4 <strtol+0x128>
23003574:	42017a37          	lui	s4,0x42017
23003578:	1fc090ef          	jal	ra,2300c774 <device_find>
2300357c:	01ca0a13          	addi	s4,s4,28 # 4201701c <spi0>
23003580:	00aa2023          	sw	a0,0(s4)
    if (spi0) {
23003584:	18050e63          	beqz	a0,23003720 <st7735s_init+0x1e8>
        device_close(spi0);
23003588:	280090ef          	jal	ra,2300c808 <device_close>
    if (spi0) {
2300358c:	000a2503          	lw	a0,0(s4)
23003590:	14050263          	beqz	a0,230036d4 <st7735s_init+0x19c>
        SPI_DEV(spi0)->clk = (36 * 1000 * 1000);
23003594:	022557b7          	lui	a5,0x2255
23003598:	10078793          	addi	a5,a5,256 # 2255100 <StackSize+0x2254100>
2300359c:	c13c                	sw	a5,64(a0)
        SPI_DEV(spi0)->mode = SPI_MASTER_MODE;
2300359e:	20100793          	li	a5,513
        device_open(spi0, DEVICE_OFLAG_STREAM_TX | DEVICE_OFLAG_STREAM_RX);
230035a2:	458d                	li	a1,3
        SPI_DEV(spi0)->mode = SPI_MASTER_MODE;
230035a4:	c17c                	sw	a5,68(a0)
        SPI_DEV(spi0)->datasize = SPI_DATASIZE_8BIT;
230035a6:	04051423          	sh	zero,72(a0)
		SPI_DEV(spi0)->pin_swap_enable = false;
230035aa:	04050523          	sb	zero,74(a0)
        device_open(spi0, DEVICE_OFLAG_STREAM_TX | DEVICE_OFLAG_STREAM_RX);
230035ae:	218090ef          	jal	ra,2300c7c6 <device_open>
    dma_ch3 = device_find("lcd_dev_ifs_dma");
230035b2:	2300f4b7          	lui	s1,0x2300f
230035b6:	9d048513          	addi	a0,s1,-1584 # 2300e9d0 <strtol+0x134>
230035ba:	42017437          	lui	s0,0x42017
230035be:	1b6090ef          	jal	ra,2300c774 <device_find>
230035c2:	01840413          	addi	s0,s0,24 # 42017018 <dma_ch3>
230035c6:	c008                	sw	a0,0(s0)
    if (dma_ch3) {
230035c8:	12050363          	beqz	a0,230036ee <st7735s_init+0x1b6>
        device_close(dma_ch3);
230035cc:	23c090ef          	jal	ra,2300c808 <device_close>
    if (dma_ch3) {
230035d0:	4008                	lw	a0,0(s0)
230035d2:	10050163          	beqz	a0,230036d4 <st7735s_init+0x19c>
        DMA_DEV(dma_ch3)->transfer_mode = DMA_LLI_ONCE_MODE;
230035d6:	10000793          	li	a5,256
230035da:	02f51f23          	sh	a5,62(a0)
        DMA_DEV(dma_ch3)->dst_req = DMA_REQUEST_SPI0_TX;
230035de:	47ad                	li	a5,11
230035e0:	c17c                	sw	a5,68(a0)
        DMA_DEV(dma_ch3)->src_addr_inc = DMA_ADDR_INCREMENT_ENABLE;
230035e2:	4785                	li	a5,1
230035e4:	c53c                	sw	a5,72(a0)
        device_open(dma_ch3, 0);
230035e6:	4581                	li	a1,0
        DMA_DEV(dma_ch3)->src_req = DMA_REQUEST_NONE;
230035e8:	04052023          	sw	zero,64(a0)
        DMA_DEV(dma_ch3)->src_width = DMA_TRANSFER_WIDTH_8BIT;
230035ec:	04051623          	sh	zero,76(a0)
        device_open(dma_ch3, 0);
230035f0:	1d6090ef          	jal	ra,2300c7c6 <device_open>
        device_set_callback(dma_ch3, NULL);
230035f4:	4008                	lw	a0,0(s0)
230035f6:	4581                	li	a1,0
230035f8:	2300fbb7          	lui	s7,0x2300f
230035fc:	26a090ef          	jal	ra,2300c866 <device_set_callback>
        device_control(spi0, DEVICE_CTRL_ATTACH_TX_DMA, dma_ch3);
23003600:	4010                	lw	a2,0(s0)
23003602:	000a2503          	lw	a0,0(s4)
23003606:	45a1                	li	a1,8
23003608:	a40b8b93          	addi	s7,s7,-1472 # 2300ea40 <st7735s_init_cmds>
2300360c:	22e090ef          	jal	ra,2300c83a <device_control>
        device_control(dma_ch3, DEVICE_CTRL_CLR_INT, NULL);
23003610:	4008                	lw	a0,0(s0)
23003612:	4601                	li	a2,0
23003614:	4589                	li	a1,2
23003616:	224090ef          	jal	ra,2300c83a <device_control>
    device_control(spi0, DEVICE_CTRL_TX_DMA_SUSPEND, NULL);
2300361a:	000a2503          	lw	a0,0(s4)
2300361e:	4601                	li	a2,0
23003620:	45a9                	li	a1,10
23003622:	218090ef          	jal	ra,2300c83a <device_control>
    for (uint16_t i = 0; i < (sizeof(st7735s_init_cmds) / sizeof(st7735s_init_cmd_t)); i++) {
23003626:	004b8a93          	addi	s5,s7,4
    device_control(spi0, DEVICE_CTRL_TX_DMA_SUSPEND, NULL);
2300362a:	4785                	li	a5,1
2300362c:	100b8b93          	addi	s7,s7,256
    ST7735S_DC_LOW;
23003630:	4581                	li	a1,0
23003632:	4565                	li	a0,25
23003634:	00f107a3          	sb	a5,15(sp)
23003638:	646010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
2300363c:	4581                	li	a1,0
2300363e:	4505                	li	a0,1
23003640:	63e010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
23003644:	000a2503          	lw	a0,0(s4)
23003648:	4681                	li	a3,0
2300364a:	4605                	li	a2,1
2300364c:	00f10593          	addi	a1,sp,15
23003650:	52f010ef          	jal	ra,2300537e <spi_transmit>
23003654:	892a                	mv	s2,a0
    ST7735S_CS_HIGH;
23003656:	4585                	li	a1,1
23003658:	4505                	li	a0,1
2300365a:	624010ef          	jal	ra,23004c7e <gpio_write>
        for (uint8_t j = 0; j < (st7735s_init_cmds[i].databytes & 0x7F); j++) {
2300365e:	004acb03          	lbu	s6,4(s5) # 10004 <StackSize+0xf004>
23003662:	07fb7993          	andi	s3,s6,127
23003666:	04098a63          	beqz	s3,230036ba <st7735s_init+0x182>
2300366a:	000aa783          	lw	a5,0(s5)
2300366e:	19fd                	addi	s3,s3,-1
23003670:	0ff9f993          	zext.b	s3,s3
23003674:	00178493          	addi	s1,a5,1
23003678:	99a6                	add	s3,s3,s1
2300367a:	a011                	j	2300367e <st7735s_init+0x146>
2300367c:	0485                	addi	s1,s1,1
            res |= st7735s_write_data_1byte(st7735s_init_cmds[i].data[j]);
2300367e:	0007c783          	lbu	a5,0(a5)
    ST7735S_DC_HIGH;
23003682:	4585                	li	a1,1
23003684:	4565                	li	a0,25
23003686:	00f107a3          	sb	a5,15(sp)
2300368a:	5f4010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
2300368e:	4581                	li	a1,0
23003690:	4505                	li	a0,1
23003692:	5ec010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &data, 1, SPI_TRANSFER_TYPE_8BIT);
23003696:	000a2503          	lw	a0,0(s4)
2300369a:	4681                	li	a3,0
2300369c:	4605                	li	a2,1
2300369e:	00f10593          	addi	a1,sp,15
230036a2:	4dd010ef          	jal	ra,2300537e <spi_transmit>
230036a6:	842a                	mv	s0,a0
    ST7735S_CS_HIGH;
230036a8:	4585                	li	a1,1
230036aa:	4505                	li	a0,1
230036ac:	5d2010ef          	jal	ra,23004c7e <gpio_write>
            res |= st7735s_write_data_1byte(st7735s_init_cmds[i].data[j]);
230036b0:	00896933          	or	s2,s2,s0
        for (uint8_t j = 0; j < (st7735s_init_cmds[i].databytes & 0x7F); j++) {
230036b4:	87a6                	mv	a5,s1
230036b6:	fd3493e3          	bne	s1,s3,2300367c <st7735s_init+0x144>
        if (res) {
230036ba:	00091e63          	bnez	s2,230036d6 <st7735s_init+0x19e>
        if (st7735s_init_cmds[i].databytes & 0x80) {
230036be:	0b62                	slli	s6,s6,0x18
230036c0:	418b5b13          	srai	s6,s6,0x18
230036c4:	040b4063          	bltz	s6,23003704 <st7735s_init+0x1cc>
    for (uint16_t i = 0; i < (sizeof(st7735s_init_cmds) / sizeof(st7735s_init_cmd_t)); i++) {
230036c8:	0ab1                	addi	s5,s5,12
230036ca:	057a8363          	beq	s5,s7,23003710 <st7735s_init+0x1d8>
        res |= st7735s_write_cmd(st7735s_init_cmds[i].cmd);
230036ce:	ffcac783          	lbu	a5,-4(s5)
230036d2:	bfb9                	j	23003630 <st7735s_init+0xf8>
        return 1;
230036d4:	4905                	li	s2,1
}
230036d6:	50f2                	lw	ra,60(sp)
230036d8:	5462                	lw	s0,56(sp)
230036da:	54d2                	lw	s1,52(sp)
230036dc:	59b2                	lw	s3,44(sp)
230036de:	5a22                	lw	s4,40(sp)
230036e0:	5a92                	lw	s5,36(sp)
230036e2:	5b02                	lw	s6,32(sp)
230036e4:	4bf2                	lw	s7,28(sp)
230036e6:	854a                	mv	a0,s2
230036e8:	5942                	lw	s2,48(sp)
230036ea:	6121                	addi	sp,sp,64
230036ec:	8082                	ret
        dma_register(DMA0_CH3_INDEX, "lcd_dev_ifs_dma");
230036ee:	9d048593          	addi	a1,s1,-1584
230036f2:	450d                	li	a0,3
230036f4:	17c010ef          	jal	ra,23004870 <dma_register>
        dma_ch3 = device_find("lcd_dev_ifs_dma");
230036f8:	9d048513          	addi	a0,s1,-1584
230036fc:	078090ef          	jal	ra,2300c774 <device_find>
23003700:	c008                	sw	a0,0(s0)
23003702:	bdc1                	j	230035d2 <st7735s_init+0x9a>
            bflb_platform_delay_ms(100);
23003704:	06400513          	li	a0,100
    for (uint16_t i = 0; i < (sizeof(st7735s_init_cmds) / sizeof(st7735s_init_cmd_t)); i++) {
23003708:	0ab1                	addi	s5,s5,12
            bflb_platform_delay_ms(100);
2300370a:	215d                	jal	23003bb0 <bflb_platform_delay_ms>
    for (uint16_t i = 0; i < (sizeof(st7735s_init_cmds) / sizeof(st7735s_init_cmd_t)); i++) {
2300370c:	fd7a91e3          	bne	s5,s7,230036ce <st7735s_init+0x196>
    st7735s_set_draw_window(0, 0, ST7735S_W, ST7735S_H);
23003710:	0a000693          	li	a3,160
23003714:	05000613          	li	a2,80
23003718:	4581                	li	a1,0
2300371a:	4501                	li	a0,0
2300371c:	3b25                	jal	23003454 <st7735s_set_draw_window>
    return res;
2300371e:	bf65                	j	230036d6 <st7735s_init+0x19e>
        spi_register(SPI0_INDEX, "lcd_dev_ifs");
23003720:	9c440593          	addi	a1,s0,-1596
23003724:	40d010ef          	jal	ra,23005330 <spi_register>
        spi0 = device_find("lcd_dev_ifs");
23003728:	9c440513          	addi	a0,s0,-1596
2300372c:	048090ef          	jal	ra,2300c774 <device_find>
23003730:	00aa2023          	sw	a0,0(s4)
23003734:	bdb1                	j	23003590 <st7735s_init+0x58>

23003736 <st7735s_draw_point>:
 * @param y
 * @param color
 */
void st7735s_draw_point(uint16_t x, uint16_t y, uint16_t color)
{
    if (lcd_auto_swap_flag) {
23003736:	dc41c783          	lbu	a5,-572(gp) # 420165c4 <lcd_auto_swap_flag>
{
2300373a:	7179                	addi	sp,sp,-48
2300373c:	d422                	sw	s0,40(sp)
2300373e:	d04a                	sw	s2,32(sp)
23003740:	d606                	sw	ra,44(sp)
23003742:	d226                	sw	s1,36(sp)
23003744:	00c11723          	sh	a2,14(sp)
23003748:	892a                	mv	s2,a0
2300374a:	842e                	mv	s0,a1
    if (lcd_auto_swap_flag) {
2300374c:	c799                	beqz	a5,2300375a <st7735s_draw_point+0x24>
        color = ((color >> 8) & 0xFF) | color << 8;
2300374e:	00861793          	slli	a5,a2,0x8
23003752:	8221                	srli	a2,a2,0x8
23003754:	8e5d                	or	a2,a2,a5
23003756:	00c11723          	sh	a2,14(sp)
    y1 += ST7735S_OFFSET_Y;
2300375a:	02a00793          	li	a5,42
    ST7735S_DC_LOW;
2300375e:	4581                	li	a1,0
23003760:	4565                	li	a0,25
23003762:	00f10fa3          	sb	a5,31(sp)
23003766:	518010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
2300376a:	4581                	li	a1,0
2300376c:	4505                	li	a0,1
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
2300376e:	420174b7          	lui	s1,0x42017
    ST7735S_CS_LOW;
23003772:	50c010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
23003776:	01c48493          	addi	s1,s1,28 # 4201701c <spi0>
2300377a:	4088                	lw	a0,0(s1)
2300377c:	4681                	li	a3,0
2300377e:	4605                	li	a2,1
23003780:	01f10593          	addi	a1,sp,31
23003784:	3fb010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
23003788:	4585                	li	a1,1
2300378a:	4505                	li	a0,1
2300378c:	4f2010ef          	jal	ra,23004c7e <gpio_write>
    st7735s_write_data_4byte(x1 << 16 | (x2 & 0xFFFF));
23003790:	01091513          	slli	a0,s2,0x10
23003794:	01256533          	or	a0,a0,s2
23003798:	3e7d                	jal	23003356 <st7735s_write_data_4byte.isra.0>
2300379a:	02b00793          	li	a5,43
    ST7735S_DC_LOW;
2300379e:	4581                	li	a1,0
230037a0:	4565                	li	a0,25
230037a2:	00f10fa3          	sb	a5,31(sp)
230037a6:	4d8010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
230037aa:	4581                	li	a1,0
230037ac:	4505                	li	a0,1
230037ae:	4d0010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
230037b2:	4088                	lw	a0,0(s1)
230037b4:	4681                	li	a3,0
230037b6:	4605                	li	a2,1
230037b8:	01f10593          	addi	a1,sp,31
230037bc:	3c3010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
230037c0:	4585                	li	a1,1
230037c2:	4505                	li	a0,1
230037c4:	4ba010ef          	jal	ra,23004c7e <gpio_write>
    y1 += ST7735S_OFFSET_Y;
230037c8:	0465                	addi	s0,s0,25
    st7735s_write_data_4byte(y1 << 16 | (y2 & 0xFFFF));
230037ca:	01041513          	slli	a0,s0,0x10
230037ce:	0442                	slli	s0,s0,0x10
230037d0:	8041                	srli	s0,s0,0x10
230037d2:	8d41                	or	a0,a0,s0
230037d4:	3649                	jal	23003356 <st7735s_write_data_4byte.isra.0>
    st7735s_write_cmd(0x2c);
230037d6:	02c00793          	li	a5,44
    ST7735S_DC_LOW;
230037da:	4581                	li	a1,0
230037dc:	4565                	li	a0,25
230037de:	00f10fa3          	sb	a5,31(sp)
230037e2:	49c010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
230037e6:	4581                	li	a1,0
230037e8:	4505                	li	a0,1
230037ea:	494010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
230037ee:	4088                	lw	a0,0(s1)
230037f0:	4681                	li	a3,0
230037f2:	4605                	li	a2,1
230037f4:	01f10593          	addi	a1,sp,31
230037f8:	387010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
230037fc:	4585                	li	a1,1
230037fe:	4505                	li	a0,1
23003800:	47e010ef          	jal	ra,23004c7e <gpio_write>
    }
    st7735s_set_draw_window(x, y, x, y);
    ST7735S_DC_HIGH;
23003804:	4585                	li	a1,1
23003806:	4565                	li	a0,25
23003808:	476010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
2300380c:	4581                	li	a1,0
2300380e:	4505                	li	a0,1
23003810:	46e010ef          	jal	ra,23004c7e <gpio_write>
    spi_transmit(spi0, &color, 1, SPI_TRANSFER_TYPE_16BIT);
23003814:	4088                	lw	a0,0(s1)
23003816:	00e10593          	addi	a1,sp,14
2300381a:	4685                	li	a3,1
2300381c:	4605                	li	a2,1
2300381e:	361010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
23003822:	4585                	li	a1,1
23003824:	4505                	li	a0,1
23003826:	458010ef          	jal	ra,23004c7e <gpio_write>
}
2300382a:	50b2                	lw	ra,44(sp)
2300382c:	5422                	lw	s0,40(sp)
2300382e:	5492                	lw	s1,36(sp)
23003830:	5902                	lw	s2,32(sp)
23003832:	6145                	addi	sp,sp,48
23003834:	8082                	ret

23003836 <st7735s_draw_area>:
 * @param y2
 * @param color
 */
void st7735s_draw_area(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
    if (lcd_auto_swap_flag) {
23003836:	dc41c783          	lbu	a5,-572(gp) # 420165c4 <lcd_auto_swap_flag>
{
2300383a:	7139                	addi	sp,sp,-64
2300383c:	da26                	sw	s1,52(sp)
2300383e:	d64e                	sw	s3,44(sp)
23003840:	d452                	sw	s4,40(sp)
23003842:	d256                	sw	s5,36(sp)
23003844:	de06                	sw	ra,60(sp)
23003846:	dc22                	sw	s0,56(sp)
23003848:	d84a                	sw	s2,48(sp)
2300384a:	00e11723          	sh	a4,14(sp)
2300384e:	8a2a                	mv	s4,a0
23003850:	89ae                	mv	s3,a1
23003852:	84b2                	mv	s1,a2
23003854:	8ab6                	mv	s5,a3
    if (lcd_auto_swap_flag) {
23003856:	c799                	beqz	a5,23003864 <st7735s_draw_area+0x2e>
        color = ((color >> 8) & 0xFF) | color << 8;
23003858:	00871793          	slli	a5,a4,0x8
2300385c:	8321                	srli	a4,a4,0x8
2300385e:	8f5d                	or	a4,a4,a5
23003860:	00e11723          	sh	a4,14(sp)
    st7735s_write_cmd(0x2a);
23003864:	02a00793          	li	a5,42
    ST7735S_DC_LOW;
23003868:	4581                	li	a1,0
2300386a:	4565                	li	a0,25
2300386c:	00f10fa3          	sb	a5,31(sp)
23003870:	40e010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
23003874:	4581                	li	a1,0
23003876:	4505                	li	a0,1
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
23003878:	42017937          	lui	s2,0x42017
    ST7735S_CS_LOW;
2300387c:	402010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
23003880:	01c90913          	addi	s2,s2,28 # 4201701c <spi0>
23003884:	00092503          	lw	a0,0(s2)
23003888:	4681                	li	a3,0
2300388a:	4605                	li	a2,1
2300388c:	01f10593          	addi	a1,sp,31
23003890:	2ef010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
23003894:	4585                	li	a1,1
23003896:	4505                	li	a0,1
23003898:	3e6010ef          	jal	ra,23004c7e <gpio_write>
    st7735s_write_data_4byte(x1 << 16 | (x2 & 0xFFFF));
2300389c:	010a1513          	slli	a0,s4,0x10
230038a0:	8d45                	or	a0,a0,s1
230038a2:	3c55                	jal	23003356 <st7735s_write_data_4byte.isra.0>
    st7735s_write_cmd(0x2b);
230038a4:	02b00793          	li	a5,43
    ST7735S_DC_LOW;
230038a8:	4581                	li	a1,0
230038aa:	4565                	li	a0,25
230038ac:	00f10fa3          	sb	a5,31(sp)
230038b0:	3ce010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
230038b4:	4581                	li	a1,0
230038b6:	4505                	li	a0,1
230038b8:	3c6010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
230038bc:	00092503          	lw	a0,0(s2)
230038c0:	4681                	li	a3,0
230038c2:	4605                	li	a2,1
230038c4:	01f10593          	addi	a1,sp,31
230038c8:	2b7010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
230038cc:	4585                	li	a1,1
230038ce:	4505                	li	a0,1
230038d0:	3ae010ef          	jal	ra,23004c7e <gpio_write>
    y2 += ST7735S_OFFSET_Y;
230038d4:	019a8793          	addi	a5,s5,25
    y1 += ST7735S_OFFSET_Y;
230038d8:	01998513          	addi	a0,s3,25
    st7735s_write_data_4byte(y1 << 16 | (y2 & 0xFFFF));
230038dc:	07c2                	slli	a5,a5,0x10
230038de:	83c1                	srli	a5,a5,0x10
230038e0:	0542                	slli	a0,a0,0x10
230038e2:	8d5d                	or	a0,a0,a5
230038e4:	a73ff0ef          	jal	ra,23003356 <st7735s_write_data_4byte.isra.0>
    st7735s_write_cmd(0x2c);
230038e8:	02c00793          	li	a5,44
    ST7735S_DC_LOW;
230038ec:	4581                	li	a1,0
230038ee:	4565                	li	a0,25
230038f0:	00f10fa3          	sb	a5,31(sp)
230038f4:	38a010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
230038f8:	4581                	li	a1,0
230038fa:	4505                	li	a0,1
230038fc:	382010ef          	jal	ra,23004c7e <gpio_write>
    int res = spi_transmit(spi0, &cmd, 1, SPI_TRANSFER_TYPE_8BIT);
23003900:	00092503          	lw	a0,0(s2)
23003904:	4681                	li	a3,0
23003906:	4605                	li	a2,1
23003908:	01f10593          	addi	a1,sp,31
2300390c:	273010ef          	jal	ra,2300537e <spi_transmit>
    ST7735S_CS_HIGH;
23003910:	4585                	li	a1,1
23003912:	4505                	li	a0,1
23003914:	36a010ef          	jal	ra,23004c7e <gpio_write>
    }
    st7735s_set_draw_window(x1, y1, x2, y2);
    ST7735S_DC_HIGH;
23003918:	4585                	li	a1,1
2300391a:	4565                	li	a0,25
2300391c:	362010ef          	jal	ra,23004c7e <gpio_write>
    ST7735S_CS_LOW;
23003920:	4581                	li	a1,0
23003922:	4505                	li	a0,1
23003924:	35a010ef          	jal	ra,23004c7e <gpio_write>
    for (uint16_t i = y1; i <= y2; i++) {
23003928:	033ae863          	bltu	s5,s3,23003958 <st7735s_draw_area+0x122>
        for (uint16_t j = x1; j <= x2; j++)
2300392c:	8452                	mv	s0,s4
2300392e:	0144ef63          	bltu	s1,s4,2300394c <st7735s_draw_area+0x116>
            spi_transmit(spi0, &color, 1, SPI_TRANSFER_TYPE_16BIT);
23003932:	00092503          	lw	a0,0(s2)
        for (uint16_t j = x1; j <= x2; j++)
23003936:	0405                	addi	s0,s0,1
23003938:	0442                	slli	s0,s0,0x10
            spi_transmit(spi0, &color, 1, SPI_TRANSFER_TYPE_16BIT);
2300393a:	4685                	li	a3,1
2300393c:	4605                	li	a2,1
2300393e:	00e10593          	addi	a1,sp,14
        for (uint16_t j = x1; j <= x2; j++)
23003942:	8041                	srli	s0,s0,0x10
            spi_transmit(spi0, &color, 1, SPI_TRANSFER_TYPE_16BIT);
23003944:	23b010ef          	jal	ra,2300537e <spi_transmit>
        for (uint16_t j = x1; j <= x2; j++)
23003948:	fe84f5e3          	bgeu	s1,s0,23003932 <st7735s_draw_area+0xfc>
    for (uint16_t i = y1; i <= y2; i++) {
2300394c:	0985                	addi	s3,s3,1
2300394e:	09c2                	slli	s3,s3,0x10
23003950:	0109d993          	srli	s3,s3,0x10
23003954:	fd3afce3          	bgeu	s5,s3,2300392c <st7735s_draw_area+0xf6>
    }
    ST7735S_CS_HIGH;
23003958:	4585                	li	a1,1
2300395a:	4505                	li	a0,1
2300395c:	322010ef          	jal	ra,23004c7e <gpio_write>
}
23003960:	50f2                	lw	ra,60(sp)
23003962:	5462                	lw	s0,56(sp)
23003964:	54d2                	lw	s1,52(sp)
23003966:	5942                	lw	s2,48(sp)
23003968:	59b2                	lw	s3,44(sp)
2300396a:	5a22                	lw	s4,40(sp)
2300396c:	5a92                	lw	s5,36(sp)
2300396e:	6121                	addi	sp,sp,64
23003970:	8082                	ret

23003972 <board_get_debug_uart_index>:
}

__WEAK__ enum uart_index_type board_get_debug_uart_index(void)
{
    return 0;
}
23003972:	4501                	li	a0,0
23003974:	8082                	ret

23003976 <bflb_platform_printf>:
{
    struct device *uart;
    char print_buf[128];
    va_list ap;

    if (!uart_dbg_disable) {
23003976:	42017337          	lui	t1,0x42017
2300397a:	02134303          	lbu	t1,33(t1) # 42017021 <uart_dbg_disable>
{
2300397e:	7131                	addi	sp,sp,-192
23003980:	cf06                	sw	ra,156(sp)
23003982:	cd22                	sw	s0,152(sp)
23003984:	d32e                	sw	a1,164(sp)
23003986:	d532                	sw	a2,168(sp)
23003988:	d736                	sw	a3,172(sp)
2300398a:	d93a                	sw	a4,176(sp)
2300398c:	db3e                	sw	a5,180(sp)
2300398e:	dd42                	sw	a6,184(sp)
23003990:	df46                	sw	a7,188(sp)
    if (!uart_dbg_disable) {
23003992:	00030663          	beqz	t1,2300399e <bflb_platform_printf+0x28>
        }
#endif
        uart = device_find("debug_log");
        device_write(uart, 0, (uint8_t *)print_buf, strlen(print_buf));
    }
}
23003996:	40fa                	lw	ra,156(sp)
23003998:	446a                	lw	s0,152(sp)
2300399a:	6129                	addi	sp,sp,192
2300399c:	8082                	ret
        va_start(ap, fmt);
2300399e:	1154                	addi	a3,sp,164
        vsnprintf(print_buf, sizeof(print_buf) - 1, fmt, ap);
230039a0:	862a                	mv	a2,a0
230039a2:	07f00593          	li	a1,127
230039a6:	0808                	addi	a0,sp,16
        va_start(ap, fmt);
230039a8:	c636                	sw	a3,12(sp)
        vsnprintf(print_buf, sizeof(print_buf) - 1, fmt, ap);
230039aa:	640060ef          	jal	ra,23009fea <vsniprintf>
        uart = device_find("debug_log");
230039ae:	2300f537          	lui	a0,0x2300f
230039b2:	b3c50513          	addi	a0,a0,-1220 # 2300eb3c <st7735s_init_cmds+0xfc>
230039b6:	5bf080ef          	jal	ra,2300c774 <device_find>
230039ba:	842a                	mv	s0,a0
        device_write(uart, 0, (uint8_t *)print_buf, strlen(print_buf));
230039bc:	0808                	addi	a0,sp,16
230039be:	5b6060ef          	jal	ra,23009f74 <strlen>
230039c2:	86aa                	mv	a3,a0
230039c4:	0810                	addi	a2,sp,16
230039c6:	8522                	mv	a0,s0
230039c8:	4581                	li	a1,0
230039ca:	685080ef          	jal	ra,2300c84e <device_write>
}
230039ce:	40fa                	lw	ra,156(sp)
230039d0:	446a                	lw	s0,152(sp)
230039d2:	6129                	addi	sp,sp,192
230039d4:	8082                	ret

230039d6 <bl_show_flashinfo>:
{
230039d6:	7159                	addi	sp,sp,-112
230039d8:	d686                	sw	ra,108(sp)
230039da:	d4a2                	sw	s0,104(sp)
    uint8_t *pFlashCfg = NULL;
230039dc:	c202                	sw	zero,4(sp)
    uint32_t flashCfgLen = 0;
230039de:	c402                	sw	zero,8(sp)
    flashJedecId = flash_get_jedecid();
230039e0:	10c010ef          	jal	ra,23004aec <flash_get_jedecid>
230039e4:	842a                	mv	s0,a0
    flash_get_cfg(&pFlashCfg, &flashCfgLen);
230039e6:	002c                	addi	a1,sp,8
230039e8:	0048                	addi	a0,sp,4
230039ea:	128010ef          	jal	ra,23004b12 <flash_get_cfg>
    arch_memcpy((void *)&flashCfg, pFlashCfg, flashCfgLen);
230039ee:	4622                	lw	a2,8(sp)
230039f0:	4592                	lw	a1,4(sp)
230039f2:	0068                	addi	a0,sp,12
230039f4:	1f011097          	auipc	ra,0x1f011
230039f8:	a8a080e7          	jalr	-1398(ra) # 4201447e <arch_memcpy>
    MSG("show flash cfg:\r\n");
230039fc:	2300f537          	lui	a0,0x2300f
23003a00:	b4850513          	addi	a0,a0,-1208 # 2300eb48 <st7735s_init_cmds+0x108>
23003a04:	3f8d                	jal	23003976 <bflb_platform_printf>
    MSG("jedec id   0x%06X\r\n", flashJedecId);
23003a06:	2300f537          	lui	a0,0x2300f
23003a0a:	85a2                	mv	a1,s0
23003a0c:	b5c50513          	addi	a0,a0,-1188 # 2300eb5c <st7735s_init_cmds+0x11c>
23003a10:	379d                	jal	23003976 <bflb_platform_printf>
    MSG("mid            0x%02X\r\n", flashCfg.mid);
23003a12:	01914583          	lbu	a1,25(sp)
23003a16:	2300f537          	lui	a0,0x2300f
23003a1a:	b7050513          	addi	a0,a0,-1168 # 2300eb70 <st7735s_init_cmds+0x130>
23003a1e:	3fa1                	jal	23003976 <bflb_platform_printf>
    MSG("iomode         0x%02X\r\n", flashCfg.ioMode);
23003a20:	00c14583          	lbu	a1,12(sp)
23003a24:	2300f537          	lui	a0,0x2300f
23003a28:	b8850513          	addi	a0,a0,-1144 # 2300eb88 <st7735s_init_cmds+0x148>
23003a2c:	37a9                	jal	23003976 <bflb_platform_printf>
    MSG("clk delay      0x%02X\r\n", flashCfg.clkDelay);
23003a2e:	00e14583          	lbu	a1,14(sp)
23003a32:	2300f537          	lui	a0,0x2300f
23003a36:	ba050513          	addi	a0,a0,-1120 # 2300eba0 <st7735s_init_cmds+0x160>
23003a3a:	3f35                	jal	23003976 <bflb_platform_printf>
    MSG("clk invert     0x%02X\r\n", flashCfg.clkInvert);
23003a3c:	00f14583          	lbu	a1,15(sp)
23003a40:	2300f537          	lui	a0,0x2300f
23003a44:	bb850513          	addi	a0,a0,-1096 # 2300ebb8 <st7735s_init_cmds+0x178>
23003a48:	373d                	jal	23003976 <bflb_platform_printf>
    MSG("read reg cmd0  0x%02X\r\n", flashCfg.readRegCmd[0]);
23003a4a:	04014583          	lbu	a1,64(sp)
23003a4e:	2300f537          	lui	a0,0x2300f
23003a52:	bd050513          	addi	a0,a0,-1072 # 2300ebd0 <st7735s_init_cmds+0x190>
23003a56:	3705                	jal	23003976 <bflb_platform_printf>
    MSG("read reg cmd1  0x%02X\r\n", flashCfg.readRegCmd[1]);
23003a58:	04114583          	lbu	a1,65(sp)
23003a5c:	2300f537          	lui	a0,0x2300f
23003a60:	be850513          	addi	a0,a0,-1048 # 2300ebe8 <st7735s_init_cmds+0x1a8>
23003a64:	3f09                	jal	23003976 <bflb_platform_printf>
    MSG("write reg cmd0 0x%02X\r\n", flashCfg.writeRegCmd[0]);
23003a66:	04414583          	lbu	a1,68(sp)
23003a6a:	2300f537          	lui	a0,0x2300f
23003a6e:	c0050513          	addi	a0,a0,-1024 # 2300ec00 <st7735s_init_cmds+0x1c0>
23003a72:	3711                	jal	23003976 <bflb_platform_printf>
    MSG("write reg cmd1 0x%02X\r\n", flashCfg.writeRegCmd[1]);
23003a74:	04514583          	lbu	a1,69(sp)
23003a78:	2300f537          	lui	a0,0x2300f
23003a7c:	c1850513          	addi	a0,a0,-1000 # 2300ec18 <st7735s_init_cmds+0x1d8>
23003a80:	3ddd                	jal	23003976 <bflb_platform_printf>
    MSG("qe write len   0x%02X\r\n", flashCfg.qeWriteRegLen);
23003a82:	03c14583          	lbu	a1,60(sp)
23003a86:	2300f537          	lui	a0,0x2300f
23003a8a:	c3050513          	addi	a0,a0,-976 # 2300ec30 <st7735s_init_cmds+0x1f0>
23003a8e:	35e5                	jal	23003976 <bflb_platform_printf>
    MSG("cread support  0x%02X\r\n", flashCfg.cReadSupport);
23003a90:	00d14583          	lbu	a1,13(sp)
23003a94:	2300f537          	lui	a0,0x2300f
23003a98:	c4850513          	addi	a0,a0,-952 # 2300ec48 <st7735s_init_cmds+0x208>
23003a9c:	3de9                	jal	23003976 <bflb_platform_printf>
    MSG("cread code     0x%02X\r\n", flashCfg.cReadMode);
23003a9e:	04a14583          	lbu	a1,74(sp)
23003aa2:	2300f537          	lui	a0,0x2300f
23003aa6:	c6050513          	addi	a0,a0,-928 # 2300ec60 <st7735s_init_cmds+0x220>
23003aaa:	35f1                	jal	23003976 <bflb_platform_printf>
    MSG("burst wrap cmd 0x%02X\r\n", flashCfg.burstWrapCmd);
23003aac:	04c14583          	lbu	a1,76(sp)
23003ab0:	2300f537          	lui	a0,0x2300f
23003ab4:	c7850513          	addi	a0,a0,-904 # 2300ec78 <st7735s_init_cmds+0x238>
23003ab8:	3d7d                	jal	23003976 <bflb_platform_printf>
    MSG("-------------------\r\n");
23003aba:	2300f537          	lui	a0,0x2300f
23003abe:	c9050513          	addi	a0,a0,-880 # 2300ec90 <st7735s_init_cmds+0x250>
23003ac2:	3d55                	jal	23003976 <bflb_platform_printf>
}
23003ac4:	50b6                	lw	ra,108(sp)
23003ac6:	5426                	lw	s0,104(sp)
23003ac8:	6165                	addi	sp,sp,112
23003aca:	8082                	ret

23003acc <bflb_platform_init>:
{
23003acc:	1141                	addi	sp,sp,-16
23003ace:	c606                	sw	ra,12(sp)
23003ad0:	c226                	sw	s1,4(sp)
23003ad2:	c422                	sw	s0,8(sp)
23003ad4:	c04a                	sw	s2,0(sp)
    cpu_global_irq_disable();
23003ad6:	1f010097          	auipc	ra,0x1f010
23003ada:	542080e7          	jalr	1346(ra) # 42014018 <cpu_global_irq_disable>
    ret = flash_init();
23003ade:	1f010097          	auipc	ra,0x1f010
23003ae2:	54e080e7          	jalr	1358(ra) # 4201402c <flash_init>
23003ae6:	84aa                	mv	s1,a0
    board_init();
23003ae8:	2481                	jal	23003d28 <board_init>
    if (!uart_dbg_disable) {
23003aea:	420177b7          	lui	a5,0x42017
23003aee:	0217c783          	lbu	a5,33(a5) # 42017021 <uart_dbg_disable>
23003af2:	cfa1                	beqz	a5,23003b4a <bflb_platform_init+0x7e>
    if (!initialized) {
23003af4:	42017437          	lui	s0,0x42017
23003af8:	02040413          	addi	s0,s0,32 # 42017020 <initialized.0>
23003afc:	00044783          	lbu	a5,0(s0)
23003b00:	ef85                	bnez	a5,23003b38 <bflb_platform_init+0x6c>
        system_mmheap[0].addr = (uint8_t *)&__HeapBase;
23003b02:	420177b7          	lui	a5,0x42017
        system_mmheap[0].mem_size = ((size_t)&__HeapLimit - (size_t)&__HeapBase);
23003b06:	420305b7          	lui	a1,0x42030
        system_mmheap[0].addr = (uint8_t *)&__HeapBase;
23003b0a:	06878793          	addi	a5,a5,104 # 42017068 <__HeapBase>
        system_mmheap[0].mem_size = ((size_t)&__HeapLimit - (size_t)&__HeapBase);
23003b0e:	00058593          	mv	a1,a1
        system_mmheap[0].addr = (uint8_t *)&__HeapBase;
23003b12:	19c18913          	addi	s2,gp,412 # 4201699c <system_mmheap>
        system_mmheap[0].mem_size = ((size_t)&__HeapLimit - (size_t)&__HeapBase);
23003b16:	8d9d                	sub	a1,a1,a5
        system_mmheap[0].addr = (uint8_t *)&__HeapBase;
23003b18:	00f92023          	sw	a5,0(s2)
        system_mmheap[0].mem_size = ((size_t)&__HeapLimit - (size_t)&__HeapBase);
23003b1c:	00b92223          	sw	a1,4(s2)
        if (system_mmheap[0].mem_size > 0) {
23003b20:	e1a5                	bnez	a1,23003b80 <bflb_platform_init+0xb4>
        MSG("dynamic memory init success,heap size = %d Kbyte \r\n", system_mmheap[0].mem_size / 1024);
23003b22:	2300f537          	lui	a0,0x2300f
23003b26:	81a9                	srli	a1,a1,0xa
23003b28:	ca850513          	addi	a0,a0,-856 # 2300eca8 <st7735s_init_cmds+0x268>
23003b2c:	35a9                	jal	23003976 <bflb_platform_printf>
        initialized = 1;
23003b2e:	4785                	li	a5,1
23003b30:	00f40023          	sb	a5,0(s0)
        if (ret != SUCCESS) {
23003b34:	e8a5                	bnez	s1,23003ba4 <bflb_platform_init+0xd8>
        bl_show_flashinfo();
23003b36:	3545                	jal	230039d6 <bl_show_flashinfo>
}
23003b38:	4422                	lw	s0,8(sp)
23003b3a:	40b2                	lw	ra,12(sp)
23003b3c:	4492                	lw	s1,4(sp)
23003b3e:	4902                	lw	s2,0(sp)
23003b40:	0141                	addi	sp,sp,16
    cpu_global_irq_enable();
23003b42:	1f010317          	auipc	t1,0x1f010
23003b46:	4be30067          	jr	1214(t1) # 42014000 <cpu_global_irq_enable>
        uart_register(board_get_debug_uart_index(), "debug_log");
23003b4a:	2300f437          	lui	s0,0x2300f
23003b4e:	3515                	jal	23003972 <board_get_debug_uart_index>
23003b50:	b3c40593          	addi	a1,s0,-1220 # 2300eb3c <st7735s_init_cmds+0xfc>
23003b54:	621010ef          	jal	ra,23005974 <uart_register>
        struct device *uart = device_find("debug_log");
23003b58:	b3c40513          	addi	a0,s0,-1220
23003b5c:	419080ef          	jal	ra,2300c774 <device_find>
23003b60:	842a                	mv	s0,a0
        if (uart) {
23003b62:	cd09                	beqz	a0,23003b7c <bflb_platform_init+0xb0>
            device_open(uart, DEVICE_OFLAG_STREAM_TX | DEVICE_OFLAG_INT_RX);
23003b64:	45a5                	li	a1,9
23003b66:	461080ef          	jal	ra,2300c7c6 <device_open>
            device_set_callback(uart, NULL);
23003b6a:	4581                	li	a1,0
23003b6c:	8522                	mv	a0,s0
23003b6e:	4f9080ef          	jal	ra,2300c866 <device_set_callback>
            device_control(uart, DEVICE_CTRL_CLR_INT, (void *)(UART_RX_FIFO_IT));
23003b72:	4621                	li	a2,8
23003b74:	4589                	li	a1,2
23003b76:	8522                	mv	a0,s0
23003b78:	4c3080ef          	jal	ra,2300c83a <device_control>
        bl_show_info();
23003b7c:	2a05                	jal	23003cac <bl_show_info>
23003b7e:	bf9d                	j	23003af4 <bflb_platform_init+0x28>
            mmheap_init(&mmheap_root, system_mmheap);
23003b80:	19c18593          	addi	a1,gp,412 # 4201699c <system_mmheap>
23003b84:	19018513          	addi	a0,gp,400 # 42016990 <mmheap_root>
23003b88:	1e0090ef          	jal	ra,2300cd68 <mmheap_init>
        MSG("dynamic memory init success,heap size = %d Kbyte \r\n", system_mmheap[0].mem_size / 1024);
23003b8c:	00492583          	lw	a1,4(s2)
23003b90:	2300f537          	lui	a0,0x2300f
23003b94:	ca850513          	addi	a0,a0,-856 # 2300eca8 <st7735s_init_cmds+0x268>
23003b98:	81a9                	srli	a1,a1,0xa
23003b9a:	3bf1                	jal	23003976 <bflb_platform_printf>
        initialized = 1;
23003b9c:	4785                	li	a5,1
23003b9e:	00f40023          	sb	a5,0(s0)
        if (ret != SUCCESS) {
23003ba2:	d8d1                	beqz	s1,23003b36 <bflb_platform_init+0x6a>
            MSG("flash init fail!!!\r\n");
23003ba4:	2300f537          	lui	a0,0x2300f
23003ba8:	cdc50513          	addi	a0,a0,-804 # 2300ecdc <st7735s_init_cmds+0x29c>
23003bac:	33e9                	jal	23003976 <bflb_platform_printf>
23003bae:	b761                	j	23003b36 <bflb_platform_init+0x6a>

23003bb0 <bflb_platform_delay_ms>:
    return mtimer_get_time_us();
}

void bflb_platform_delay_ms(uint32_t ms)
{
    mtimer_delay_ms(ms);
23003bb0:	1c40106f          	j	23004d74 <mtimer_delay_ms>

23003bb4 <__errno>:
    //         extern int FreeRTOS_errno;

    //         return &FreeRTOS_errno;
    //     }
    // #endif
    return (int *)&_sys_errno;
23003bb4:	42017537          	lui	a0,0x42017
}
23003bb8:	02450513          	addi	a0,a0,36 # 42017024 <_sys_errno>
23003bbc:	8082                	ret

23003bbe <_getpid_r>:
#endif

int _getpid_r(struct _reent *ptr)
{
    return 0;
}
23003bbe:	4501                	li	a0,0
23003bc0:	8082                	ret

23003bc2 <_fstat_r>:
}

int _fstat_r(struct _reent *ptr, int fd, struct stat *pstat)
{
    /* return "not supported" */
    ptr->_errno = -ENOSYS;
23003bc2:	fa800793          	li	a5,-88
23003bc6:	c11c                	sw	a5,0(a0)
    return -1;
}
23003bc8:	557d                	li	a0,-1
23003bca:	8082                	ret

23003bcc <_isatty_r>:
23003bcc:	fa800793          	li	a5,-88
23003bd0:	c11c                	sw	a5,0(a0)
23003bd2:	557d                	li	a0,-1
23003bd4:	8082                	ret

23003bd6 <_kill_r>:
}

int _kill_r(struct _reent *ptr, int pid, int sig)
{
    /* return "not supported" */
    ptr->_errno = -ENOSYS;
23003bd6:	fa800793          	li	a5,-88
23003bda:	c11c                	sw	a5,0(a0)
    return -1;
}
23003bdc:	557d                	li	a0,-1
23003bde:	8082                	ret

23003be0 <_lseek_r>:
23003be0:	fa800793          	li	a5,-88
23003be4:	c11c                	sw	a5,0(a0)
23003be6:	557d                	li	a0,-1
23003be8:	8082                	ret

23003bea <_close_r>:

int _close_r(struct _reent *ptr, int fd)
{
#ifndef CONF_VFS_ENABLE
    /* return "not supported" */
    ptr->_errno = -ENOSYS;
23003bea:	fa800793          	li	a5,-88
23003bee:	c11c                	sw	a5,0(a0)
    return -1;
#else
    return aos_close(fd);
#endif
}
23003bf0:	557d                	li	a0,-1
23003bf2:	8082                	ret

23003bf4 <_read_r>:

_ssize_t _read_r(struct _reent *ptr, int fd, void *buf, size_t nbytes)
{
#ifndef CONF_VFS_ENABLE
    /* return "not supported" */
    ptr->_errno = -ENOSYS;
23003bf4:	fa800793          	li	a5,-88
23003bf8:	c11c                	sw	a5,0(a0)
    _ssize_t rc;

    rc = aos_read(fd, buf, nbytes);
    return rc;
#endif
}
23003bfa:	557d                	li	a0,-1
23003bfc:	8082                	ret

23003bfe <_write_r>:
        device_write(uart, 0, (uint8_t *)buf, nbytes);
    }
    return 0;
#else
#define CDC_IN_EP 0x82
    struct device *usb_fs = device_find("usb");
23003bfe:	2300f537          	lui	a0,0x2300f
{
23003c02:	1141                	addi	sp,sp,-16
    struct device *usb_fs = device_find("usb");
23003c04:	cf450513          	addi	a0,a0,-780 # 2300ecf4 <st7735s_init_cmds+0x2b4>
{
23003c08:	c606                	sw	ra,12(sp)
23003c0a:	c422                	sw	s0,8(sp)
23003c0c:	c226                	sw	s1,4(sp)
23003c0e:	8432                	mv	s0,a2
23003c10:	84b6                	mv	s1,a3
    struct device *usb_fs = device_find("usb");
23003c12:	363080ef          	jal	ra,2300c774 <device_find>
    usb_dc_ep_write(usb_fs, CDC_IN_EP, (uint8_t *)buf, nbytes, NULL);
23003c16:	86a6                	mv	a3,s1
23003c18:	8622                	mv	a2,s0
23003c1a:	4701                	li	a4,0
23003c1c:	08200593          	li	a1,130
23003c20:	79a020ef          	jal	ra,230063ba <usb_dc_ep_write>
    _ssize_t rc;

    rc = aos_write(fd, buf, nbytes);
    return rc;
#endif
}
23003c24:	40b2                	lw	ra,12(sp)
23003c26:	4422                	lw	s0,8(sp)
23003c28:	4492                	lw	s1,4(sp)
23003c2a:	4501                	li	a0,0
23003c2c:	0141                	addi	sp,sp,16
23003c2e:	8082                	ret

23003c30 <_malloc_r>:

void *_malloc_r(struct _reent *ptr, size_t size)
{
23003c30:	1141                	addi	sp,sp,-16
23003c32:	c422                	sw	s0,8(sp)
23003c34:	842a                	mv	s0,a0
    void *result;

    result = (void *)mmheap_alloc(&mmheap_root, size);
23003c36:	19018513          	addi	a0,gp,400 # 42016990 <mmheap_root>
{
23003c3a:	c606                	sw	ra,12(sp)
    result = (void *)mmheap_alloc(&mmheap_root, size);
23003c3c:	62f080ef          	jal	ra,2300ca6a <mmheap_alloc>
    if (result == NULL) {
23003c40:	c509                	beqz	a0,23003c4a <_malloc_r+0x1a>
        ptr->_errno = -ENOMEM;
    }

    return result;
}
23003c42:	40b2                	lw	ra,12(sp)
23003c44:	4422                	lw	s0,8(sp)
23003c46:	0141                	addi	sp,sp,16
23003c48:	8082                	ret
        ptr->_errno = -ENOMEM;
23003c4a:	57d1                	li	a5,-12
}
23003c4c:	40b2                	lw	ra,12(sp)
        ptr->_errno = -ENOMEM;
23003c4e:	c01c                	sw	a5,0(s0)
}
23003c50:	4422                	lw	s0,8(sp)
23003c52:	0141                	addi	sp,sp,16
23003c54:	8082                	ret

23003c56 <_realloc_r>:

void *_realloc_r(struct _reent *ptr, void *old, size_t newlen)
{
23003c56:	1141                	addi	sp,sp,-16
23003c58:	c422                	sw	s0,8(sp)
23003c5a:	842a                	mv	s0,a0
    void *result;

    result = (void *)mmheap_realloc(&mmheap_root, old, newlen);
23003c5c:	19018513          	addi	a0,gp,400 # 42016990 <mmheap_root>
{
23003c60:	c606                	sw	ra,12(sp)
    result = (void *)mmheap_realloc(&mmheap_root, old, newlen);
23003c62:	711080ef          	jal	ra,2300cb72 <mmheap_realloc>
    if (result == NULL) {
23003c66:	c509                	beqz	a0,23003c70 <_realloc_r+0x1a>
        ptr->_errno = -ENOMEM;
    }
    return result;
}
23003c68:	40b2                	lw	ra,12(sp)
23003c6a:	4422                	lw	s0,8(sp)
23003c6c:	0141                	addi	sp,sp,16
23003c6e:	8082                	ret
        ptr->_errno = -ENOMEM;
23003c70:	57d1                	li	a5,-12
}
23003c72:	40b2                	lw	ra,12(sp)
        ptr->_errno = -ENOMEM;
23003c74:	c01c                	sw	a5,0(s0)
}
23003c76:	4422                	lw	s0,8(sp)
23003c78:	0141                	addi	sp,sp,16
23003c7a:	8082                	ret

23003c7c <_calloc_r>:

void *_calloc_r(struct _reent *ptr, size_t size, size_t len)
{
23003c7c:	1141                	addi	sp,sp,-16
23003c7e:	c422                	sw	s0,8(sp)
23003c80:	842a                	mv	s0,a0
    void *result;

    result = (void *)mmheap_calloc(&mmheap_root, size, len);
23003c82:	19018513          	addi	a0,gp,400 # 42016990 <mmheap_root>
{
23003c86:	c606                	sw	ra,12(sp)
    result = (void *)mmheap_calloc(&mmheap_root, size, len);
23003c88:	5eb080ef          	jal	ra,2300ca72 <mmheap_calloc>
    if (result == NULL) {
23003c8c:	c509                	beqz	a0,23003c96 <_calloc_r+0x1a>
        ptr->_errno = -ENOMEM;
    }

    return result;
}
23003c8e:	40b2                	lw	ra,12(sp)
23003c90:	4422                	lw	s0,8(sp)
23003c92:	0141                	addi	sp,sp,16
23003c94:	8082                	ret
        ptr->_errno = -ENOMEM;
23003c96:	57d1                	li	a5,-12
}
23003c98:	40b2                	lw	ra,12(sp)
        ptr->_errno = -ENOMEM;
23003c9a:	c01c                	sw	a5,0(s0)
}
23003c9c:	4422                	lw	s0,8(sp)
23003c9e:	0141                	addi	sp,sp,16
23003ca0:	8082                	ret

23003ca2 <_free_r>:

void _free_r(struct _reent *ptr, void *addr)
{
    mmheap_free(&mmheap_root, addr);
23003ca2:	19018513          	addi	a0,gp,400 # 42016990 <mmheap_root>
23003ca6:	5f90806f          	j	2300ca9e <mmheap_free>

23003caa <_exit>:

/* for exit() and abort() */
void __attribute__((noreturn))
_exit(int status)
{
    while (1) {
23003caa:	a001                	j	23003caa <_exit>

23003cac <bl_show_info>:
    system_clock_init();
    peripheral_clock_init();
}

void bl_show_info(void)
{
23003cac:	1141                	addi	sp,sp,-16
23003cae:	c422                	sw	s0,8(sp)
    MSG("\r\n");
23003cb0:	2300f437          	lui	s0,0x2300f
23003cb4:	0b840513          	addi	a0,s0,184 # 2300f0b8 <dma_channel_base+0x1cc>
{
23003cb8:	c606                	sw	ra,12(sp)
    MSG("\r\n");
23003cba:	3975                	jal	23003976 <bflb_platform_printf>
    MSG("  ____               __  __      _       _       _     \r\n");
23003cbc:	2300f537          	lui	a0,0x2300f
23003cc0:	cf850513          	addi	a0,a0,-776 # 2300ecf8 <st7735s_init_cmds+0x2b8>
23003cc4:	394d                	jal	23003976 <bflb_platform_printf>
    MSG(" |  _ \\             / _|/ _|    | |     | |     | |    \r\n");
23003cc6:	2300f537          	lui	a0,0x2300f
23003cca:	d3450513          	addi	a0,a0,-716 # 2300ed34 <st7735s_init_cmds+0x2f4>
23003cce:	3165                	jal	23003976 <bflb_platform_printf>
    MSG(" | |_) | ___  _   _| |_| |_ __ _| | ___ | | __ _| |__  \r\n");
23003cd0:	2300f537          	lui	a0,0x2300f
23003cd4:	d7050513          	addi	a0,a0,-656 # 2300ed70 <st7735s_init_cmds+0x330>
23003cd8:	3979                	jal	23003976 <bflb_platform_printf>
    MSG(" |  _ < / _ \\| | | |  _|  _/ _` | |/ _ \\| |/ _` | '_ \\ \r\n");
23003cda:	2300f537          	lui	a0,0x2300f
23003cde:	dac50513          	addi	a0,a0,-596 # 2300edac <st7735s_init_cmds+0x36c>
23003ce2:	3951                	jal	23003976 <bflb_platform_printf>
    MSG(" | |_) | (_) | |_| | | | || (_| | | (_) | | (_| | |_) |\r\n");
23003ce4:	2300f537          	lui	a0,0x2300f
23003ce8:	de850513          	addi	a0,a0,-536 # 2300ede8 <st7735s_init_cmds+0x3a8>
23003cec:	3169                	jal	23003976 <bflb_platform_printf>
    MSG(" |____/ \\___/ \\__,_|_| |_| \\__,_|_|\\___/|_|\\__,_|_.__/ \r\n");
23003cee:	2300f537          	lui	a0,0x2300f
23003cf2:	e2450513          	addi	a0,a0,-476 # 2300ee24 <st7735s_init_cmds+0x3e4>
23003cf6:	3141                	jal	23003976 <bflb_platform_printf>
    MSG("\r\n");
23003cf8:	0b840513          	addi	a0,s0,184
23003cfc:	39ad                	jal	23003976 <bflb_platform_printf>
    MSG("Build:%s,%s\r\n", __TIME__, __DATE__);
23003cfe:	2300f537          	lui	a0,0x2300f
23003d02:	2300f637          	lui	a2,0x2300f
23003d06:	2300f5b7          	lui	a1,0x2300f
23003d0a:	e7850513          	addi	a0,a0,-392 # 2300ee78 <st7735s_init_cmds+0x438>
23003d0e:	e6060613          	addi	a2,a2,-416 # 2300ee60 <st7735s_init_cmds+0x420>
23003d12:	e6c58593          	addi	a1,a1,-404 # 2300ee6c <st7735s_init_cmds+0x42c>
23003d16:	3185                	jal	23003976 <bflb_platform_printf>
    MSG("pwm clock:%dhz\r\n", peripheral_clock_get(PERIPHERAL_CLOCK_PWM));
    MSG("cam clock:%dM\r\n", peripheral_clock_get(PERIPHERAL_CLOCK_CAM) / 1000000);
    MSG("timer0 clock:%dM\r\n", peripheral_clock_get(PERIPHERAL_CLOCK_TIMER0) / 1000000);
    MSG("timer1 clock:%dM\r\n", peripheral_clock_get(PERIPHERAL_CLOCK_TIMER1) / 1000000);
#endif
}
23003d18:	4422                	lw	s0,8(sp)
23003d1a:	40b2                	lw	ra,12(sp)
    MSG("Copyright (c) 2021 Bouffalolab team\r\n");
23003d1c:	2300f537          	lui	a0,0x2300f
23003d20:	e8850513          	addi	a0,a0,-376 # 2300ee88 <st7735s_init_cmds+0x448>
}
23003d24:	0141                	addi	sp,sp,16
    MSG("Copyright (c) 2021 Bouffalolab team\r\n");
23003d26:	b981                	j	23003976 <bflb_platform_printf>

23003d28 <board_init>:

void board_init(void)
{
23003d28:	715d                	addi	sp,sp,-80
23003d2a:	c686                	sw	ra,76(sp)
23003d2c:	c4a2                	sw	s0,72(sp)
23003d2e:	c2a6                	sw	s1,68(sp)
23003d30:	c0ca                	sw	s2,64(sp)
23003d32:	de4e                	sw	s3,60(sp)
23003d34:	dc52                	sw	s4,56(sp)
23003d36:	da56                	sw	s5,52(sp)
23003d38:	d85a                	sw	s6,48(sp)
23003d3a:	d65e                	sw	s7,44(sp)
23003d3c:	d462                	sw	s8,40(sp)
23003d3e:	ce6e                	sw	s11,28(sp)
23003d40:	d266                	sw	s9,36(sp)
23003d42:	d06a                	sw	s10,32(sp)
23003d44:	2300f4b7          	lui	s1,0x2300f
    system_clock_init();
23003d48:	2cad                	jal	23003fc2 <system_clock_init>
    peripheral_clock_init();
23003d4a:	26a9                	jal	23004094 <peripheral_clock_init>
    gpio_cfg.smtCtrl = 1;
23003d4c:	eb048493          	addi	s1,s1,-336 # 2300eeb0 <af_pin_table>
    gpio_cfg.drive = 2;
23003d50:	10200793          	li	a5,258
23003d54:	00f11623          	sh	a5,12(sp)
    for (int i = 0; i < sizeof(af_pin_table) / sizeof(af_pin_table[0]); i++) {
23003d58:	00448413          	addi	s0,s1,4
    gpio_cfg.drive = 2;
23003d5c:	0ff00793          	li	a5,255
23003d60:	03c48493          	addi	s1,s1,60
23003d64:	4501                	li	a0,0
    uint8_t hbn_gpio_mask = 0x1f;
23003d66:	4a7d                	li	s4,31
    uint8_t hbn_aon_ie = 0;
23003d68:	4981                	li	s3,0
        gpio_cfg.gpioMode = GPIO_MODE_AF;
23003d6a:	4d89                	li	s11,2
        if ((af_pin_table[i].pin > GPIO_PIN_8) && (af_pin_table[i].pin < GPIO_PIN_13)) {
23003d6c:	490d                	li	s2,3
        } else if ((af_pin_table[i].func & 0xF0) == 0xF0) {
23003d6e:	0f000a93          	li	s5,240
        } else if (af_pin_table[i].func == GPIO_FUN_PWM) {
23003d72:	4ba1                	li	s7,8
        } else if (af_pin_table[i].func == GPIO_FUN_QDEC) {
23003d74:	4b51                	li	s6,20
        } else if (af_pin_table[i].func == GPIO_FUN_QDEC_LED) {
23003d76:	0d300c13          	li	s8,211
        gpio_cfg.gpioFun = af_pin_table[i].func;
23003d7a:	0ff7f593          	zext.b	a1,a5
        if ((af_pin_table[i].pin > GPIO_PIN_8) && (af_pin_table[i].pin < GPIO_PIN_13)) {
23003d7e:	ff750713          	addi	a4,a0,-9
        gpio_cfg.gpioMode = GPIO_MODE_AF;
23003d82:	01b11523          	sh	s11,10(sp)
        gpio_cfg.gpioPin = af_pin_table[i].pin;
23003d86:	00a10423          	sb	a0,8(sp)
        gpio_cfg.gpioFun = af_pin_table[i].func;
23003d8a:	00b104a3          	sb	a1,9(sp)
        if ((af_pin_table[i].pin > GPIO_PIN_8) && (af_pin_table[i].pin < GPIO_PIN_13)) {
23003d8e:	0ff77693          	zext.b	a3,a4
23003d92:	02d96263          	bltu	s2,a3,23003db6 <board_init+0x8e>
            if ((af_pin_table[i].func != 10) && ((af_pin_table[i].func < GPIO_FUN_GPIO_OUTPUT_UP) || (af_pin_table[i].func > GPIO_FUN_GPIO_OUTPUT_NONE)))
23003d96:	4629                	li	a2,10
23003d98:	06c78163          	beq	a5,a2,23003dfa <board_init+0xd2>
23003d9c:	f2078613          	addi	a2,a5,-224
23003da0:	0642                	slli	a2,a2,0x10
23003da2:	8241                	srli	a2,a2,0x10
23003da4:	00cdf963          	bgeu	s11,a2,23003db6 <board_init+0x8e>
                hbn_aon_ie |= (1 << (af_pin_table[i].pin - 9));
23003da8:	4605                	li	a2,1
23003daa:	00e61633          	sll	a2,a2,a4
23003dae:	013669b3          	or	s3,a2,s3
23003db2:	0ff9f993          	zext.b	s3,s3
        if (af_pin_table[i].func == GPIO_FUN_UNUSED) {
23003db6:	0ff00613          	li	a2,255
23003dba:	02c78863          	beq	a5,a2,23003dea <board_init+0xc2>
        } else if (af_pin_table[i].func == GPIO_FUN_WAKEUP) {
23003dbe:	0fe00613          	li	a2,254
23003dc2:	04c78e63          	beq	a5,a2,23003e1e <board_init+0xf6>
        } else if ((af_pin_table[i].func == GPIO_FUN_USB) || (af_pin_table[i].func == GPIO_FUN_DAC) || (af_pin_table[i].func == GPIO_FUN_ADC)) {
23003dc6:	f3078713          	addi	a4,a5,-208
23003dca:	0742                	slli	a4,a4,0x10
23003dcc:	8341                	srli	a4,a4,0x10
23003dce:	02ede663          	bltu	s11,a4,23003dfa <board_init+0xd2>
            gpio_cfg.gpioFun = GPIO_FUN_ANALOG;
23003dd2:	47a9                	li	a5,10
23003dd4:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_ANALOG;
23003dd8:	20300793          	li	a5,515
23003ddc:	00f11523          	sh	a5,10(sp)
        GLB_GPIO_Init(&gpio_cfg);
23003de0:	0028                	addi	a0,sp,8
23003de2:	1f010097          	auipc	ra,0x1f010
23003de6:	346080e7          	jalr	838(ra) # 42014128 <GLB_GPIO_Init>
    for (int i = 0; i < sizeof(af_pin_table) / sizeof(af_pin_table[0]); i++) {
23003dea:	04940963          	beq	s0,s1,23003e3c <board_init+0x114>
        gpio_cfg.gpioPin = af_pin_table[i].pin;
23003dee:	00044503          	lbu	a0,0(s0)
        gpio_cfg.gpioFun = af_pin_table[i].func;
23003df2:	00245783          	lhu	a5,2(s0)
23003df6:	0411                	addi	s0,s0,4
23003df8:	b749                	j	23003d7a <board_init+0x52>
        } else if ((af_pin_table[i].func & 0xF0) == 0xF0) {
23003dfa:	0f07f713          	andi	a4,a5,240
23003dfe:	0b570163          	beq	a4,s5,23003ea0 <board_init+0x178>
        } else if (af_pin_table[i].func == GPIO_FUN_PWM) {
23003e02:	09778163          	beq	a5,s7,23003e84 <board_init+0x15c>
        } else if (af_pin_table[i].func == GPIO_FUN_QDEC) {
23003e06:	0b678d63          	beq	a5,s6,23003ec0 <board_init+0x198>
        } else if (af_pin_table[i].func == GPIO_FUN_QDEC_LED) {
23003e0a:	0d878263          	beq	a5,s8,23003ece <board_init+0x1a6>
        } else if (af_pin_table[i].func == GPIO_FUN_CLK_OUT) {
23003e0e:	e7f9                	bnez	a5,23003edc <board_init+0x1b4>
            if (af_pin_table[i].pin % 2) {
23003e10:	8905                	andi	a0,a0,1
23003e12:	12050563          	beqz	a0,23003f3c <board_init+0x214>
                GLB_Set_Chip_Out_1_CLK_Sel(GLB_CHIP_CLK_OUT_I2S_REF_CLK);
23003e16:	4505                	li	a0,1
23003e18:	13c030ef          	jal	ra,23006f54 <GLB_Set_Chip_Out_1_CLK_Sel>
23003e1c:	b7d1                	j	23003de0 <board_init+0xb8>
            if (af_pin_table[i].pin < GPIO_PIN_8) {
23003e1e:	479d                	li	a5,7
23003e20:	06a7e663          	bltu	a5,a0,23003e8c <board_init+0x164>
                tmpVal = BL_RD_REG(PDS_BASE, PDS_GPIO_INT);
23003e24:	4000e737          	lui	a4,0x4000e
23003e28:	433c                	lw	a5,64(a4)
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_GPIO_INT_SELECT, af_pin_table[i].pin);
23003e2a:	0522                	slli	a0,a0,0x8
23003e2c:	88e7f793          	andi	a5,a5,-1906
23003e30:	8fc9                	or	a5,a5,a0
                tmpVal = BL_CLR_REG_BIT(tmpVal, PDS_GPIO_INT_MASK);
23003e32:	0407e793          	ori	a5,a5,64
                BL_WR_REG(PDS_BASE, PDS_GPIO_INT, tmpVal);
23003e36:	c33c                	sw	a5,64(a4)
    for (int i = 0; i < sizeof(af_pin_table) / sizeof(af_pin_table[0]); i++) {
23003e38:	fa941be3          	bne	s0,s1,23003dee <board_init+0xc6>
    tmpVal = BL_RD_REG(HBN_BASE, HBN_IRQ_MODE);
23003e3c:	4000f6b7          	lui	a3,0x4000f
23003e40:	4adc                	lw	a5,20(a3)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_PIN_WAKEUP_MASK, hbn_gpio_mask);
23003e42:	0a0e                	slli	s4,s4,0x3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_REG_AON_PAD_IE_SMT, hbn_aon_ie);
23003e44:	7779                	lui	a4,0xffffe
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_PIN_WAKEUP_MASK, hbn_gpio_mask);
23003e46:	f077f793          	andi	a5,a5,-249
23003e4a:	00fa67b3          	or	a5,s4,a5
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_REG_AON_PAD_IE_SMT, hbn_aon_ie);
23003e4e:	0ff70713          	addi	a4,a4,255 # ffffe0ff <__HeapLimit+0xbdfce0ff>
23003e52:	8f7d                	and	a4,a4,a5
23003e54:	00899793          	slli	a5,s3,0x8
23003e58:	8fd9                	or	a5,a5,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_PIN_WAKEUP_MODE, HBN_GPIO_INT_TRIGGER_ASYNC_FALLING_EDGE);
23003e5a:	7741                	lui	a4,0xffff0
23003e5c:	1761                	addi	a4,a4,-8
    board_clock_init();
    board_pin_mux_init();
23003e5e:	40b6                	lw	ra,76(sp)
23003e60:	4426                	lw	s0,72(sp)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_PIN_WAKEUP_MODE, HBN_GPIO_INT_TRIGGER_ASYNC_FALLING_EDGE);
23003e62:	8ff9                	and	a5,a5,a4
23003e64:	0047e793          	ori	a5,a5,4
    BL_WR_REG(HBN_BASE, HBN_IRQ_MODE, tmpVal);
23003e68:	cadc                	sw	a5,20(a3)
23003e6a:	4496                	lw	s1,68(sp)
23003e6c:	4906                	lw	s2,64(sp)
23003e6e:	59f2                	lw	s3,60(sp)
23003e70:	5a62                	lw	s4,56(sp)
23003e72:	5ad2                	lw	s5,52(sp)
23003e74:	5b42                	lw	s6,48(sp)
23003e76:	5bb2                	lw	s7,44(sp)
23003e78:	5c22                	lw	s8,40(sp)
23003e7a:	5c92                	lw	s9,36(sp)
23003e7c:	5d02                	lw	s10,32(sp)
23003e7e:	4df2                	lw	s11,28(sp)
23003e80:	6161                	addi	sp,sp,80
23003e82:	8082                	ret
            gpio_cfg.pullType = GPIO_PULL_DOWN;
23003e84:	4785                	li	a5,1
23003e86:	00f105a3          	sb	a5,11(sp)
23003e8a:	bf99                	j	23003de0 <board_init+0xb8>
            } else if ((af_pin_table[i].pin > GPIO_PIN_8) && (af_pin_table[i].pin < GPIO_PIN_13)) {
23003e8c:	f4d96fe3          	bltu	s2,a3,23003dea <board_init+0xc2>
                hbn_gpio_mask &= ~(1 << (af_pin_table[i].pin - 9));
23003e90:	4785                	li	a5,1
23003e92:	00e79733          	sll	a4,a5,a4
23003e96:	fff74713          	not	a4,a4
23003e9a:	01477a33          	and	s4,a4,s4
23003e9e:	b7b1                	j	23003dea <board_init+0xc2>
            uint8_t uart_func = af_pin_table[i].func & 0x07;
23003ea0:	0075fd13          	andi	s10,a1,7
            uint8_t uart_sig = gpio_cfg.gpioPin % 8;
23003ea4:	00757c93          	andi	s9,a0,7
            GLB_UART_Fun_Sel((GLB_UART_SIG_Type)uart_sig, (GLB_UART_SIG_FUN_Type)uart_func);
23003ea8:	85ea                	mv	a1,s10
            gpio_cfg.gpioFun = GPIO_FUN_UART;
23003eaa:	471d                	li	a4,7
            GLB_UART_Fun_Sel((GLB_UART_SIG_Type)uart_sig, (GLB_UART_SIG_FUN_Type)uart_func);
23003eac:	8566                	mv	a0,s9
            gpio_cfg.gpioFun = GPIO_FUN_UART;
23003eae:	00e104a3          	sb	a4,9(sp)
            GLB_UART_Fun_Sel((GLB_UART_SIG_Type)uart_sig, (GLB_UART_SIG_FUN_Type)uart_func);
23003eb2:	2e2030ef          	jal	ra,23007194 <GLB_UART_Fun_Sel>
            GLB_UART_Fun_Sel((GLB_UART_SIG_Type)uart_func, (GLB_UART_SIG_FUN_Type)uart_sig);
23003eb6:	85e6                	mv	a1,s9
23003eb8:	856a                	mv	a0,s10
23003eba:	2da030ef          	jal	ra,23007194 <GLB_UART_Fun_Sel>
23003ebe:	b70d                	j	23003de0 <board_init+0xb8>
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23003ec0:	20000793          	li	a5,512
            gpio_cfg.gpioFun = GPIO_FUN_QDEC;
23003ec4:	016104a3          	sb	s6,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23003ec8:	00f11523          	sh	a5,10(sp)
23003ecc:	bf11                	j	23003de0 <board_init+0xb8>
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23003ece:	20100793          	li	a5,513
            gpio_cfg.gpioFun = GPIO_FUN_QDEC;
23003ed2:	016104a3          	sb	s6,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23003ed6:	00f11523          	sh	a5,10(sp)
23003eda:	b719                	j	23003de0 <board_init+0xb8>
        } else if ((af_pin_table[i].func == GPIO_FUN_GPIO_INPUT_UP) || (af_pin_table[i].func == GPIO_FUN_GPIO_EXTI_FALLING_EDGE) || (af_pin_table[i].func == GPIO_FUN_GPIO_EXTI_LOW_LEVEL)) {
23003edc:	0e300713          	li	a4,227
23003ee0:	06e78263          	beq	a5,a4,23003f44 <board_init+0x21c>
23003ee4:	0e700713          	li	a4,231
23003ee8:	06e78e63          	beq	a5,a4,23003f64 <board_init+0x23c>
23003eec:	0e900713          	li	a4,233
23003ef0:	06e78063          	beq	a5,a4,23003f50 <board_init+0x228>
        } else if ((af_pin_table[i].func == GPIO_FUN_GPIO_INPUT_DOWN) || (af_pin_table[i].func == GPIO_FUN_GPIO_EXTI_RISING_EDGE) || (af_pin_table[i].func == GPIO_FUN_GPIO_EXTI_HIGH_LEVEL)) {
23003ef4:	0e400713          	li	a4,228
23003ef8:	06e78863          	beq	a5,a4,23003f68 <board_init+0x240>
23003efc:	0e600713          	li	a4,230
23003f00:	08e78863          	beq	a5,a4,23003f90 <board_init+0x268>
23003f04:	0e800713          	li	a4,232
23003f08:	06e78863          	beq	a5,a4,23003f78 <board_init+0x250>
        } else if (af_pin_table[i].func == GPIO_FUN_GPIO_INPUT_NONE) {
23003f0c:	0e500713          	li	a4,229
23003f10:	08e78263          	beq	a5,a4,23003f94 <board_init+0x26c>
        } else if (af_pin_table[i].func == GPIO_FUN_GPIO_OUTPUT_UP) {
23003f14:	0e000713          	li	a4,224
23003f18:	08e78663          	beq	a5,a4,23003fa4 <board_init+0x27c>
        } else if (af_pin_table[i].func == GPIO_FUN_GPIO_OUTPUT_DOWN) {
23003f1c:	0e100713          	li	a4,225
23003f20:	08e78963          	beq	a5,a4,23003fb2 <board_init+0x28a>
        } else if (af_pin_table[i].func == GPIO_FUN_GPIO_OUTPUT_NONE) {
23003f24:	0e200713          	li	a4,226
23003f28:	eae79ce3          	bne	a5,a4,23003de0 <board_init+0xb8>
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003f2c:	47ad                	li	a5,11
23003f2e:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23003f32:	20100793          	li	a5,513
23003f36:	00f11523          	sh	a5,10(sp)
23003f3a:	b55d                	j	23003de0 <board_init+0xb8>
                GLB_Set_Chip_Out_0_CLK_Sel(GLB_CHIP_CLK_OUT_I2S_REF_CLK);
23003f3c:	4505                	li	a0,1
23003f3e:	7ff020ef          	jal	ra,23006f3c <GLB_Set_Chip_Out_0_CLK_Sel>
23003f42:	bd79                	j	23003de0 <board_init+0xb8>
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003f44:	47ad                	li	a5,11
23003f46:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23003f4a:	00010523          	sb	zero,10(sp)
            if (af_pin_table[i].func == GPIO_FUN_GPIO_EXTI_FALLING_EDGE) {
23003f4e:	bd49                	j	23003de0 <board_init+0xb8>
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_LEVEL);
23003f50:	4609                	li	a2,2
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003f52:	47ad                	li	a5,11
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_LEVEL);
23003f54:	4585                	li	a1,1
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003f56:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23003f5a:	00010523          	sb	zero,10(sp)
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_LEVEL);
23003f5e:	2e8030ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23003f62:	bdbd                	j	23003de0 <board_init+0xb8>
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_PULSE);
23003f64:	4601                	li	a2,0
23003f66:	b7f5                	j	23003f52 <board_init+0x22a>
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003f68:	47ad                	li	a5,11
23003f6a:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23003f6e:	10000793          	li	a5,256
23003f72:	00f11523          	sh	a5,10(sp)
            if (af_pin_table[i].func == GPIO_FUN_GPIO_EXTI_RISING_EDGE) {
23003f76:	b5ad                	j	23003de0 <board_init+0xb8>
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23003f78:	460d                	li	a2,3
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003f7a:	47ad                	li	a5,11
23003f7c:	00f104a3          	sb	a5,9(sp)
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23003f80:	4585                	li	a1,1
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23003f82:	10000793          	li	a5,256
23003f86:	00f11523          	sh	a5,10(sp)
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23003f8a:	2bc030ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23003f8e:	bd89                	j	23003de0 <board_init+0xb8>
                GLB_Set_GPIO_IntMod(af_pin_table[i].pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_PULSE);
23003f90:	4605                	li	a2,1
23003f92:	b7e5                	j	23003f7a <board_init+0x252>
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003f94:	47ad                	li	a5,11
23003f96:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23003f9a:	20000793          	li	a5,512
23003f9e:	00f11523          	sh	a5,10(sp)
23003fa2:	bd3d                	j	23003de0 <board_init+0xb8>
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003fa4:	47ad                	li	a5,11
23003fa6:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23003faa:	4785                	li	a5,1
23003fac:	00f10523          	sb	a5,10(sp)
            gpio_cfg.pullType = GPIO_PULL_UP;
23003fb0:	bd05                	j	23003de0 <board_init+0xb8>
            gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23003fb2:	47ad                	li	a5,11
23003fb4:	00f104a3          	sb	a5,9(sp)
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23003fb8:	10100793          	li	a5,257
23003fbc:	00f11523          	sh	a5,10(sp)
23003fc0:	b505                	j	23003de0 <board_init+0xb8>

23003fc2 <system_clock_init>:
    tmpVal &= (~(1 << BL_AHB_SLAVE1_MJPEG));
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
}

void system_clock_init(void)
{
23003fc2:	1141                	addi	sp,sp,-16
#if XTAL_TYPE != EXTERNAL_XTAL_32M
    internal_rc32m_init();
    AON_Power_Off_XTAL();
#endif
    /*select root clock*/
    GLB_Set_System_CLK(XTAL_TYPE, BSP_ROOT_CLOCK_SOURCE);
23003fc4:	4591                	li	a1,4
23003fc6:	4505                	li	a0,1
{
23003fc8:	c606                	sw	ra,12(sp)
23003fca:	c422                	sw	s0,8(sp)
    GLB_Set_System_CLK(XTAL_TYPE, BSP_ROOT_CLOCK_SOURCE);
23003fcc:	1f011097          	auipc	ra,0x1f011
23003fd0:	9dc080e7          	jalr	-1572(ra) # 420149a8 <GLB_Set_System_CLK>
#if BSP_ROOT_CLOCK_SOURCE == ROOT_CLOCK_SOURCE_PLL_57P6M
    /* fix 57.6M */
    SystemCoreClockSet(57.6 * 1000 * 1000);
#endif
    /*set fclk/hclk and bclk clock*/
    GLB_Set_System_CLK_Div(BSP_FCLK_DIV, BSP_BCLK_DIV);
23003fd4:	4585                	li	a1,1
23003fd6:	4501                	li	a0,0
23003fd8:	1f011097          	auipc	ra,0x1f011
23003fdc:	860080e7          	jalr	-1952(ra) # 42014838 <GLB_Set_System_CLK_Div>

uint32_t system_clock_get(enum system_clock_type type)
{
    switch (type) {
        case SYSTEM_CLOCK_ROOT_CLOCK:
            if (GLB_Get_Root_CLK_Sel() == 0) {
23003fe0:	1f011097          	auipc	ra,0x1f011
23003fe4:	9aa080e7          	jalr	-1622(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
23003fe8:	c151                	beqz	a0,2300406c <system_clock_init+0xaa>
                return 32 * 1000 * 1000;
            } else if (GLB_Get_Root_CLK_Sel() == 1)
23003fea:	1f011097          	auipc	ra,0x1f011
23003fee:	9a0080e7          	jalr	-1632(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
23003ff2:	4705                	li	a4,1
23003ff4:	06e50c63          	beq	a0,a4,2300406c <system_clock_init+0xaa>
                return 32 * 1000 * 1000;
            else {
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
23003ff8:	400007b7          	lui	a5,0x40000
23003ffc:	439c                	lw	a5,0(a5)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
23003ffe:	8391                	srli	a5,a5,0x4
23004000:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
23004002:	cbb5                	beqz	a5,23004076 <system_clock_init+0xb4>
                    return 57.6 * 1000 * 1000;
                } else if (tmpVal == 1) {
23004004:	08e78363          	beq	a5,a4,2300408a <system_clock_init+0xc8>
                    return 96 * 1000 * 1000;
                } else if (tmpVal == 2) {
23004008:	4709                	li	a4,2
                    return 144 * 1000 * 1000;
                } else {
                    return 0;
2300400a:	4401                	li	s0,0
                } else if (tmpVal == 2) {
2300400c:	06e78a63          	beq	a5,a4,23004080 <system_clock_init+0xbe>
            }
        case SYSTEM_CLOCK_FCLK:
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1);

        case SYSTEM_CLOCK_BCLK:
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1) / (GLB_Get_BCLK_Div() + 1);
23004010:	1f011097          	auipc	ra,0x1f011
23004014:	98e080e7          	jalr	-1650(ra) # 4201499e <GLB_Get_HCLK_Div>
23004018:	0505                	addi	a0,a0,1
2300401a:	02a45433          	divu	s0,s0,a0
2300401e:	1f011097          	auipc	ra,0x1f011
23004022:	976080e7          	jalr	-1674(ra) # 42014994 <GLB_Get_BCLK_Div>
23004026:	00150613          	addi	a2,a0,1
    GLB_Set_MTimer_CLK(1, GLB_MTIMER_CLK_BCLK, mtimer_get_clk_src_div());
2300402a:	4581                	li	a1,0
2300402c:	4505                	li	a0,1
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1) / (GLB_Get_BCLK_Div() + 1);
2300402e:	02c45433          	divu	s0,s0,a2
    return (system_clock_get(SYSTEM_CLOCK_BCLK) / 1000 / 1000 - 1);
23004032:	000f4637          	lui	a2,0xf4
23004036:	24060613          	addi	a2,a2,576 # f4240 <StackSize+0xf3240>
2300403a:	02c45633          	divu	a2,s0,a2
    GLB_Set_MTimer_CLK(1, GLB_MTIMER_CLK_BCLK, mtimer_get_clk_src_div());
2300403e:	167d                	addi	a2,a2,-1
23004040:	08a030ef          	jal	ra,230070ca <GLB_Set_MTimer_CLK>
    PDS_Set_Audio_PLL_Freq(BSP_AUDIO_PLL_CLOCK_SOURCE - ROOT_CLOCK_SOURCE_AUPLL_12288000_HZ);
23004044:	4511                	li	a0,4
23004046:	1f011097          	auipc	ra,0x1f011
2300404a:	888080e7          	jalr	-1912(ra) # 420148ce <PDS_Set_Audio_PLL_Freq>
    HBN_32K_Sel(HBN_32K_RC);
2300404e:	4501                	li	a0,0
23004050:	1f011097          	auipc	ra,0x1f011
23004054:	842080e7          	jalr	-1982(ra) # 42014892 <HBN_32K_Sel>
    HBN_Power_Off_Xtal_32K();
23004058:	1f011097          	auipc	ra,0x1f011
2300405c:	85e080e7          	jalr	-1954(ra) # 420148b6 <HBN_Power_Off_Xtal_32K>
}
23004060:	4422                	lw	s0,8(sp)
23004062:	40b2                	lw	ra,12(sp)
    HBN_Set_XCLK_CLK_Sel(HBN_XCLK_CLK_XTAL);
23004064:	4505                	li	a0,1
}
23004066:	0141                	addi	sp,sp,16
    HBN_Set_XCLK_CLK_Sel(HBN_XCLK_CLK_XTAL);
23004068:	2b00306f          	j	23007318 <HBN_Set_XCLK_CLK_Sel>
                return 32 * 1000 * 1000;
2300406c:	01e85437          	lui	s0,0x1e85
23004070:	80040413          	addi	s0,s0,-2048 # 1e84800 <StackSize+0x1e83800>
23004074:	bf71                	j	23004010 <system_clock_init+0x4e>
                    return 57.6 * 1000 * 1000;
23004076:	036ef437          	lui	s0,0x36ef
2300407a:	80040413          	addi	s0,s0,-2048 # 36ee800 <StackSize+0x36ed800>
2300407e:	bf49                	j	23004010 <system_clock_init+0x4e>
                    return 144 * 1000 * 1000;
23004080:	08954437          	lui	s0,0x8954
23004084:	40040413          	addi	s0,s0,1024 # 8954400 <StackSize+0x8953400>
23004088:	b761                	j	23004010 <system_clock_init+0x4e>
                    return 96 * 1000 * 1000;
2300408a:	05b8e437          	lui	s0,0x5b8e
2300408e:	80040413          	addi	s0,s0,-2048 # 5b8d800 <StackSize+0x5b8c800>
23004092:	bfbd                	j	23004010 <system_clock_init+0x4e>

23004094 <peripheral_clock_init>:
{
23004094:	1141                	addi	sp,sp,-16
23004096:	c422                	sw	s0,8(sp)
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CGEN_CFG1);
23004098:	40000437          	lui	s0,0x40000
2300409c:	505c                	lw	a5,36(s0)
    tmpVal &= (~(1 << BL_AHB_SLAVE1_MJPEG));
2300409e:	8000d737          	lui	a4,0x8000d
230040a2:	f9f70713          	addi	a4,a4,-97 # 8000cf9f <__HeapLimit+0x3dfdcf9f>
230040a6:	8ff9                	and	a5,a5,a4
{
230040a8:	c606                	sw	ra,12(sp)
230040aa:	c226                	sw	s1,4(sp)
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
230040ac:	d05c                	sw	a5,36(s0)
    GLB_Set_UART_CLK(ENABLE, HBN_UART_CLK_96M, BSP_UART_CLOCK_DIV);
230040ae:	4601                	li	a2,0
230040b0:	4585                	li	a1,1
230040b2:	4505                	li	a0,1
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CGEN_CFG1);
230040b4:	5044                	lw	s1,36(s0)
    GLB_Set_UART_CLK(ENABLE, HBN_UART_CLK_96M, BSP_UART_CLOCK_DIV);
230040b6:	649020ef          	jal	ra,23006efe <GLB_Set_UART_CLK>
    GLB_Set_I2C_CLK(ENABLE, BSP_I2C_CLOCK_DIV);
230040ba:	4581                	li	a1,0
230040bc:	4505                	li	a0,1
230040be:	6ad020ef          	jal	ra,23006f6a <GLB_Set_I2C_CLK>
    GLB_Set_SPI_CLK(ENABLE, BSP_SPI_CLOCK_DIV);
230040c2:	4581                	li	a1,0
230040c4:	4505                	li	a0,1
230040c6:	6df020ef          	jal	ra,23006fa4 <GLB_Set_SPI_CLK>
    tmpVal |= (1 << BL_AHB_SLAVE1_TMR);
230040ca:	002f0737          	lui	a4,0x2f0
230040ce:	8f45                	or	a4,a4,s1
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
230040d0:	d058                	sw	a4,36(s0)
    uint32_t tmp = BL_RD_REG(TIMER_BASE, TIMER_TCCR);
230040d2:	4000a7b7          	lui	a5,0x4000a
230040d6:	5007a683          	lw	a3,1280(a5) # 4000a500 <__dtcm_load_addr+0x1cff9d80>
    tmp = BL_SET_REG_BITS_VAL(tmp, TIMER_TCDR2, BSP_TIMER0_CLOCK_DIV);
230040da:	7641                	lui	a2,0xffff0
230040dc:	0ff60613          	addi	a2,a2,255 # ffff00ff <__HeapLimit+0xbdfc00ff>
    tmp = BL_SET_REG_BITS_VAL(tmp, TIMER_CS_1, TIMER_CLKSRC_FCLK);
230040e0:	9acd                	andi	a3,a3,-13
    BL_WR_REG(TIMER_BASE, TIMER_TCCR, tmp);
230040e2:	50d7a023          	sw	a3,1280(a5)
    tmp = BL_RD_REG(TIMER_BASE, TIMER_TCDR);
230040e6:	5bc7a683          	lw	a3,1468(a5)
    tmp1 = BL_SET_REG_BITS_VAL(tmp1, TIMER_TCDR3, BSP_TIMER1_CLOCK_DIV);
230040ea:	ff010537          	lui	a0,0xff010
230040ee:	157d                	addi	a0,a0,-1
    tmp = BL_SET_REG_BITS_VAL(tmp, TIMER_TCDR2, BSP_TIMER0_CLOCK_DIV);
230040f0:	8ef1                	and	a3,a3,a2
    BL_WR_REG(TIMER_BASE, TIMER_TCDR, tmp);
230040f2:	5ad7ae23          	sw	a3,1468(a5)
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
230040f6:	d058                	sw	a4,36(s0)
    uint32_t tmp1 = BL_RD_REG(TIMER_BASE, TIMER_TCCR);
230040f8:	5007a683          	lw	a3,1280(a5)
    tmpVal |= (1 << BL_AHB_SLAVE1_PWM);
230040fc:	003f05b7          	lui	a1,0x3f0
23004100:	8dc5                	or	a1,a1,s1
    tmp1 = BL_SET_REG_BITS_VAL(tmp1, TIMER_CS_2, TIMER_CLKSRC_FCLK);
23004102:	f9f6f693          	andi	a3,a3,-97
    BL_WR_REG(TIMER_BASE, TIMER_TCCR, tmp1);
23004106:	50d7a023          	sw	a3,1280(a5)
    tmp1 = BL_RD_REG(TIMER_BASE, TIMER_TCDR);
2300410a:	5bc7a603          	lw	a2,1468(a5)
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
2300410e:	43078693          	addi	a3,a5,1072
        BL_WR_REG(PWMx, PWM_CLKDIV, BSP_PWM_CLOCK_DIV + 1);
23004112:	02000813          	li	a6,32
    tmp1 = BL_SET_REG_BITS_VAL(tmp1, TIMER_TCDR3, BSP_TIMER1_CLOCK_DIV);
23004116:	8e69                	and	a2,a2,a0
    BL_WR_REG(TIMER_BASE, TIMER_TCDR, tmp1);
23004118:	5ac7ae23          	sw	a2,1468(a5)
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
2300411c:	d058                	sw	a4,36(s0)
    uint32_t tmpwdt = BL_RD_REG(TIMER_BASE, TIMER_TCCR);
2300411e:	5007a603          	lw	a2,1280(a5)
    uint32_t timeoutCnt = 160 * 1000;
23004122:	00027737          	lui	a4,0x27
23004126:	10070713          	addi	a4,a4,256 # 27100 <StackSize+0x26100>
    tmpwdt = BL_SET_REG_BITS_VAL(tmpwdt, TIMER_CS_WDT, TIMER_CLKSRC_FCLK);
2300412a:	cff67613          	andi	a2,a2,-769
    BL_WR_REG(TIMER_BASE, TIMER_TCCR, tmpwdt);
2300412e:	50c7a023          	sw	a2,1280(a5)
    tmpwdt = BL_RD_REG(TIMER_BASE, TIMER_TCDR);
23004132:	5bc7a603          	lw	a2,1468(a5)
    for (int i = 0; i < 5; i++) {
23004136:	4d078513          	addi	a0,a5,1232
    tmpwdt = BL_SET_REG_BITS_VAL(tmpwdt, TIMER_WCDR, BSP_WDT_CLOCK_DIV);
2300413a:	0622                	slli	a2,a2,0x8
2300413c:	8221                	srli	a2,a2,0x8
    BL_WR_REG(TIMER_BASE, TIMER_TCDR, tmpwdt);
2300413e:	5ac7ae23          	sw	a2,1468(a5)
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
23004142:	d04c                	sw	a1,36(s0)
        tmp_pwm = BL_RD_REG(PWMx, PWM_CONFIG);
23004144:	429c                	lw	a5,0(a3)
        BL_WR_REG(PWMx, PWM_CONFIG, BL_SET_REG_BIT(tmp_pwm, PWM_STOP_EN));
23004146:	0407e793          	ori	a5,a5,64
2300414a:	c29c                	sw	a5,0(a3)
        while (!BL_IS_REG_BIT_SET(BL_RD_REG(PWMx, PWM_CONFIG), PWM_STS_TOP)) {
2300414c:	a019                	j	23004152 <peripheral_clock_init+0xbe>
            timeoutCnt--;
2300414e:	177d                	addi	a4,a4,-1
            if (timeoutCnt == 0) {
23004150:	cf29                	beqz	a4,230041aa <peripheral_clock_init+0x116>
        while (!BL_IS_REG_BIT_SET(BL_RD_REG(PWMx, PWM_CONFIG), PWM_STS_TOP)) {
23004152:	429c                	lw	a5,0(a3)
23004154:	0807f793          	andi	a5,a5,128
23004158:	dbfd                	beqz	a5,2300414e <peripheral_clock_init+0xba>
        tmp_pwm = BL_RD_REG(PWMx, PWM_CONFIG);
2300415a:	429c                	lw	a5,0(a3)
    for (int i = 0; i < 5; i++) {
2300415c:	02068693          	addi	a3,a3,32 # 4000f020 <__dtcm_load_addr+0x1cffe8a0>
        tmp_pwm = BL_SET_REG_BITS_VAL(tmp_pwm, PWM_REG_CLK_SEL, PWM_CLK_32K);
23004160:	9bf1                	andi	a5,a5,-4
23004162:	0027e793          	ori	a5,a5,2
        BL_WR_REG(PWMx, PWM_CONFIG, tmp_pwm);
23004166:	fef6a023          	sw	a5,-32(a3)
        BL_WR_REG(PWMx, PWM_CLKDIV, BSP_PWM_CLOCK_DIV + 1);
2300416a:	fd06a823          	sw	a6,-48(a3)
    for (int i = 0; i < 5; i++) {
2300416e:	fca69be3          	bne	a3,a0,23004144 <peripheral_clock_init+0xb0>
    GLB_Set_I2S_CLK(ENABLE, GLB_I2S_OUT_REF_CLK_NONE);
23004172:	4581                	li	a1,0
23004174:	4505                	li	a0,1
23004176:	51d020ef          	jal	ra,23006e92 <GLB_Set_I2S_CLK>
    GLB_Set_ADC_CLK(ENABLE, GLB_ADC_CLK_XCLK, BSP_ADC_CLOCK_DIV);
2300417a:	4601                	li	a2,0
2300417c:	4585                	li	a1,1
2300417e:	4505                	li	a0,1
23004180:	795020ef          	jal	ra,23007114 <GLB_Set_ADC_CLK>
    GLB_Set_DAC_CLK(ENABLE, GLB_DAC_CLK_AUDIO_PLL, BSP_DAC_CLOCK_DIV + 1);
23004184:	460d                	li	a2,3
23004186:	4589                	li	a1,2
23004188:	4505                	li	a0,1
2300418a:	7cb020ef          	jal	ra,23007154 <GLB_Set_DAC_CLK>
    GLB_Set_QDEC_CLK(GLB_QDEC_CLK_XCLK, BSP_QDEC_KEYSCAN_CLOCK_DIV);
2300418e:	45fd                	li	a1,31
23004190:	4501                	li	a0,0
23004192:	557020ef          	jal	ra,23006ee8 <GLB_Set_QDEC_CLK>
    GLB_Set_USB_CLK(1);
23004196:	4505                	li	a0,1
23004198:	52f020ef          	jal	ra,23006ec6 <GLB_Set_USB_CLK>
    tmpVal |= (1 << BL_AHB_SLAVE1_DMA);
2300419c:	1f3f17b7          	lui	a5,0x1f3f1
230041a0:	0791                	addi	a5,a5,4
230041a2:	8cdd                	or	s1,s1,a5
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
230041a4:	400007b7          	lui	a5,0x40000
230041a8:	d3c4                	sw	s1,36(a5)
}
230041aa:	40b2                	lw	ra,12(sp)
230041ac:	4422                	lw	s0,8(sp)
230041ae:	4492                	lw	s1,4(sp)
230041b0:	0141                	addi	sp,sp,16
230041b2:	8082                	ret

230041b4 <system_clock_get>:
    switch (type) {
230041b4:	478d                	li	a5,3
230041b6:	0ef50b63          	beq	a0,a5,230042ac <system_clock_get+0xf8>
{
230041ba:	1141                	addi	sp,sp,-16
230041bc:	c422                	sw	s0,8(sp)
230041be:	c606                	sw	ra,12(sp)
230041c0:	c226                	sw	s1,4(sp)
230041c2:	c04a                	sw	s2,0(sp)
230041c4:	842a                	mv	s0,a0
    switch (type) {
230041c6:	04a7e063          	bltu	a5,a0,23004206 <system_clock_get+0x52>
230041ca:	4485                	li	s1,1
230041cc:	0e950563          	beq	a0,s1,230042b6 <system_clock_get+0x102>
230041d0:	4909                	li	s2,2
230041d2:	05251a63          	bne	a0,s2,23004226 <system_clock_get+0x72>
            if (GLB_Get_Root_CLK_Sel() == 0) {
230041d6:	1f010097          	auipc	ra,0x1f010
230041da:	7b4080e7          	jalr	1972(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
230041de:	cd59                	beqz	a0,2300427c <system_clock_get+0xc8>
            } else if (GLB_Get_Root_CLK_Sel() == 1)
230041e0:	1f010097          	auipc	ra,0x1f010
230041e4:	7aa080e7          	jalr	1962(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
230041e8:	08950a63          	beq	a0,s1,2300427c <system_clock_get+0xc8>
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
230041ec:	400007b7          	lui	a5,0x40000
230041f0:	439c                	lw	a5,0(a5)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
230041f2:	8391                	srli	a5,a5,0x4
230041f4:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
230041f6:	12078363          	beqz	a5,2300431c <system_clock_get+0x168>
                } else if (tmpVal == 1) {
230041fa:	14978563          	beq	a5,s1,23004344 <system_clock_get+0x190>
                } else if (tmpVal == 2) {
230041fe:	10878063          	beq	a5,s0,230042fe <system_clock_get+0x14a>
                    return 0;
23004202:	4401                	li	s0,0
23004204:	a041                	j	23004284 <system_clock_get+0xd0>
    switch (type) {
23004206:	4791                	li	a5,4
23004208:	04f50c63          	beq	a0,a5,23004260 <system_clock_get+0xac>
2300420c:	4795                	li	a5,5
2300420e:	04f51263          	bne	a0,a5,23004252 <system_clock_get+0x9e>
            } else if (BSP_AUDIO_PLL_CLOCK_SOURCE == ROOT_CLOCK_SOURCE_AUPLL_5644800_HZ) {
                return 5644800;
            } else if (BSP_AUDIO_PLL_CLOCK_SOURCE == ROOT_CLOCK_SOURCE_AUPLL_24576000_HZ) {
                return 24576000;
            } else if (BSP_AUDIO_PLL_CLOCK_SOURCE == ROOT_CLOCK_SOURCE_AUPLL_24000000_HZ) {
                return 24000000;
23004212:	016e3537          	lui	a0,0x16e3
23004216:	60050513          	addi	a0,a0,1536 # 16e3600 <StackSize+0x16e2600>
        default:
            break;
    }

    return 0;
}
2300421a:	40b2                	lw	ra,12(sp)
2300421c:	4422                	lw	s0,8(sp)
2300421e:	4492                	lw	s1,4(sp)
23004220:	4902                	lw	s2,0(sp)
23004222:	0141                	addi	sp,sp,16
23004224:	8082                	ret
    switch (type) {
23004226:	e515                	bnez	a0,23004252 <system_clock_get+0x9e>
            if (GLB_Get_Root_CLK_Sel() == 0) {
23004228:	1f010097          	auipc	ra,0x1f010
2300422c:	762080e7          	jalr	1890(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
23004230:	c129                	beqz	a0,23004272 <system_clock_get+0xbe>
            } else if (GLB_Get_Root_CLK_Sel() == 1)
23004232:	1f010097          	auipc	ra,0x1f010
23004236:	758080e7          	jalr	1880(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
2300423a:	02950c63          	beq	a0,s1,23004272 <system_clock_get+0xbe>
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
2300423e:	400007b7          	lui	a5,0x40000
23004242:	439c                	lw	a5,0(a5)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
23004244:	8391                	srli	a5,a5,0x4
23004246:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
23004248:	cff9                	beqz	a5,23004326 <system_clock_get+0x172>
                } else if (tmpVal == 1) {
2300424a:	10978263          	beq	a5,s1,2300434e <system_clock_get+0x19a>
                } else if (tmpVal == 2) {
2300424e:	0b278d63          	beq	a5,s2,23004308 <system_clock_get+0x154>
}
23004252:	40b2                	lw	ra,12(sp)
23004254:	4422                	lw	s0,8(sp)
23004256:	4492                	lw	s1,4(sp)
23004258:	4902                	lw	s2,0(sp)
    return 0;
2300425a:	4501                	li	a0,0
}
2300425c:	0141                	addi	sp,sp,16
2300425e:	8082                	ret
23004260:	40b2                	lw	ra,12(sp)
23004262:	4422                	lw	s0,8(sp)
    switch (type) {
23004264:	6521                	lui	a0,0x8
}
23004266:	4492                	lw	s1,4(sp)
23004268:	4902                	lw	s2,0(sp)
    switch (type) {
2300426a:	d0050513          	addi	a0,a0,-768 # 7d00 <StackSize+0x6d00>
}
2300426e:	0141                	addi	sp,sp,16
23004270:	8082                	ret
                return 32 * 1000 * 1000;
23004272:	01e85537          	lui	a0,0x1e85
23004276:	80050513          	addi	a0,a0,-2048 # 1e84800 <StackSize+0x1e83800>
2300427a:	b745                	j	2300421a <system_clock_get+0x66>
2300427c:	01e85437          	lui	s0,0x1e85
23004280:	80040413          	addi	s0,s0,-2048 # 1e84800 <StackSize+0x1e83800>
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1) / (GLB_Get_BCLK_Div() + 1);
23004284:	1f010097          	auipc	ra,0x1f010
23004288:	71a080e7          	jalr	1818(ra) # 4201499e <GLB_Get_HCLK_Div>
2300428c:	0505                	addi	a0,a0,1
2300428e:	02a45433          	divu	s0,s0,a0
23004292:	1f010097          	auipc	ra,0x1f010
23004296:	702080e7          	jalr	1794(ra) # 42014994 <GLB_Get_BCLK_Div>
2300429a:	0505                	addi	a0,a0,1
}
2300429c:	40b2                	lw	ra,12(sp)
2300429e:	4492                	lw	s1,4(sp)
230042a0:	4902                	lw	s2,0(sp)
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1) / (GLB_Get_BCLK_Div() + 1);
230042a2:	02a45533          	divu	a0,s0,a0
}
230042a6:	4422                	lw	s0,8(sp)
230042a8:	0141                	addi	sp,sp,16
230042aa:	8082                	ret
            return 32000000;
230042ac:	01e85537          	lui	a0,0x1e85
230042b0:	80050513          	addi	a0,a0,-2048 # 1e84800 <StackSize+0x1e83800>
}
230042b4:	8082                	ret
            if (GLB_Get_Root_CLK_Sel() == 0) {
230042b6:	1f010097          	auipc	ra,0x1f010
230042ba:	6d4080e7          	jalr	1748(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
230042be:	c91d                	beqz	a0,230042f4 <system_clock_get+0x140>
            } else if (GLB_Get_Root_CLK_Sel() == 1)
230042c0:	1f010097          	auipc	ra,0x1f010
230042c4:	6ca080e7          	jalr	1738(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
230042c8:	02850663          	beq	a0,s0,230042f4 <system_clock_get+0x140>
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
230042cc:	400007b7          	lui	a5,0x40000
230042d0:	439c                	lw	a5,0(a5)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
230042d2:	8391                	srli	a5,a5,0x4
230042d4:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
230042d6:	cfa9                	beqz	a5,23004330 <system_clock_get+0x17c>
                } else if (tmpVal == 1) {
230042d8:	06878163          	beq	a5,s0,2300433a <system_clock_get+0x186>
                } else if (tmpVal == 2) {
230042dc:	4709                	li	a4,2
                    return 0;
230042de:	4401                	li	s0,0
                } else if (tmpVal == 2) {
230042e0:	02e78963          	beq	a5,a4,23004312 <system_clock_get+0x15e>
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1);
230042e4:	1f010097          	auipc	ra,0x1f010
230042e8:	6ba080e7          	jalr	1722(ra) # 4201499e <GLB_Get_HCLK_Div>
230042ec:	0505                	addi	a0,a0,1
230042ee:	02a45533          	divu	a0,s0,a0
230042f2:	b725                	j	2300421a <system_clock_get+0x66>
                return 32 * 1000 * 1000;
230042f4:	01e85537          	lui	a0,0x1e85
230042f8:	80050413          	addi	s0,a0,-2048 # 1e84800 <StackSize+0x1e83800>
230042fc:	b7e5                	j	230042e4 <system_clock_get+0x130>
                    return 144 * 1000 * 1000;
230042fe:	08954437          	lui	s0,0x8954
23004302:	40040413          	addi	s0,s0,1024 # 8954400 <StackSize+0x8953400>
23004306:	bfbd                	j	23004284 <system_clock_get+0xd0>
23004308:	08954537          	lui	a0,0x8954
2300430c:	40050513          	addi	a0,a0,1024 # 8954400 <StackSize+0x8953400>
23004310:	b729                	j	2300421a <system_clock_get+0x66>
23004312:	08954537          	lui	a0,0x8954
23004316:	40050413          	addi	s0,a0,1024 # 8954400 <StackSize+0x8953400>
2300431a:	b7e9                	j	230042e4 <system_clock_get+0x130>
                    return 57.6 * 1000 * 1000;
2300431c:	036ef437          	lui	s0,0x36ef
23004320:	80040413          	addi	s0,s0,-2048 # 36ee800 <StackSize+0x36ed800>
23004324:	b785                	j	23004284 <system_clock_get+0xd0>
23004326:	036ef537          	lui	a0,0x36ef
2300432a:	80050513          	addi	a0,a0,-2048 # 36ee800 <StackSize+0x36ed800>
2300432e:	b5f5                	j	2300421a <system_clock_get+0x66>
23004330:	036ef537          	lui	a0,0x36ef
23004334:	80050413          	addi	s0,a0,-2048 # 36ee800 <StackSize+0x36ed800>
23004338:	b775                	j	230042e4 <system_clock_get+0x130>
                    return 96 * 1000 * 1000;
2300433a:	05b8e537          	lui	a0,0x5b8e
2300433e:	80050413          	addi	s0,a0,-2048 # 5b8d800 <StackSize+0x5b8c800>
23004342:	b74d                	j	230042e4 <system_clock_get+0x130>
23004344:	05b8e437          	lui	s0,0x5b8e
23004348:	80040413          	addi	s0,s0,-2048 # 5b8d800 <StackSize+0x5b8c800>
2300434c:	bf25                	j	23004284 <system_clock_get+0xd0>
2300434e:	05b8e537          	lui	a0,0x5b8e
23004352:	80050513          	addi	a0,a0,-2048 # 5b8d800 <StackSize+0x5b8c800>
23004356:	b5d1                	j	2300421a <system_clock_get+0x66>

23004358 <peripheral_clock_get>:
uint32_t peripheral_clock_get(enum peripheral_clock_type type)
{
    uint32_t tmpVal;
    uint32_t div;

    switch (type) {
23004358:	4795                	li	a5,5
2300435a:	20f50263          	beq	a0,a5,2300455e <peripheral_clock_get+0x206>
{
2300435e:	1141                	addi	sp,sp,-16
23004360:	c422                	sw	s0,8(sp)
23004362:	c606                	sw	ra,12(sp)
23004364:	c226                	sw	s1,4(sp)
23004366:	c04a                	sw	s2,0(sp)
23004368:	842a                	mv	s0,a0
    switch (type) {
2300436a:	04a7e063          	bltu	a5,a0,230043aa <peripheral_clock_get+0x52>
2300436e:	4789                	li	a5,2
23004370:	1af50663          	beq	a0,a5,2300451c <peripheral_clock_get+0x1c4>
23004374:	08a7f163          	bgeu	a5,a0,230043f6 <peripheral_clock_get+0x9e>
23004378:	470d                	li	a4,3
2300437a:	16e50e63          	beq	a0,a4,230044f6 <peripheral_clock_get+0x19e>
                return system_clock_get(SYSTEM_CLOCK_XCLK) / (div + 1);
            }
#endif
#if defined(BSP_USING_DAC0)
        case PERIPHERAL_CLOCK_DAC:
            tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG32K_WAKEUP_CTRL);
2300437e:	40000737          	lui	a4,0x40000
23004382:	0a872503          	lw	a0,168(a4) # 400000a8 <__dtcm_load_addr+0x1cfef928>
            div = BL_GET_REG_BITS_VAL(tmpVal, GLB_DIG_512K_DIV);
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_DIG_CLK_SRC_SEL);
23004386:	01c55713          	srli	a4,a0,0x1c
2300438a:	8b0d                	andi	a4,a4,3
            div = BL_GET_REG_BITS_VAL(tmpVal, GLB_DIG_512K_DIV);
2300438c:	8141                	srli	a0,a0,0x10
2300438e:	07f57513          	andi	a0,a0,127
            if (tmpVal == GLB_DAC_CLK_AUDIO_PLL) {
23004392:	16f70e63          	beq	a4,a5,2300450e <peripheral_clock_get+0x1b6>
                return system_clock_get(SYSTEM_CLOCK_AUPLL) / div;
            } else if (tmpVal == GLB_DAC_CLK_XCLK) {
23004396:	4785                	li	a5,1
23004398:	0af71763          	bne	a4,a5,23004446 <peripheral_clock_get+0xee>
                return system_clock_get(SYSTEM_CLOCK_XCLK) / div;
2300439c:	01e857b7          	lui	a5,0x1e85
230043a0:	80078793          	addi	a5,a5,-2048 # 1e84800 <StackSize+0x1e83800>
230043a4:	02a7d533          	divu	a0,a5,a0
230043a8:	a209                	j	230044aa <peripheral_clock_get+0x152>
    switch (type) {
230043aa:	47a5                	li	a5,9
230043ac:	1ef50463          	beq	a0,a5,23004594 <peripheral_clock_get+0x23c>
230043b0:	08a7f563          	bgeu	a5,a0,2300443a <peripheral_clock_get+0xe2>
230043b4:	47a9                	li	a5,10
230043b6:	0ef51963          	bne	a0,a5,230044a8 <peripheral_clock_get+0x150>
                return system_clock_get(SYSTEM_CLOCK_XCLK) / (div + 1);
            }
#endif
#if defined(BSP_USING_WDT)
        case PERIPHERAL_CLOCK_WDT:
            tmpVal = BL_RD_REG(TIMER_BASE, TIMER_TCCR);
230043ba:	4000a7b7          	lui	a5,0x4000a
230043be:	5007a483          	lw	s1,1280(a5) # 4000a500 <__dtcm_load_addr+0x1cff9d80>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, TIMER_CS_WDT);

            div = BL_RD_REG(TIMER_BASE, TIMER_TCDR);
230043c2:	5bc7a503          	lw	a0,1468(a5)
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, TIMER_CS_WDT);
230043c6:	80a1                	srli	s1,s1,0x8
            div = BL_GET_REG_BITS_VAL(div, TIMER_WCDR);
230043c8:	8161                	srli	a0,a0,0x18
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, TIMER_CS_WDT);
230043ca:	888d                	andi	s1,s1,3
            if (tmpVal == TIMER_CLKSRC_FCLK) {
                return system_clock_get(SYSTEM_CLOCK_FCLK) / (div + 1);
230043cc:	00150413          	addi	s0,a0,1
            if (tmpVal == TIMER_CLKSRC_FCLK) {
230043d0:	c8c9                	beqz	s1,23004462 <peripheral_clock_get+0x10a>
            } else if (tmpVal == TIMER_CLKSRC_32K) {
230043d2:	4785                	li	a5,1
230043d4:	1af48a63          	beq	s1,a5,23004588 <peripheral_clock_get+0x230>
                return system_clock_get(SYSTEM_CLOCK_32K_CLK) / (div + 1);
            } else if (tmpVal == TIMER_CLKSRC_1K) {
230043d8:	4789                	li	a5,2
230043da:	0cf48e63          	beq	s1,a5,230044b6 <peripheral_clock_get+0x15e>
        case PERIPHERAL_CLOCK_PWM:
            tmpVal = BL_RD_REG(PWM_BASE + PWM_CHANNEL_OFFSET, PWM_CONFIG);
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, PWM_REG_CLK_SEL);
            div = BL_RD_REG(PWM_BASE + PWM_CHANNEL_OFFSET, PWM_CLKDIV);
            if (tmpVal == PWM_CLK_XCLK) {
                return system_clock_get(SYSTEM_CLOCK_XCLK) / div;
230043de:	01e85537          	lui	a0,0x1e85
230043e2:	80050513          	addi	a0,a0,-2048 # 1e84800 <StackSize+0x1e83800>
230043e6:	02855533          	divu	a0,a0,s0
    }

    (void)(tmpVal);
    (void)(div);
    return 0;
}
230043ea:	40b2                	lw	ra,12(sp)
230043ec:	4422                	lw	s0,8(sp)
230043ee:	4492                	lw	s1,4(sp)
230043f0:	4902                	lw	s2,0(sp)
230043f2:	0141                	addi	sp,sp,16
230043f4:	8082                	ret
    switch (type) {
230043f6:	1a050f63          	beqz	a0,230045b4 <peripheral_clock_get+0x25c>
230043fa:	4785                	li	a5,1
230043fc:	0af51663          	bne	a0,a5,230044a8 <peripheral_clock_get+0x150>
            tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
23004400:	40000937          	lui	s2,0x40000
23004404:	00c92483          	lw	s1,12(s2) # 4000000c <__dtcm_load_addr+0x1cfef88c>
            div = BL_GET_REG_BITS_VAL(tmpVal, GLB_SPI_CLK_DIV);
23004408:	88fd                	andi	s1,s1,31
            if (GLB_Get_Root_CLK_Sel() == 0) {
2300440a:	1f010097          	auipc	ra,0x1f010
2300440e:	580080e7          	jalr	1408(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
23004412:	c55d                	beqz	a0,230044c0 <peripheral_clock_get+0x168>
            } else if (GLB_Get_Root_CLK_Sel() == 1)
23004414:	1f010097          	auipc	ra,0x1f010
23004418:	576080e7          	jalr	1398(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
2300441c:	0a850263          	beq	a0,s0,230044c0 <peripheral_clock_get+0x168>
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
23004420:	00092783          	lw	a5,0(s2)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
23004424:	8391                	srli	a5,a5,0x4
23004426:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
23004428:	1a078f63          	beqz	a5,230045e6 <peripheral_clock_get+0x28e>
                } else if (tmpVal == 1) {
2300442c:	1e878963          	beq	a5,s0,2300461e <peripheral_clock_get+0x2c6>
                } else if (tmpVal == 2) {
23004430:	4709                	li	a4,2
23004432:	12e78163          	beq	a5,a4,23004554 <peripheral_clock_get+0x1fc>
                    return 0;
23004436:	4401                	li	s0,0
23004438:	a841                	j	230044c8 <peripheral_clock_get+0x170>
    switch (type) {
2300443a:	4799                	li	a5,6
2300443c:	12f50663          	beq	a0,a5,23004568 <peripheral_clock_get+0x210>
23004440:	47a1                	li	a5,8
23004442:	06f51363          	bne	a0,a5,230044a8 <peripheral_clock_get+0x150>
            tmpVal = BL_RD_REG(TIMER_BASE, TIMER_TCCR);
23004446:	4000a7b7          	lui	a5,0x4000a
2300444a:	5007a483          	lw	s1,1280(a5) # 4000a500 <__dtcm_load_addr+0x1cff9d80>
            div = BL_RD_REG(TIMER_BASE, TIMER_TCDR);
2300444e:	5bc7a503          	lw	a0,1468(a5)
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, TIMER_CS_1);
23004452:	8089                	srli	s1,s1,0x2
            div = BL_GET_REG_BITS_VAL(div, TIMER_TCDR2);
23004454:	8121                	srli	a0,a0,0x8
23004456:	0ff57513          	zext.b	a0,a0
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, TIMER_CS_1);
2300445a:	888d                	andi	s1,s1,3
                return system_clock_get(SYSTEM_CLOCK_FCLK) / (div + 1);
2300445c:	00150413          	addi	s0,a0,1
            if (tmpVal == TIMER_CLKSRC_FCLK) {
23004460:	f8ad                	bnez	s1,230043d2 <peripheral_clock_get+0x7a>
            if (GLB_Get_Root_CLK_Sel() == 0) {
23004462:	1f010097          	auipc	ra,0x1f010
23004466:	528080e7          	jalr	1320(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
2300446a:	16050963          	beqz	a0,230045dc <peripheral_clock_get+0x284>
            } else if (GLB_Get_Root_CLK_Sel() == 1)
2300446e:	1f010097          	auipc	ra,0x1f010
23004472:	51c080e7          	jalr	1308(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
23004476:	4705                	li	a4,1
23004478:	16e50263          	beq	a0,a4,230045dc <peripheral_clock_get+0x284>
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
2300447c:	400007b7          	lui	a5,0x40000
23004480:	439c                	lw	a5,0(a5)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
23004482:	8391                	srli	a5,a5,0x4
23004484:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
23004486:	18078763          	beqz	a5,23004614 <peripheral_clock_get+0x2bc>
                } else if (tmpVal == 1) {
2300448a:	1ae78a63          	beq	a5,a4,2300463e <peripheral_clock_get+0x2e6>
                } else if (tmpVal == 2) {
2300448e:	4709                	li	a4,2
23004490:	18e78c63          	beq	a5,a4,23004628 <peripheral_clock_get+0x2d0>
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1);
23004494:	1f010097          	auipc	ra,0x1f010
23004498:	50a080e7          	jalr	1290(ra) # 4201499e <GLB_Get_HCLK_Div>
2300449c:	0505                	addi	a0,a0,1
2300449e:	02a4d533          	divu	a0,s1,a0
                return system_clock_get(SYSTEM_CLOCK_FCLK) / (div + 1);
230044a2:	02855533          	divu	a0,a0,s0
230044a6:	a011                	j	230044aa <peripheral_clock_get+0x152>
    switch (type) {
230044a8:	4501                	li	a0,0
}
230044aa:	40b2                	lw	ra,12(sp)
230044ac:	4422                	lw	s0,8(sp)
230044ae:	4492                	lw	s1,4(sp)
230044b0:	4902                	lw	s2,0(sp)
230044b2:	0141                	addi	sp,sp,16
230044b4:	8082                	ret
                return 1000 / (div + 1);
230044b6:	3e800513          	li	a0,1000
230044ba:	02855533          	divu	a0,a0,s0
230044be:	b7f5                	j	230044aa <peripheral_clock_get+0x152>
                return 32 * 1000 * 1000;
230044c0:	01e85437          	lui	s0,0x1e85
230044c4:	80040413          	addi	s0,s0,-2048 # 1e84800 <StackSize+0x1e83800>
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1) / (GLB_Get_BCLK_Div() + 1);
230044c8:	1f010097          	auipc	ra,0x1f010
230044cc:	4d6080e7          	jalr	1238(ra) # 4201499e <GLB_Get_HCLK_Div>
230044d0:	0505                	addi	a0,a0,1
230044d2:	02a45433          	divu	s0,s0,a0
230044d6:	1f010097          	auipc	ra,0x1f010
230044da:	4be080e7          	jalr	1214(ra) # 42014994 <GLB_Get_BCLK_Div>
230044de:	0505                	addi	a0,a0,1
}
230044e0:	40b2                	lw	ra,12(sp)
            return system_clock_get(SYSTEM_CLOCK_BCLK) / (div + 1);
230044e2:	0485                	addi	s1,s1,1
}
230044e4:	4902                	lw	s2,0(sp)
            return system_clock_get(SYSTEM_CLOCK_ROOT_CLOCK) / (GLB_Get_HCLK_Div() + 1) / (GLB_Get_BCLK_Div() + 1);
230044e6:	02a45533          	divu	a0,s0,a0
}
230044ea:	4422                	lw	s0,8(sp)
            return system_clock_get(SYSTEM_CLOCK_BCLK) / (div + 1);
230044ec:	02955533          	divu	a0,a0,s1
}
230044f0:	4492                	lw	s1,4(sp)
230044f2:	0141                	addi	sp,sp,16
230044f4:	8082                	ret
            tmpVal = BL_RD_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL);
230044f6:	400007b7          	lui	a5,0x40000
230044fa:	0a47a503          	lw	a0,164(a5) # 400000a4 <__dtcm_load_addr+0x1cfef924>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_SEL);
230044fe:	00755793          	srli	a5,a0,0x7
23004502:	8b85                	andi	a5,a5,1
            div = BL_GET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_DIV);
23004504:	03f57513          	andi	a0,a0,63
                return system_clock_get(SYSTEM_CLOCK_AUPLL) / (div + 1);
23004508:	0505                	addi	a0,a0,1
            if (tmpVal == GLB_ADC_CLK_AUDIO_PLL) {
2300450a:	e80799e3          	bnez	a5,2300439c <peripheral_clock_get+0x44>
                return system_clock_get(SYSTEM_CLOCK_AUPLL) / div;
2300450e:	016e37b7          	lui	a5,0x16e3
23004512:	60078793          	addi	a5,a5,1536 # 16e3600 <StackSize+0x16e2600>
23004516:	02a7d533          	divu	a0,a5,a0
2300451a:	bf41                	j	230044aa <peripheral_clock_get+0x152>
            tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
2300451c:	40000937          	lui	s2,0x40000
23004520:	00c92483          	lw	s1,12(s2) # 4000000c <__dtcm_load_addr+0x1cfef88c>
            div = BL_GET_REG_BITS_VAL(tmpVal, GLB_I2C_CLK_DIV);
23004524:	80c1                	srli	s1,s1,0x10
23004526:	0ff4f493          	zext.b	s1,s1
            if (GLB_Get_Root_CLK_Sel() == 0) {
2300452a:	1f010097          	auipc	ra,0x1f010
2300452e:	460080e7          	jalr	1120(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
23004532:	d559                	beqz	a0,230044c0 <peripheral_clock_get+0x168>
            } else if (GLB_Get_Root_CLK_Sel() == 1)
23004534:	1f010097          	auipc	ra,0x1f010
23004538:	456080e7          	jalr	1110(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
2300453c:	4705                	li	a4,1
2300453e:	f8e501e3          	beq	a0,a4,230044c0 <peripheral_clock_get+0x168>
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
23004542:	00092783          	lw	a5,0(s2)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
23004546:	8391                	srli	a5,a5,0x4
23004548:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
2300454a:	cfd1                	beqz	a5,230045e6 <peripheral_clock_get+0x28e>
                } else if (tmpVal == 1) {
2300454c:	0ce78963          	beq	a5,a4,2300461e <peripheral_clock_get+0x2c6>
                } else if (tmpVal == 2) {
23004550:	ee8793e3          	bne	a5,s0,23004436 <peripheral_clock_get+0xde>
                    return 144 * 1000 * 1000;
23004554:	08954437          	lui	s0,0x8954
23004558:	40040413          	addi	s0,s0,1024 # 8954400 <StackSize+0x8953400>
2300455c:	b7b5                	j	230044c8 <peripheral_clock_get+0x170>
            return system_clock_get(SYSTEM_CLOCK_AUPLL);
2300455e:	016e3537          	lui	a0,0x16e3
23004562:	60050513          	addi	a0,a0,1536 # 16e3600 <StackSize+0x16e2600>
}
23004566:	8082                	ret
            tmpVal = BL_RD_REG(PWM_BASE + PWM_CHANNEL_OFFSET, PWM_CONFIG);
23004568:	4000a737          	lui	a4,0x4000a
2300456c:	43072783          	lw	a5,1072(a4) # 4000a430 <__dtcm_load_addr+0x1cff9cb0>
            div = BL_RD_REG(PWM_BASE + PWM_CHANNEL_OFFSET, PWM_CLKDIV);
23004570:	42072403          	lw	s0,1056(a4)
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, PWM_REG_CLK_SEL);
23004574:	8b8d                	andi	a5,a5,3
            if (tmpVal == PWM_CLK_XCLK) {
23004576:	e60784e3          	beqz	a5,230043de <peripheral_clock_get+0x86>
            } else if (tmpVal == PWM_CLK_BCLK) {
2300457a:	4705                	li	a4,1
2300457c:	0ae78b63          	beq	a5,a4,23004632 <peripheral_clock_get+0x2da>
            } else if (tmpVal == PWM_CLK_32K) {
23004580:	4709                	li	a4,2
    return 0;
23004582:	4501                	li	a0,0
            } else if (tmpVal == PWM_CLK_32K) {
23004584:	f2e793e3          	bne	a5,a4,230044aa <peripheral_clock_get+0x152>
                return system_clock_get(SYSTEM_CLOCK_32K_CLK) / div;
23004588:	6521                	lui	a0,0x8
2300458a:	d0050513          	addi	a0,a0,-768 # 7d00 <StackSize+0x6d00>
2300458e:	02855533          	divu	a0,a0,s0
23004592:	bf21                	j	230044aa <peripheral_clock_get+0x152>
            tmpVal = BL_RD_REG(TIMER_BASE, TIMER_TCCR);
23004594:	4000a7b7          	lui	a5,0x4000a
23004598:	5007a483          	lw	s1,1280(a5) # 4000a500 <__dtcm_load_addr+0x1cff9d80>
            div = BL_RD_REG(TIMER_BASE, TIMER_TCDR);
2300459c:	5bc7a503          	lw	a0,1468(a5)
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, TIMER_CS_2);
230045a0:	8095                	srli	s1,s1,0x5
            div = BL_GET_REG_BITS_VAL(div, TIMER_TCDR3);
230045a2:	8141                	srli	a0,a0,0x10
230045a4:	0ff57513          	zext.b	a0,a0
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, TIMER_CS_2);
230045a8:	888d                	andi	s1,s1,3
                return system_clock_get(SYSTEM_CLOCK_FCLK) / (div + 1);
230045aa:	00150413          	addi	s0,a0,1
            if (tmpVal == TIMER_CLKSRC_FCLK) {
230045ae:	e20492e3          	bnez	s1,230043d2 <peripheral_clock_get+0x7a>
230045b2:	bd45                	j	23004462 <peripheral_clock_get+0x10a>
            tmpVal = BL_RD_REG(HBN_BASE, HBN_GLB);
230045b4:	4000f7b7          	lui	a5,0x4000f
230045b8:	5b84                	lw	s1,48(a5)
            div = BL_RD_REG(GLB_BASE, GLB_CLK_CFG2);
230045ba:	40000937          	lui	s2,0x40000
230045be:	00892503          	lw	a0,8(s2) # 40000008 <__dtcm_load_addr+0x1cfef888>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, HBN_UART_CLK_SEL);
230045c2:	8089                	srli	s1,s1,0x2
230045c4:	8885                	andi	s1,s1,1
            div = BL_GET_REG_BITS_VAL(div, GLB_UART_CLK_DIV);
230045c6:	891d                	andi	a0,a0,7
                return system_clock_get(SYSTEM_CLOCK_FCLK) / (div + 1);
230045c8:	00150413          	addi	s0,a0,1
            if (tmpVal == HBN_UART_CLK_FCLK) {
230045cc:	c095                	beqz	s1,230045f0 <peripheral_clock_get+0x298>
                return 96000000 / (div + 1);
230045ce:	05b8e537          	lui	a0,0x5b8e
230045d2:	80050513          	addi	a0,a0,-2048 # 5b8d800 <StackSize+0x5b8c800>
230045d6:	02855533          	divu	a0,a0,s0
230045da:	bdc1                	j	230044aa <peripheral_clock_get+0x152>
                return 32 * 1000 * 1000;
230045dc:	01e854b7          	lui	s1,0x1e85
230045e0:	80048493          	addi	s1,s1,-2048 # 1e84800 <StackSize+0x1e83800>
230045e4:	bd45                	j	23004494 <peripheral_clock_get+0x13c>
                    return 57.6 * 1000 * 1000;
230045e6:	036ef437          	lui	s0,0x36ef
230045ea:	80040413          	addi	s0,s0,-2048 # 36ee800 <StackSize+0x36ed800>
230045ee:	bde9                	j	230044c8 <peripheral_clock_get+0x170>
            if (GLB_Get_Root_CLK_Sel() == 0) {
230045f0:	1f010097          	auipc	ra,0x1f010
230045f4:	39a080e7          	jalr	922(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
230045f8:	d175                	beqz	a0,230045dc <peripheral_clock_get+0x284>
            } else if (GLB_Get_Root_CLK_Sel() == 1)
230045fa:	1f010097          	auipc	ra,0x1f010
230045fe:	390080e7          	jalr	912(ra) # 4201498a <GLB_Get_Root_CLK_Sel>
23004602:	4705                	li	a4,1
23004604:	fce50ce3          	beq	a0,a4,230045dc <peripheral_clock_get+0x284>
                uint32_t tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
23004608:	00092783          	lw	a5,0(s2)
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, GLB_REG_PLL_SEL);
2300460c:	8391                	srli	a5,a5,0x4
2300460e:	8b8d                	andi	a5,a5,3
                if (tmpVal == 0) {
23004610:	e6079de3          	bnez	a5,2300448a <peripheral_clock_get+0x132>
                    return 57.6 * 1000 * 1000;
23004614:	036ef4b7          	lui	s1,0x36ef
23004618:	80048493          	addi	s1,s1,-2048 # 36ee800 <StackSize+0x36ed800>
2300461c:	bda5                	j	23004494 <peripheral_clock_get+0x13c>
                    return 96 * 1000 * 1000;
2300461e:	05b8e437          	lui	s0,0x5b8e
23004622:	80040413          	addi	s0,s0,-2048 # 5b8d800 <StackSize+0x5b8c800>
23004626:	b54d                	j	230044c8 <peripheral_clock_get+0x170>
                    return 144 * 1000 * 1000;
23004628:	089544b7          	lui	s1,0x8954
2300462c:	40048493          	addi	s1,s1,1024 # 8954400 <StackSize+0x8953400>
23004630:	b595                	j	23004494 <peripheral_clock_get+0x13c>
                return system_clock_get(SYSTEM_CLOCK_BCLK) / div;
23004632:	4509                	li	a0,2
23004634:	b81ff0ef          	jal	ra,230041b4 <system_clock_get>
23004638:	02855533          	divu	a0,a0,s0
2300463c:	b5bd                	j	230044aa <peripheral_clock_get+0x152>
                    return 96 * 1000 * 1000;
2300463e:	05b8e4b7          	lui	s1,0x5b8e
23004642:	80048493          	addi	s1,s1,-2048 # 5b8d800 <StackSize+0x5b8c800>
23004646:	b5b9                	j	23004494 <peripheral_clock_get+0x13c>

23004648 <dma_close>:
 *
 * @param dev
 * @return int
 */
int dma_close(struct device *dev)
{
23004648:	7179                	addi	sp,sp,-48
2300464a:	d606                	sw	ra,44(sp)
2300464c:	d422                	sw	s0,40(sp)
2300464e:	842a                	mv	s0,a0
    dma_device_t *dma_device = (dma_device_t *)dev;
    DMA_Channel_Cfg_Type chCfg = { 0 };

    DMA_Channel_Disable(dma_device->ch);
23004650:	03d54503          	lbu	a0,61(a0)
    DMA_Channel_Cfg_Type chCfg = { 0 };
23004654:	c202                	sw	zero,4(sp)
23004656:	c402                	sw	zero,8(sp)
23004658:	c602                	sw	zero,12(sp)
2300465a:	c802                	sw	zero,16(sp)
2300465c:	ca02                	sw	zero,20(sp)
2300465e:	cc02                	sw	zero,24(sp)
23004660:	ce02                	sw	zero,28(sp)
    DMA_Channel_Disable(dma_device->ch);
23004662:	782020ef          	jal	ra,23006de4 <DMA_Channel_Disable>
    DMA_Channel_Init(&chCfg);
23004666:	0048                	addi	a0,sp,4
23004668:	64c020ef          	jal	ra,23006cb4 <DMA_Channel_Init>
    dma_device->intr = 0;
2300466c:	04040723          	sb	zero,78(s0)
    return 0;
}
23004670:	50b2                	lw	ra,44(sp)
23004672:	5422                	lw	s0,40(sp)
23004674:	4501                	li	a0,0
23004676:	6145                	addi	sp,sp,48
23004678:	8082                	ret

2300467a <dma_open>:
{
2300467a:	7179                	addi	sp,sp,-48
2300467c:	d606                	sw	ra,44(sp)
2300467e:	d422                	sw	s0,40(sp)
23004680:	842a                	mv	s0,a0
    DMA_IntMask(dma_device->ch, DMA_INT_ALL, MASK);
23004682:	03d54503          	lbu	a0,61(a0)
23004686:	4605                	li	a2,1
23004688:	4589                	li	a1,2
    DMA_Channel_Cfg_Type chCfg = { 0 };
2300468a:	c202                	sw	zero,4(sp)
2300468c:	c402                	sw	zero,8(sp)
2300468e:	c602                	sw	zero,12(sp)
23004690:	c802                	sw	zero,16(sp)
23004692:	ca02                	sw	zero,20(sp)
23004694:	cc02                	sw	zero,24(sp)
23004696:	ce02                	sw	zero,28(sp)
    DMA_IntMask(dma_device->ch, DMA_INT_ALL, MASK);
23004698:	776020ef          	jal	ra,23006e0e <DMA_IntMask>
    CPU_Interrupt_Disable(DMA_ALL_IRQn);
2300469c:	457d                	li	a0,31
2300469e:	506020ef          	jal	ra,23006ba4 <clic_disable_interrupt>
    DMA_Disable();
230046a2:	606020ef          	jal	ra,23006ca8 <DMA_Disable>
    DMA_Channel_Disable(dma_device->ch);
230046a6:	03d44503          	lbu	a0,61(s0)
230046aa:	73a020ef          	jal	ra,23006de4 <DMA_Channel_Disable>
    chCfg.ch = dma_device->ch;
230046ae:	03d44303          	lbu	t1,61(s0)
    chCfg.dir = dma_device->direction;
230046b2:	03f44883          	lbu	a7,63(s0)
    chCfg.srcPeriph = dma_device->src_req;
230046b6:	04042803          	lw	a6,64(s0)
    chCfg.srcAddrInc = dma_device->src_addr_inc;
230046ba:	04844603          	lbu	a2,72(s0)
    chCfg.destAddrInc = dma_device->dst_addr_inc;
230046be:	04944683          	lbu	a3,73(s0)
    chCfg.srcBurstSzie = dma_device->src_burst_size;
230046c2:	04a45703          	lhu	a4,74(s0)
    chCfg.srcTransfWidth = dma_device->src_width;
230046c6:	04c45783          	lhu	a5,76(s0)
    chCfg.dstPeriph = dma_device->dst_req;
230046ca:	406c                	lw	a1,68(s0)
    DMA_Channel_Init(&chCfg);
230046cc:	0048                	addi	a0,sp,4
    dma_device->intr = 0;
230046ce:	04040723          	sb	zero,78(s0)
    chCfg.ch = dma_device->ch;
230046d2:	006108a3          	sb	t1,17(sp)
    chCfg.dir = dma_device->direction;
230046d6:	01110823          	sb	a7,16(sp)
    chCfg.srcPeriph = dma_device->src_req;
230046da:	01010da3          	sb	a6,27(sp)
    chCfg.srcAddrInc = dma_device->src_addr_inc;
230046de:	00c10ca3          	sb	a2,25(sp)
    chCfg.destAddrInc = dma_device->dst_addr_inc;
230046e2:	00d10d23          	sb	a3,26(sp)
    chCfg.srcBurstSzie = dma_device->src_burst_size;
230046e6:	00e11a23          	sh	a4,20(sp)
    chCfg.srcTransfWidth = dma_device->src_width;
230046ea:	00f11923          	sh	a5,18(sp)
    chCfg.dstPeriph = dma_device->dst_req;
230046ee:	00b10e23          	sb	a1,28(sp)
    DMA_Channel_Init(&chCfg);
230046f2:	5c2020ef          	jal	ra,23006cb4 <DMA_Channel_Init>
    DMA_Enable();
230046f6:	5a4020ef          	jal	ra,23006c9a <DMA_Enable>
    Interrupt_Handler_Register(DMA_ALL_IRQn, DMA0_IRQ);
230046fa:	230055b7          	lui	a1,0x23005
230046fe:	ac258593          	addi	a1,a1,-1342 # 23004ac2 <DMA0_IRQ>
23004702:	457d                	li	a0,31
23004704:	47a020ef          	jal	ra,23006b7e <Interrupt_Handler_Register>
    CPU_Interrupt_Enable(DMA_ALL_IRQn);
23004708:	457d                	li	a0,31
2300470a:	488020ef          	jal	ra,23006b92 <clic_enable_interrupt>
}
2300470e:	50b2                	lw	ra,44(sp)
23004710:	5422                	lw	s0,40(sp)
23004712:	4501                	li	a0,0
23004714:	6145                	addi	sp,sp,48
23004716:	8082                	ret

23004718 <dma_control>:
{
23004718:	1141                	addi	sp,sp,-16
2300471a:	c226                	sw	s1,4(sp)
2300471c:	c606                	sw	ra,12(sp)
2300471e:	c422                	sw	s0,8(sp)
    switch (cmd) {
23004720:	47c9                	li	a5,18
{
23004722:	84aa                	mv	s1,a0
    switch (cmd) {
23004724:	0ef58f63          	beq	a1,a5,23004822 <dma_control+0x10a>
23004728:	842e                	mv	s0,a1
2300472a:	04b7cc63          	blt	a5,a1,23004782 <dma_control+0x6a>
2300472e:	47c1                	li	a5,16
23004730:	10f58363          	beq	a1,a5,23004836 <dma_control+0x11e>
23004734:	47c5                	li	a5,17
23004736:	00f59c63          	bne	a1,a5,2300474e <dma_control+0x36>
            DMA_Channel_Enable(dma_device->ch);
2300473a:	03d54503          	lbu	a0,61(a0)
2300473e:	690020ef          	jal	ra,23006dce <DMA_Channel_Enable>
}
23004742:	40b2                	lw	ra,12(sp)
23004744:	4422                	lw	s0,8(sp)
23004746:	4492                	lw	s1,4(sp)
    return 0;
23004748:	4501                	li	a0,0
}
2300474a:	0141                	addi	sp,sp,16
2300474c:	8082                	ret
    switch (cmd) {
2300474e:	4785                	li	a5,1
23004750:	0ef58c63          	beq	a1,a5,23004848 <dma_control+0x130>
23004754:	4789                	li	a5,2
23004756:	06f59463          	bne	a1,a5,230047be <dma_control+0xa6>
            DMA_IntMask(dma_device->ch, DMA_INT_TCOMPLETED, MASK);
2300475a:	03d54503          	lbu	a0,61(a0)
2300475e:	4605                	li	a2,1
23004760:	4581                	li	a1,0
23004762:	6ac020ef          	jal	ra,23006e0e <DMA_IntMask>
            DMA_IntMask(dma_device->ch, DMA_INT_ERR, MASK);
23004766:	03d4c503          	lbu	a0,61(s1)
2300476a:	4605                	li	a2,1
2300476c:	4585                	li	a1,1
2300476e:	6a0020ef          	jal	ra,23006e0e <DMA_IntMask>
            dma_device->intr = 0;
23004772:	04048723          	sb	zero,78(s1)
}
23004776:	40b2                	lw	ra,12(sp)
23004778:	4422                	lw	s0,8(sp)
2300477a:	4492                	lw	s1,4(sp)
    return 0;
2300477c:	4501                	li	a0,0
}
2300477e:	0141                	addi	sp,sp,16
23004780:	8082                	ret
    switch (cmd) {
23004782:	47d1                	li	a5,20
23004784:	06f58163          	beq	a1,a5,230047e6 <dma_control+0xce>
23004788:	47d5                	li	a5,21
2300478a:	04f59063          	bne	a1,a5,230047ca <dma_control+0xb2>
            uint32_t tmpVal = BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL);
2300478e:	03c54783          	lbu	a5,60(a0)
23004792:	03d54703          	lbu	a4,61(a0)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DI, ((uint32_t)args) & 0x01);
23004796:	066e                	slli	a2,a2,0x1b
            uint32_t tmpVal = BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL);
23004798:	078e                	slli	a5,a5,0x3
2300479a:	97ba                	add	a5,a5,a4
2300479c:	2300f737          	lui	a4,0x2300f
230047a0:	eec70713          	addi	a4,a4,-276 # 2300eeec <dma_channel_base>
230047a4:	078a                	slli	a5,a5,0x2
230047a6:	97ba                	add	a5,a5,a4
230047a8:	4394                	lw	a3,0(a5)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DI, ((uint32_t)args) & 0x01);
230047aa:	f8000737          	lui	a4,0xf8000
230047ae:	177d                	addi	a4,a4,-1
            uint32_t tmpVal = BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL);
230047b0:	46dc                	lw	a5,12(a3)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DI, ((uint32_t)args) & 0x01);
230047b2:	080005b7          	lui	a1,0x8000
230047b6:	8e6d                	and	a2,a2,a1
230047b8:	8ff9                	and	a5,a5,a4
230047ba:	8e5d                	or	a2,a2,a5
            BL_WR_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL, tmpVal);
230047bc:	c6d0                	sw	a2,12(a3)
}
230047be:	40b2                	lw	ra,12(sp)
230047c0:	4422                	lw	s0,8(sp)
230047c2:	4492                	lw	s1,4(sp)
    return 0;
230047c4:	4501                	li	a0,0
}
230047c6:	0141                	addi	sp,sp,16
230047c8:	8082                	ret
    switch (cmd) {
230047ca:	47cd                	li	a5,19
230047cc:	fef599e3          	bne	a1,a5,230047be <dma_control+0xa6>
            DMA_LLI_Update(dma_device->ch, (uint32_t)args);
230047d0:	03d54503          	lbu	a0,61(a0)
230047d4:	85b2                	mv	a1,a2
230047d6:	622020ef          	jal	ra,23006df8 <DMA_LLI_Update>
}
230047da:	40b2                	lw	ra,12(sp)
230047dc:	4422                	lw	s0,8(sp)
230047de:	4492                	lw	s1,4(sp)
    return 0;
230047e0:	4501                	li	a0,0
}
230047e2:	0141                	addi	sp,sp,16
230047e4:	8082                	ret
            uint32_t tmpVal = BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL);
230047e6:	03c54783          	lbu	a5,60(a0)
230047ea:	03d54703          	lbu	a4,61(a0)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SI, ((uint32_t)args) & 0x01);
230047ee:	066a                	slli	a2,a2,0x1a
            uint32_t tmpVal = BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL);
230047f0:	078e                	slli	a5,a5,0x3
230047f2:	97ba                	add	a5,a5,a4
230047f4:	2300f737          	lui	a4,0x2300f
230047f8:	eec70713          	addi	a4,a4,-276 # 2300eeec <dma_channel_base>
230047fc:	078a                	slli	a5,a5,0x2
230047fe:	97ba                	add	a5,a5,a4
23004800:	4394                	lw	a3,0(a5)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SI, ((uint32_t)args) & 0x01);
23004802:	fc000737          	lui	a4,0xfc000
23004806:	177d                	addi	a4,a4,-1
            uint32_t tmpVal = BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL);
23004808:	46dc                	lw	a5,12(a3)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SI, ((uint32_t)args) & 0x01);
2300480a:	040005b7          	lui	a1,0x4000
}
2300480e:	40b2                	lw	ra,12(sp)
23004810:	4422                	lw	s0,8(sp)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SI, ((uint32_t)args) & 0x01);
23004812:	8ff9                	and	a5,a5,a4
23004814:	8e6d                	and	a2,a2,a1
23004816:	8e5d                	or	a2,a2,a5
            BL_WR_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL, tmpVal);
23004818:	c6d0                	sw	a2,12(a3)
}
2300481a:	4492                	lw	s1,4(sp)
    return 0;
2300481c:	4501                	li	a0,0
}
2300481e:	0141                	addi	sp,sp,16
23004820:	8082                	ret
            DMA_Channel_Disable(dma_device->ch);
23004822:	03d54503          	lbu	a0,61(a0)
23004826:	5be020ef          	jal	ra,23006de4 <DMA_Channel_Disable>
}
2300482a:	40b2                	lw	ra,12(sp)
2300482c:	4422                	lw	s0,8(sp)
2300482e:	4492                	lw	s1,4(sp)
    return 0;
23004830:	4501                	li	a0,0
}
23004832:	0141                	addi	sp,sp,16
23004834:	8082                	ret
            return DMA_Channel_Is_Busy(dma_device->ch);
23004836:	03d54503          	lbu	a0,61(a0)
2300483a:	582020ef          	jal	ra,23006dbc <DMA_Channel_Is_Busy>
}
2300483e:	40b2                	lw	ra,12(sp)
23004840:	4422                	lw	s0,8(sp)
23004842:	4492                	lw	s1,4(sp)
23004844:	0141                	addi	sp,sp,16
23004846:	8082                	ret
            DMA_IntMask(dma_device->ch, DMA_INT_TCOMPLETED, UNMASK);
23004848:	03d54503          	lbu	a0,61(a0)
2300484c:	4601                	li	a2,0
2300484e:	4581                	li	a1,0
23004850:	5be020ef          	jal	ra,23006e0e <DMA_IntMask>
            DMA_IntMask(dma_device->ch, DMA_INT_ERR, UNMASK);
23004854:	03d4c503          	lbu	a0,61(s1)
23004858:	4601                	li	a2,0
2300485a:	4585                	li	a1,1
2300485c:	5b2020ef          	jal	ra,23006e0e <DMA_IntMask>
            dma_device->intr = 1;
23004860:	04848723          	sb	s0,78(s1)
}
23004864:	40b2                	lw	ra,12(sp)
23004866:	4422                	lw	s0,8(sp)
23004868:	4492                	lw	s1,4(sp)
    return 0;
2300486a:	4501                	li	a0,0
}
2300486c:	0141                	addi	sp,sp,16
2300486e:	8082                	ret

23004870 <dma_register>:
        return -DEVICE_EINVAL;
    }

    dev = &(dmax_device[index].parent);

    dev->open = dma_open;
23004870:	05400793          	li	a5,84
23004874:	02f507b3          	mul	a5,a0,a5
23004878:	42016537          	lui	a0,0x42016
2300487c:	00050513          	mv	a0,a0
23004880:	953e                	add	a0,a0,a5
23004882:	230047b7          	lui	a5,0x23004
23004886:	67a78793          	addi	a5,a5,1658 # 2300467a <dma_open>
2300488a:	d11c                	sw	a5,32(a0)
    dev->close = dma_close;
2300488c:	230047b7          	lui	a5,0x23004
23004890:	64878793          	addi	a5,a5,1608 # 23004648 <dma_close>
23004894:	d15c                	sw	a5,36(a0)
    dev->control = dma_control;
23004896:	230047b7          	lui	a5,0x23004
2300489a:	71878793          	addi	a5,a5,1816 # 23004718 <dma_control>
2300489e:	d51c                	sw	a5,40(a0)
    // dev->write = dma_write;
    // dev->read = dma_read;

    dev->type = DEVICE_CLASS_DMA;
230048a0:	479d                	li	a5,7
230048a2:	00f50ea3          	sb	a5,29(a0) # 4201601d <dmax_device+0x1d>
    dev->handle = NULL;
230048a6:	02052c23          	sw	zero,56(a0)

    return device_register(dev, name);
230048aa:	6730706f          	j	2300c71c <device_register>

230048ae <dma_reload>:
 * @param dst_addr
 * @param transfer_size
 * @return int
 */
int dma_reload(struct device *dev, uint32_t src_addr, uint32_t dst_addr, uint32_t transfer_size)
{
230048ae:	7139                	addi	sp,sp,-64
230048b0:	da26                	sw	s1,52(sp)
230048b2:	d84a                	sw	s2,48(sp)
230048b4:	d64e                	sw	s3,44(sp)
230048b6:	d452                	sw	s4,40(sp)
230048b8:	de06                	sw	ra,60(sp)
230048ba:	dc22                	sw	s0,56(sp)
230048bc:	d256                	sw	s5,36(sp)
230048be:	d05a                	sw	s6,32(sp)
230048c0:	ce5e                	sw	s7,28(sp)
230048c2:	cc62                	sw	s8,24(sp)
230048c4:	ca66                	sw	s9,20(sp)
230048c6:	c86a                	sw	s10,16(sp)
230048c8:	c66e                	sw	s11,12(sp)
230048ca:	8a2a                	mv	s4,a0
    dma_control_data_t dma_ctrl_cfg;
    bool intr = false;

    dma_device_t *dma_device = (dma_device_t *)dev;

    DMA_Channel_Disable(dma_device->ch);
230048cc:	03d54503          	lbu	a0,61(a0)
{
230048d0:	84b6                	mv	s1,a3
230048d2:	892e                	mv	s2,a1
230048d4:	89b2                	mv	s3,a2
    DMA_Channel_Disable(dma_device->ch);
230048d6:	50e020ef          	jal	ra,23006de4 <DMA_Channel_Disable>

    if (transfer_size == 0) {
        return 0;
230048da:	4501                	li	a0,0
    if (transfer_size == 0) {
230048dc:	c899                	beqz	s1,230048f2 <dma_reload+0x44>
    }

    switch (dma_device->src_width) {
230048de:	04ca4783          	lbu	a5,76(s4)
230048e2:	4705                	li	a4,1
230048e4:	14e78963          	beq	a5,a4,23004a36 <dma_reload+0x188>
230048e8:	4709                	li	a4,2
230048ea:	12e78f63          	beq	a5,a4,23004a28 <dma_reload+0x17a>
230048ee:	5575                	li	a0,-3
230048f0:	c385                	beqz	a5,23004910 <dma_reload+0x62>
    } else {
        return -2;
    }
#endif
    return 0;
}
230048f2:	50f2                	lw	ra,60(sp)
230048f4:	5462                	lw	s0,56(sp)
230048f6:	54d2                	lw	s1,52(sp)
230048f8:	5942                	lw	s2,48(sp)
230048fa:	59b2                	lw	s3,44(sp)
230048fc:	5a22                	lw	s4,40(sp)
230048fe:	5a92                	lw	s5,36(sp)
23004900:	5b02                	lw	s6,32(sp)
23004902:	4bf2                	lw	s7,28(sp)
23004904:	4c62                	lw	s8,24(sp)
23004906:	4cd2                	lw	s9,20(sp)
23004908:	4d42                	lw	s10,16(sp)
2300490a:	4db2                	lw	s11,12(sp)
2300490c:	6121                	addi	sp,sp,64
2300490e:	8082                	ret
    switch (dma_device->src_width) {
23004910:	6a85                	lui	s5,0x1
23004912:	1afd                	addi	s5,s5,-1
    malloc_count = actual_transfer_len / 4095;
23004914:	6d85                	lui	s11,0x1
23004916:	fffd8d13          	addi	s10,s11,-1 # fff <__heap_min_size+0xbff>
    remain_len = actual_transfer_len % 4095;
2300491a:	03a4fc33          	remu	s8,s1,s10
    dma_ctrl_cfg = (dma_control_data_t)(BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL));
2300491e:	03ca4703          	lbu	a4,60(s4)
23004922:	03da4783          	lbu	a5,61(s4)
    intr = dma_device->intr;
23004926:	04ea4b03          	lbu	s6,78(s4)
    dma_ctrl_cfg = (dma_control_data_t)(BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL));
2300492a:	070e                	slli	a4,a4,0x3
2300492c:	973e                	add	a4,a4,a5
2300492e:	2300f7b7          	lui	a5,0x2300f
23004932:	eec78b93          	addi	s7,a5,-276 # 2300eeec <dma_channel_base>
23004936:	070a                	slli	a4,a4,0x2
23004938:	975e                	add	a4,a4,s7
2300493a:	431c                	lw	a5,0(a4)
    dma_device->lli_cfg = (dma_lli_ctrl_t *)realloc(dma_device->lli_cfg, sizeof(dma_lli_ctrl_t) * malloc_count);
2300493c:	050a2503          	lw	a0,80(s4)
    intr = dma_device->intr;
23004940:	01603b33          	snez	s6,s6
    dma_ctrl_cfg = (dma_control_data_t)(BL_RD_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL));
23004944:	47c0                	lw	s0,12(a5)
    malloc_count = actual_transfer_len / 4095;
23004946:	03a4dcb3          	divu	s9,s1,s10
    if (remain_len) {
2300494a:	0a0c0c63          	beqz	s8,23004a02 <dma_reload+0x154>
        malloc_count++;
2300494e:	001c8493          	addi	s1,s9,1
    dma_device->lli_cfg = (dma_lli_ctrl_t *)realloc(dma_device->lli_cfg, sizeof(dma_lli_ctrl_t) * malloc_count);
23004952:	00449593          	slli	a1,s1,0x4
23004956:	612050ef          	jal	ra,23009f68 <realloc>
2300495a:	04aa2823          	sw	a0,80(s4)
2300495e:	862a                	mv	a2,a0
    if (dma_device->lli_cfg) {
23004960:	c565                	beqz	a0,23004a48 <dma_reload+0x19a>
        dma_ctrl_cfg.bits.TransferSize = 4095;
23004962:	7ffff7b7          	lui	a5,0x7ffff
23004966:	8c7d                	and	s0,s0,a5
23004968:	01a46433          	or	s0,s0,s10
                    dma_ctrl_cfg.bits.TransferSize = remain_len;
2300496c:	014c1813          	slli	a6,s8,0x14
                dma_ctrl_cfg.bits.I = intr;
23004970:	800005b7          	lui	a1,0x80000
            if (i == malloc_count - 1) {
23004974:	87b2                	mv	a5,a2
23004976:	4701                	li	a4,0
            if (dma_ctrl_cfg.bits.SI) {
23004978:	040008b7          	lui	a7,0x4000
            if (dma_ctrl_cfg.bits.DI) {
2300497c:	08000537          	lui	a0,0x8000
                dma_ctrl_cfg.bits.I = intr;
23004980:	0b7e                	slli	s6,s6,0x1f
23004982:	fff5c593          	not	a1,a1
                if (dma_device->transfer_mode == DMA_LLI_CYCLE_MODE) {
23004986:	4305                	li	t1,1
                    dma_ctrl_cfg.bits.TransferSize = remain_len;
23004988:	01485813          	srli	a6,a6,0x14
2300498c:	7e7d                	lui	t3,0xfffff
            dma_device->lli_cfg[i].src_addr = src_addr;
2300498e:	0127a023          	sw	s2,0(a5) # 7ffff000 <__HeapLimit+0x3dfcf000>
            dma_device->lli_cfg[i].dst_addr = dst_addr;
23004992:	0137a223          	sw	s3,4(a5)
            dma_device->lli_cfg[i].nextlli = 0;
23004996:	0007a423          	sw	zero,8(a5)
            if (dma_ctrl_cfg.bits.SI) {
2300499a:	011476b3          	and	a3,s0,a7
2300499e:	c291                	beqz	a3,230049a2 <dma_reload+0xf4>
                src_addr += actual_transfer_offset;
230049a0:	9956                	add	s2,s2,s5
            if (dma_ctrl_cfg.bits.DI) {
230049a2:	00a476b3          	and	a3,s0,a0
230049a6:	c291                	beqz	a3,230049aa <dma_reload+0xfc>
                dst_addr += actual_transfer_offset;
230049a8:	99d6                	add	s3,s3,s5
            if (i == malloc_count - 1) {
230049aa:	03970d63          	beq	a4,s9,230049e4 <dma_reload+0x136>
            if (i) {
230049ae:	c319                	beqz	a4,230049b4 <dma_reload+0x106>
                dma_device->lli_cfg[i - 1].nextlli = (uint32_t)&dma_device->lli_cfg[i];
230049b0:	fef7ac23          	sw	a5,-8(a5)
            dma_device->lli_cfg[i].cfg = dma_ctrl_cfg;
230049b4:	c7c0                	sw	s0,12(a5)
        for (uint32_t i = 0; i < malloc_count; i++) {
230049b6:	0705                	addi	a4,a4,1
230049b8:	07c1                	addi	a5,a5,16
230049ba:	fc976ae3          	bltu	a4,s1,2300498e <dma_reload+0xe0>
        BL_WR_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_SRCADDR, dma_device->lli_cfg[0].src_addr);
230049be:	03ca4783          	lbu	a5,60(s4)
230049c2:	03da4683          	lbu	a3,61(s4)
230049c6:	4218                	lw	a4,0(a2)
230049c8:	078e                	slli	a5,a5,0x3
230049ca:	97b6                	add	a5,a5,a3
230049cc:	078a                	slli	a5,a5,0x2
230049ce:	97de                	add	a5,a5,s7
230049d0:	439c                	lw	a5,0(a5)
    return 0;
230049d2:	4501                	li	a0,0
        BL_WR_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_SRCADDR, dma_device->lli_cfg[0].src_addr);
230049d4:	c398                	sw	a4,0(a5)
        BL_WR_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_DSTADDR, dma_device->lli_cfg[0].dst_addr);
230049d6:	4258                	lw	a4,4(a2)
230049d8:	c3d8                	sw	a4,4(a5)
        BL_WR_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_LLI, dma_device->lli_cfg[0].nextlli);
230049da:	4618                	lw	a4,8(a2)
230049dc:	c798                	sw	a4,8(a5)
        BL_WR_REG(dma_channel_base[dma_device->id][dma_device->ch], DMA_CONTROL, dma_device->lli_cfg[0].cfg.WORD);
230049de:	4658                	lw	a4,12(a2)
230049e0:	c7d8                	sw	a4,12(a5)
    return 0;
230049e2:	bf01                	j	230048f2 <dma_reload+0x44>
                if (remain_len) {
230049e4:	000c0663          	beqz	s8,230049f0 <dma_reload+0x142>
                    dma_ctrl_cfg.bits.TransferSize = remain_len;
230049e8:	01c47433          	and	s0,s0,t3
230049ec:	01046433          	or	s0,s0,a6
                if (dma_device->transfer_mode == DMA_LLI_CYCLE_MODE) {
230049f0:	03ea4683          	lbu	a3,62(s4)
                dma_ctrl_cfg.bits.I = intr;
230049f4:	8c6d                	and	s0,s0,a1
230049f6:	01646433          	or	s0,s0,s6
                if (dma_device->transfer_mode == DMA_LLI_CYCLE_MODE) {
230049fa:	fa669ae3          	bne	a3,t1,230049ae <dma_reload+0x100>
                    dma_device->lli_cfg[i].nextlli = (uint32_t)&dma_device->lli_cfg[0];
230049fe:	c790                	sw	a2,8(a5)
23004a00:	b77d                	j	230049ae <dma_reload+0x100>
    dma_device->lli_cfg = (dma_lli_ctrl_t *)realloc(dma_device->lli_cfg, sizeof(dma_lli_ctrl_t) * malloc_count);
23004a02:	004c9593          	slli	a1,s9,0x4
23004a06:	562050ef          	jal	ra,23009f68 <realloc>
23004a0a:	04aa2823          	sw	a0,80(s4)
23004a0e:	862a                	mv	a2,a0
    if (dma_device->lli_cfg) {
23004a10:	cd05                	beqz	a0,23004a48 <dma_reload+0x19a>
        dma_ctrl_cfg.bits.TransferSize = 4095;
23004a12:	7ffff7b7          	lui	a5,0x7ffff
23004a16:	8c7d                	and	s0,s0,a5
        for (uint32_t i = 0; i < malloc_count; i++) {
23004a18:	1df9                	addi	s11,s11,-2
        dma_ctrl_cfg.bits.TransferSize = 4095;
23004a1a:	01a46433          	or	s0,s0,s10
        for (uint32_t i = 0; i < malloc_count; i++) {
23004a1e:	fa9df0e3          	bgeu	s11,s1,230049be <dma_reload+0x110>
    malloc_count = actual_transfer_len / 4095;
23004a22:	84e6                	mv	s1,s9
            if (i == malloc_count - 1) {
23004a24:	1cfd                	addi	s9,s9,-1
23004a26:	b799                	j	2300496c <dma_reload+0xbe>
            if (transfer_size % 4) {
23004a28:	0034f793          	andi	a5,s1,3
23004a2c:	ef81                	bnez	a5,23004a44 <dma_reload+0x196>
            actual_transfer_offset = 4095 << 2;
23004a2e:	6a91                	lui	s5,0x4
            actual_transfer_len = transfer_size >> 2;
23004a30:	8089                	srli	s1,s1,0x2
            actual_transfer_offset = 4095 << 2;
23004a32:	1af1                	addi	s5,s5,-4
            break;
23004a34:	b5c5                	j	23004914 <dma_reload+0x66>
            if (transfer_size % 2) {
23004a36:	0014f793          	andi	a5,s1,1
23004a3a:	e789                	bnez	a5,23004a44 <dma_reload+0x196>
            actual_transfer_offset = 4095 << 1;
23004a3c:	6a89                	lui	s5,0x2
            actual_transfer_len = transfer_size >> 1;
23004a3e:	8085                	srli	s1,s1,0x1
            actual_transfer_offset = 4095 << 1;
23004a40:	1af9                	addi	s5,s5,-2
            break;
23004a42:	bdc9                	j	23004914 <dma_reload+0x66>
                return -1;
23004a44:	557d                	li	a0,-1
23004a46:	b575                	j	230048f2 <dma_reload+0x44>
        return -2;
23004a48:	5579                	li	a0,-2
23004a4a:	b565                	j	230048f2 <dma_reload+0x44>

23004a4c <dma_channel_isr>:
    uint32_t intClr;

    /* Get DMA register */
    uint32_t DMAChs = DMA_BASE;

    if (!handle->parent.callback) {
23004a4c:	03452803          	lw	a6,52(a0) # 8000034 <StackSize+0x7fff034>
23004a50:	06080863          	beqz	a6,23004ac0 <dma_channel_isr+0x74>
{
23004a54:	1141                	addi	sp,sp,-16
23004a56:	c422                	sw	s0,8(sp)
23004a58:	c226                	sw	s1,4(sp)
23004a5a:	c606                	sw	ra,12(sp)
        return;
    }

    tmpVal = BL_RD_REG(DMAChs, DMA_INTTCSTATUS);
    if ((BL_GET_REG_BITS_VAL(tmpVal, DMA_INTTCSTATUS) & (1 << handle->ch)) != 0) {
23004a5c:	03d54783          	lbu	a5,61(a0)
    tmpVal = BL_RD_REG(DMAChs, DMA_INTTCSTATUS);
23004a60:	4000c5b7          	lui	a1,0x4000c
23004a64:	41d8                	lw	a4,4(a1)
    if ((BL_GET_REG_BITS_VAL(tmpVal, DMA_INTTCSTATUS) & (1 << handle->ch)) != 0) {
23004a66:	4485                	li	s1,1
23004a68:	00f497b3          	sll	a5,s1,a5
23004a6c:	8f7d                	and	a4,a4,a5
23004a6e:	0ff77713          	zext.b	a4,a4
23004a72:	842a                	mv	s0,a0
23004a74:	cf01                	beqz	a4,23004a8c <dma_channel_isr+0x40>
        /* Clear interrupt */
        tmpVal = BL_RD_REG(DMAChs, DMA_INTTCCLEAR);
23004a76:	4598                	lw	a4,8(a1)
        intClr = BL_GET_REG_BITS_VAL(tmpVal, DMA_INTTCCLEAR);
        intClr |= (1 << handle->ch);
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_INTTCCLEAR, intClr);
        BL_WR_REG(DMAChs, DMA_INTTCCLEAR, tmpVal);
        handle->parent.callback(&handle->parent, NULL, 0, DMA_INT_TCOMPLETED);
23004a78:	4681                	li	a3,0
23004a7a:	4601                	li	a2,0
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_INTTCCLEAR, intClr);
23004a7c:	8fd9                	or	a5,a5,a4
        BL_WR_REG(DMAChs, DMA_INTTCCLEAR, tmpVal);
23004a7e:	c59c                	sw	a5,8(a1)
        handle->parent.callback(&handle->parent, NULL, 0, DMA_INT_TCOMPLETED);
23004a80:	4581                	li	a1,0
23004a82:	9802                	jalr	a6
    }

    tmpVal = BL_RD_REG(DMAChs, DMA_INTERRORSTATUS);
    if ((BL_GET_REG_BITS_VAL(tmpVal, DMA_INTERRORSTATUS) & (1 << handle->ch)) != 0) {
23004a84:	03d44783          	lbu	a5,61(s0)
23004a88:	00f497b3          	sll	a5,s1,a5
    tmpVal = BL_RD_REG(DMAChs, DMA_INTERRORSTATUS);
23004a8c:	4000c637          	lui	a2,0x4000c
23004a90:	4658                	lw	a4,12(a2)
    if ((BL_GET_REG_BITS_VAL(tmpVal, DMA_INTERRORSTATUS) & (1 << handle->ch)) != 0) {
23004a92:	8f7d                	and	a4,a4,a5
23004a94:	0ff77713          	zext.b	a4,a4
23004a98:	cf19                	beqz	a4,23004ab6 <dma_channel_isr+0x6a>
        /*Clear interrupt */
        tmpVal = BL_RD_REG(DMAChs, DMA_INTERRCLR);
23004a9a:	4a18                	lw	a4,16(a2)
        intClr = BL_GET_REG_BITS_VAL(tmpVal, DMA_INTERRCLR);
        intClr |= (1 << handle->ch);
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_INTERRCLR, intClr);
        BL_WR_REG(DMAChs, DMA_INTERRCLR, tmpVal);
        handle->parent.callback(&handle->parent, NULL, 0, DMA_INT_ERR);
23004a9c:	03442803          	lw	a6,52(s0)
23004aa0:	8522                	mv	a0,s0
    }
}
23004aa2:	4422                	lw	s0,8(sp)
23004aa4:	40b2                	lw	ra,12(sp)
23004aa6:	4492                	lw	s1,4(sp)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_INTERRCLR, intClr);
23004aa8:	8fd9                	or	a5,a5,a4
        BL_WR_REG(DMAChs, DMA_INTERRCLR, tmpVal);
23004aaa:	ca1c                	sw	a5,16(a2)
        handle->parent.callback(&handle->parent, NULL, 0, DMA_INT_ERR);
23004aac:	4685                	li	a3,1
23004aae:	4601                	li	a2,0
23004ab0:	4581                	li	a1,0
}
23004ab2:	0141                	addi	sp,sp,16
        handle->parent.callback(&handle->parent, NULL, 0, DMA_INT_ERR);
23004ab4:	8802                	jr	a6
}
23004ab6:	40b2                	lw	ra,12(sp)
23004ab8:	4422                	lw	s0,8(sp)
23004aba:	4492                	lw	s1,4(sp)
23004abc:	0141                	addi	sp,sp,16
23004abe:	8082                	ret
23004ac0:	8082                	ret

23004ac2 <DMA0_IRQ>:
/**
 * @brief
 *
 */
void DMA0_IRQ(void)
{
23004ac2:	1141                	addi	sp,sp,-16
23004ac4:	c422                	sw	s0,8(sp)
23004ac6:	42016437          	lui	s0,0x42016
23004aca:	00040413          	mv	s0,s0
23004ace:	c226                	sw	s1,4(sp)
23004ad0:	c606                	sw	ra,12(sp)
23004ad2:	2a040493          	addi	s1,s0,672 # 420162a0 <i2cx_device>
    for (uint8_t i = 0; i < DMA_MAX_INDEX; i++) {
        dma_channel_isr(&dmax_device[i]);
23004ad6:	8522                	mv	a0,s0
    for (uint8_t i = 0; i < DMA_MAX_INDEX; i++) {
23004ad8:	05440413          	addi	s0,s0,84
        dma_channel_isr(&dmax_device[i]);
23004adc:	3f85                	jal	23004a4c <dma_channel_isr>
    for (uint8_t i = 0; i < DMA_MAX_INDEX; i++) {
23004ade:	fe849ce3          	bne	s1,s0,23004ad6 <DMA0_IRQ+0x14>
    }
}
23004ae2:	40b2                	lw	ra,12(sp)
23004ae4:	4422                	lw	s0,8(sp)
23004ae6:	4492                	lw	s1,4(sp)
23004ae8:	0141                	addi	sp,sp,16
23004aea:	8082                	ret

23004aec <flash_get_jedecid>:
 */
uint32_t flash_get_jedecid(void)
{
    uint32_t jid = 0;

    jid = ((g_jedec_id&0xff)<<16) + (g_jedec_id&0xff00) + ((g_jedec_id&0xff0000)>>16);
23004aec:	420177b7          	lui	a5,0x42017
23004af0:	02c7a503          	lw	a0,44(a5) # 4201702c <g_jedec_id>
23004af4:	00ff0737          	lui	a4,0xff0
23004af8:	01051793          	slli	a5,a0,0x10
23004afc:	8ff9                	and	a5,a5,a4
23004afe:	6741                	lui	a4,0x10
23004b00:	f0070713          	addi	a4,a4,-256 # ff00 <StackSize+0xef00>
23004b04:	8f69                	and	a4,a4,a0
23004b06:	8141                	srli	a0,a0,0x10
23004b08:	8fd9                	or	a5,a5,a4
23004b0a:	0ff57513          	zext.b	a0,a0
    return jid;
}
23004b0e:	953e                	add	a0,a0,a5
23004b10:	8082                	ret

23004b12 <flash_get_cfg>:
 *
 * @return BL_Err_Type
 */
BL_Err_Type flash_get_cfg(uint8_t **cfg_addr, uint32_t *len)
{
    *cfg_addr = (uint8_t *)&g_flash_cfg;
23004b12:	1ac18793          	addi	a5,gp,428 # 420169ac <g_flash_cfg>
23004b16:	c11c                	sw	a5,0(a0)
    *len = sizeof(SPI_Flash_Cfg_Type);
23004b18:	05400793          	li	a5,84
23004b1c:	c19c                	sw	a5,0(a1)

    return SUCCESS;
}
23004b1e:	4501                	li	a0,0
23004b20:	8082                	ret

23004b22 <gpio_set_mode>:
 *
 * @param pin
 * @param mode
 */
void gpio_set_mode(uint32_t pin, uint32_t mode)
{
23004b22:	1101                	addi	sp,sp,-32
    GLB_GPIO_Cfg_Type gpio_cfg;

    gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23004b24:	47ad                	li	a5,11
{
23004b26:	ca26                	sw	s1,20(sp)
    gpio_cfg.gpioPin = pin;
    gpio_cfg.drive = 0;
23004b28:	10000713          	li	a4,256
    gpio_cfg.gpioPin = pin;
23004b2c:	0ff57493          	zext.b	s1,a0
    gpio_cfg.gpioFun = GPIO_FUN_GPIO;
23004b30:	00f104a3          	sb	a5,9(sp)
{
23004b34:	ce06                	sw	ra,28(sp)
23004b36:	cc22                	sw	s0,24(sp)
    gpio_cfg.gpioPin = pin;
23004b38:	00910423          	sb	s1,8(sp)
    gpio_cfg.drive = 0;
23004b3c:	00e11623          	sh	a4,12(sp)
    gpio_cfg.smtCtrl = 1;

    switch (mode) {
23004b40:	478d                	li	a5,3
23004b42:	08f58363          	beq	a1,a5,23004bc8 <gpio_set_mode+0xa6>
23004b46:	842e                	mv	s0,a1
23004b48:	02b7ec63          	bltu	a5,a1,23004b80 <gpio_set_mode+0x5e>
23004b4c:	4785                	li	a5,1
23004b4e:	06f58763          	beq	a1,a5,23004bbc <gpio_set_mode+0x9a>
23004b52:	4789                	li	a5,2
23004b54:	02f59063          	bne	a1,a5,23004b74 <gpio_set_mode+0x52>
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
            gpio_cfg.pullType = GPIO_PULL_UP;
            break;

        case GPIO_OUTPUT_PD_MODE:
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23004b58:	10100793          	li	a5,257
23004b5c:	00f11523          	sh	a5,10(sp)
            }

            break;
    }

    GLB_GPIO_Init(&gpio_cfg);
23004b60:	0028                	addi	a0,sp,8
23004b62:	1f00f097          	auipc	ra,0x1f00f
23004b66:	5c6080e7          	jalr	1478(ra) # 42014128 <GLB_GPIO_Init>
}
23004b6a:	40f2                	lw	ra,28(sp)
23004b6c:	4462                	lw	s0,24(sp)
23004b6e:	44d2                	lw	s1,20(sp)
23004b70:	6105                	addi	sp,sp,32
23004b72:	8082                	ret
    switch (mode) {
23004b74:	e18d                	bnez	a1,23004b96 <gpio_set_mode+0x74>
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23004b76:	20100793          	li	a5,513
23004b7a:	00f11523          	sh	a5,10(sp)
            break;
23004b7e:	b7cd                	j	23004b60 <gpio_set_mode+0x3e>
    switch (mode) {
23004b80:	4795                	li	a5,5
23004b82:	04f58063          	beq	a1,a5,23004bc2 <gpio_set_mode+0xa0>
23004b86:	47b9                	li	a5,14
23004b88:	02f59463          	bne	a1,a5,23004bb0 <gpio_set_mode+0x8e>
            GLB_GPIO_Set_HZ(pin);
23004b8c:	8526                	mv	a0,s1
23004b8e:	1f00f097          	auipc	ra,0x1f00f
23004b92:	7c2080e7          	jalr	1986(ra) # 42014350 <GLB_GPIO_Set_HZ>
            CPU_Interrupt_Disable(GPIO_INT0_IRQn);
23004b96:	03c00513          	li	a0,60
23004b9a:	00a020ef          	jal	ra,23006ba4 <clic_disable_interrupt>
            GLB_GPIO_IntMask(pin, MASK);
23004b9e:	8526                	mv	a0,s1
23004ba0:	4585                	li	a1,1
23004ba2:	674020ef          	jal	ra,23007216 <GLB_GPIO_IntMask>
}
23004ba6:	40f2                	lw	ra,28(sp)
23004ba8:	4462                	lw	s0,24(sp)
23004baa:	44d2                	lw	s1,20(sp)
23004bac:	6105                	addi	sp,sp,32
23004bae:	8082                	ret
    switch (mode) {
23004bb0:	4791                	li	a5,4
23004bb2:	02f59063          	bne	a1,a5,23004bd2 <gpio_set_mode+0xb0>
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23004bb6:	00011523          	sh	zero,10(sp)
            break;
23004bba:	b75d                	j	23004b60 <gpio_set_mode+0x3e>
            gpio_cfg.gpioMode = GPIO_MODE_OUTPUT;
23004bbc:	00b11523          	sh	a1,10(sp)
            break;
23004bc0:	b745                	j	23004b60 <gpio_set_mode+0x3e>
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23004bc2:	00e11523          	sh	a4,10(sp)
            break;
23004bc6:	bf69                	j	23004b60 <gpio_set_mode+0x3e>
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23004bc8:	20000793          	li	a5,512
23004bcc:	00f11523          	sh	a5,10(sp)
            break;
23004bd0:	bf41                	j	23004b60 <gpio_set_mode+0x3e>
            CPU_Interrupt_Disable(GPIO_INT0_IRQn);
23004bd2:	03c00513          	li	a0,60
23004bd6:	7cf010ef          	jal	ra,23006ba4 <clic_disable_interrupt>
            GLB_GPIO_IntMask(pin, MASK);
23004bda:	4585                	li	a1,1
23004bdc:	8526                	mv	a0,s1
23004bde:	638020ef          	jal	ra,23007216 <GLB_GPIO_IntMask>
            if (mode == GPIO_ASYNC_RISING_TRIGER_INT_MODE) {
23004be2:	4799                	li	a5,6
            gpio_cfg.gpioMode = GPIO_MODE_INPUT;
23004be4:	00010523          	sb	zero,10(sp)
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_PULSE);
23004be8:	4605                	li	a2,1
            if (mode == GPIO_ASYNC_RISING_TRIGER_INT_MODE) {
23004bea:	04f40163          	beq	s0,a5,23004c2c <gpio_set_mode+0x10a>
            else if (mode == GPIO_ASYNC_FALLING_TRIGER_INT_MODE) {
23004bee:	479d                	li	a5,7
23004bf0:	04f40f63          	beq	s0,a5,23004c4e <gpio_set_mode+0x12c>
            else if (mode == GPIO_ASYNC_HIGH_LEVEL_INT_MODE) {
23004bf4:	47a1                	li	a5,8
23004bf6:	02f40a63          	beq	s0,a5,23004c2a <gpio_set_mode+0x108>
            else if (mode == GPIO_ASYNC_LOW_LEVEL_INT_MODE) {
23004bfa:	47a5                	li	a5,9
23004bfc:	06f40163          	beq	s0,a5,23004c5e <gpio_set_mode+0x13c>
            else if (mode == GPIO_SYNC_RISING_TRIGER_INT_MODE) {
23004c00:	47a9                	li	a5,10
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_POS_PULSE);
23004c02:	4605                	li	a2,1
            else if (mode == GPIO_SYNC_RISING_TRIGER_INT_MODE) {
23004c04:	02f40d63          	beq	s0,a5,23004c3e <gpio_set_mode+0x11c>
            else if (mode == GPIO_SYNC_FALLING_TRIGER_INT_MODE) {
23004c08:	47ad                	li	a5,11
23004c0a:	06f40263          	beq	s0,a5,23004c6e <gpio_set_mode+0x14c>
            else if (mode == GPIO_SYNC_HIGH_LEVEL_INT_MODE) {
23004c0e:	47b1                	li	a5,12
23004c10:	02f40663          	beq	s0,a5,23004c3c <gpio_set_mode+0x11a>
            else if (mode == GPIO_SYNC_LOW_LEVEL_INT_MODE) {
23004c14:	47b5                	li	a5,13
23004c16:	f4f41ae3          	bne	s0,a5,23004b6a <gpio_set_mode+0x48>
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_NEG_LEVEL);
23004c1a:	4609                	li	a2,2
23004c1c:	4581                	li	a1,0
23004c1e:	8526                	mv	a0,s1
                gpio_cfg.pullType = GPIO_PULL_UP;
23004c20:	000105a3          	sb	zero,11(sp)
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_NEG_LEVEL);
23004c24:	622020ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23004c28:	bf25                	j	23004b60 <gpio_set_mode+0x3e>
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23004c2a:	460d                	li	a2,3
                gpio_cfg.pullType = GPIO_PULL_DOWN;
23004c2c:	4785                	li	a5,1
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23004c2e:	4585                	li	a1,1
23004c30:	8526                	mv	a0,s1
                gpio_cfg.pullType = GPIO_PULL_DOWN;
23004c32:	00f105a3          	sb	a5,11(sp)
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23004c36:	610020ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23004c3a:	b71d                	j	23004b60 <gpio_set_mode+0x3e>
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23004c3c:	460d                	li	a2,3
                gpio_cfg.pullType = GPIO_PULL_DOWN;
23004c3e:	4785                	li	a5,1
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23004c40:	4581                	li	a1,0
23004c42:	8526                	mv	a0,s1
                gpio_cfg.pullType = GPIO_PULL_DOWN;
23004c44:	00f105a3          	sb	a5,11(sp)
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_POS_LEVEL);
23004c48:	5fe020ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23004c4c:	bf11                	j	23004b60 <gpio_set_mode+0x3e>
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_PULSE);
23004c4e:	4601                	li	a2,0
23004c50:	4585                	li	a1,1
23004c52:	8526                	mv	a0,s1
                gpio_cfg.pullType = GPIO_PULL_UP;
23004c54:	000105a3          	sb	zero,11(sp)
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_PULSE);
23004c58:	5ee020ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23004c5c:	b711                	j	23004b60 <gpio_set_mode+0x3e>
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_LEVEL);
23004c5e:	4609                	li	a2,2
23004c60:	4585                	li	a1,1
23004c62:	8526                	mv	a0,s1
                gpio_cfg.pullType = GPIO_PULL_UP;
23004c64:	000105a3          	sb	zero,11(sp)
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_ASYNC, GLB_GPIO_INT_TRIG_NEG_LEVEL);
23004c68:	5de020ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23004c6c:	bdd5                	j	23004b60 <gpio_set_mode+0x3e>
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_NEG_PULSE);
23004c6e:	4601                	li	a2,0
23004c70:	4581                	li	a1,0
23004c72:	8526                	mv	a0,s1
                gpio_cfg.pullType = GPIO_PULL_UP;
23004c74:	000105a3          	sb	zero,11(sp)
                GLB_Set_GPIO_IntMod(pin, GLB_GPIO_INT_CONTROL_SYNC, GLB_GPIO_INT_TRIG_NEG_PULSE);
23004c78:	5ce020ef          	jal	ra,23007246 <GLB_Set_GPIO_IntMod>
23004c7c:	b5d5                	j	23004b60 <gpio_set_mode+0x3e>

23004c7e <gpio_write>:
 * @param pin
 * @param value
 */
void gpio_write(uint32_t pin, uint32_t value)
{
    uint32_t tmp = BL_RD_REG(GLB_BASE, GLB_GPIO_OUTPUT);
23004c7e:	400007b7          	lui	a5,0x40000
23004c82:	1887a703          	lw	a4,392(a5) # 40000188 <__dtcm_load_addr+0x1cfefa08>

    if (value)
        tmp |= (1 << pin);
23004c86:	4785                	li	a5,1
23004c88:	00a797b3          	sll	a5,a5,a0
    if (value)
23004c8c:	c599                	beqz	a1,23004c9a <gpio_write+0x1c>
        tmp |= (1 << pin);
23004c8e:	8fd9                	or	a5,a5,a4
    else
        tmp &= ~(1 << pin);

    BL_WR_REG(GLB_BASE, GLB_GPIO_OUTPUT, tmp);
23004c90:	40000737          	lui	a4,0x40000
23004c94:	18f72423          	sw	a5,392(a4) # 40000188 <__dtcm_load_addr+0x1cfefa08>
}
23004c98:	8082                	ret
        tmp &= ~(1 << pin);
23004c9a:	fff7c793          	not	a5,a5
23004c9e:	8ff9                	and	a5,a5,a4
    BL_WR_REG(GLB_BASE, GLB_GPIO_OUTPUT, tmp);
23004ca0:	40000737          	lui	a4,0x40000
23004ca4:	18f72423          	sw	a5,392(a4) # 40000188 <__dtcm_load_addr+0x1cfefa08>
}
23004ca8:	8082                	ret

23004caa <i2c_open>:
 */
int i2c_open(struct device *dev, uint16_t oflag)
{
    i2c_device_t *i2c_device = (i2c_device_t *)dev;

    if (i2c_device->mode == I2C_HW_MODE) {
23004caa:	03d54783          	lbu	a5,61(a0)
23004cae:	c399                	beqz	a5,23004cb4 <i2c_open+0xa>
        I2C_SetPrd(i2c_device->id, i2c_device->phase);
    }

    return 0;
}
23004cb0:	4501                	li	a0,0
23004cb2:	8082                	ret
{
23004cb4:	1141                	addi	sp,sp,-16
23004cb6:	c606                	sw	ra,12(sp)
        I2C_SetPrd(i2c_device->id, i2c_device->phase);
23004cb8:	04054583          	lbu	a1,64(a0)
23004cbc:	03c54503          	lbu	a0,60(a0)
23004cc0:	75c020ef          	jal	ra,2300741c <I2C_SetPrd>
}
23004cc4:	40b2                	lw	ra,12(sp)
23004cc6:	4501                	li	a0,0
23004cc8:	0141                	addi	sp,sp,16
23004cca:	8082                	ret

23004ccc <i2c_register>:
        return -DEVICE_EINVAL;
    }

    dev = &(i2cx_device[index].parent);

    dev->open = i2c_open;
23004ccc:	00451793          	slli	a5,a0,0x4
23004cd0:	97aa                	add	a5,a5,a0
23004cd2:	078a                	slli	a5,a5,0x2
23004cd4:	aa018513          	addi	a0,gp,-1376 # 420162a0 <i2cx_device>
23004cd8:	953e                	add	a0,a0,a5
23004cda:	230057b7          	lui	a5,0x23005
23004cde:	caa78793          	addi	a5,a5,-854 # 23004caa <i2c_open>
23004ce2:	d11c                	sw	a5,32(a0)
    dev->close = NULL;
    dev->control = NULL;
    dev->write = NULL;
    dev->read = NULL;

    dev->type = DEVICE_CLASS_I2C;
23004ce4:	4791                	li	a5,4
    dev->close = NULL;
23004ce6:	02052223          	sw	zero,36(a0)
    dev->control = NULL;
23004cea:	02052423          	sw	zero,40(a0)
    dev->write = NULL;
23004cee:	02052623          	sw	zero,44(a0)
    dev->read = NULL;
23004cf2:	02052823          	sw	zero,48(a0)
    dev->type = DEVICE_CLASS_I2C;
23004cf6:	00f50ea3          	sb	a5,29(a0)
    dev->handle = NULL;
23004cfa:	02052c23          	sw	zero,56(a0)

    return device_register(dev, name);
23004cfe:	21f0706f          	j	2300c71c <device_register>

23004d02 <i2c_transfer>:
 * @param msgs
 * @param num
 * @return uint32_t
 */
int i2c_transfer(struct device *dev, i2c_msg_t msgs[], uint32_t num)
{
23004d02:	1101                	addi	sp,sp,-32
23004d04:	ce06                	sw	ra,28(sp)
    i2c_msg_t *msg;
    I2C_Transfer_Cfg i2cCfg = { 0 };

    i2c_device_t *i2c_device = (i2c_device_t *)dev;

    if (i2c_device->mode == I2C_HW_MODE) {
23004d06:	03d54783          	lbu	a5,61(a0)
    I2C_Transfer_Cfg i2cCfg = { 0 };
23004d0a:	c002                	sw	zero,0(sp)
23004d0c:	c402                	sw	zero,8(sp)
    if (i2c_device->mode == I2C_HW_MODE) {
23004d0e:	e391                	bnez	a5,23004d12 <i2c_transfer+0x10>
        for (uint32_t i = 0; i < num; i++) {
23004d10:	e609                	bnez	a2,23004d1a <i2c_transfer+0x18>
        }
    } else {
    }

    return 0;
23004d12:	40f2                	lw	ra,28(sp)
    return 0;
23004d14:	4501                	li	a0,0
23004d16:	6105                	addi	sp,sp,32
23004d18:	8082                	ret
            i2cCfg.data = msg->buf;
23004d1a:	45d8                	lw	a4,12(a1)
            i2cCfg.slaveAddr = msg->slaveaddr;
23004d1c:	0005c803          	lbu	a6,0(a1) # 4000c000 <__dtcm_load_addr+0x1cffb880>
            i2cCfg.subAddr = msg->subaddr;
23004d20:	41d0                	lw	a2,4(a1)
            i2cCfg.dataSize = msg->len;
23004d22:	00a5d683          	lhu	a3,10(a1)
            if (msg->flags & SUB_ADDR_0BYTE) {
23004d26:	0085d783          	lhu	a5,8(a1)
            i2cCfg.data = msg->buf;
23004d2a:	c63a                	sw	a4,12(sp)
            i2cCfg.slaveAddr = msg->slaveaddr;
23004d2c:	01010023          	sb	a6,0(sp)
            i2cCfg.subAddr = msg->subaddr;
23004d30:	c232                	sw	a2,4(sp)
            i2cCfg.dataSize = msg->len;
23004d32:	00d11423          	sh	a3,8(sp)
            if (msg->flags & SUB_ADDR_0BYTE) {
23004d36:	0107f713          	andi	a4,a5,16
23004d3a:	e719                	bnez	a4,23004d48 <i2c_transfer+0x46>
            } else if (msg->flags & SUB_ADDR_1BYTE) {
23004d3c:	0207f713          	andi	a4,a5,32
23004d40:	c31d                	beqz	a4,23004d66 <i2c_transfer+0x64>
                i2cCfg.subAddrSize = 1;
23004d42:	4705                	li	a4,1
23004d44:	00e10123          	sb	a4,2(sp)
            if ((msg->flags & I2C_RW_MASK) == I2C_WR) {
23004d48:	8b85                	andi	a5,a5,1
                return I2C_MasterSendBlocking(i2c_device->id, &i2cCfg);
23004d4a:	03c54503          	lbu	a0,60(a0)
23004d4e:	858a                	mv	a1,sp
            if ((msg->flags & I2C_RW_MASK) == I2C_WR) {
23004d50:	e791                	bnez	a5,23004d5c <i2c_transfer+0x5a>
                return I2C_MasterSendBlocking(i2c_device->id, &i2cCfg);
23004d52:	74e020ef          	jal	ra,230074a0 <I2C_MasterSendBlocking>
23004d56:	40f2                	lw	ra,28(sp)
23004d58:	6105                	addi	sp,sp,32
23004d5a:	8082                	ret
                return I2C_MasterReceiveBlocking(i2c_device->id, &i2cCfg);
23004d5c:	0e9020ef          	jal	ra,23007644 <I2C_MasterReceiveBlocking>
23004d60:	40f2                	lw	ra,28(sp)
23004d62:	6105                	addi	sp,sp,32
23004d64:	8082                	ret
            } else if (msg->flags & SUB_ADDR_2BYTE) {
23004d66:	0407f713          	andi	a4,a5,64
23004d6a:	df79                	beqz	a4,23004d48 <i2c_transfer+0x46>
                i2cCfg.subAddrSize = 2;
23004d6c:	4709                	li	a4,2
23004d6e:	00e10123          	sb	a4,2(sp)
23004d72:	bfd9                	j	23004d48 <i2c_transfer+0x46>

23004d74 <mtimer_delay_ms>:
 * @brief
 *
 * @param time
 */
void mtimer_delay_ms(uint32_t time)
{
23004d74:	7179                	addi	sp,sp,-48
    uint64_t cnt = 0;
    uint32_t clock = SystemCoreClockGet();
23004d76:	4000f7b7          	lui	a5,0x4000f
{
23004d7a:	cc52                	sw	s4,24(sp)
23004d7c:	ca56                	sw	s5,20(sp)
    uint32_t clock = SystemCoreClockGet();
23004d7e:	1087aa03          	lw	s4,264(a5) # 4000f108 <__dtcm_load_addr+0x1cffe988>
{
23004d82:	d606                	sw	ra,44(sp)
23004d84:	d422                	sw	s0,40(sp)
23004d86:	d226                	sw	s1,36(sp)
23004d88:	d04a                	sw	s2,32(sp)
23004d8a:	ce4e                	sw	s3,28(sp)
23004d8c:	c85a                	sw	s6,16(sp)
23004d8e:	c65e                	sw	s7,12(sp)
23004d90:	8aaa                	mv	s5,a0
        tmpValLow = *(volatile uint32_t *)(CLIC_CTRL_ADDR + CLIC_MTIME);
23004d92:	0200c7b7          	lui	a5,0x200c
23004d96:	ff87a503          	lw	a0,-8(a5) # 200bff8 <StackSize+0x200aff8>
        tmpValHigh = *(volatile uint32_t *)(CLIC_CTRL_ADDR + CLIC_MTIME + 4);
23004d9a:	ffc7a583          	lw	a1,-4(a5)
        tmpValHigh1 = *(volatile uint32_t *)(CLIC_CTRL_ADDR + CLIC_MTIME + 4);
23004d9e:	ffc7a703          	lw	a4,-4(a5)
    } while (tmpValHigh != tmpValHigh1);
23004da2:	fee59ae3          	bne	a1,a4,23004d96 <mtimer_delay_ms+0x22>

    while (mtimer_get_time_ms() - startTime < time) {
        cnt++;

        /* assume BFLB_BSP_Get_Time_Ms take 32 cycles*/
        if (cnt > (time * (clock >> (10 + 5))) * 2) {
23004da6:	00fa5a13          	srli	s4,s4,0xf
23004daa:	035a0a33          	mul	s4,s4,s5
    return mtimer_get_time_us() / 1000;
23004dae:	3e800613          	li	a2,1000
23004db2:	4681                	li	a3,0
23004db4:	db4fb0ef          	jal	ra,23000368 <__udivdi3>
23004db8:	892a                	mv	s2,a0
23004dba:	84ae                	mv	s1,a1
    while (mtimer_get_time_ms() - startTime < time) {
23004dbc:	4981                	li	s3,0
    uint64_t cnt = 0;
23004dbe:	4b01                	li	s6,0
23004dc0:	4b81                	li	s7,0
        tmpValLow = *(volatile uint32_t *)(CLIC_CTRL_ADDR + CLIC_MTIME);
23004dc2:	0200c437          	lui	s0,0x200c
        if (cnt > (time * (clock >> (10 + 5))) * 2) {
23004dc6:	0a06                	slli	s4,s4,0x1
        tmpValLow = *(volatile uint32_t *)(CLIC_CTRL_ADDR + CLIC_MTIME);
23004dc8:	ff842503          	lw	a0,-8(s0) # 200bff8 <StackSize+0x200aff8>
        tmpValHigh = *(volatile uint32_t *)(CLIC_CTRL_ADDR + CLIC_MTIME + 4);
23004dcc:	ffc42583          	lw	a1,-4(s0)
        tmpValHigh1 = *(volatile uint32_t *)(CLIC_CTRL_ADDR + CLIC_MTIME + 4);
23004dd0:	ffc42783          	lw	a5,-4(s0)
    } while (tmpValHigh != tmpValHigh1);
23004dd4:	fef59ae3          	bne	a1,a5,23004dc8 <mtimer_delay_ms+0x54>
    return mtimer_get_time_us() / 1000;
23004dd8:	3e800613          	li	a2,1000
23004ddc:	4681                	li	a3,0
23004dde:	d8afb0ef          	jal	ra,23000368 <__udivdi3>
    while (mtimer_get_time_ms() - startTime < time) {
23004de2:	41250733          	sub	a4,a0,s2
        cnt++;
23004de6:	001b0793          	addi	a5,s6,1
    while (mtimer_get_time_ms() - startTime < time) {
23004dea:	00e53533          	sltu	a0,a0,a4
23004dee:	8d85                	sub	a1,a1,s1
        cnt++;
23004df0:	0167bb33          	sltu	s6,a5,s6
    while (mtimer_get_time_ms() - startTime < time) {
23004df4:	40a58533          	sub	a0,a1,a0
        cnt++;
23004df8:	9bda                	add	s7,s7,s6
    while (mtimer_get_time_ms() - startTime < time) {
23004dfa:	00a99963          	bne	s3,a0,23004e0c <mtimer_delay_ms+0x98>
23004dfe:	01577763          	bgeu	a4,s5,23004e0c <mtimer_delay_ms+0x98>
        cnt++;
23004e02:	8b3e                	mv	s6,a5
        if (cnt > (time * (clock >> (10 + 5))) * 2) {
23004e04:	000b9463          	bnez	s7,23004e0c <mtimer_delay_ms+0x98>
23004e08:	fcfa70e3          	bgeu	s4,a5,23004dc8 <mtimer_delay_ms+0x54>
            break;
        }
    }
}
23004e0c:	50b2                	lw	ra,44(sp)
23004e0e:	5422                	lw	s0,40(sp)
23004e10:	5492                	lw	s1,36(sp)
23004e12:	5902                	lw	s2,32(sp)
23004e14:	49f2                	lw	s3,28(sp)
23004e16:	4a62                	lw	s4,24(sp)
23004e18:	4ad2                	lw	s5,20(sp)
23004e1a:	4b42                	lw	s6,16(sp)
23004e1c:	4bb2                	lw	s7,12(sp)
23004e1e:	6145                	addi	sp,sp,48
23004e20:	8082                	ret

23004e22 <spi_open>:
 * @param dev
 * @param oflag
 * @return int
 */
int spi_open(struct device *dev, uint16_t oflag)
{
23004e22:	7179                	addi	sp,sp,-48
23004e24:	d422                	sw	s0,40(sp)
23004e26:	d226                	sw	s1,36(sp)
23004e28:	d606                	sw	ra,44(sp)
    spi_device_t *spi_device = (spi_device_t *)dev;
    SPI_CFG_Type spiCfg = { 0 };
    SPI_FifoCfg_Type fifoCfg = { 0 };

    if (spi_device->pin_swap_enable) {
23004e2a:	04a54783          	lbu	a5,74(a0)
    SPI_CFG_Type spiCfg = { 0 };
23004e2e:	cc02                	sw	zero,24(sp)
23004e30:	00011e23          	sh	zero,28(sp)
23004e34:	00010f23          	sb	zero,30(sp)
    SPI_FifoCfg_Type fifoCfg = { 0 };
23004e38:	c602                	sw	zero,12(sp)
{
23004e3a:	842a                	mv	s0,a0
23004e3c:	84ae                	mv	s1,a1
    if (spi_device->pin_swap_enable) {
23004e3e:	14079563          	bnez	a5,23004f88 <spi_open+0x166>
        GLB_Swap_SPI_0_MOSI_With_MISO(ENABLE);
    }

    /* Enable uart interrupt*/
    CPU_Interrupt_Disable(SPI_IRQn);
23004e42:	02b00513          	li	a0,43
23004e46:	55f010ef          	jal	ra,23006ba4 <clic_disable_interrupt>
    SPI_IntMask(spi_device->id, SPI_INT_ALL, MASK);
23004e4a:	03c44503          	lbu	a0,60(s0)
23004e4e:	4605                	li	a2,1
23004e50:	4599                	li	a1,6
23004e52:	485020ef          	jal	ra,23007ad6 <SPI_IntMask>

    SPI_Disable(spi_device->id, spi_device->mode);
23004e56:	04444583          	lbu	a1,68(s0)
23004e5a:	03c44503          	lbu	a0,60(s0)
23004e5e:	425020ef          	jal	ra,23007a82 <SPI_Disable>

    GLB_Set_SPI_0_ACT_MOD_Sel(spi_device->mode);
23004e62:	04444503          	lbu	a0,68(s0)
23004e66:	24a020ef          	jal	ra,230070b0 <GLB_Set_SPI_0_ACT_MOD_Sel>

    /* Set SPI clock */
    SPI_ClockCfg_Type clockCfg = {
23004e6a:	2300f7b7          	lui	a5,0x2300f
23004e6e:	f0c78793          	addi	a5,a5,-244 # 2300ef0c <dma_channel_base+0x20>
23004e72:	4394                	lw	a3,0(a5)
23004e74:	0047c783          	lbu	a5,4(a5)
        2, /* Length of data phase 0,affecting clock */
        2, /* Length of data phase 1,affecting clock */
        2  /* Length of interval between frame */
    };

    if (spi_device->clk > 72 * 1000000) {
23004e78:	4038                	lw	a4,64(s0)
    SPI_ClockCfg_Type clockCfg = {
23004e7a:	c836                	sw	a3,16(sp)
23004e7c:	00f10a23          	sb	a5,20(sp)
    if (spi_device->clk > 72 * 1000000) {
23004e80:	044aa7b7          	lui	a5,0x44aa
23004e84:	20078793          	addi	a5,a5,512 # 44aa200 <StackSize+0x44a9200>
23004e88:	12e7e563          	bltu	a5,a4,23004fb2 <spi_open+0x190>
        return -1;
    }

    uint8_t length = 72 * 1000000 / spi_device->clk;
23004e8c:	02e7d7b3          	divu	a5,a5,a4
23004e90:	0ff7f793          	zext.b	a5,a5

    if (!(length % 2)) {
23004e94:	0017f713          	andi	a4,a5,1
        clockCfg.dataPhase0Len = length / 2;
23004e98:	8385                	srli	a5,a5,0x1
    if (!(length % 2)) {
23004e9a:	cf4d                	beqz	a4,23004f54 <spi_open+0x132>
    } else {
        clockCfg.dataPhase0Len = length / 2;
        clockCfg.dataPhase1Len = length / 2 + 1;
    }

    SPI_ClockConfig(spi_device->id, &clockCfg);
23004e9c:	03c44503          	lbu	a0,60(s0)
        clockCfg.dataPhase1Len = length / 2 + 1;
23004ea0:	00178713          	addi	a4,a5,1
    SPI_ClockConfig(spi_device->id, &clockCfg);
23004ea4:	080c                	addi	a1,sp,16
        clockCfg.dataPhase0Len = length / 2;
23004ea6:	00f10923          	sb	a5,18(sp)
        clockCfg.dataPhase1Len = length / 2 + 1;
23004eaa:	00e109a3          	sb	a4,19(sp)
    SPI_ClockConfig(spi_device->id, &clockCfg);
23004eae:	1e3020ef          	jal	ra,23007890 <SPI_ClockConfig>

    spiCfg.continuousEnable = 1;

    if (spi_device->direction == SPI_LSB_BYTE0_DIRECTION_FIRST) {
23004eb2:	04544783          	lbu	a5,69(s0)
    spiCfg.continuousEnable = 1;
23004eb6:	4705                	li	a4,1
23004eb8:	00e10ca3          	sb	a4,25(sp)
    if (spi_device->direction == SPI_LSB_BYTE0_DIRECTION_FIRST) {
23004ebc:	ebdd                	bnez	a5,23004f72 <spi_open+0x150>
        spiCfg.bitSequence = SPI_BIT_INVERSE_LSB_FIRST;
        spiCfg.byteSequence = SPI_BYTE_INVERSE_BYTE0_FIRST;
23004ebe:	10000793          	li	a5,256
23004ec2:	00f11d23          	sh	a5,26(sp)
        spiCfg.bitSequence = SPI_BIT_INVERSE_MSB_FIRST;
        spiCfg.byteSequence = SPI_BYTE_INVERSE_BYTE3_FIRST;
    }

    spiCfg.clkPolarity = spi_device->clk_polaraity;
    spiCfg.clkPhaseInv = spi_device->clk_phase;
23004ec6:	04645783          	lhu	a5,70(s0)
    spiCfg.frameSize = spi_device->datasize;
23004eca:	04844603          	lbu	a2,72(s0)

    if (spi_device->delitch_cnt) {
23004ece:	04b44683          	lbu	a3,75(s0)
    spiCfg.clkPhaseInv = spi_device->clk_phase;
23004ed2:	01079713          	slli	a4,a5,0x10
23004ed6:	8341                	srli	a4,a4,0x10
23004ed8:	07a2                	slli	a5,a5,0x8
23004eda:	8321                	srli	a4,a4,0x8
23004edc:	8fd9                	or	a5,a5,a4
23004ede:	00f11e23          	sh	a5,28(sp)
    spiCfg.frameSize = spi_device->datasize;
23004ee2:	00c10f23          	sb	a2,30(sp)
    if (spi_device->delitch_cnt) {
23004ee6:	c681                	beqz	a3,23004eee <spi_open+0xcc>
        spiCfg.deglitchEnable = 1;
23004ee8:	4785                	li	a5,1
23004eea:	00f10c23          	sb	a5,24(sp)
    }

    /* SPI config */
    SPI_Init(spi_device->id, &spiCfg);
23004eee:	03c44503          	lbu	a0,60(s0)
23004ef2:	082c                	addi	a1,sp,24
23004ef4:	123020ef          	jal	ra,23007816 <SPI_Init>

    SPI_SetDeglitchCount(spi_device->id, spi_device->delitch_cnt);
23004ef8:	04b44583          	lbu	a1,75(s0)
23004efc:	03c44503          	lbu	a0,60(s0)
23004f00:	395020ef          	jal	ra,23007a94 <SPI_SetDeglitchCount>

    fifoCfg.txFifoThreshold = spi_device->fifo_threshold;
23004f04:	04944703          	lbu	a4,73(s0)
    fifoCfg.txFifoDmaEnable = DISABLE;
23004f08:	00011723          	sh	zero,14(sp)
    fifoCfg.rxFifoThreshold = spi_device->fifo_threshold;
    fifoCfg.rxFifoDmaEnable = DISABLE;

    if (oflag & DEVICE_OFLAG_INT_TX || oflag & DEVICE_OFLAG_INT_RX) {
23004f0c:	00c4f793          	andi	a5,s1,12
    fifoCfg.txFifoThreshold = spi_device->fifo_threshold;
23004f10:	00e10623          	sb	a4,12(sp)
    fifoCfg.rxFifoThreshold = spi_device->fifo_threshold;
23004f14:	00e106a3          	sb	a4,13(sp)
    if (oflag & DEVICE_OFLAG_INT_TX || oflag & DEVICE_OFLAG_INT_RX) {
23004f18:	efa5                	bnez	a5,23004f90 <spi_open+0x16e>
#ifdef BSP_USING_SPI0
        Interrupt_Handler_Register(SPI_IRQn, SPI0_IRQ);
#endif
    }

    if (oflag & DEVICE_OFLAG_DMA_TX) {
23004f1a:	0104f793          	andi	a5,s1,16
23004f1e:	c781                	beqz	a5,23004f26 <spi_open+0x104>
        fifoCfg.txFifoDmaEnable = ENABLE;
23004f20:	4785                	li	a5,1
23004f22:	00f10723          	sb	a5,14(sp)
    }

    if (oflag & DEVICE_OFLAG_DMA_RX) {
23004f26:	0204f493          	andi	s1,s1,32
23004f2a:	c481                	beqz	s1,23004f32 <spi_open+0x110>
        fifoCfg.rxFifoDmaEnable = ENABLE;
23004f2c:	4785                	li	a5,1
23004f2e:	00f107a3          	sb	a5,15(sp)
    }

    SPI_FifoConfig(spi_device->id, &fifoCfg);
23004f32:	03c44503          	lbu	a0,60(s0)
23004f36:	006c                	addi	a1,sp,12
23004f38:	1bd020ef          	jal	ra,230078f4 <SPI_FifoConfig>
    /* Enable spi master mode */
    SPI_Enable(spi_device->id, spi_device->mode);
23004f3c:	04444583          	lbu	a1,68(s0)
23004f40:	03c44503          	lbu	a0,60(s0)
23004f44:	311020ef          	jal	ra,23007a54 <SPI_Enable>

    return 0;
23004f48:	4501                	li	a0,0
}
23004f4a:	50b2                	lw	ra,44(sp)
23004f4c:	5422                	lw	s0,40(sp)
23004f4e:	5492                	lw	s1,36(sp)
23004f50:	6145                	addi	sp,sp,48
23004f52:	8082                	ret
    SPI_ClockConfig(spi_device->id, &clockCfg);
23004f54:	03c44503          	lbu	a0,60(s0)
23004f58:	080c                	addi	a1,sp,16
        clockCfg.dataPhase0Len = length / 2;
23004f5a:	00f10923          	sb	a5,18(sp)
        clockCfg.dataPhase1Len = length / 2;
23004f5e:	00f109a3          	sb	a5,19(sp)
    SPI_ClockConfig(spi_device->id, &clockCfg);
23004f62:	12f020ef          	jal	ra,23007890 <SPI_ClockConfig>
    if (spi_device->direction == SPI_LSB_BYTE0_DIRECTION_FIRST) {
23004f66:	04544783          	lbu	a5,69(s0)
    spiCfg.continuousEnable = 1;
23004f6a:	4705                	li	a4,1
23004f6c:	00e10ca3          	sb	a4,25(sp)
    if (spi_device->direction == SPI_LSB_BYTE0_DIRECTION_FIRST) {
23004f70:	d7b9                	beqz	a5,23004ebe <spi_open+0x9c>
    } else if (spi_device->direction == SPI_LSB_BYTE3_DIRECTION_FIRST) {
23004f72:	02e78863          	beq	a5,a4,23004fa2 <spi_open+0x180>
    } else if (spi_device->direction == SPI_MSB_BYTE0_DIRECTION_FIRST) {
23004f76:	4689                	li	a3,2
23004f78:	02d78a63          	beq	a5,a3,23004fac <spi_open+0x18a>
    } else if (spi_device->direction == SPI_MSB_BYTE3_DIRECTION_FIRST) {
23004f7c:	468d                	li	a3,3
23004f7e:	f4d794e3          	bne	a5,a3,23004ec6 <spi_open+0xa4>
        spiCfg.byteSequence = SPI_BYTE_INVERSE_BYTE3_FIRST;
23004f82:	00e11d23          	sh	a4,26(sp)
23004f86:	b781                	j	23004ec6 <spi_open+0xa4>
        GLB_Swap_SPI_0_MOSI_With_MISO(ENABLE);
23004f88:	4505                	li	a0,1
23004f8a:	10c020ef          	jal	ra,23007096 <GLB_Swap_SPI_0_MOSI_With_MISO>
23004f8e:	bd55                	j	23004e42 <spi_open+0x20>
        Interrupt_Handler_Register(SPI_IRQn, SPI0_IRQ);
23004f90:	230055b7          	lui	a1,0x23005
23004f94:	4b258593          	addi	a1,a1,1202 # 230054b2 <SPI0_IRQ>
23004f98:	02b00513          	li	a0,43
23004f9c:	3e3010ef          	jal	ra,23006b7e <Interrupt_Handler_Register>
23004fa0:	bfad                	j	23004f1a <spi_open+0xf8>
        spiCfg.byteSequence = SPI_BYTE_INVERSE_BYTE3_FIRST;
23004fa2:	10100793          	li	a5,257
23004fa6:	00f11d23          	sh	a5,26(sp)
23004faa:	bf31                	j	23004ec6 <spi_open+0xa4>
        spiCfg.byteSequence = SPI_BYTE_INVERSE_BYTE0_FIRST;
23004fac:	00011d23          	sh	zero,26(sp)
23004fb0:	bf19                	j	23004ec6 <spi_open+0xa4>
        return -1;
23004fb2:	557d                	li	a0,-1
23004fb4:	bf59                	j	23004f4a <spi_open+0x128>

23004fb6 <spi_close>:
 *
 * @param dev
 * @return int
 */
int spi_close(struct device *dev)
{
23004fb6:	1141                	addi	sp,sp,-16
23004fb8:	c606                	sw	ra,12(sp)
    spi_device_t *spi_device = (spi_device_t *)dev;

    SPI_Disable(spi_device->id, spi_device->mode);
23004fba:	04454583          	lbu	a1,68(a0)
23004fbe:	03c54503          	lbu	a0,60(a0)
23004fc2:	2c1020ef          	jal	ra,23007a82 <SPI_Disable>
    GLB_AHB_Slave1_Reset(BL_AHB_SLAVE1_SPI);
23004fc6:	4549                	li	a0,18
23004fc8:	7ff010ef          	jal	ra,23006fc6 <GLB_AHB_Slave1_Reset>
    return 0;
}
23004fcc:	40b2                	lw	ra,12(sp)
23004fce:	4501                	li	a0,0
23004fd0:	0141                	addi	sp,sp,16
23004fd2:	8082                	ret

23004fd4 <spi_control>:
 */
int spi_control(struct device *dev, int cmd, void *args)
{
    spi_device_t *spi_device = (spi_device_t *)dev;

    switch (cmd) {
23004fd4:	4735                	li	a4,13
{
23004fd6:	87aa                	mv	a5,a0
    switch (cmd) {
23004fd8:	10e58d63          	beq	a1,a4,230050f2 <spi_control+0x11e>
{
23004fdc:	1141                	addi	sp,sp,-16
23004fde:	c606                	sw	ra,12(sp)
    switch (cmd) {
23004fe0:	08b74263          	blt	a4,a1,23005064 <spi_control+0x90>
23004fe4:	4725                	li	a4,9
23004fe6:	12e58a63          	beq	a1,a4,2300511a <spi_control+0x146>
23004fea:	06b75463          	bge	a4,a1,23005052 <spi_control+0x7e>
23004fee:	472d                	li	a4,11
23004ff0:	12e58863          	beq	a1,a4,23005120 <spi_control+0x14c>
23004ff4:	4731                	li	a4,12
23004ff6:	02e59863          	bne	a1,a4,23005026 <spi_control+0x52>
            dev->oflag &= ~DEVICE_OFLAG_DMA_RX;
            break;
        }

        case DEVICE_CTRL_TX_DMA_RESUME: {
            uint32_t tmpVal = BL_RD_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0);
23004ffa:	03c54703          	lbu	a4,60(a0)
23004ffe:	4000a6b7          	lui	a3,0x4000a
23005002:	28068693          	addi	a3,a3,640 # 4000a280 <__dtcm_load_addr+0x1cff9b00>
23005006:	0722                	slli	a4,a4,0x8
23005008:	9736                	add	a4,a4,a3
2300500a:	4310                	lw	a2,0(a4)
            tmpVal = BL_SET_REG_BIT(tmpVal, SPI_DMA_TX_EN);
            BL_WR_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0, tmpVal);
            dev->oflag |= DEVICE_OFLAG_DMA_TX;
2300500c:	01e55683          	lhu	a3,30(a0)

        default:
            break;
    }

    return 0;
23005010:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, SPI_DMA_TX_EN);
23005012:	00166613          	ori	a2,a2,1
            BL_WR_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0, tmpVal);
23005016:	c310                	sw	a2,0(a4)
            dev->oflag |= DEVICE_OFLAG_DMA_TX;
23005018:	0106e713          	ori	a4,a3,16
2300501c:	00e79f23          	sh	a4,30(a5)
}
23005020:	40b2                	lw	ra,12(sp)
23005022:	0141                	addi	sp,sp,16
23005024:	8082                	ret
    switch (cmd) {
23005026:	4729                	li	a4,10
23005028:	06e59763          	bne	a1,a4,23005096 <spi_control+0xc2>
            uint32_t tmpVal = BL_RD_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0);
2300502c:	03c54703          	lbu	a4,60(a0)
23005030:	4000a6b7          	lui	a3,0x4000a
23005034:	28068693          	addi	a3,a3,640 # 4000a280 <__dtcm_load_addr+0x1cff9b00>
23005038:	0722                	slli	a4,a4,0x8
2300503a:	9736                	add	a4,a4,a3
2300503c:	4310                	lw	a2,0(a4)
            dev->oflag &= ~DEVICE_OFLAG_DMA_TX;
2300503e:	01e55683          	lhu	a3,30(a0)
    return 0;
23005042:	4501                	li	a0,0
            tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_DMA_TX_EN);
23005044:	9a79                	andi	a2,a2,-2
            BL_WR_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0, tmpVal);
23005046:	c310                	sw	a2,0(a4)
            dev->oflag &= ~DEVICE_OFLAG_DMA_TX;
23005048:	fef6f713          	andi	a4,a3,-17
2300504c:	00e79f23          	sh	a4,30(a5)
            break;
23005050:	bfc1                	j	23005020 <spi_control+0x4c>
    switch (cmd) {
23005052:	4715                	li	a4,5
23005054:	06e58863          	beq	a1,a4,230050c4 <spi_control+0xf0>
23005058:	4721                	li	a4,8
2300505a:	02e59563          	bne	a1,a4,23005084 <spi_control+0xb0>
            spi_device->tx_dma = (struct device *)args;
2300505e:	c570                	sw	a2,76(a0)
    return 0;
23005060:	4501                	li	a0,0
            break;
23005062:	bf7d                	j	23005020 <spi_control+0x4c>
    switch (cmd) {
23005064:	474d                	li	a4,19
23005066:	06e58763          	beq	a1,a4,230050d4 <spi_control+0x100>
2300506a:	02b75863          	bge	a4,a1,2300509a <spi_control+0xc6>
2300506e:	4751                	li	a4,20
23005070:	06e58763          	beq	a1,a4,230050de <spi_control+0x10a>
23005074:	4755                	li	a4,21
23005076:	02e59063          	bne	a1,a4,23005096 <spi_control+0xc2>
            return SPI_GetBusyStatus(spi_device->id);
2300507a:	03c54503          	lbu	a0,60(a0)
2300507e:	15a030ef          	jal	ra,230081d8 <SPI_GetBusyStatus>
23005082:	bf79                	j	23005020 <spi_control+0x4c>
    switch (cmd) {
23005084:	4711                	li	a4,4
23005086:	00e59863          	bne	a1,a4,23005096 <spi_control+0xc2>
            SPI_Enable(spi_device->id, spi_device->mode);
2300508a:	04454583          	lbu	a1,68(a0)
2300508e:	03c54503          	lbu	a0,60(a0)
23005092:	1c3020ef          	jal	ra,23007a54 <SPI_Enable>
    return 0;
23005096:	4501                	li	a0,0
            break;
23005098:	b761                	j	23005020 <spi_control+0x4c>
    switch (cmd) {
2300509a:	4745                	li	a4,17
2300509c:	04e58663          	beq	a1,a4,230050e8 <spi_control+0x114>
230050a0:	4749                	li	a4,18
230050a2:	00e59763          	bne	a1,a4,230050b0 <spi_control+0xdc>
            return SPI_GetRxFifoCount(spi_device->id);
230050a6:	03c54503          	lbu	a0,60(a0)
230050aa:	120030ef          	jal	ra,230081ca <SPI_GetRxFifoCount>
230050ae:	bf8d                	j	23005020 <spi_control+0x4c>
    switch (cmd) {
230050b0:	4741                	li	a4,16
230050b2:	fee592e3          	bne	a1,a4,23005096 <spi_control+0xc2>
            SPI_SetClock(spi_device->id, (uint32_t)args);
230050b6:	03c54503          	lbu	a0,60(a0)
230050ba:	85b2                	mv	a1,a2
230050bc:	083020ef          	jal	ra,2300793e <SPI_SetClock>
    return 0;
230050c0:	4501                	li	a0,0
            break;
230050c2:	bfb9                	j	23005020 <spi_control+0x4c>
            SPI_Disable(spi_device->id, spi_device->mode);
230050c4:	04454583          	lbu	a1,68(a0)
230050c8:	03c54503          	lbu	a0,60(a0)
230050cc:	1b7020ef          	jal	ra,23007a82 <SPI_Disable>
    return 0;
230050d0:	4501                	li	a0,0
            break;
230050d2:	b7b9                	j	23005020 <spi_control+0x4c>
            return SPI_ClrTxFifo(spi_device->id);
230050d4:	03c54503          	lbu	a0,60(a0)
230050d8:	1d7020ef          	jal	ra,23007aae <SPI_ClrTxFifo>
230050dc:	b791                	j	23005020 <spi_control+0x4c>
            return SPI_ClrRxFifo(spi_device->id);
230050de:	03c54503          	lbu	a0,60(a0)
230050e2:	1e1020ef          	jal	ra,23007ac2 <SPI_ClrRxFifo>
230050e6:	bf2d                	j	23005020 <spi_control+0x4c>
            return SPI_GetTxFifoCount(spi_device->id);
230050e8:	03c54503          	lbu	a0,60(a0)
230050ec:	0d2030ef          	jal	ra,230081be <SPI_GetTxFifoCount>
230050f0:	bf05                	j	23005020 <spi_control+0x4c>
            uint32_t tmpVal = BL_RD_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0);
230050f2:	03c54703          	lbu	a4,60(a0)
230050f6:	4000a6b7          	lui	a3,0x4000a
230050fa:	28068693          	addi	a3,a3,640 # 4000a280 <__dtcm_load_addr+0x1cff9b00>
230050fe:	0722                	slli	a4,a4,0x8
23005100:	9736                	add	a4,a4,a3
23005102:	4310                	lw	a2,0(a4)
            dev->oflag |= DEVICE_OFLAG_DMA_RX;
23005104:	01e55683          	lhu	a3,30(a0)
    return 0;
23005108:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, SPI_DMA_RX_EN);
2300510a:	00266613          	ori	a2,a2,2
            BL_WR_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0, tmpVal);
2300510e:	c310                	sw	a2,0(a4)
            dev->oflag |= DEVICE_OFLAG_DMA_RX;
23005110:	0206e713          	ori	a4,a3,32
23005114:	00e79f23          	sh	a4,30(a5)
}
23005118:	8082                	ret
            spi_device->rx_dma = (struct device *)args;
2300511a:	c930                	sw	a2,80(a0)
    return 0;
2300511c:	4501                	li	a0,0
            break;
2300511e:	b709                	j	23005020 <spi_control+0x4c>
            uint32_t tmpVal = BL_RD_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0);
23005120:	03c54703          	lbu	a4,60(a0)
23005124:	4000a6b7          	lui	a3,0x4000a
23005128:	28068693          	addi	a3,a3,640 # 4000a280 <__dtcm_load_addr+0x1cff9b00>
2300512c:	0722                	slli	a4,a4,0x8
2300512e:	9736                	add	a4,a4,a3
23005130:	4310                	lw	a2,0(a4)
            dev->oflag &= ~DEVICE_OFLAG_DMA_RX;
23005132:	01e55683          	lhu	a3,30(a0)
    return 0;
23005136:	4501                	li	a0,0
            tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_DMA_RX_EN);
23005138:	9a75                	andi	a2,a2,-3
            BL_WR_REG(SPI_BASE + spi_device->id * 0x100, SPI_FIFO_CONFIG_0, tmpVal);
2300513a:	c310                	sw	a2,0(a4)
            dev->oflag &= ~DEVICE_OFLAG_DMA_RX;
2300513c:	fdf6f713          	andi	a4,a3,-33
23005140:	00e79f23          	sh	a4,30(a5)
            break;
23005144:	bdf1                	j	23005020 <spi_control+0x4c>

23005146 <spi_write>:
int spi_write(struct device *dev, uint32_t pos, const void *buffer, uint32_t size)
{
    int ret = 0;
    spi_device_t *spi_device = (spi_device_t *)dev;

    if (dev->oflag & DEVICE_OFLAG_DMA_TX) {
23005146:	01e55703          	lhu	a4,30(a0)
{
2300514a:	1141                	addi	sp,sp,-16
2300514c:	c606                	sw	ra,12(sp)
2300514e:	c422                	sw	s0,8(sp)
23005150:	c226                	sw	s1,4(sp)
    if (dev->oflag & DEVICE_OFLAG_DMA_TX) {
23005152:	01077813          	andi	a6,a4,16
{
23005156:	85b2                	mv	a1,a2
23005158:	87b6                	mv	a5,a3
    if (dev->oflag & DEVICE_OFLAG_DMA_TX) {
2300515a:	04080963          	beqz	a6,230051ac <spi_write+0x66>
        struct device *dma_ch = (struct device *)spi_device->tx_dma;
2300515e:	4564                	lw	s1,76(a0)

        if (!dma_ch) {
23005160:	c0f9                	beqz	s1,23005226 <spi_write+0xe0>
            return -1;
        }

        if (spi_device->id == 0) {
23005162:	03c54703          	lbu	a4,60(a0)
    int ret = 0;
23005166:	4401                	li	s0,0
        if (spi_device->id == 0) {
23005168:	ef05                	bnez	a4,230051a0 <spi_write+0x5a>
            /* Set valid width for each fifo entry */
            uint32_t tmpVal;
            uint32_t SPIx = SPI_BASE;
            tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
2300516a:	4000a637          	lui	a2,0x4000a
            switch (DMA_DEV(dma_ch)->dst_width) {
2300516e:	04d4c703          	lbu	a4,77(s1)
            tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23005172:	20062683          	lw	a3,512(a2) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
            switch (DMA_DEV(dma_ch)->dst_width) {
23005176:	4505                	li	a0,1
23005178:	06a70b63          	beq	a4,a0,230051ee <spi_write+0xa8>
2300517c:	4509                	li	a0,2
2300517e:	06a70363          	beq	a4,a0,230051e4 <spi_write+0x9e>
23005182:	cf29                	beqz	a4,230051dc <spi_write+0x96>
                    break;
                default:
                    break;
            }

            ret = dma_reload(dma_ch, (uint32_t)buffer, (uint32_t)DMA_ADDR_SPI_TDR, size);
23005184:	4000a637          	lui	a2,0x4000a
23005188:	28860613          	addi	a2,a2,648 # 4000a288 <__dtcm_load_addr+0x1cff9b08>
2300518c:	86be                	mv	a3,a5
2300518e:	8526                	mv	a0,s1
23005190:	f1eff0ef          	jal	ra,230048ae <dma_reload>
23005194:	842a                	mv	s0,a0
            dma_channel_start(dma_ch);
23005196:	4601                	li	a2,0
23005198:	45c5                	li	a1,17
2300519a:	8526                	mv	a0,s1
2300519c:	69e070ef          	jal	ra,2300c83a <device_control>
            return SPI_Send_24bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
        } else {
            return SPI_Send_32bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
        }
    }
}
230051a0:	40b2                	lw	ra,12(sp)
230051a2:	8522                	mv	a0,s0
230051a4:	4422                	lw	s0,8(sp)
230051a6:	4492                	lw	s1,4(sp)
230051a8:	0141                	addi	sp,sp,16
230051aa:	8082                	ret
    } else if (dev->oflag & DEVICE_OFLAG_INT_TX) {
230051ac:	8b11                	andi	a4,a4,4
230051ae:	e741                	bnez	a4,23005236 <spi_write+0xf0>
        if (spi_device->datasize == SPI_DATASIZE_8BIT) {
230051b0:	04854703          	lbu	a4,72(a0)
        if (spi_device->id == 0) {
230051b4:	03c54503          	lbu	a0,60(a0)
        if (spi_device->datasize == SPI_DATASIZE_8BIT) {
230051b8:	cf21                	beqz	a4,23005210 <spi_write+0xca>
        } else if (spi_device->datasize == SPI_DATASIZE_16BIT) {
230051ba:	4685                	li	a3,1
230051bc:	06d70763          	beq	a4,a3,2300522a <spi_write+0xe4>
        } else if (spi_device->datasize == SPI_DATASIZE_24BIT) {
230051c0:	4689                	li	a3,2
230051c2:	02d70c63          	beq	a4,a3,230051fa <spi_write+0xb4>
            return SPI_Send_32bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
230051c6:	4681                	li	a3,0
230051c8:	863e                	mv	a2,a5
230051ca:	3ef020ef          	jal	ra,23007db8 <SPI_Send_32bits>
230051ce:	842a                	mv	s0,a0
}
230051d0:	40b2                	lw	ra,12(sp)
230051d2:	8522                	mv	a0,s0
230051d4:	4422                	lw	s0,8(sp)
230051d6:	4492                	lw	s1,4(sp)
230051d8:	0141                	addi	sp,sp,16
230051da:	8082                	ret
                    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 0));
230051dc:	9acd                	andi	a3,a3,-13
230051de:	20d62023          	sw	a3,512(a2)
                    break;
230051e2:	b74d                	j	23005184 <spi_write+0x3e>
                    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 3));
230051e4:	00c6e693          	ori	a3,a3,12
230051e8:	20d62023          	sw	a3,512(a2)
                    break;
230051ec:	bf61                	j	23005184 <spi_write+0x3e>
                    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 1));
230051ee:	9acd                	andi	a3,a3,-13
230051f0:	0046e693          	ori	a3,a3,4
230051f4:	20d62023          	sw	a3,512(a2)
                    break;
230051f8:	b771                	j	23005184 <spi_write+0x3e>
            return SPI_Send_24bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
230051fa:	4681                	li	a3,0
230051fc:	863e                	mv	a2,a5
230051fe:	2e5020ef          	jal	ra,23007ce2 <SPI_Send_24bits>
23005202:	842a                	mv	s0,a0
}
23005204:	40b2                	lw	ra,12(sp)
23005206:	8522                	mv	a0,s0
23005208:	4422                	lw	s0,8(sp)
2300520a:	4492                	lw	s1,4(sp)
2300520c:	0141                	addi	sp,sp,16
2300520e:	8082                	ret
            return SPI_Send_8bits(spi_device->id, (uint8_t *)buffer, size, SPI_TIMEOUT_DISABLE);
23005210:	4681                	li	a3,0
23005212:	863e                	mv	a2,a5
23005214:	12d020ef          	jal	ra,23007b40 <SPI_Send_8bits>
23005218:	842a                	mv	s0,a0
}
2300521a:	40b2                	lw	ra,12(sp)
2300521c:	8522                	mv	a0,s0
2300521e:	4422                	lw	s0,8(sp)
23005220:	4492                	lw	s1,4(sp)
23005222:	0141                	addi	sp,sp,16
23005224:	8082                	ret
            return -1;
23005226:	547d                	li	s0,-1
23005228:	bfa5                	j	230051a0 <spi_write+0x5a>
            return SPI_Send_16bits(spi_device->id, (uint16_t *)buffer, size, SPI_TIMEOUT_DISABLE);
2300522a:	4681                	li	a3,0
2300522c:	863e                	mv	a2,a5
2300522e:	1db020ef          	jal	ra,23007c08 <SPI_Send_16bits>
23005232:	842a                	mv	s0,a0
23005234:	b7b5                	j	230051a0 <spi_write+0x5a>
        return -2;
23005236:	5479                	li	s0,-2
23005238:	b7a5                	j	230051a0 <spi_write+0x5a>

2300523a <spi_read>:
int spi_read(struct device *dev, uint32_t pos, void *buffer, uint32_t size)
{
    int ret = 0;
    spi_device_t *spi_device = (spi_device_t *)dev;

    if (dev->oflag & DEVICE_OFLAG_DMA_RX) {
2300523a:	01e55703          	lhu	a4,30(a0)
{
2300523e:	1141                	addi	sp,sp,-16
23005240:	c606                	sw	ra,12(sp)
23005242:	c422                	sw	s0,8(sp)
23005244:	c226                	sw	s1,4(sp)
    if (dev->oflag & DEVICE_OFLAG_DMA_RX) {
23005246:	02077813          	andi	a6,a4,32
{
2300524a:	85b2                	mv	a1,a2
2300524c:	87b6                	mv	a5,a3
    if (dev->oflag & DEVICE_OFLAG_DMA_RX) {
2300524e:	04080a63          	beqz	a6,230052a2 <spi_read+0x68>
        struct device *dma_ch = (struct device *)spi_device->rx_dma;
23005252:	4924                	lw	s1,80(a0)

        if (!dma_ch) {
23005254:	c4e1                	beqz	s1,2300531c <spi_read+0xe2>
            return -1;
        }

        if (spi_device->id == 0) {
23005256:	03c54703          	lbu	a4,60(a0)
    int ret = 0;
2300525a:	4401                	li	s0,0
        if (spi_device->id == 0) {
2300525c:	ef0d                	bnez	a4,23005296 <spi_read+0x5c>
            /* Set valid width for each fifo entry */
            uint32_t tmpVal;
            uint32_t SPIx = SPI_BASE;
            tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
2300525e:	4000a637          	lui	a2,0x4000a
            switch (DMA_DEV(dma_ch)->src_width) {
23005262:	04c4c703          	lbu	a4,76(s1)
            tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23005266:	20062683          	lw	a3,512(a2) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
            switch (DMA_DEV(dma_ch)->src_width) {
2300526a:	4505                	li	a0,1
2300526c:	06a70c63          	beq	a4,a0,230052e4 <spi_read+0xaa>
23005270:	4509                	li	a0,2
23005272:	06a70463          	beq	a4,a0,230052da <spi_read+0xa0>
23005276:	cf31                	beqz	a4,230052d2 <spi_read+0x98>
                    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 3));
                    break;
                default:
                    break;
            }
            ret = dma_reload(dma_ch, (uint32_t)DMA_ADDR_SPI_RDR, (uint32_t)buffer, size);
23005278:	862e                	mv	a2,a1
2300527a:	4000a5b7          	lui	a1,0x4000a
2300527e:	28c58593          	addi	a1,a1,652 # 4000a28c <__dtcm_load_addr+0x1cff9b0c>
23005282:	86be                	mv	a3,a5
23005284:	8526                	mv	a0,s1
23005286:	e28ff0ef          	jal	ra,230048ae <dma_reload>
2300528a:	842a                	mv	s0,a0
            dma_channel_start(dma_ch);
2300528c:	4601                	li	a2,0
2300528e:	45c5                	li	a1,17
23005290:	8526                	mv	a0,s1
23005292:	5a8070ef          	jal	ra,2300c83a <device_control>
            return SPI_Recv_24bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
        } else {
            return SPI_Recv_32bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
        }
    }
}
23005296:	40b2                	lw	ra,12(sp)
23005298:	8522                	mv	a0,s0
2300529a:	4422                	lw	s0,8(sp)
2300529c:	4492                	lw	s1,4(sp)
2300529e:	0141                	addi	sp,sp,16
230052a0:	8082                	ret
    } else if (dev->oflag & DEVICE_OFLAG_INT_TX) {
230052a2:	8b11                	andi	a4,a4,4
230052a4:	e741                	bnez	a4,2300532c <spi_read+0xf2>
        if (spi_device->datasize == SPI_DATASIZE_8BIT) {
230052a6:	04854703          	lbu	a4,72(a0)
        if (spi_device->id == 0) {
230052aa:	03c54503          	lbu	a0,60(a0)
        if (spi_device->datasize == SPI_DATASIZE_8BIT) {
230052ae:	cf21                	beqz	a4,23005306 <spi_read+0xcc>
        } else if (spi_device->datasize == SPI_DATASIZE_16BIT) {
230052b0:	4685                	li	a3,1
230052b2:	06d70763          	beq	a4,a3,23005320 <spi_read+0xe6>
        } else if (spi_device->datasize == SPI_DATASIZE_24BIT) {
230052b6:	4689                	li	a3,2
230052b8:	02d70c63          	beq	a4,a3,230052f0 <spi_read+0xb6>
            return SPI_Recv_32bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
230052bc:	4681                	li	a3,0
230052be:	863e                	mv	a2,a5
230052c0:	637020ef          	jal	ra,230080f6 <SPI_Recv_32bits>
230052c4:	842a                	mv	s0,a0
}
230052c6:	40b2                	lw	ra,12(sp)
230052c8:	8522                	mv	a0,s0
230052ca:	4422                	lw	s0,8(sp)
230052cc:	4492                	lw	s1,4(sp)
230052ce:	0141                	addi	sp,sp,16
230052d0:	8082                	ret
                    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 0));
230052d2:	9acd                	andi	a3,a3,-13
230052d4:	20d62023          	sw	a3,512(a2)
                    break;
230052d8:	b745                	j	23005278 <spi_read+0x3e>
                    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 3));
230052da:	00c6e693          	ori	a3,a3,12
230052de:	20d62023          	sw	a3,512(a2)
                    break;
230052e2:	bf59                	j	23005278 <spi_read+0x3e>
                    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 1));
230052e4:	9acd                	andi	a3,a3,-13
230052e6:	0046e693          	ori	a3,a3,4
230052ea:	20d62023          	sw	a3,512(a2)
                    break;
230052ee:	b769                	j	23005278 <spi_read+0x3e>
            return SPI_Recv_24bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
230052f0:	4681                	li	a3,0
230052f2:	863e                	mv	a2,a5
230052f4:	525020ef          	jal	ra,23008018 <SPI_Recv_24bits>
230052f8:	842a                	mv	s0,a0
}
230052fa:	40b2                	lw	ra,12(sp)
230052fc:	8522                	mv	a0,s0
230052fe:	4422                	lw	s0,8(sp)
23005300:	4492                	lw	s1,4(sp)
23005302:	0141                	addi	sp,sp,16
23005304:	8082                	ret
            return SPI_Recv_8bits(spi_device->id, (uint8_t *)buffer, size, SPI_TIMEOUT_DISABLE);
23005306:	4681                	li	a3,0
23005308:	863e                	mv	a2,a5
2300530a:	383020ef          	jal	ra,23007e8c <SPI_Recv_8bits>
2300530e:	842a                	mv	s0,a0
}
23005310:	40b2                	lw	ra,12(sp)
23005312:	8522                	mv	a0,s0
23005314:	4422                	lw	s0,8(sp)
23005316:	4492                	lw	s1,4(sp)
23005318:	0141                	addi	sp,sp,16
2300531a:	8082                	ret
            return -1;
2300531c:	547d                	li	s0,-1
2300531e:	bfa5                	j	23005296 <spi_read+0x5c>
            return SPI_Recv_16bits(spi_device->id, (uint16_t *)buffer, size, SPI_TIMEOUT_DISABLE);
23005320:	4681                	li	a3,0
23005322:	863e                	mv	a2,a5
23005324:	42b020ef          	jal	ra,23007f4e <SPI_Recv_16bits>
23005328:	842a                	mv	s0,a0
2300532a:	b7b5                	j	23005296 <spi_read+0x5c>
        return -2;
2300532c:	5479                	li	s0,-2
2300532e:	b7a5                	j	23005296 <spi_read+0x5c>

23005330 <spi_register>:
        return -DEVICE_EINVAL;
    }

    dev = &(spix_device[index].parent);

    dev->open = spi_open;
23005330:	05400793          	li	a5,84
23005334:	02f507b3          	mul	a5,a0,a5
23005338:	ae418513          	addi	a0,gp,-1308 # 420162e4 <spix_device>
2300533c:	953e                	add	a0,a0,a5
2300533e:	230057b7          	lui	a5,0x23005
23005342:	e2278793          	addi	a5,a5,-478 # 23004e22 <spi_open>
23005346:	d11c                	sw	a5,32(a0)
    dev->close = spi_close;
23005348:	230057b7          	lui	a5,0x23005
2300534c:	fb678793          	addi	a5,a5,-74 # 23004fb6 <spi_close>
23005350:	d15c                	sw	a5,36(a0)
    dev->control = spi_control;
23005352:	230057b7          	lui	a5,0x23005
23005356:	fd478793          	addi	a5,a5,-44 # 23004fd4 <spi_control>
2300535a:	d51c                	sw	a5,40(a0)
    dev->write = spi_write;
2300535c:	230057b7          	lui	a5,0x23005
23005360:	14678793          	addi	a5,a5,326 # 23005146 <spi_write>
23005364:	d55c                	sw	a5,44(a0)
    dev->read = spi_read;
23005366:	230057b7          	lui	a5,0x23005
2300536a:	23a78793          	addi	a5,a5,570 # 2300523a <spi_read>
2300536e:	d91c                	sw	a5,48(a0)

    dev->type = DEVICE_CLASS_SPI;
23005370:	478d                	li	a5,3
23005372:	00f50ea3          	sb	a5,29(a0)
    dev->handle = NULL;
23005376:	02052c23          	sw	zero,56(a0)

    return device_register(dev, name);
2300537a:	3a20706f          	j	2300c71c <device_register>

2300537e <spi_transmit>:
 * @param size
 * @param type
 * @return int
 */
int spi_transmit(struct device *dev, void *buffer, uint32_t size, uint8_t type)
{
2300537e:	1141                	addi	sp,sp,-16
23005380:	c606                	sw	ra,12(sp)
    spi_device_t *spi_device = (spi_device_t *)dev;

    if (type == 0) {
23005382:	c295                	beqz	a3,230053a6 <spi_transmit+0x28>
        return SPI_Send_8bits(spi_device->id, (uint8_t *)buffer, size, SPI_TIMEOUT_DISABLE);
    } else if (type == 1) {
23005384:	4705                	li	a4,1
23005386:	02e68763          	beq	a3,a4,230053b4 <spi_transmit+0x36>
        return SPI_Send_16bits(spi_device->id, (uint16_t *)buffer, size, SPI_TIMEOUT_DISABLE);
    } else if (type == 2) {
2300538a:	4709                	li	a4,2
2300538c:	02e68c63          	beq	a3,a4,230053c4 <spi_transmit+0x46>
        return SPI_Send_24bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
    } else if (type == 3) {
23005390:	470d                	li	a4,3
23005392:	02e69763          	bne	a3,a4,230053c0 <spi_transmit+0x42>
        return SPI_Send_32bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
23005396:	03c54503          	lbu	a0,60(a0)
2300539a:	4681                	li	a3,0
2300539c:	21d020ef          	jal	ra,23007db8 <SPI_Send_32bits>
    }

    return -1;
}
230053a0:	40b2                	lw	ra,12(sp)
230053a2:	0141                	addi	sp,sp,16
230053a4:	8082                	ret
        return SPI_Send_8bits(spi_device->id, (uint8_t *)buffer, size, SPI_TIMEOUT_DISABLE);
230053a6:	03c54503          	lbu	a0,60(a0)
230053aa:	796020ef          	jal	ra,23007b40 <SPI_Send_8bits>
}
230053ae:	40b2                	lw	ra,12(sp)
230053b0:	0141                	addi	sp,sp,16
230053b2:	8082                	ret
        return SPI_Send_16bits(spi_device->id, (uint16_t *)buffer, size, SPI_TIMEOUT_DISABLE);
230053b4:	03c54503          	lbu	a0,60(a0)
230053b8:	4681                	li	a3,0
230053ba:	04f020ef          	jal	ra,23007c08 <SPI_Send_16bits>
230053be:	b7cd                	j	230053a0 <spi_transmit+0x22>
    return -1;
230053c0:	557d                	li	a0,-1
230053c2:	bff9                	j	230053a0 <spi_transmit+0x22>
        return SPI_Send_24bits(spi_device->id, (uint32_t *)buffer, size, SPI_TIMEOUT_DISABLE);
230053c4:	03c54503          	lbu	a0,60(a0)
230053c8:	4681                	li	a3,0
230053ca:	119020ef          	jal	ra,23007ce2 <SPI_Send_24bits>
230053ce:	bfc9                	j	230053a0 <spi_transmit+0x22>

230053d0 <spi_isr>:
 * @brief
 *
 * @param handle
 */
void spi_isr(spi_device_t *handle)
{
230053d0:	1141                	addi	sp,sp,-16
230053d2:	c422                	sw	s0,8(sp)
230053d4:	c606                	sw	ra,12(sp)
230053d6:	c226                	sw	s1,4(sp)
230053d8:	c04a                	sw	s2,0(sp)
    uint32_t tmpVal;
    uint32_t SPIx = SPI_BASE + handle->id * 0x100;
230053da:	03c54903          	lbu	s2,60(a0)

    tmpVal = BL_RD_REG(SPIx, SPI_INT_STS);
230053de:	4000a7b7          	lui	a5,0x4000a
230053e2:	20478793          	addi	a5,a5,516 # 4000a204 <__dtcm_load_addr+0x1cff9a84>
    uint32_t SPIx = SPI_BASE + handle->id * 0x100;
230053e6:	0922                	slli	s2,s2,0x8
    tmpVal = BL_RD_REG(SPIx, SPI_INT_STS);
230053e8:	993e                	add	s2,s2,a5

    if (!handle->parent.callback) {
230053ea:	5958                	lw	a4,52(a0)
    tmpVal = BL_RD_REG(SPIx, SPI_INT_STS);
230053ec:	00092403          	lw	s0,0(s2)
    if (!handle->parent.callback) {
230053f0:	c345                	beqz	a4,23005490 <spi_isr+0xc0>
        return;
    }

    /* Transfer end interrupt,shared by both master and slave mode */
    if (BL_IS_REG_BIT_SET(tmpVal, SPI_END_INT) && !BL_IS_REG_BIT_SET(tmpVal, SPI_CR_SPI_END_MASK)) {
230053f2:	10147793          	andi	a5,s0,257
230053f6:	4685                	li	a3,1
230053f8:	84aa                	mv	s1,a0
230053fa:	00d79a63          	bne	a5,a3,2300540e <spi_isr+0x3e>
        BL_WR_REG(SPIx, SPI_INT_STS, BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_END_CLR));
230053fe:	67c1                	lui	a5,0x10
23005400:	8fc1                	or	a5,a5,s0
23005402:	00f92023          	sw	a5,0(s2)
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_END);
23005406:	4681                	li	a3,0
23005408:	4601                	li	a2,0
2300540a:	4581                	li	a1,0
2300540c:	9702                	jalr	a4
    }

    /* TX fifo ready interrupt(fifo count > fifo threshold) */
    if (BL_IS_REG_BIT_SET(tmpVal, SPI_TXF_INT) && !BL_IS_REG_BIT_SET(tmpVal, SPI_CR_SPI_TXF_MASK)) {
2300540e:	20247793          	andi	a5,s0,514
23005412:	4709                	li	a4,2
23005414:	00e79863          	bne	a5,a4,23005424 <spi_isr+0x54>
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_TX_FIFO_REQ);
23005418:	58dc                	lw	a5,52(s1)
2300541a:	4685                	li	a3,1
2300541c:	4601                	li	a2,0
2300541e:	4581                	li	a1,0
23005420:	8526                	mv	a0,s1
23005422:	9782                	jalr	a5
    }

    /*  RX fifo ready interrupt(fifo count > fifo threshold) */
    if (BL_IS_REG_BIT_SET(tmpVal, SPI_RXF_INT) && !BL_IS_REG_BIT_SET(tmpVal, SPI_CR_SPI_RXF_MASK)) {
23005424:	40447793          	andi	a5,s0,1028
23005428:	4711                	li	a4,4
2300542a:	00e79863          	bne	a5,a4,2300543a <spi_isr+0x6a>
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_RX_FIFO_REQ);
2300542e:	58dc                	lw	a5,52(s1)
23005430:	4689                	li	a3,2
23005432:	4601                	li	a2,0
23005434:	4581                	li	a1,0
23005436:	8526                	mv	a0,s1
23005438:	9782                	jalr	a5
    }

    /* Slave mode transfer time-out interrupt,triggered when bus is idle for the given value */
    if (BL_IS_REG_BIT_SET(tmpVal, SPI_STO_INT) && !BL_IS_REG_BIT_SET(tmpVal, SPI_CR_SPI_STO_MASK)) {
2300543a:	6785                	lui	a5,0x1
2300543c:	80878793          	addi	a5,a5,-2040 # 808 <__heap_min_size+0x408>
23005440:	8fe1                	and	a5,a5,s0
23005442:	4721                	li	a4,8
23005444:	00e79d63          	bne	a5,a4,2300545e <spi_isr+0x8e>
        BL_WR_REG(SPIx, SPI_INT_STS, BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_STO_CLR));
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_SLAVE_TIMEOUT);
23005448:	58d8                	lw	a4,52(s1)
        BL_WR_REG(SPIx, SPI_INT_STS, BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_STO_CLR));
2300544a:	000807b7          	lui	a5,0x80
2300544e:	8fc1                	or	a5,a5,s0
23005450:	00f92023          	sw	a5,0(s2)
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_SLAVE_TIMEOUT);
23005454:	468d                	li	a3,3
23005456:	4601                	li	a2,0
23005458:	4581                	li	a1,0
2300545a:	8526                	mv	a0,s1
2300545c:	9702                	jalr	a4
    }

    /* Slave mode tx underrun error interrupt,trigged when tx is not ready during transfer */
    if (BL_IS_REG_BIT_SET(tmpVal, SPI_TXU_INT) && !BL_IS_REG_BIT_SET(tmpVal, SPI_CR_SPI_TXU_MASK)) {
2300545e:	6785                	lui	a5,0x1
23005460:	07c1                	addi	a5,a5,16
23005462:	8fe1                	and	a5,a5,s0
23005464:	4741                	li	a4,16
23005466:	00e79d63          	bne	a5,a4,23005480 <spi_isr+0xb0>
        BL_WR_REG(SPIx, SPI_INT_STS, BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_TXU_CLR));
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_SLAVE_UNDERRUN);
2300546a:	58d8                	lw	a4,52(s1)
        BL_WR_REG(SPIx, SPI_INT_STS, BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_TXU_CLR));
2300546c:	001007b7          	lui	a5,0x100
23005470:	8fc1                	or	a5,a5,s0
23005472:	00f92023          	sw	a5,0(s2)
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_SLAVE_UNDERRUN);
23005476:	4691                	li	a3,4
23005478:	4601                	li	a2,0
2300547a:	4581                	li	a1,0
2300547c:	8526                	mv	a0,s1
2300547e:	9702                	jalr	a4
    }

    /* TX/RX fifo overflow/underflow interrupt */
    if (BL_IS_REG_BIT_SET(tmpVal, SPI_FER_INT) && !BL_IS_REG_BIT_SET(tmpVal, SPI_CR_SPI_FER_MASK)) {
23005480:	6789                	lui	a5,0x2
23005482:	02078793          	addi	a5,a5,32 # 2020 <StackSize+0x1020>
23005486:	8c7d                	and	s0,s0,a5
23005488:	02000793          	li	a5,32
2300548c:	00f40863          	beq	s0,a5,2300549c <spi_isr+0xcc>
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_FIFO_ERROR);
    }
}
23005490:	40b2                	lw	ra,12(sp)
23005492:	4422                	lw	s0,8(sp)
23005494:	4492                	lw	s1,4(sp)
23005496:	4902                	lw	s2,0(sp)
23005498:	0141                	addi	sp,sp,16
2300549a:	8082                	ret
2300549c:	4422                	lw	s0,8(sp)
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_FIFO_ERROR);
2300549e:	58dc                	lw	a5,52(s1)
}
230054a0:	40b2                	lw	ra,12(sp)
230054a2:	4902                	lw	s2,0(sp)
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_FIFO_ERROR);
230054a4:	8526                	mv	a0,s1
}
230054a6:	4492                	lw	s1,4(sp)
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_FIFO_ERROR);
230054a8:	4695                	li	a3,5
230054aa:	4601                	li	a2,0
230054ac:	4581                	li	a1,0
}
230054ae:	0141                	addi	sp,sp,16
        handle->parent.callback(&handle->parent, NULL, 0, SPI_INT_FIFO_ERROR);
230054b0:	8782                	jr	a5

230054b2 <SPI0_IRQ>:

#ifdef BSP_USING_SPI0
void SPI0_IRQ()
{
    spi_isr(&spix_device[SPI0_INDEX]);
230054b2:	ae418513          	addi	a0,gp,-1308 # 420162e4 <spix_device>
230054b6:	bf29                	j	230053d0 <spi_isr>

230054b8 <uart_open>:
 * @param dev
 * @param oflag
 * @return int
 */
int uart_open(struct device *dev, uint16_t oflag)
{
230054b8:	7179                	addi	sp,sp,-48
230054ba:	d606                	sw	ra,44(sp)
230054bc:	d422                	sw	s0,40(sp)
230054be:	d226                	sw	s1,36(sp)
230054c0:	842a                	mv	s0,a0
    uart_device_t *uart_device = (uart_device_t *)dev;
    UART_FifoCfg_Type fifoCfg = { 0 };
    UART_CFG_Type uart_cfg = { 0 };

    /* disable all interrupt */
    UART_IntMask(uart_device->id, UART_INT_ALL, MASK);
230054c2:	03c54503          	lbu	a0,60(a0)
230054c6:	4605                	li	a2,1
{
230054c8:	84ae                	mv	s1,a1
    UART_IntMask(uart_device->id, UART_INT_ALL, MASK);
230054ca:	45a5                	li	a1,9
    UART_FifoCfg_Type fifoCfg = { 0 };
230054cc:	c402                	sw	zero,8(sp)
    UART_CFG_Type uart_cfg = { 0 };
230054ce:	c602                	sw	zero,12(sp)
230054d0:	c802                	sw	zero,16(sp)
230054d2:	ca02                	sw	zero,20(sp)
230054d4:	cc02                	sw	zero,24(sp)
230054d6:	ce02                	sw	zero,28(sp)
    UART_IntMask(uart_device->id, UART_INT_ALL, MASK);
230054d8:	7a7020ef          	jal	ra,2300847e <UART_IntMask>
    /* disable uart before config */
    UART_Disable(uart_device->id, UART_TXRX);
230054dc:	03c44503          	lbu	a0,60(s0)
230054e0:	4589                	li	a1,2
230054e2:	6bf020ef          	jal	ra,230083a0 <UART_Disable>

    uint32_t uart_clk = peripheral_clock_get(PERIPHERAL_CLOCK_UART);
230054e6:	4501                	li	a0,0
230054e8:	e71fe0ef          	jal	ra,23004358 <peripheral_clock_get>
    uart_cfg.baudRate = uart_device->baudrate;
    uart_cfg.dataBits = uart_device->databits;
    uart_cfg.stopBits = uart_device->stopbits;
    uart_cfg.parity = uart_device->parity;
230054ec:	04644703          	lbu	a4,70(s0)
    uart_cfg.baudRate = uart_device->baudrate;
230054f0:	4030                	lw	a2,64(s0)
    uart_cfg.dataBits = uart_device->databits;
230054f2:	04445683          	lhu	a3,68(s0)
    uint32_t uart_clk = peripheral_clock_get(PERIPHERAL_CLOCK_UART);
230054f6:	87aa                	mv	a5,a0
    uart_cfg.rxLinMode = UART_RX_LINMODE_ENABLE;
    uart_cfg.txBreakBitCnt = UART_TX_BREAKBIT_CNT;
    uart_cfg.rxDeglitch = ENABLE;

    /* uart init with default configuration */
    UART_Init(uart_device->id, &uart_cfg);
230054f8:	03c44503          	lbu	a0,60(s0)
230054fc:	006c                	addi	a1,sp,12
    uart_cfg.uartClk = uart_clk;
230054fe:	c63e                	sw	a5,12(sp)
    uart_cfg.rxDeglitch = ENABLE;
23005500:	4785                	li	a5,1
    uart_cfg.parity = uart_device->parity;
23005502:	00e10b23          	sb	a4,22(sp)
    uart_cfg.rxDeglitch = ENABLE;
23005506:	cc3e                	sw	a5,24(sp)
    uart_cfg.baudRate = uart_device->baudrate;
23005508:	c832                	sw	a2,16(sp)
    uart_cfg.dataBits = uart_device->databits;
2300550a:	00d11a23          	sh	a3,20(sp)
    uart_cfg.ctsFlowControl = UART_CTS_FLOWCONTROL_ENABLE;
2300550e:	00010ba3          	sb	zero,23(sp)
    uart_cfg.rxLinMode = UART_RX_LINMODE_ENABLE;
23005512:	00011e23          	sh	zero,28(sp)
    uart_cfg.byteBitInverse = UART_MSB_FIRST_ENABLE;
23005516:	00010f23          	sb	zero,30(sp)
    UART_Init(uart_device->id, &uart_cfg);
2300551a:	4cb020ef          	jal	ra,230081e4 <UART_Init>

    /* Enable tx free run mode */
    UART_TxFreeRun(uart_device->id, ENABLE);
2300551e:	03c44503          	lbu	a0,60(s0)
23005522:	4585                	li	a1,1
23005524:	6f1020ef          	jal	ra,23008414 <UART_TxFreeRun>
    /*set de-glitch function cycle count value*/
    UART_SetDeglitchCount(uart_device->id, 2);
23005528:	03c44503          	lbu	a0,60(s0)
2300552c:	4589                	li	a1,2
2300552e:	6c5020ef          	jal	ra,230083f2 <UART_SetDeglitchCount>

    /* Set rx time-out value */
    UART_SetRxTimeoutValue(uart_device->id, UART_DEFAULT_RTO_TIMEOUT);
23005532:	03c44503          	lbu	a0,60(s0)
23005536:	06400593          	li	a1,100
2300553a:	699020ef          	jal	ra,230083d2 <UART_SetRxTimeoutValue>

    fifoCfg.txFifoDmaThreshold = uart_device->fifo_threshold;
2300553e:	04744783          	lbu	a5,71(s0)
    fifoCfg.txFifoDmaEnable = DISABLE;
23005542:	00011523          	sh	zero,10(sp)
    fifoCfg.rxFifoDmaThreshold = uart_device->fifo_threshold;
    fifoCfg.rxFifoDmaEnable = DISABLE;

    if (oflag & DEVICE_OFLAG_STREAM_TX) {
    }
    if ((oflag & DEVICE_OFLAG_INT_TX) || (oflag & DEVICE_OFLAG_INT_RX)) {
23005546:	00c4f713          	andi	a4,s1,12
    fifoCfg.txFifoDmaThreshold = uart_device->fifo_threshold;
2300554a:	00f10423          	sb	a5,8(sp)
    fifoCfg.rxFifoDmaThreshold = uart_device->fifo_threshold;
2300554e:	00f104a3          	sb	a5,9(sp)
#ifdef BSP_USING_UART0
        if (uart_device->id == UART0_ID)
23005552:	03c44503          	lbu	a0,60(s0)
    if ((oflag & DEVICE_OFLAG_INT_TX) || (oflag & DEVICE_OFLAG_INT_RX)) {
23005556:	c709                	beqz	a4,23005560 <uart_open+0xa8>
        if (uart_device->id == UART0_ID)
23005558:	cd15                	beqz	a0,23005594 <uart_open+0xdc>
            Interrupt_Handler_Register(UART0_IRQn, UART0_IRQ);
#endif
#ifdef BSP_USING_UART1
        if (uart_device->id == UART1_ID)
2300555a:	4785                	li	a5,1
2300555c:	04f50963          	beq	a0,a5,230055ae <uart_open+0xf6>
            Interrupt_Handler_Register(UART1_IRQn, UART1_IRQ);
#endif
    }
    if (oflag & DEVICE_OFLAG_DMA_TX) {
23005560:	0104f793          	andi	a5,s1,16
23005564:	c781                	beqz	a5,2300556c <uart_open+0xb4>
        fifoCfg.txFifoDmaEnable = ENABLE;
23005566:	4785                	li	a5,1
23005568:	00f10523          	sb	a5,10(sp)
    }
    if (oflag & DEVICE_OFLAG_DMA_RX) {
2300556c:	0204f493          	andi	s1,s1,32
23005570:	c481                	beqz	s1,23005578 <uart_open+0xc0>
        fifoCfg.rxFifoDmaEnable = ENABLE;
23005572:	4785                	li	a5,1
23005574:	00f105a3          	sb	a5,11(sp)
    }

    UART_FifoConfig(uart_device->id, &fifoCfg);
23005578:	002c                	addi	a1,sp,8
2300557a:	589020ef          	jal	ra,23008302 <UART_FifoConfig>
    /* enable uart */
    UART_Enable(uart_device->id, UART_TXRX);
2300557e:	03c44503          	lbu	a0,60(s0)
23005582:	4589                	li	a1,2
23005584:	5e7020ef          	jal	ra,2300836a <UART_Enable>
    return 0;
}
23005588:	50b2                	lw	ra,44(sp)
2300558a:	5422                	lw	s0,40(sp)
2300558c:	5492                	lw	s1,36(sp)
2300558e:	4501                	li	a0,0
23005590:	6145                	addi	sp,sp,48
23005592:	8082                	ret
            Interrupt_Handler_Register(UART0_IRQn, UART0_IRQ);
23005594:	230065b7          	lui	a1,0x23006
23005598:	02d00513          	li	a0,45
2300559c:	b3858593          	addi	a1,a1,-1224 # 23005b38 <UART0_IRQ>
230055a0:	5de010ef          	jal	ra,23006b7e <Interrupt_Handler_Register>
        if (uart_device->id == UART1_ID)
230055a4:	03c44503          	lbu	a0,60(s0)
230055a8:	4785                	li	a5,1
230055aa:	faf51be3          	bne	a0,a5,23005560 <uart_open+0xa8>
            Interrupt_Handler_Register(UART1_IRQn, UART1_IRQ);
230055ae:	230065b7          	lui	a1,0x23006
230055b2:	02e00513          	li	a0,46
230055b6:	b3258593          	addi	a1,a1,-1230 # 23005b32 <UART1_IRQ>
230055ba:	5c4010ef          	jal	ra,23006b7e <Interrupt_Handler_Register>
    UART_FifoConfig(uart_device->id, &fifoCfg);
230055be:	03c44503          	lbu	a0,60(s0)
230055c2:	bf79                	j	23005560 <uart_open+0xa8>

230055c4 <uart_close>:
 *
 * @param dev
 * @return int
 */
int uart_close(struct device *dev)
{
230055c4:	1141                	addi	sp,sp,-16
230055c6:	c422                	sw	s0,8(sp)
230055c8:	c606                	sw	ra,12(sp)
230055ca:	842a                	mv	s0,a0
    uart_device_t *uart_device = (uart_device_t *)dev;

    UART_Disable(uart_device->id, UART_TXRX);
230055cc:	03c54503          	lbu	a0,60(a0)
230055d0:	4589                	li	a1,2
230055d2:	5cf020ef          	jal	ra,230083a0 <UART_Disable>
    if (uart_device->id == 0) {
230055d6:	03c44783          	lbu	a5,60(s0)
230055da:	cb89                	beqz	a5,230055ec <uart_close+0x28>
        GLB_AHB_Slave1_Reset(BL_AHB_SLAVE1_UART0);
    } else if (uart_device->id == 1) {
230055dc:	4705                	li	a4,1
230055de:	00e78f63          	beq	a5,a4,230055fc <uart_close+0x38>
        GLB_AHB_Slave1_Reset(BL_AHB_SLAVE1_UART1);
    }
    return 0;
}
230055e2:	40b2                	lw	ra,12(sp)
230055e4:	4422                	lw	s0,8(sp)
230055e6:	4501                	li	a0,0
230055e8:	0141                	addi	sp,sp,16
230055ea:	8082                	ret
        GLB_AHB_Slave1_Reset(BL_AHB_SLAVE1_UART0);
230055ec:	4541                	li	a0,16
230055ee:	1d9010ef          	jal	ra,23006fc6 <GLB_AHB_Slave1_Reset>
}
230055f2:	40b2                	lw	ra,12(sp)
230055f4:	4422                	lw	s0,8(sp)
230055f6:	4501                	li	a0,0
230055f8:	0141                	addi	sp,sp,16
230055fa:	8082                	ret
        GLB_AHB_Slave1_Reset(BL_AHB_SLAVE1_UART1);
230055fc:	4545                	li	a0,17
230055fe:	1c9010ef          	jal	ra,23006fc6 <GLB_AHB_Slave1_Reset>
}
23005602:	40b2                	lw	ra,12(sp)
23005604:	4422                	lw	s0,8(sp)
23005606:	4501                	li	a0,0
23005608:	0141                	addi	sp,sp,16
2300560a:	8082                	ret

2300560c <uart_control>:
 * @param cmd
 * @param args
 * @return int
 */
int uart_control(struct device *dev, int cmd, void *args)
{
2300560c:	7139                	addi	sp,sp,-64
2300560e:	dc22                	sw	s0,56(sp)
23005610:	de06                	sw	ra,60(sp)
23005612:	da26                	sw	s1,52(sp)
23005614:	d84a                	sw	s2,48(sp)
23005616:	d64e                	sw	s3,44(sp)
23005618:	d452                	sw	s4,40(sp)
    uart_device_t *uart_device = (uart_device_t *)dev;

    switch (cmd) {
2300561a:	47a9                	li	a5,10
{
2300561c:	842a                	mv	s0,a0
    switch (cmd) {
2300561e:	22f58063          	beq	a1,a5,2300583e <uart_control+0x232>
23005622:	08b7cb63          	blt	a5,a1,230056b8 <uart_control+0xac>
23005626:	4795                	li	a5,5
23005628:	18f58163          	beq	a1,a5,230057aa <uart_control+0x19e>
2300562c:	84b2                	mv	s1,a2
2300562e:	06b7d863          	bge	a5,a1,2300569e <uart_control+0x92>
23005632:	47a1                	li	a5,8
23005634:	16f58863          	beq	a1,a5,230057a4 <uart_control+0x198>
23005638:	47a5                	li	a5,9
2300563a:	00f59c63          	bne	a1,a5,23005652 <uart_control+0x46>
            break;
        case DEVICE_CTRL_ATTACH_TX_DMA /* constant-expression */:
            uart_device->tx_dma = (struct device *)args;
            break;
        case DEVICE_CTRL_ATTACH_RX_DMA /* constant-expression */:
            uart_device->rx_dma = (struct device *)args;
2300563e:	c470                	sw	a2,76(s0)
            return UART_RxFifoClear(uart_device->id);
        default:
            break;
    }

    return 0;
23005640:	4501                	li	a0,0
}
23005642:	50f2                	lw	ra,60(sp)
23005644:	5462                	lw	s0,56(sp)
23005646:	54d2                	lw	s1,52(sp)
23005648:	5942                	lw	s2,48(sp)
2300564a:	59b2                	lw	s3,44(sp)
2300564c:	5a22                	lw	s4,40(sp)
2300564e:	6121                	addi	sp,sp,64
23005650:	8082                	ret
    switch (cmd) {
23005652:	4799                	li	a5,6
23005654:	4501                	li	a0,0
23005656:	fef596e3          	bne	a1,a5,23005642 <uart_control+0x36>
            uint32_t uart_clk = peripheral_clock_get(PERIPHERAL_CLOCK_UART);
2300565a:	cfffe0ef          	jal	ra,23004358 <peripheral_clock_get>
            uart_cfg.parity = cfg->parity;
2300565e:	0064c783          	lbu	a5,6(s1)
            uint32_t uart_clk = peripheral_clock_get(PERIPHERAL_CLOCK_UART);
23005662:	862a                	mv	a2,a0
            uart_cfg.baudRate = cfg->baudrate;
23005664:	4094                	lw	a3,0(s1)
            uart_cfg.dataBits = cfg->databits;
23005666:	0044d703          	lhu	a4,4(s1)
            UART_Init(uart_device->id, &uart_cfg);
2300566a:	03c44503          	lbu	a0,60(s0)
2300566e:	006c                	addi	a1,sp,12
            uart_cfg.parity = cfg->parity;
23005670:	00f10b23          	sb	a5,22(sp)
            uart_cfg.rxDeglitch = ENABLE;
23005674:	4785                	li	a5,1
            uart_cfg.uartClk = uart_clk;
23005676:	c632                	sw	a2,12(sp)
            uart_cfg.baudRate = cfg->baudrate;
23005678:	c836                	sw	a3,16(sp)
            uart_cfg.dataBits = cfg->databits;
2300567a:	00e11a23          	sh	a4,20(sp)
            uart_cfg.rxDeglitch = ENABLE;
2300567e:	cc3e                	sw	a5,24(sp)
            uart_cfg.ctsFlowControl = UART_CTS_FLOWCONTROL_ENABLE;
23005680:	00010ba3          	sb	zero,23(sp)
            uart_cfg.rxLinMode = UART_RX_LINMODE_ENABLE;
23005684:	00011e23          	sh	zero,28(sp)
            uart_cfg.byteBitInverse = UART_MSB_FIRST_ENABLE;
23005688:	00010f23          	sb	zero,30(sp)
            UART_Init(uart_device->id, &uart_cfg);
2300568c:	359020ef          	jal	ra,230081e4 <UART_Init>
            UART_SetDeglitchCount(uart_device->id, 2);
23005690:	03c44503          	lbu	a0,60(s0)
23005694:	4589                	li	a1,2
23005696:	55d020ef          	jal	ra,230083f2 <UART_SetDeglitchCount>
    return 0;
2300569a:	4501                	li	a0,0
2300569c:	b75d                	j	23005642 <uart_control+0x36>
    switch (cmd) {
2300569e:	4789                	li	a5,2
230056a0:	14f58063          	beq	a1,a5,230057e0 <uart_control+0x1d4>
230056a4:	4791                	li	a5,4
230056a6:	02f59963          	bne	a1,a5,230056d8 <uart_control+0xcc>
            UART_Enable(uart_device->id, UART_TXRX);
230056aa:	03c54503          	lbu	a0,60(a0)
230056ae:	4589                	li	a1,2
230056b0:	4bb020ef          	jal	ra,2300836a <UART_Enable>
    return 0;
230056b4:	4501                	li	a0,0
            break;
230056b6:	b771                	j	23005642 <uart_control+0x36>
    switch (cmd) {
230056b8:	47c1                	li	a5,16
230056ba:	16f58863          	beq	a1,a5,2300582a <uart_control+0x21e>
230056be:	06b7d363          	bge	a5,a1,23005724 <uart_control+0x118>
230056c2:	47c9                	li	a5,18
230056c4:	16f58863          	beq	a1,a5,23005834 <uart_control+0x228>
230056c8:	47cd                	li	a5,19
230056ca:	04f59563          	bne	a1,a5,23005714 <uart_control+0x108>
            return UART_RxFifoClear(uart_device->id);
230056ce:	03c54503          	lbu	a0,60(a0)
230056d2:	58d020ef          	jal	ra,2300845e <UART_RxFifoClear>
230056d6:	b7b5                	j	23005642 <uart_control+0x36>
    switch (cmd) {
230056d8:	4785                	li	a5,1
230056da:	0cf59363          	bne	a1,a5,230057a0 <uart_control+0x194>
            uint32_t offset = __builtin_ctz((uint32_t)args);
230056de:	8532                	mv	a0,a2
230056e0:	c4dfa0ef          	jal	ra,2300032c <__ctzsi2>
230056e4:	892a                	mv	s2,a0
            while (offset < 9) {
230056e6:	47a1                	li	a5,8
            UART_Enable(uart_device->id, UART_TXRX);
230056e8:	03c44503          	lbu	a0,60(s0)
            while (offset < 9) {
230056ec:	0927cc63          	blt	a5,s2,23005784 <uart_control+0x178>
                if ((uint32_t)args & (1 << offset)) {
230056f0:	4a05                	li	s4,1
            while (offset < 9) {
230056f2:	49a5                	li	s3,9
230056f4:	a021                	j	230056fc <uart_control+0xf0>
                offset++;
230056f6:	0905                	addi	s2,s2,1
            while (offset < 9) {
230056f8:	09390663          	beq	s2,s3,23005784 <uart_control+0x178>
                if ((uint32_t)args & (1 << offset)) {
230056fc:	012a17b3          	sll	a5,s4,s2
23005700:	8fe5                	and	a5,a5,s1
23005702:	dbf5                	beqz	a5,230056f6 <uart_control+0xea>
                    UART_IntMask(uart_device->id, offset, UNMASK);
23005704:	0ff97593          	zext.b	a1,s2
23005708:	4601                	li	a2,0
2300570a:	575020ef          	jal	ra,2300847e <UART_IntMask>
            if (uart_device->id == UART0_ID)
2300570e:	03c44503          	lbu	a0,60(s0)
23005712:	b7d5                	j	230056f6 <uart_control+0xea>
    switch (cmd) {
23005714:	47c5                	li	a5,17
23005716:	08f59563          	bne	a1,a5,230057a0 <uart_control+0x194>
            return UART_GetRxFifoCount(uart_device->id);
2300571a:	03c54503          	lbu	a0,60(a0)
2300571e:	653020ef          	jal	ra,23008570 <UART_GetRxFifoCount>
23005722:	b705                	j	23005642 <uart_control+0x36>
    switch (cmd) {
23005724:	47b1                	li	a5,12
23005726:	08f58963          	beq	a1,a5,230057b8 <uart_control+0x1ac>
2300572a:	47b5                	li	a5,13
2300572c:	02f59663          	bne	a1,a5,23005758 <uart_control+0x14c>
            uint32_t tmpVal = BL_RD_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0);
23005730:	03c54783          	lbu	a5,60(a0)
23005734:	4000a737          	lui	a4,0x4000a
23005738:	08070713          	addi	a4,a4,128 # 4000a080 <__dtcm_load_addr+0x1cff9900>
2300573c:	07a2                	slli	a5,a5,0x8
2300573e:	97ba                	add	a5,a5,a4
23005740:	4394                	lw	a3,0(a5)
            dev->oflag |= DEVICE_OFLAG_DMA_RX;
23005742:	01e55703          	lhu	a4,30(a0)
    return 0;
23005746:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, UART_DMA_RX_EN);
23005748:	0026e693          	ori	a3,a3,2
            BL_WR_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0, tmpVal);
2300574c:	c394                	sw	a3,0(a5)
            dev->oflag |= DEVICE_OFLAG_DMA_RX;
2300574e:	02076793          	ori	a5,a4,32
23005752:	00f41f23          	sh	a5,30(s0)
            break;
23005756:	b5f5                	j	23005642 <uart_control+0x36>
    switch (cmd) {
23005758:	47ad                	li	a5,11
2300575a:	04f59363          	bne	a1,a5,230057a0 <uart_control+0x194>
            uint32_t tmpVal = BL_RD_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0);
2300575e:	03c54783          	lbu	a5,60(a0)
23005762:	4000a737          	lui	a4,0x4000a
23005766:	08070713          	addi	a4,a4,128 # 4000a080 <__dtcm_load_addr+0x1cff9900>
2300576a:	07a2                	slli	a5,a5,0x8
2300576c:	97ba                	add	a5,a5,a4
2300576e:	4394                	lw	a3,0(a5)
            dev->oflag &= ~DEVICE_OFLAG_DMA_RX;
23005770:	01e55703          	lhu	a4,30(a0)
    return 0;
23005774:	4501                	li	a0,0
            tmpVal = BL_CLR_REG_BIT(tmpVal, UART_DMA_RX_EN);
23005776:	9af5                	andi	a3,a3,-3
            BL_WR_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0, tmpVal);
23005778:	c394                	sw	a3,0(a5)
            dev->oflag &= ~DEVICE_OFLAG_DMA_RX;
2300577a:	fdf77793          	andi	a5,a4,-33
2300577e:	00f41f23          	sh	a5,30(s0)
            break;
23005782:	b5c1                	j	23005642 <uart_control+0x36>
            if (uart_device->id == UART0_ID)
23005784:	c911                	beqz	a0,23005798 <uart_control+0x18c>
            else if (uart_device->id == UART1_ID)
23005786:	4785                	li	a5,1
23005788:	00f51c63          	bne	a0,a5,230057a0 <uart_control+0x194>
                CPU_Interrupt_Enable(UART1_IRQn);
2300578c:	02e00513          	li	a0,46
23005790:	402010ef          	jal	ra,23006b92 <clic_enable_interrupt>
    return 0;
23005794:	4501                	li	a0,0
23005796:	b575                	j	23005642 <uart_control+0x36>
                CPU_Interrupt_Enable(UART0_IRQn);
23005798:	02d00513          	li	a0,45
2300579c:	3f6010ef          	jal	ra,23006b92 <clic_enable_interrupt>
    return 0;
230057a0:	4501                	li	a0,0
230057a2:	b545                	j	23005642 <uart_control+0x36>
            uart_device->tx_dma = (struct device *)args;
230057a4:	c430                	sw	a2,72(s0)
    return 0;
230057a6:	4501                	li	a0,0
            break;
230057a8:	bd69                	j	23005642 <uart_control+0x36>
            UART_Disable(uart_device->id, UART_TXRX);
230057aa:	03c54503          	lbu	a0,60(a0)
230057ae:	4589                	li	a1,2
230057b0:	3f1020ef          	jal	ra,230083a0 <UART_Disable>
    return 0;
230057b4:	4501                	li	a0,0
            break;
230057b6:	b571                	j	23005642 <uart_control+0x36>
            uint32_t tmpVal = BL_RD_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0);
230057b8:	03c54783          	lbu	a5,60(a0)
230057bc:	4000a737          	lui	a4,0x4000a
230057c0:	08070713          	addi	a4,a4,128 # 4000a080 <__dtcm_load_addr+0x1cff9900>
230057c4:	07a2                	slli	a5,a5,0x8
230057c6:	97ba                	add	a5,a5,a4
230057c8:	4394                	lw	a3,0(a5)
            dev->oflag |= DEVICE_OFLAG_DMA_TX;
230057ca:	01e55703          	lhu	a4,30(a0)
    return 0;
230057ce:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, UART_DMA_TX_EN);
230057d0:	0016e693          	ori	a3,a3,1
            BL_WR_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0, tmpVal);
230057d4:	c394                	sw	a3,0(a5)
            dev->oflag |= DEVICE_OFLAG_DMA_TX;
230057d6:	01076793          	ori	a5,a4,16
230057da:	00f41f23          	sh	a5,30(s0)
            break;
230057de:	b595                	j	23005642 <uart_control+0x36>
            uint32_t offset = __builtin_ctz((uint32_t)args);
230057e0:	8532                	mv	a0,a2
230057e2:	b4bfa0ef          	jal	ra,2300032c <__ctzsi2>
230057e6:	892a                	mv	s2,a0
            while (offset < 9) {
230057e8:	47a1                	li	a5,8
            UART_Enable(uart_device->id, UART_TXRX);
230057ea:	03c44503          	lbu	a0,60(s0)
            while (offset < 9) {
230057ee:	0327c463          	blt	a5,s2,23005816 <uart_control+0x20a>
                if ((uint32_t)args & (1 << offset)) {
230057f2:	4a05                	li	s4,1
            while (offset < 9) {
230057f4:	49a5                	li	s3,9
230057f6:	a021                	j	230057fe <uart_control+0x1f2>
                offset++;
230057f8:	0905                	addi	s2,s2,1
            while (offset < 9) {
230057fa:	01390e63          	beq	s2,s3,23005816 <uart_control+0x20a>
                if ((uint32_t)args & (1 << offset)) {
230057fe:	012a17b3          	sll	a5,s4,s2
23005802:	8fe5                	and	a5,a5,s1
23005804:	dbf5                	beqz	a5,230057f8 <uart_control+0x1ec>
                    UART_IntMask(uart_device->id, offset, MASK);
23005806:	0ff97593          	zext.b	a1,s2
2300580a:	4605                	li	a2,1
2300580c:	473020ef          	jal	ra,2300847e <UART_IntMask>
            if (uart_device->id == UART0_ID)
23005810:	03c44503          	lbu	a0,60(s0)
23005814:	b7d5                	j	230057f8 <uart_control+0x1ec>
23005816:	c539                	beqz	a0,23005864 <uart_control+0x258>
            else if (uart_device->id == UART1_ID)
23005818:	4785                	li	a5,1
2300581a:	f8f513e3          	bne	a0,a5,230057a0 <uart_control+0x194>
                CPU_Interrupt_Disable(UART1_IRQn);
2300581e:	02e00513          	li	a0,46
23005822:	382010ef          	jal	ra,23006ba4 <clic_disable_interrupt>
    return 0;
23005826:	4501                	li	a0,0
23005828:	bd29                	j	23005642 <uart_control+0x36>
            return UART_GetTxFifoCount(uart_device->id);
2300582a:	03c54503          	lbu	a0,60(a0)
2300582e:	529020ef          	jal	ra,23008556 <UART_GetTxFifoCount>
23005832:	bd01                	j	23005642 <uart_control+0x36>
            return UART_TxFifoClear(uart_device->id);
23005834:	03c54503          	lbu	a0,60(a0)
23005838:	407020ef          	jal	ra,2300843e <UART_TxFifoClear>
2300583c:	b519                	j	23005642 <uart_control+0x36>
            uint32_t tmpVal = BL_RD_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0);
2300583e:	03c54783          	lbu	a5,60(a0)
23005842:	4000a737          	lui	a4,0x4000a
23005846:	08070713          	addi	a4,a4,128 # 4000a080 <__dtcm_load_addr+0x1cff9900>
2300584a:	07a2                	slli	a5,a5,0x8
2300584c:	97ba                	add	a5,a5,a4
2300584e:	4394                	lw	a3,0(a5)
            dev->oflag &= ~DEVICE_OFLAG_DMA_TX;
23005850:	01e55703          	lhu	a4,30(a0)
    return 0;
23005854:	4501                	li	a0,0
            tmpVal = BL_CLR_REG_BIT(tmpVal, UART_DMA_TX_EN);
23005856:	9af9                	andi	a3,a3,-2
            BL_WR_REG(UART0_BASE + uart_device->id * 0x100, UART_FIFO_CONFIG_0, tmpVal);
23005858:	c394                	sw	a3,0(a5)
            dev->oflag &= ~DEVICE_OFLAG_DMA_TX;
2300585a:	fef77793          	andi	a5,a4,-17
2300585e:	00f41f23          	sh	a5,30(s0)
            break;
23005862:	b3c5                	j	23005642 <uart_control+0x36>
                CPU_Interrupt_Disable(UART0_IRQn);
23005864:	02d00513          	li	a0,45
23005868:	33c010ef          	jal	ra,23006ba4 <clic_disable_interrupt>
    return 0;
2300586c:	4501                	li	a0,0
2300586e:	bbd1                	j	23005642 <uart_control+0x36>

23005870 <uart_write>:
 */
int uart_write(struct device *dev, uint32_t pos, const void *buffer, uint32_t size)
{
    int ret = 0;
    uart_device_t *uart_device = (uart_device_t *)dev;
    if (dev->oflag & DEVICE_OFLAG_DMA_TX) {
23005870:	01e55783          	lhu	a5,30(a0)
{
23005874:	1141                	addi	sp,sp,-16
23005876:	c606                	sw	ra,12(sp)
23005878:	c422                	sw	s0,8(sp)
2300587a:	c226                	sw	s1,4(sp)
    if (dev->oflag & DEVICE_OFLAG_DMA_TX) {
2300587c:	0107f713          	andi	a4,a5,16
{
23005880:	85b2                	mv	a1,a2
    if (dev->oflag & DEVICE_OFLAG_DMA_TX) {
23005882:	c705                	beqz	a4,230058aa <uart_write+0x3a>
        struct device *dma_ch = (struct device *)uart_device->tx_dma;
23005884:	4524                	lw	s1,72(a0)
        if (!dma_ch)
23005886:	c4ad                	beqz	s1,230058f0 <uart_write+0x80>
            return -1;

        if (uart_device->id == 0) {
23005888:	03c54783          	lbu	a5,60(a0)
            ret = dma_reload(dma_ch, (uint32_t)buffer, (uint32_t)DMA_ADDR_UART0_TDR, size);
2300588c:	4000a637          	lui	a2,0x4000a
23005890:	08860613          	addi	a2,a2,136 # 4000a088 <__dtcm_load_addr+0x1cff9908>
        if (uart_device->id == 0) {
23005894:	cf8d                	beqz	a5,230058ce <uart_write+0x5e>
            dma_channel_start(dma_ch);
        } else if (uart_device->id == 1) {
23005896:	4705                	li	a4,1
    int ret = 0;
23005898:	4401                	li	s0,0
        } else if (uart_device->id == 1) {
2300589a:	02e78663          	beq	a5,a4,230058c6 <uart_write+0x56>
        return ret;
    } else if (dev->oflag & DEVICE_OFLAG_INT_TX) {
        return -2;
    } else
        return UART_SendData(uart_device->id, (uint8_t *)buffer, size);
}
2300589e:	40b2                	lw	ra,12(sp)
230058a0:	8522                	mv	a0,s0
230058a2:	4422                	lw	s0,8(sp)
230058a4:	4492                	lw	s1,4(sp)
230058a6:	0141                	addi	sp,sp,16
230058a8:	8082                	ret
    } else if (dev->oflag & DEVICE_OFLAG_INT_TX) {
230058aa:	8b91                	andi	a5,a5,4
230058ac:	e3a1                	bnez	a5,230058ec <uart_write+0x7c>
        return UART_SendData(uart_device->id, (uint8_t *)buffer, size);
230058ae:	03c54503          	lbu	a0,60(a0)
230058b2:	8636                	mv	a2,a3
230058b4:	415020ef          	jal	ra,230084c8 <UART_SendData>
230058b8:	842a                	mv	s0,a0
}
230058ba:	40b2                	lw	ra,12(sp)
230058bc:	8522                	mv	a0,s0
230058be:	4422                	lw	s0,8(sp)
230058c0:	4492                	lw	s1,4(sp)
230058c2:	0141                	addi	sp,sp,16
230058c4:	8082                	ret
            ret = dma_reload(dma_ch, (uint32_t)buffer, (uint32_t)DMA_ADDR_UART1_TDR, size);
230058c6:	4000a637          	lui	a2,0x4000a
230058ca:	18860613          	addi	a2,a2,392 # 4000a188 <__dtcm_load_addr+0x1cff9a08>
230058ce:	8526                	mv	a0,s1
230058d0:	fdffe0ef          	jal	ra,230048ae <dma_reload>
230058d4:	842a                	mv	s0,a0
            dma_channel_start(dma_ch);
230058d6:	4601                	li	a2,0
230058d8:	8526                	mv	a0,s1
230058da:	45c5                	li	a1,17
230058dc:	75f060ef          	jal	ra,2300c83a <device_control>
}
230058e0:	40b2                	lw	ra,12(sp)
230058e2:	8522                	mv	a0,s0
230058e4:	4422                	lw	s0,8(sp)
230058e6:	4492                	lw	s1,4(sp)
230058e8:	0141                	addi	sp,sp,16
230058ea:	8082                	ret
        return -2;
230058ec:	5479                	li	s0,-2
230058ee:	bf45                	j	2300589e <uart_write+0x2e>
            return -1;
230058f0:	547d                	li	s0,-1
230058f2:	b775                	j	2300589e <uart_write+0x2e>

230058f4 <uart_read>:
 */
int uart_read(struct device *dev, uint32_t pos, void *buffer, uint32_t size)
{
    int ret = -1;
    uart_device_t *uart_device = (uart_device_t *)dev;
    if (dev->oflag & DEVICE_OFLAG_DMA_RX) {
230058f4:	01e55783          	lhu	a5,30(a0)
{
230058f8:	1141                	addi	sp,sp,-16
230058fa:	c606                	sw	ra,12(sp)
230058fc:	c422                	sw	s0,8(sp)
230058fe:	c226                	sw	s1,4(sp)
    if (dev->oflag & DEVICE_OFLAG_DMA_RX) {
23005900:	0207f813          	andi	a6,a5,32
23005904:	02080563          	beqz	a6,2300592e <uart_read+0x3a>
        struct device *dma_ch = (struct device *)uart_device->rx_dma;
23005908:	4564                	lw	s1,76(a0)
        if (!dma_ch)
2300590a:	c0bd                	beqz	s1,23005970 <uart_read+0x7c>
            return -1;

        if (uart_device->id == 0) {
2300590c:	03c54783          	lbu	a5,60(a0)
            ret = dma_reload(dma_ch, (uint32_t)DMA_ADDR_UART0_RDR, (uint32_t)buffer, size);
23005910:	4000a5b7          	lui	a1,0x4000a
23005914:	08c58593          	addi	a1,a1,140 # 4000a08c <__dtcm_load_addr+0x1cff990c>
        if (uart_device->id == 0) {
23005918:	cb9d                	beqz	a5,2300594e <uart_read+0x5a>
            dma_channel_start(dma_ch);
        } else if (uart_device->id == 1) {
2300591a:	4705                	li	a4,1
            return -1;
2300591c:	547d                	li	s0,-1
        } else if (uart_device->id == 1) {
2300591e:	02e78463          	beq	a5,a4,23005946 <uart_read+0x52>
    } else if (dev->oflag & DEVICE_OFLAG_INT_RX) {
        return -2;
    } else {
        return UART_ReceiveData(uart_device->id, (uint8_t *)buffer, size);
    }
}
23005922:	40b2                	lw	ra,12(sp)
23005924:	8522                	mv	a0,s0
23005926:	4422                	lw	s0,8(sp)
23005928:	4492                	lw	s1,4(sp)
2300592a:	0141                	addi	sp,sp,16
2300592c:	8082                	ret
    } else if (dev->oflag & DEVICE_OFLAG_INT_RX) {
2300592e:	8ba1                	andi	a5,a5,8
23005930:	ef95                	bnez	a5,2300596c <uart_read+0x78>
}
23005932:	4422                	lw	s0,8(sp)
23005934:	40b2                	lw	ra,12(sp)
23005936:	4492                	lw	s1,4(sp)
        return UART_ReceiveData(uart_device->id, (uint8_t *)buffer, size);
23005938:	03c54503          	lbu	a0,60(a0)
2300593c:	85b2                	mv	a1,a2
2300593e:	8636                	mv	a2,a3
}
23005940:	0141                	addi	sp,sp,16
        return UART_ReceiveData(uart_device->id, (uint8_t *)buffer, size);
23005942:	3d90206f          	j	2300851a <UART_ReceiveData>
            ret = dma_reload(dma_ch, (uint32_t)DMA_ADDR_UART1_RDR, (uint32_t)buffer, size);
23005946:	4000a5b7          	lui	a1,0x4000a
2300594a:	18c58593          	addi	a1,a1,396 # 4000a18c <__dtcm_load_addr+0x1cff9a0c>
2300594e:	8526                	mv	a0,s1
23005950:	f5ffe0ef          	jal	ra,230048ae <dma_reload>
23005954:	842a                	mv	s0,a0
            dma_channel_start(dma_ch);
23005956:	4601                	li	a2,0
23005958:	8526                	mv	a0,s1
2300595a:	45c5                	li	a1,17
2300595c:	6df060ef          	jal	ra,2300c83a <device_control>
}
23005960:	40b2                	lw	ra,12(sp)
23005962:	8522                	mv	a0,s0
23005964:	4422                	lw	s0,8(sp)
23005966:	4492                	lw	s1,4(sp)
23005968:	0141                	addi	sp,sp,16
2300596a:	8082                	ret
        return -2;
2300596c:	5479                	li	s0,-2
2300596e:	bf55                	j	23005922 <uart_read+0x2e>
            return -1;
23005970:	547d                	li	s0,-1
23005972:	bf45                	j	23005922 <uart_read+0x2e>

23005974 <uart_register>:
    if (UART_MAX_INDEX == 0)
        return -DEVICE_EINVAL;

    dev = &(uartx_device[index].parent);

    dev->open = uart_open;
23005974:	00251793          	slli	a5,a0,0x2
23005978:	97aa                	add	a5,a5,a0
2300597a:	0792                	slli	a5,a5,0x4
2300597c:	b3818513          	addi	a0,gp,-1224 # 42016338 <uartx_device>
23005980:	953e                	add	a0,a0,a5
23005982:	230057b7          	lui	a5,0x23005
23005986:	4b878793          	addi	a5,a5,1208 # 230054b8 <uart_open>
2300598a:	d11c                	sw	a5,32(a0)
    dev->close = uart_close;
2300598c:	230057b7          	lui	a5,0x23005
23005990:	5c478793          	addi	a5,a5,1476 # 230055c4 <uart_close>
23005994:	d15c                	sw	a5,36(a0)
    dev->control = uart_control;
23005996:	230057b7          	lui	a5,0x23005
2300599a:	60c78793          	addi	a5,a5,1548 # 2300560c <uart_control>
2300599e:	d51c                	sw	a5,40(a0)
    dev->write = uart_write;
230059a0:	230067b7          	lui	a5,0x23006
230059a4:	87078793          	addi	a5,a5,-1936 # 23005870 <uart_write>
230059a8:	d55c                	sw	a5,44(a0)
    dev->read = uart_read;
230059aa:	230067b7          	lui	a5,0x23006
230059ae:	8f478793          	addi	a5,a5,-1804 # 230058f4 <uart_read>
230059b2:	d91c                	sw	a5,48(a0)

    dev->type = DEVICE_CLASS_UART;
230059b4:	4789                	li	a5,2
230059b6:	00f50ea3          	sb	a5,29(a0)
    dev->handle = NULL;
230059ba:	02052c23          	sw	zero,56(a0)

    return device_register(dev, name);
230059be:	55f0606f          	j	2300c71c <device_register>

230059c2 <uart_isr>:
 * @brief
 *
 * @param handle
 */
void uart_isr(uart_device_t *handle)
{
230059c2:	7135                	addi	sp,sp,-160
230059c4:	cd22                	sw	s0,152(sp)
230059c6:	c74e                	sw	s3,140(sp)
230059c8:	cf06                	sw	ra,156(sp)
230059ca:	cb26                	sw	s1,148(sp)
230059cc:	c94a                	sw	s2,144(sp)
    uint32_t tmpVal = 0;
    uint32_t maskVal = 0;
    uint32_t UARTx = (UART0_BASE + handle->id * 0x100);
230059ce:	03c54903          	lbu	s2,60(a0)

    tmpVal = BL_RD_REG(UARTx, UART_INT_STS);
230059d2:	4000a7b7          	lui	a5,0x4000a
230059d6:	02078693          	addi	a3,a5,32 # 4000a020 <__dtcm_load_addr+0x1cff98a0>
    uint32_t UARTx = (UART0_BASE + handle->id * 0x100);
230059da:	0922                	slli	s2,s2,0x8
    maskVal = BL_RD_REG(UARTx, UART_INT_MASK);
230059dc:	02478713          	addi	a4,a5,36
    tmpVal = BL_RD_REG(UARTx, UART_INT_STS);
230059e0:	96ca                	add	a3,a3,s2
    maskVal = BL_RD_REG(UARTx, UART_INT_MASK);
230059e2:	974a                	add	a4,a4,s2

    if (!handle->parent.callback)
230059e4:	03452803          	lw	a6,52(a0)
    tmpVal = BL_RD_REG(UARTx, UART_INT_STS);
230059e8:	4280                	lw	s0,0(a3)
    maskVal = BL_RD_REG(UARTx, UART_INT_MASK);
230059ea:	00072983          	lw	s3,0(a4)
    if (!handle->parent.callback)
230059ee:	0e080063          	beqz	a6,23005ace <uart_isr+0x10c>
        return;

    /* Length of uart tx data transfer arrived interrupt */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_UTX_END_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_UTX_END_MASK)) {
230059f2:	00147713          	andi	a4,s0,1
230059f6:	84aa                	mv	s1,a0
230059f8:	cf09                	beqz	a4,23005a12 <uart_isr+0x50>
230059fa:	0019f713          	andi	a4,s3,1
230059fe:	eb11                	bnez	a4,23005a12 <uart_isr+0x50>
        BL_WR_REG(UARTx, UART_INT_CLEAR, 0x1);
23005a00:	02878793          	addi	a5,a5,40
23005a04:	97ca                	add	a5,a5,s2
23005a06:	4705                	li	a4,1
23005a08:	c398                	sw	a4,0(a5)
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_TX_END);
23005a0a:	4681                	li	a3,0
23005a0c:	4601                	li	a2,0
23005a0e:	4581                	li	a1,0
23005a10:	9802                	jalr	a6
    }

    /* Length of uart rx data transfer arrived interrupt */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_URX_END_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_URX_END_MASK)) {
23005a12:	00247793          	andi	a5,s0,2
23005a16:	c385                	beqz	a5,23005a36 <uart_isr+0x74>
23005a18:	0029f793          	andi	a5,s3,2
23005a1c:	ef89                	bnez	a5,23005a36 <uart_isr+0x74>
        BL_WR_REG(UARTx, UART_INT_CLEAR, 0x2);
23005a1e:	4000a7b7          	lui	a5,0x4000a
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_RX_END);
23005a22:	58d8                	lw	a4,52(s1)
        BL_WR_REG(UARTx, UART_INT_CLEAR, 0x2);
23005a24:	02878793          	addi	a5,a5,40 # 4000a028 <__dtcm_load_addr+0x1cff98a8>
23005a28:	97ca                	add	a5,a5,s2
23005a2a:	4689                	li	a3,2
23005a2c:	c394                	sw	a3,0(a5)
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_RX_END);
23005a2e:	4601                	li	a2,0
23005a30:	4581                	li	a1,0
23005a32:	8526                	mv	a0,s1
23005a34:	9702                	jalr	a4
    }

    /* Tx fifo ready interrupt,auto-cleared when data is pushed */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_UTX_FIFO_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_UTX_FIFO_MASK)) {
23005a36:	00447793          	andi	a5,s0,4
23005a3a:	cb91                	beqz	a5,23005a4e <uart_isr+0x8c>
23005a3c:	0049f793          	andi	a5,s3,4
23005a40:	e799                	bnez	a5,23005a4e <uart_isr+0x8c>
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_TX_FIFO);
23005a42:	58dc                	lw	a5,52(s1)
23005a44:	4685                	li	a3,1
23005a46:	4601                	li	a2,0
23005a48:	4581                	li	a1,0
23005a4a:	8526                	mv	a0,s1
23005a4c:	9782                	jalr	a5
    }

    /* Rx fifo ready interrupt,auto-cleared when data is popped */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_URX_FIFO_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_URX_FIFO_MASK)) {
23005a4e:	00847793          	andi	a5,s0,8
23005a52:	c781                	beqz	a5,23005a5a <uart_isr+0x98>
23005a54:	0089f793          	andi	a5,s3,8
23005a58:	c3d1                	beqz	a5,23005adc <uart_isr+0x11a>
            handle->parent.callback(&handle->parent, &buffer[0], len, UART_EVENT_RX_FIFO);
        }
    }

    /* Rx time-out interrupt */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_URX_RTO_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_URX_RTO_MASK)) {
23005a5a:	01047793          	andi	a5,s0,16
23005a5e:	c781                	beqz	a5,23005a66 <uart_isr+0xa4>
23005a60:	0109f793          	andi	a5,s3,16
23005a64:	cfd1                	beqz	a5,23005b00 <uart_isr+0x13e>
            handle->parent.callback(&handle->parent, &buffer[0], len, UART_EVENT_RTO);
        }
    }

    /* Rx parity check error interrupt */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_URX_PCE_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_URX_PCE_MASK)) {
23005a66:	02047793          	andi	a5,s0,32
23005a6a:	c39d                	beqz	a5,23005a90 <uart_isr+0xce>
23005a6c:	0209f793          	andi	a5,s3,32
23005a70:	e385                	bnez	a5,23005a90 <uart_isr+0xce>
        BL_WR_REG(UARTx, UART_INT_CLEAR, 0x20);
23005a72:	4000a7b7          	lui	a5,0x4000a
23005a76:	02878793          	addi	a5,a5,40 # 4000a028 <__dtcm_load_addr+0x1cff98a8>
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_PCE);
23005a7a:	58d8                	lw	a4,52(s1)
        BL_WR_REG(UARTx, UART_INT_CLEAR, 0x20);
23005a7c:	993e                	add	s2,s2,a5
23005a7e:	02000793          	li	a5,32
23005a82:	00f92023          	sw	a5,0(s2)
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_PCE);
23005a86:	4695                	li	a3,5
23005a88:	4601                	li	a2,0
23005a8a:	4581                	li	a1,0
23005a8c:	8526                	mv	a0,s1
23005a8e:	9702                	jalr	a4
    }

    /* Tx fifo overflow/underflow error interrupt */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_UTX_FER_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_UTX_FER_MASK)) {
23005a90:	04047793          	andi	a5,s0,64
23005a94:	cb91                	beqz	a5,23005aa8 <uart_isr+0xe6>
23005a96:	0409f793          	andi	a5,s3,64
23005a9a:	e799                	bnez	a5,23005aa8 <uart_isr+0xe6>
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_TX_FER);
23005a9c:	58dc                	lw	a5,52(s1)
23005a9e:	4699                	li	a3,6
23005aa0:	4601                	li	a2,0
23005aa2:	4581                	li	a1,0
23005aa4:	8526                	mv	a0,s1
23005aa6:	9782                	jalr	a5
    }

    /* Rx fifo overflow/underflow error interrupt */
    if (BL_IS_REG_BIT_SET(tmpVal, UART_URX_FER_INT) && !BL_IS_REG_BIT_SET(maskVal, UART_CR_URX_FER_MASK)) {
23005aa8:	08047413          	andi	s0,s0,128
23005aac:	c00d                	beqz	s0,23005ace <uart_isr+0x10c>
23005aae:	0809f993          	andi	s3,s3,128
23005ab2:	00099e63          	bnez	s3,23005ace <uart_isr+0x10c>
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_RX_FER);
    }
}
23005ab6:	446a                	lw	s0,152(sp)
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_RX_FER);
23005ab8:	58dc                	lw	a5,52(s1)
}
23005aba:	40fa                	lw	ra,156(sp)
23005abc:	494a                	lw	s2,144(sp)
23005abe:	49ba                	lw	s3,140(sp)
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_RX_FER);
23005ac0:	8526                	mv	a0,s1
}
23005ac2:	44da                	lw	s1,148(sp)
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_RX_FER);
23005ac4:	469d                	li	a3,7
23005ac6:	4601                	li	a2,0
23005ac8:	4581                	li	a1,0
}
23005aca:	610d                	addi	sp,sp,160
        handle->parent.callback(&handle->parent, NULL, 0, UART_EVENT_RX_FER);
23005acc:	8782                	jr	a5
}
23005ace:	40fa                	lw	ra,156(sp)
23005ad0:	446a                	lw	s0,152(sp)
23005ad2:	44da                	lw	s1,148(sp)
23005ad4:	494a                	lw	s2,144(sp)
23005ad6:	49ba                	lw	s3,140(sp)
23005ad8:	610d                	addi	sp,sp,160
23005ada:	8082                	ret
        uint8_t len = UART_ReceiveData(handle->id, buffer, UART_FIFO_MAX_LEN);
23005adc:	03c4c503          	lbu	a0,60(s1)
23005ae0:	08000613          	li	a2,128
23005ae4:	858a                	mv	a1,sp
23005ae6:	235020ef          	jal	ra,2300851a <UART_ReceiveData>
        if (len) {
23005aea:	0ff57793          	zext.b	a5,a0
23005aee:	d7b5                	beqz	a5,23005a5a <uart_isr+0x98>
            handle->parent.callback(&handle->parent, &buffer[0], len, UART_EVENT_RX_FIFO);
23005af0:	58dc                	lw	a5,52(s1)
23005af2:	0ff57613          	zext.b	a2,a0
23005af6:	468d                	li	a3,3
23005af8:	858a                	mv	a1,sp
23005afa:	8526                	mv	a0,s1
23005afc:	9782                	jalr	a5
23005afe:	bfb1                	j	23005a5a <uart_isr+0x98>
        BL_WR_REG(UARTx, UART_INT_CLEAR, 0x10);
23005b00:	4000a7b7          	lui	a5,0x4000a
23005b04:	02878793          	addi	a5,a5,40 # 4000a028 <__dtcm_load_addr+0x1cff98a8>
23005b08:	97ca                	add	a5,a5,s2
23005b0a:	4741                	li	a4,16
23005b0c:	c398                	sw	a4,0(a5)
        uint8_t len = UART_ReceiveData(handle->id, buffer, UART_FIFO_MAX_LEN);
23005b0e:	03c4c503          	lbu	a0,60(s1)
23005b12:	08000613          	li	a2,128
23005b16:	858a                	mv	a1,sp
23005b18:	203020ef          	jal	ra,2300851a <UART_ReceiveData>
        if (len) {
23005b1c:	0ff57793          	zext.b	a5,a0
23005b20:	d3b9                	beqz	a5,23005a66 <uart_isr+0xa4>
            handle->parent.callback(&handle->parent, &buffer[0], len, UART_EVENT_RTO);
23005b22:	58dc                	lw	a5,52(s1)
23005b24:	0ff57613          	zext.b	a2,a0
23005b28:	4691                	li	a3,4
23005b2a:	858a                	mv	a1,sp
23005b2c:	8526                	mv	a0,s1
23005b2e:	9782                	jalr	a5
23005b30:	bf1d                	j	23005a66 <uart_isr+0xa4>

23005b32 <UART1_IRQ>:
 * @brief
 *
 */
void UART1_IRQ(void)
{
    uart_isr(&uartx_device[UART1_INDEX]);
23005b32:	b8818513          	addi	a0,gp,-1144 # 42016388 <uartx_device+0x50>
23005b36:	b571                	j	230059c2 <uart_isr>

23005b38 <UART0_IRQ>:
    uart_isr(&uartx_device[UART0_INDEX]);
23005b38:	b3818513          	addi	a0,gp,-1224 # 42016338 <uartx_device>
23005b3c:	b559                	j	230059c2 <uart_isr>

23005b3e <usb_control>:
 */
int usb_control(struct device *dev, int cmd, void *args)
{
    struct usb_dc_device *usb_device = (struct usb_dc_device *)dev;

    switch (cmd) {
23005b3e:	47c5                	li	a5,17
23005b40:	0ef58063          	beq	a1,a5,23005c20 <usb_control+0xe2>
{
23005b44:	1101                	addi	sp,sp,-32
23005b46:	cc22                	sw	s0,24(sp)
23005b48:	ce06                	sw	ra,28(sp)
23005b4a:	ca26                	sw	s1,20(sp)
23005b4c:	c84a                	sw	s2,16(sp)
23005b4e:	c64e                	sw	s3,12(sp)
23005b50:	c452                	sw	s4,8(sp)
23005b52:	8432                	mv	s0,a2
    switch (cmd) {
23005b54:	02b7db63          	bge	a5,a1,23005b8a <usb_control+0x4c>
23005b58:	47d1                	li	a5,20
23005b5a:	0cf58e63          	beq	a1,a5,23005c36 <usb_control+0xf8>
23005b5e:	08b7da63          	bge	a5,a1,23005bf2 <usb_control+0xb4>
23005b62:	47d5                	li	a5,21
23005b64:	0cf58e63          	beq	a1,a5,23005c40 <usb_control+0x102>
23005b68:	47d9                	li	a5,22
23005b6a:	00f59763          	bne	a1,a5,23005b78 <usb_control+0x3a>
        case DEVICE_CTRL_USB_DC_SET_TX_DMA /* constant-expression */:
            USB_Set_EPx_TX_DMA_Interface_Config(((uint32_t)args) & 0x7f, ENABLE);
            break;

        case DEVICE_CTRL_USB_DC_SET_RX_DMA /* constant-expression */:
            USB_Set_EPx_RX_DMA_Interface_Config(((uint32_t)args) & 0x7f, ENABLE);
23005b6e:	4585                	li	a1,1
23005b70:	07f67513          	andi	a0,a2,127
23005b74:	534030ef          	jal	ra,230090a8 <USB_Set_EPx_RX_DMA_Interface_Config>

        default:
            break;
    }

    return 0;
23005b78:	4501                	li	a0,0
}
23005b7a:	40f2                	lw	ra,28(sp)
23005b7c:	4462                	lw	s0,24(sp)
23005b7e:	44d2                	lw	s1,20(sp)
23005b80:	4942                	lw	s2,16(sp)
23005b82:	49b2                	lw	s3,12(sp)
23005b84:	4a22                	lw	s4,8(sp)
23005b86:	6105                	addi	sp,sp,32
23005b88:	8082                	ret
    switch (cmd) {
23005b8a:	47a1                	li	a5,8
23005b8c:	0cf58163          	beq	a1,a5,23005c4e <usb_control+0x110>
23005b90:	00b7df63          	bge	a5,a1,23005bae <usb_control+0x70>
23005b94:	47a5                	li	a5,9
23005b96:	0cf58063          	beq	a1,a5,23005c56 <usb_control+0x118>
23005b9a:	47c1                	li	a5,16
23005b9c:	fcf59ee3          	bne	a1,a5,23005b78 <usb_control+0x3a>
            USB_Set_EPx_Status(USB_EP_GET_IDX(((uint32_t)args) & 0x7f), USB_EP_STATUS_ACK);
23005ba0:	4581                	li	a1,0
23005ba2:	07f67513          	andi	a0,a2,127
23005ba6:	7db020ef          	jal	ra,23008b80 <USB_Set_EPx_Status>
            return 0;
23005baa:	4501                	li	a0,0
23005bac:	b7f9                	j	23005b7a <usb_control+0x3c>
    switch (cmd) {
23005bae:	4785                	li	a5,1
23005bb0:	0af58763          	beq	a1,a5,23005c5e <usb_control+0x120>
23005bb4:	4789                	li	a5,2
23005bb6:	fcf591e3          	bne	a1,a5,23005b78 <usb_control+0x3a>
            uint32_t offset = __builtin_ctz((uint32_t)args);
23005bba:	8532                	mv	a0,a2
23005bbc:	f70fa0ef          	jal	ra,2300032c <__ctzsi2>
            while (offset < 24) {
23005bc0:	47dd                	li	a5,23
            uint32_t offset = __builtin_ctz((uint32_t)args);
23005bc2:	84aa                	mv	s1,a0
            while (offset < 24) {
23005bc4:	faa7cae3          	blt	a5,a0,23005b78 <usb_control+0x3a>
                if ((uint32_t)args & (1 << offset)) {
23005bc8:	4a05                	li	s4,1
            while (offset < 24) {
23005bca:	49e1                	li	s3,24
23005bcc:	a021                	j	23005bd4 <usb_control+0x96>
                offset++;
23005bce:	0485                	addi	s1,s1,1
            while (offset < 24) {
23005bd0:	fb3484e3          	beq	s1,s3,23005b78 <usb_control+0x3a>
                if ((uint32_t)args & (1 << offset)) {
23005bd4:	009a17b3          	sll	a5,s4,s1
23005bd8:	8fe1                	and	a5,a5,s0
23005bda:	dbf5                	beqz	a5,23005bce <usb_control+0x90>
                    USB_IntEn(offset, DISABLE);
23005bdc:	0ff4f913          	zext.b	s2,s1
23005be0:	4581                	li	a1,0
23005be2:	854a                	mv	a0,s2
23005be4:	0b4030ef          	jal	ra,23008c98 <USB_IntEn>
                    USB_IntMask(offset, MASK);
23005be8:	4585                	li	a1,1
23005bea:	854a                	mv	a0,s2
23005bec:	0fc030ef          	jal	ra,23008ce8 <USB_IntMask>
23005bf0:	bff9                	j	23005bce <usb_control+0x90>
    switch (cmd) {
23005bf2:	47c9                	li	a5,18
23005bf4:	00f58a63          	beq	a1,a5,23005c08 <usb_control+0xca>
23005bf8:	47cd                	li	a5,19
23005bfa:	f6f59fe3          	bne	a1,a5,23005b78 <usb_control+0x3a>
            return USB_Get_EPx_TX_FIFO_CNT(((uint32_t)args) & 0x7f);
23005bfe:	07f67513          	andi	a0,a2,127
23005c02:	61a030ef          	jal	ra,2300921c <USB_Get_EPx_TX_FIFO_CNT>
23005c06:	bf95                	j	23005b7a <usb_control+0x3c>
            tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005c08:	400006b7          	lui	a3,0x40000
23005c0c:	2286a783          	lw	a5,552(a3) # 40000228 <__dtcm_load_addr+0x1cfefaa8>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_ENUM, 0);
23005c10:	fff00737          	lui	a4,0xfff00
23005c14:	177d                	addi	a4,a4,-1
23005c16:	8ff9                	and	a5,a5,a4
            BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005c18:	22f6a423          	sw	a5,552(a3)
            return 0;
23005c1c:	4501                	li	a0,0
23005c1e:	bfb1                	j	23005b7a <usb_control+0x3c>
            tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005c20:	40000737          	lui	a4,0x40000
23005c24:	22872783          	lw	a5,552(a4) # 40000228 <__dtcm_load_addr+0x1cfefaa8>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_ENUM, 1);
23005c28:	001006b7          	lui	a3,0x100
            return 0;
23005c2c:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_ENUM, 1);
23005c2e:	8fd5                	or	a5,a5,a3
            BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005c30:	22f72423          	sw	a5,552(a4)
}
23005c34:	8082                	ret
            return USB_Get_EPx_RX_FIFO_CNT(((uint32_t)args) & 0x7f);
23005c36:	07f67513          	andi	a0,a2,127
23005c3a:	686030ef          	jal	ra,230092c0 <USB_Get_EPx_RX_FIFO_CNT>
23005c3e:	bf35                	j	23005b7a <usb_control+0x3c>
            USB_Set_EPx_TX_DMA_Interface_Config(((uint32_t)args) & 0x7f, ENABLE);
23005c40:	4585                	li	a1,1
23005c42:	07f67513          	andi	a0,a2,127
23005c46:	2ee030ef          	jal	ra,23008f34 <USB_Set_EPx_TX_DMA_Interface_Config>
    return 0;
23005c4a:	4501                	li	a0,0
            break;
23005c4c:	b73d                	j	23005b7a <usb_control+0x3c>
            usb_device->tx_dma = (struct device *)args;
23005c4e:	14c52023          	sw	a2,320(a0)
    return 0;
23005c52:	4501                	li	a0,0
            break;
23005c54:	b71d                	j	23005b7a <usb_control+0x3c>
            usb_device->rx_dma = (struct device *)args;
23005c56:	14c52223          	sw	a2,324(a0)
    return 0;
23005c5a:	4501                	li	a0,0
            break;
23005c5c:	bf39                	j	23005b7a <usb_control+0x3c>
            uint32_t offset = __builtin_ctz((uint32_t)args);
23005c5e:	8532                	mv	a0,a2
23005c60:	eccfa0ef          	jal	ra,2300032c <__ctzsi2>
            while (offset < 24) {
23005c64:	47dd                	li	a5,23
            uint32_t offset = __builtin_ctz((uint32_t)args);
23005c66:	84aa                	mv	s1,a0
                if ((uint32_t)args & (1 << offset)) {
23005c68:	4a05                	li	s4,1
            while (offset < 24) {
23005c6a:	49e1                	li	s3,24
23005c6c:	00a7d663          	bge	a5,a0,23005c78 <usb_control+0x13a>
23005c70:	b721                	j	23005b78 <usb_control+0x3a>
                offset++;
23005c72:	0485                	addi	s1,s1,1
            while (offset < 24) {
23005c74:	f13482e3          	beq	s1,s3,23005b78 <usb_control+0x3a>
                if ((uint32_t)args & (1 << offset)) {
23005c78:	009a17b3          	sll	a5,s4,s1
23005c7c:	8fe1                	and	a5,a5,s0
23005c7e:	dbf5                	beqz	a5,23005c72 <usb_control+0x134>
                    USB_IntEn(offset, ENABLE);
23005c80:	0ff4f913          	zext.b	s2,s1
23005c84:	4585                	li	a1,1
23005c86:	854a                	mv	a0,s2
23005c88:	010030ef          	jal	ra,23008c98 <USB_IntEn>
                    USB_IntMask(offset, UNMASK);
23005c8c:	4581                	li	a1,0
23005c8e:	854a                	mv	a0,s2
23005c90:	058030ef          	jal	ra,23008ce8 <USB_IntMask>
23005c94:	bff9                	j	23005c72 <usb_control+0x134>

23005c96 <usb_write>:

int usb_write(struct device *dev, uint32_t pos, const void *buffer, uint32_t size)
{
23005c96:	1101                	addi	sp,sp,-32
23005c98:	ca26                	sw	s1,20(sp)
    struct usb_dc_device *usb_device = (struct usb_dc_device *)dev;
    uint8_t ep_idx = USB_EP_GET_IDX(pos);

    if (usb_device->in_ep[ep_idx].ep_cfg.ep_type == USBD_EP_TYPE_ISOC) {
23005c9a:	07f5f493          	andi	s1,a1,127
23005c9e:	00448793          	addi	a5,s1,4
23005ca2:	0792                	slli	a5,a5,0x4
23005ca4:	97aa                	add	a5,a5,a0
{
23005ca6:	ce06                	sw	ra,28(sp)
23005ca8:	cc22                	sw	s0,24(sp)
23005caa:	c84a                	sw	s2,16(sp)
23005cac:	c64e                	sw	s3,12(sp)
    if (usb_device->in_ep[ep_idx].ep_cfg.ep_type == USBD_EP_TYPE_ISOC) {
23005cae:	00c7c703          	lbu	a4,12(a5)
23005cb2:	4785                	li	a5,1
23005cb4:	06f71763          	bne	a4,a5,23005d22 <usb_write+0x8c>
        uint32_t usb_ep_addr = USB_BASE + 0x308 + ep_idx * 0x10;

        dma_channel_stop(usb_device->tx_dma);
23005cb8:	892a                	mv	s2,a0
23005cba:	14052503          	lw	a0,320(a0)
23005cbe:	89b2                	mv	s3,a2
23005cc0:	45c9                	li	a1,18
23005cc2:	4601                	li	a2,0
23005cc4:	8436                	mv	s0,a3
23005cc6:	375060ef          	jal	ra,2300c83a <device_control>
        usb_lli_list.src_addr = (uint32_t)buffer;
23005cca:	34818793          	addi	a5,gp,840 # 42016b48 <usb_lli_list>
        usb_lli_list.dst_addr = usb_ep_addr;
        usb_lli_list.cfg.bits.TransferSize = size;
23005cce:	47d8                	lw	a4,12(a5)
23005cd0:	01441693          	slli	a3,s0,0x14
23005cd4:	82d1                	srli	a3,a3,0x14
23005cd6:	04003437          	lui	s0,0x4003
23005cda:	8ec1                	or	a3,a3,s0
23005cdc:	f3fe4437          	lui	s0,0xf3fe4
23005ce0:	8c79                	and	s0,s0,a4
        usb_lli_list.cfg.bits.DI = 0;
        usb_lli_list.cfg.bits.SI = 1;
        usb_lli_list.cfg.bits.SBSize = DMA_BURST_INCR16;
        usb_lli_list.cfg.bits.DBSize = DMA_BURST_INCR1;
        dma_channel_update(usb_device->tx_dma, (void *)((uint32_t)&usb_lli_list));
23005ce2:	14092503          	lw	a0,320(s2)
        uint32_t usb_ep_addr = USB_BASE + 0x308 + ep_idx * 0x10;
23005ce6:	4000e5b7          	lui	a1,0x4000e
        usb_lli_list.cfg.bits.TransferSize = size;
23005cea:	8ec1                	or	a3,a3,s0
        uint32_t usb_ep_addr = USB_BASE + 0x308 + ep_idx * 0x10;
23005cec:	b0858593          	addi	a1,a1,-1272 # 4000db08 <__dtcm_load_addr+0x1cffd388>
23005cf0:	0492                	slli	s1,s1,0x4
23005cf2:	94ae                	add	s1,s1,a1
        dma_channel_update(usb_device->tx_dma, (void *)((uint32_t)&usb_lli_list));
23005cf4:	34818613          	addi	a2,gp,840 # 42016b48 <usb_lli_list>
23005cf8:	45cd                	li	a1,19
        usb_lli_list.cfg.bits.TransferSize = size;
23005cfa:	c7d4                	sw	a3,12(a5)
        usb_lli_list.src_addr = (uint32_t)buffer;
23005cfc:	0137a023          	sw	s3,0(a5)
        usb_lli_list.dst_addr = usb_ep_addr;
23005d00:	c3c4                	sw	s1,4(a5)
        dma_channel_update(usb_device->tx_dma, (void *)((uint32_t)&usb_lli_list));
23005d02:	339060ef          	jal	ra,2300c83a <device_control>
        dma_channel_start(usb_device->tx_dma);
23005d06:	14092503          	lw	a0,320(s2)
23005d0a:	4601                	li	a2,0
23005d0c:	45c5                	li	a1,17
23005d0e:	32d060ef          	jal	ra,2300c83a <device_control>
        return 0;
    } else {
    }

    return -1;
}
23005d12:	40f2                	lw	ra,28(sp)
23005d14:	4462                	lw	s0,24(sp)
23005d16:	44d2                	lw	s1,20(sp)
23005d18:	4942                	lw	s2,16(sp)
23005d1a:	49b2                	lw	s3,12(sp)
        return 0;
23005d1c:	4501                	li	a0,0
}
23005d1e:	6105                	addi	sp,sp,32
23005d20:	8082                	ret
23005d22:	40f2                	lw	ra,28(sp)
23005d24:	4462                	lw	s0,24(sp)
23005d26:	44d2                	lw	s1,20(sp)
23005d28:	4942                	lw	s2,16(sp)
23005d2a:	49b2                	lw	s3,12(sp)
    return -1;
23005d2c:	557d                	li	a0,-1
}
23005d2e:	6105                	addi	sp,sp,32
23005d30:	8082                	ret

23005d32 <usb_read>:

int usb_read(struct device *dev, uint32_t pos, void *buffer, uint32_t size)
{
23005d32:	1101                	addi	sp,sp,-32
23005d34:	c84a                	sw	s2,16(sp)
    struct usb_dc_device *usb_device = (struct usb_dc_device *)dev;
    uint8_t ep_idx = USB_EP_GET_IDX(pos);

    if (usb_device->out_ep[ep_idx].ep_cfg.ep_type == USBD_EP_TYPE_ISOC) {
23005d36:	07f5f913          	andi	s2,a1,127
23005d3a:	00c90713          	addi	a4,s2,12
23005d3e:	0712                	slli	a4,a4,0x4
{
23005d40:	ce06                	sw	ra,28(sp)
23005d42:	cc22                	sw	s0,24(sp)
23005d44:	ca26                	sw	s1,20(sp)
23005d46:	c64e                	sw	s3,12(sp)
    if (usb_device->out_ep[ep_idx].ep_cfg.ep_type == USBD_EP_TYPE_ISOC) {
23005d48:	972a                	add	a4,a4,a0
23005d4a:	00c74703          	lbu	a4,12(a4)
23005d4e:	4785                	li	a5,1
23005d50:	06f71b63          	bne	a4,a5,23005dc6 <usb_read+0x94>
        uint32_t usb_ep_addr = USB_BASE + 0x308 + ep_idx * 0x1c;

        dma_channel_stop(usb_device->tx_dma);
23005d54:	84aa                	mv	s1,a0
23005d56:	14052503          	lw	a0,320(a0)
23005d5a:	89b2                	mv	s3,a2
23005d5c:	45c9                	li	a1,18
23005d5e:	4601                	li	a2,0
23005d60:	8436                	mv	s0,a3
23005d62:	2d9060ef          	jal	ra,2300c83a <device_control>
        usb_lli_list.src_addr = usb_ep_addr;
23005d66:	34818713          	addi	a4,gp,840 # 42016b48 <usb_lli_list>
        usb_lli_list.dst_addr = (uint32_t)buffer;
        usb_lli_list.cfg.bits.TransferSize = size;
23005d6a:	474c                	lw	a1,12(a4)
23005d6c:	01441693          	slli	a3,s0,0x14
23005d70:	82d1                	srli	a3,a3,0x14
23005d72:	08018437          	lui	s0,0x8018
        uint32_t usb_ep_addr = USB_BASE + 0x308 + ep_idx * 0x1c;
23005d76:	00391793          	slli	a5,s2,0x3
        usb_lli_list.cfg.bits.TransferSize = size;
23005d7a:	8ec1                	or	a3,a3,s0
23005d7c:	f3fe4437          	lui	s0,0xf3fe4
23005d80:	8c6d                	and	s0,s0,a1
        usb_lli_list.cfg.bits.DI = 1;
        usb_lli_list.cfg.bits.SI = 0;
        usb_lli_list.cfg.bits.SBSize = DMA_BURST_INCR1;
        usb_lli_list.cfg.bits.DBSize = DMA_BURST_INCR16;
        dma_channel_update(usb_device->rx_dma, (void *)((uint32_t)&usb_lli_list));
23005d82:	1444a503          	lw	a0,324(s1)
        uint32_t usb_ep_addr = USB_BASE + 0x308 + ep_idx * 0x1c;
23005d86:	412787b3          	sub	a5,a5,s2
23005d8a:	4000e5b7          	lui	a1,0x4000e
        usb_lli_list.cfg.bits.TransferSize = size;
23005d8e:	8ec1                	or	a3,a3,s0
        uint32_t usb_ep_addr = USB_BASE + 0x308 + ep_idx * 0x1c;
23005d90:	b0858593          	addi	a1,a1,-1272 # 4000db08 <__dtcm_load_addr+0x1cffd388>
23005d94:	078a                	slli	a5,a5,0x2
23005d96:	97ae                	add	a5,a5,a1
        dma_channel_update(usb_device->rx_dma, (void *)((uint32_t)&usb_lli_list));
23005d98:	34818613          	addi	a2,gp,840 # 42016b48 <usb_lli_list>
23005d9c:	45cd                	li	a1,19
        usb_lli_list.cfg.bits.TransferSize = size;
23005d9e:	c754                	sw	a3,12(a4)
        usb_lli_list.dst_addr = (uint32_t)buffer;
23005da0:	01372223          	sw	s3,4(a4)
        usb_lli_list.src_addr = usb_ep_addr;
23005da4:	c31c                	sw	a5,0(a4)
        dma_channel_update(usb_device->rx_dma, (void *)((uint32_t)&usb_lli_list));
23005da6:	295060ef          	jal	ra,2300c83a <device_control>
        dma_channel_start(usb_device->rx_dma);
23005daa:	1444a503          	lw	a0,324(s1)
23005dae:	4601                	li	a2,0
23005db0:	45c5                	li	a1,17
23005db2:	289060ef          	jal	ra,2300c83a <device_control>
        return 0;
    } else {
    }

    return -1;
}
23005db6:	40f2                	lw	ra,28(sp)
23005db8:	4462                	lw	s0,24(sp)
23005dba:	44d2                	lw	s1,20(sp)
23005dbc:	4942                	lw	s2,16(sp)
23005dbe:	49b2                	lw	s3,12(sp)
        return 0;
23005dc0:	4501                	li	a0,0
}
23005dc2:	6105                	addi	sp,sp,32
23005dc4:	8082                	ret
23005dc6:	40f2                	lw	ra,28(sp)
23005dc8:	4462                	lw	s0,24(sp)
23005dca:	44d2                	lw	s1,20(sp)
23005dcc:	4942                	lw	s2,16(sp)
23005dce:	49b2                	lw	s3,12(sp)
    return -1;
23005dd0:	557d                	li	a0,-1
}
23005dd2:	6105                	addi	sp,sp,32
23005dd4:	8082                	ret

23005dd6 <usb_open>:
{
23005dd6:	1101                	addi	sp,sp,-32
23005dd8:	cc22                	sw	s0,24(sp)
    tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005dda:	40000437          	lui	s0,0x40000
23005dde:	22842783          	lw	a5,552(s0) # 40000228 <__dtcm_load_addr+0x1cfefaa8>
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_PU_USB);
23005de2:	ff800737          	lui	a4,0xff800
23005de6:	177d                	addi	a4,a4,-1
{
23005de8:	ce06                	sw	ra,28(sp)
23005dea:	ca26                	sw	s1,20(sp)
23005dec:	c84a                	sw	s2,16(sp)
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_PU_USB);
23005dee:	8ff9                	and	a5,a5,a4
    USB_Config_Type usbCfg = { 0 };
23005df0:	c402                	sw	zero,8(sp)
23005df2:	00011623          	sh	zero,12(sp)
    BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005df6:	22f42423          	sw	a5,552(s0)
    mtimer_delay_ms(10);
23005dfa:	4529                	li	a0,10
23005dfc:	f79fe0ef          	jal	ra,23004d74 <mtimer_delay_ms>
    tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005e00:	22842703          	lw	a4,552(s0)
    tmpVal = BL_SET_REG_BIT(tmpVal, GLB_PU_USB);
23005e04:	00800637          	lui	a2,0x800
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_PU_USB, 0);
23005e08:	ff7006b7          	lui	a3,0xff700
    tmpVal = BL_SET_REG_BIT(tmpVal, GLB_PU_USB);
23005e0c:	8f51                	or	a4,a4,a2
    BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005e0e:	22e42423          	sw	a4,552(s0)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005e12:	22842703          	lw	a4,552(s0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_PU_USB, 0);
23005e16:	16fd                	addi	a3,a3,-1
    CPU_Interrupt_Disable(USB_IRQn);
23005e18:	02500513          	li	a0,37
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_PU_USB, 0);
23005e1c:	8f75                	and	a4,a4,a3
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005e1e:	22e42423          	sw	a4,552(s0)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR_CONFIG);
23005e22:	22c42703          	lw	a4,556(s0)
    usbCfg.SoftwareCtrl = 1;
23005e26:	4485                	li	s1,1
    BL_WR_REG(USB_BASE, USB_INT_EN, 0);
23005e28:	4000e937          	lui	s2,0x4000e
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_BD_VTH, 7);
23005e2c:	07076713          	ori	a4,a4,112
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR_CONFIG, tmpVal);
23005e30:	22e42623          	sw	a4,556(s0)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005e34:	22842783          	lw	a5,552(s0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_PU_USB, 1);
23005e38:	ffbef737          	lui	a4,0xffbef
23005e3c:	88f70713          	addi	a4,a4,-1905 # ffbee88f <__HeapLimit+0xbdbbe88f>
23005e40:	8fd1                	or	a5,a5,a2
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005e42:	22f42423          	sw	a5,552(s0)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005e46:	22842783          	lw	a5,552(s0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_ROUT_NMOS, 3);
23005e4a:	8ff9                	and	a5,a5,a4
23005e4c:	00200737          	lui	a4,0x200
23005e50:	33070713          	addi	a4,a4,816 # 200330 <StackSize+0x1ff330>
23005e54:	8fd9                	or	a5,a5,a4
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005e56:	22f42423          	sw	a5,552(s0)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR_CONFIG);
23005e5a:	22c42783          	lw	a5,556(s0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_V_HYS_M, 2);
23005e5e:	88889737          	lui	a4,0x88889
23005e62:	f8070713          	addi	a4,a4,-128 # 88888f80 <__HeapLimit+0x46858f80>
23005e66:	8ff9                	and	a5,a5,a4
23005e68:	22225737          	lui	a4,0x22225
23005e6c:	09a70713          	addi	a4,a4,154 # 2222509a <StackSize+0x2222409a>
23005e70:	8fd9                	or	a5,a5,a4
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR_CONFIG, tmpVal);
23005e72:	22f42623          	sw	a5,556(s0)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR_CONFIG);
23005e76:	22c42783          	lw	a5,556(s0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_ENUM, 1);
23005e7a:	00100737          	lui	a4,0x100
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_BD_VTH, 7);
23005e7e:	0707e793          	ori	a5,a5,112
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR_CONFIG, tmpVal);
23005e82:	22f42623          	sw	a5,556(s0)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005e86:	22842783          	lw	a5,552(s0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_ENUM, 1);
23005e8a:	8fd9                	or	a5,a5,a4
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005e8c:	22f42423          	sw	a5,552(s0)
    CPU_Interrupt_Disable(USB_IRQn);
23005e90:	515000ef          	jal	ra,23006ba4 <clic_disable_interrupt>
    usbCfg.EnumOutEn = ENABLE;
23005e94:	004007b7          	lui	a5,0x400
    USB_Set_Config(DISABLE, &usbCfg);
23005e98:	002c                	addi	a1,sp,8
    usbCfg.EnumOutEn = ENABLE;
23005e9a:	10178793          	addi	a5,a5,257 # 400101 <StackSize+0x3ff101>
    USB_Set_Config(DISABLE, &usbCfg);
23005e9e:	4501                	li	a0,0
    usbCfg.EnumOutEn = ENABLE;
23005ea0:	c43e                	sw	a5,8(sp)
    usbCfg.SoftwareCtrl = 1;
23005ea2:	00911623          	sh	s1,12(sp)
    USB_Set_Config(DISABLE, &usbCfg);
23005ea6:	7ca020ef          	jal	ra,23008670 <USB_Set_Config>
    usb_fs_device.out_ep[0].ep_cfg.ep_mps = USB_CTRL_EP_MPS;
23005eaa:	04000713          	li	a4,64
    usb_fs_device.out_ep[0].ep_ena = 1U;
23005eae:	20018793          	addi	a5,gp,512 # 42016a00 <usb_fs_device>
    BL_WR_REG(USB_BASE, USB_INT_EN, 0);
23005eb2:	82092023          	sw	zero,-2016(s2) # 4000d820 <__dtcm_load_addr+0x1cffd0a0>
    usb_fs_device.out_ep[0].ep_cfg.ep_mps = USB_CTRL_EP_MPS;
23005eb6:	0ce79523          	sh	a4,202(a5)
    usb_fs_device.in_ep[0].ep_cfg.ep_mps = USB_CTRL_EP_MPS;
23005eba:	04e79523          	sh	a4,74(a5)
    usb_fs_device.out_ep[0].ep_ena = 1U;
23005ebe:	0c978023          	sb	s1,192(a5)
    usb_fs_device.in_ep[0].ep_ena = 1U;
23005ec2:	04978023          	sb	s1,64(a5)
    usb_fs_device.out_ep[0].ep_cfg.ep_type = USBD_EP_TYPE_CTRL;
23005ec6:	0c078623          	sb	zero,204(a5)
    usb_fs_device.in_ep[0].ep_cfg.ep_type = USBD_EP_TYPE_CTRL;
23005eca:	04078623          	sb	zero,76(a5)
    USB_IntEn(USB_INT_RESET, ENABLE);          //1
23005ece:	4585                	li	a1,1
23005ed0:	4505                	li	a0,1
23005ed2:	5c7020ef          	jal	ra,23008c98 <USB_IntEn>
    USB_IntEn(USB_INT_EP0_SETUP_DONE, ENABLE); //5
23005ed6:	4585                	li	a1,1
23005ed8:	4515                	li	a0,5
23005eda:	5bf020ef          	jal	ra,23008c98 <USB_IntEn>
    USB_IntEn(USB_INT_EP0_IN_DONE, ENABLE);    //7
23005ede:	4585                	li	a1,1
23005ee0:	451d                	li	a0,7
23005ee2:	5b7020ef          	jal	ra,23008c98 <USB_IntEn>
    USB_IntEn(USB_INT_EP0_OUT_DONE, ENABLE);   //9
23005ee6:	4585                	li	a1,1
23005ee8:	4525                	li	a0,9
23005eea:	5af020ef          	jal	ra,23008c98 <USB_IntEn>
    USB_IntEn(USB_INT_RESET_END, ENABLE);      //27
23005eee:	4585                	li	a1,1
23005ef0:	456d                	li	a0,27
23005ef2:	5a7020ef          	jal	ra,23008c98 <USB_IntEn>
    BL_WR_REG(USB_BASE, USB_INT_MASK, 0xffffffff);
23005ef6:	57fd                	li	a5,-1
23005ef8:	82f92423          	sw	a5,-2008(s2)
    USB_IntMask(USB_INT_RESET, UNMASK);          //1
23005efc:	4581                	li	a1,0
23005efe:	4505                	li	a0,1
23005f00:	5e9020ef          	jal	ra,23008ce8 <USB_IntMask>
    USB_IntMask(USB_INT_EP0_SETUP_DONE, UNMASK); //5
23005f04:	4581                	li	a1,0
23005f06:	4515                	li	a0,5
23005f08:	5e1020ef          	jal	ra,23008ce8 <USB_IntMask>
    USB_IntMask(USB_INT_EP0_IN_DONE, UNMASK);    //7
23005f0c:	4581                	li	a1,0
23005f0e:	451d                	li	a0,7
23005f10:	5d9020ef          	jal	ra,23008ce8 <USB_IntMask>
    USB_IntMask(USB_INT_EP0_OUT_DONE, UNMASK);   //9
23005f14:	4581                	li	a1,0
23005f16:	4525                	li	a0,9
23005f18:	5d1020ef          	jal	ra,23008ce8 <USB_IntMask>
    USB_IntMask(USB_INT_RESET_END, UNMASK);      //27
23005f1c:	4581                	li	a1,0
23005f1e:	456d                	li	a0,27
23005f20:	5c9020ef          	jal	ra,23008ce8 <USB_IntMask>
    USB_Clr_IntStatus(USB_INT_ALL);
23005f24:	02000513          	li	a0,32
23005f28:	63d020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
    Interrupt_Handler_Register(USB_IRQn, USB_FS_IRQ);
23005f2c:	230065b7          	lui	a1,0x23006
23005f30:	76c58593          	addi	a1,a1,1900 # 2300676c <USB_FS_IRQ>
23005f34:	02500513          	li	a0,37
23005f38:	447000ef          	jal	ra,23006b7e <Interrupt_Handler_Register>
    CPU_Interrupt_Enable(USB_IRQn);
23005f3c:	02500513          	li	a0,37
23005f40:	453000ef          	jal	ra,23006b92 <clic_enable_interrupt>
    USB_Enable();
23005f44:	706020ef          	jal	ra,2300864a <USB_Enable>
}
23005f48:	40f2                	lw	ra,28(sp)
23005f4a:	4462                	lw	s0,24(sp)
23005f4c:	44d2                	lw	s1,20(sp)
23005f4e:	4942                	lw	s2,16(sp)
23005f50:	4501                	li	a0,0
23005f52:	6105                	addi	sp,sp,32
23005f54:	8082                	ret

23005f56 <usb_close>:
{
23005f56:	1141                	addi	sp,sp,-16
    CPU_Interrupt_Disable(USB_IRQn);
23005f58:	02500513          	li	a0,37
{
23005f5c:	c606                	sw	ra,12(sp)
    CPU_Interrupt_Disable(USB_IRQn);
23005f5e:	447000ef          	jal	ra,23006ba4 <clic_disable_interrupt>
    USB_IntMask(USB_INT_LPM_WAKEUP, MASK);
23005f62:	4585                	li	a1,1
23005f64:	4571                	li	a0,28
23005f66:	583020ef          	jal	ra,23008ce8 <USB_IntMask>
    USB_IntMask(USB_INT_LPM_PACKET, MASK);
23005f6a:	4585                	li	a1,1
23005f6c:	4575                	li	a0,29
23005f6e:	57b020ef          	jal	ra,23008ce8 <USB_IntMask>
    USB_Disable();
23005f72:	6ec020ef          	jal	ra,2300865e <USB_Disable>
    USB_Clr_IntStatus(USB_INT_ALL);
23005f76:	02000513          	li	a0,32
23005f7a:	5eb020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
    tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005f7e:	400007b7          	lui	a5,0x40000
23005f82:	2287a703          	lw	a4,552(a5) # 40000228 <__dtcm_load_addr+0x1cfefaa8>
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_PU_USB);
23005f86:	ff8006b7          	lui	a3,0xff800
23005f8a:	16fd                	addi	a3,a3,-1
23005f8c:	8f75                	and	a4,a4,a3
    BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005f8e:	22e7a423          	sw	a4,552(a5)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR);
23005f92:	2287a703          	lw	a4,552(a5)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_PU_USB, 0);
23005f96:	ff7006b7          	lui	a3,0xff700
23005f9a:	16fd                	addi	a3,a3,-1
23005f9c:	8f75                	and	a4,a4,a3
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR, tmpVal);
23005f9e:	22e7a423          	sw	a4,552(a5)
        tmpVal = BL_RD_REG(GLB_BASE, GLB_USB_XCVR_CONFIG);
23005fa2:	22c7a703          	lw	a4,556(a5)
    GLB_AHB_Slave1_Reset(BL_AHB_SLAVE1_USB);
23005fa6:	4571                	li	a0,28
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_USB_BD_VTH, 7);
23005fa8:	07076713          	ori	a4,a4,112
        BL_WR_REG(GLB_BASE, GLB_USB_XCVR_CONFIG, tmpVal);
23005fac:	22e7a623          	sw	a4,556(a5)
    GLB_AHB_Slave1_Reset(BL_AHB_SLAVE1_USB);
23005fb0:	016010ef          	jal	ra,23006fc6 <GLB_AHB_Slave1_Reset>
}
23005fb4:	40b2                	lw	ra,12(sp)
23005fb6:	4501                	li	a0,0
23005fb8:	0141                	addi	sp,sp,16
23005fba:	8082                	ret

23005fbc <usb_dc_register>:
        return -DEVICE_EINVAL;
    }

    dev = &(usb_fs_device.parent);

    dev->open = usb_open;
23005fbc:	23006737          	lui	a4,0x23006
23005fc0:	20018793          	addi	a5,gp,512 # 42016a00 <usb_fs_device>
23005fc4:	dd670713          	addi	a4,a4,-554 # 23005dd6 <usb_open>
23005fc8:	d398                	sw	a4,32(a5)
    dev->close = usb_close;
23005fca:	23006737          	lui	a4,0x23006
23005fce:	f5670713          	addi	a4,a4,-170 # 23005f56 <usb_close>
23005fd2:	d3d8                	sw	a4,36(a5)
    dev->control = usb_control;
23005fd4:	23006737          	lui	a4,0x23006
23005fd8:	b3e70713          	addi	a4,a4,-1218 # 23005b3e <usb_control>
23005fdc:	d798                	sw	a4,40(a5)
    dev->write = usb_write;
23005fde:	23006737          	lui	a4,0x23006
23005fe2:	c9670713          	addi	a4,a4,-874 # 23005c96 <usb_write>
23005fe6:	d7d8                	sw	a4,44(a5)
    dev->read = usb_read;
23005fe8:	23006737          	lui	a4,0x23006
23005fec:	d3270713          	addi	a4,a4,-718 # 23005d32 <usb_read>
23005ff0:	db98                	sw	a4,48(a5)

    dev->type = DEVICE_CLASS_USB;
23005ff2:	4731                	li	a4,12
    dev->handle = NULL;

    return device_register(dev, name);
23005ff4:	20018513          	addi	a0,gp,512 # 42016a00 <usb_fs_device>
    dev->type = DEVICE_CLASS_USB;
23005ff8:	00e78ea3          	sb	a4,29(a5)
    dev->handle = NULL;
23005ffc:	0207ac23          	sw	zero,56(a5)
    return device_register(dev, name);
23006000:	71c0606f          	j	2300c71c <device_register>

23006004 <usb_dc_set_dev_address>:
 * @param[in] addr Device address
 *
 * @return 0 on success, negative errno code on fail.
 */
int usb_dc_set_dev_address(const uint8_t addr)
{
23006004:	1141                	addi	sp,sp,-16
23006006:	c606                	sw	ra,12(sp)
    USB_Set_Device_Addr(addr);
23006008:	6fa020ef          	jal	ra,23008702 <USB_Set_Device_Addr>
    return 0;
}
2300600c:	40b2                	lw	ra,12(sp)
2300600e:	4501                	li	a0,0
23006010:	0141                	addi	sp,sp,16
23006012:	8082                	ret

23006014 <usb_dc_ep_open>:
int usb_dc_ep_open(struct device *dev, const struct usb_dc_ep_cfg *ep_cfg)
{
    uint8_t ep;
    EP_Config_Type epCfg;

    if (!ep_cfg) {
23006014:	10058363          	beqz	a1,2300611a <usb_dc_ep_open+0x106>
{
23006018:	1101                	addi	sp,sp,-32
2300601a:	cc22                	sw	s0,24(sp)
2300601c:	ce06                	sw	ra,28(sp)
2300601e:	ca26                	sw	s1,20(sp)
23006020:	c84a                	sw	s2,16(sp)
        return -1;
    }

    ep = ep_cfg->ep_addr;
23006022:	0005c783          	lbu	a5,0(a1)
    uint8_t ep_idx = USB_EP_GET_IDX(ep);

    USB_DC_LOG_DBG("%s ep %x, mps %d, type %d\r\n", __func__, ep, ep_cfg->ep_mps, ep_cfg->ep_type);

    if (ep_idx == 0) {
        return 0;
23006026:	4501                	li	a0,0
    uint8_t ep_idx = USB_EP_GET_IDX(ep);
23006028:	07f7f413          	andi	s0,a5,127
    if (ep_idx == 0) {
2300602c:	c425                	beqz	s0,23006094 <usb_dc_ep_open+0x80>
    }

    if (USB_EP_DIR_IS_OUT(ep)) {
2300602e:	01879493          	slli	s1,a5,0x18
23006032:	84e1                	srai	s1,s1,0x18
        epCfg.dir = EP_OUT;
        epCfg.EPMaxPacketSize = ep_cfg->ep_mps;
23006034:	0025d703          	lhu	a4,2(a1)
    if (USB_EP_DIR_IS_OUT(ep)) {
23006038:	0604c463          	bltz	s1,230060a0 <usb_dc_ep_open+0x8c>
        usb_fs_device.out_ep[ep_idx].ep_cfg.ep_mps = ep_cfg->ep_mps;
2300603c:	00c40793          	addi	a5,s0,12
23006040:	20018913          	addi	s2,gp,512 # 42016a00 <usb_fs_device>
23006044:	0792                	slli	a5,a5,0x4
23006046:	97ca                	add	a5,a5,s2
23006048:	00e79523          	sh	a4,10(a5)
        usb_fs_device.out_ep[ep_idx].ep_cfg.ep_type = ep_cfg->ep_type;
2300604c:	0045c683          	lbu	a3,4(a1)
        epCfg.dir = EP_OUT;
23006050:	4609                	li	a2,2
        epCfg.EPMaxPacketSize = ep_cfg->ep_mps;
23006052:	00e11623          	sh	a4,12(sp)
        epCfg.dir = EP_OUT;
23006056:	00c10723          	sb	a2,14(sp)
        usb_fs_device.out_ep[ep_idx].ep_cfg.ep_type = ep_cfg->ep_type;
2300605a:	00d78623          	sb	a3,12(a5)
        epCfg.EPMaxPacketSize = ep_cfg->ep_mps;
        usb_fs_device.in_ep[ep_idx].ep_cfg.ep_mps = ep_cfg->ep_mps;
        usb_fs_device.in_ep[ep_idx].ep_cfg.ep_type = ep_cfg->ep_type;
    }

    switch (ep_cfg->ep_type) {
2300605e:	0045c783          	lbu	a5,4(a1)
23006062:	4709                	li	a4,2
23006064:	06e78463          	beq	a5,a4,230060cc <usb_dc_ep_open+0xb8>
23006068:	08f76e63          	bltu	a4,a5,23006104 <usb_dc_ep_open+0xf0>
2300606c:	c3dd                	beqz	a5,23006112 <usb_dc_ep_open+0xfe>
        case USBD_EP_TYPE_CTRL:
            epCfg.type = USB_DC_EP_TYPE_CTRL;
            break;

        case USBD_EP_TYPE_ISOC:
            epCfg.type = USB_DC_EP_TYPE_ISOC;
2300606e:	00e107a3          	sb	a4,15(sp)

        default:
            return -1;
    }

    USB_Set_EPx_Config(ep_idx, &epCfg);
23006072:	006c                	addi	a1,sp,12
23006074:	8522                	mv	a0,s0
23006076:	51d020ef          	jal	ra,23008d92 <USB_Set_EPx_Config>

    if (USB_EP_DIR_IS_OUT(ep)) {
2300607a:	0604c263          	bltz	s1,230060de <usb_dc_ep_open+0xca>
        /* Clear NAK and enable ep */
        USB_Set_EPx_Status(USB_EP_GET_IDX(ep), USB_EP_STATUS_ACK);
2300607e:	8522                	mv	a0,s0
23006080:	4581                	li	a1,0
        usb_fs_device.out_ep[ep_idx].ep_ena = 1U;
23006082:	0431                	addi	s0,s0,12
        USB_Set_EPx_Status(USB_EP_GET_IDX(ep), USB_EP_STATUS_ACK);
23006084:	2fd020ef          	jal	ra,23008b80 <USB_Set_EPx_Status>
        usb_fs_device.out_ep[ep_idx].ep_ena = 1U;
23006088:	0412                	slli	s0,s0,0x4
2300608a:	944a                	add	s0,s0,s2
2300608c:	4785                	li	a5,1
2300608e:	00f40023          	sb	a5,0(s0)
        //USB_Set_EPx_Status(USB_EP_GET_IDX(ep), USB_EP_STATUS_ACK);
        USB_Set_EPx_Status(USB_EP_GET_IDX(ep), USB_EP_STATUS_NACK);
        usb_fs_device.in_ep[ep_idx].ep_ena = 1U;
    }

    return 0;
23006092:	4501                	li	a0,0
}
23006094:	40f2                	lw	ra,28(sp)
23006096:	4462                	lw	s0,24(sp)
23006098:	44d2                	lw	s1,20(sp)
2300609a:	4942                	lw	s2,16(sp)
2300609c:	6105                	addi	sp,sp,32
2300609e:	8082                	ret
        usb_fs_device.in_ep[ep_idx].ep_cfg.ep_mps = ep_cfg->ep_mps;
230060a0:	00440793          	addi	a5,s0,4
230060a4:	20018913          	addi	s2,gp,512 # 42016a00 <usb_fs_device>
230060a8:	0792                	slli	a5,a5,0x4
230060aa:	97ca                	add	a5,a5,s2
230060ac:	00e79523          	sh	a4,10(a5)
        usb_fs_device.in_ep[ep_idx].ep_cfg.ep_type = ep_cfg->ep_type;
230060b0:	0045c683          	lbu	a3,4(a1)
        epCfg.dir = EP_IN;
230060b4:	4605                	li	a2,1
        epCfg.EPMaxPacketSize = ep_cfg->ep_mps;
230060b6:	00e11623          	sh	a4,12(sp)
        epCfg.dir = EP_IN;
230060ba:	00c10723          	sb	a2,14(sp)
        usb_fs_device.in_ep[ep_idx].ep_cfg.ep_type = ep_cfg->ep_type;
230060be:	00d78623          	sb	a3,12(a5)
    switch (ep_cfg->ep_type) {
230060c2:	0045c783          	lbu	a5,4(a1)
230060c6:	4709                	li	a4,2
230060c8:	fae790e3          	bne	a5,a4,23006068 <usb_dc_ep_open+0x54>
            epCfg.type = USB_DC_EP_TYPE_BULK;
230060cc:	4791                	li	a5,4
    USB_Set_EPx_Config(ep_idx, &epCfg);
230060ce:	006c                	addi	a1,sp,12
230060d0:	8522                	mv	a0,s0
            epCfg.type = USB_DC_EP_TYPE_BULK;
230060d2:	00f107a3          	sb	a5,15(sp)
    USB_Set_EPx_Config(ep_idx, &epCfg);
230060d6:	4bd020ef          	jal	ra,23008d92 <USB_Set_EPx_Config>
    if (USB_EP_DIR_IS_OUT(ep)) {
230060da:	fa04d2e3          	bgez	s1,2300607e <usb_dc_ep_open+0x6a>
        USB_Set_EPx_Status(USB_EP_GET_IDX(ep), USB_EP_STATUS_NACK);
230060de:	8522                	mv	a0,s0
230060e0:	4585                	li	a1,1
230060e2:	29f020ef          	jal	ra,23008b80 <USB_Set_EPx_Status>
        usb_fs_device.in_ep[ep_idx].ep_ena = 1U;
230060e6:	00440793          	addi	a5,s0,4
230060ea:	0792                	slli	a5,a5,0x4
230060ec:	00f90433          	add	s0,s2,a5
230060f0:	4785                	li	a5,1
230060f2:	00f40023          	sb	a5,0(s0)
}
230060f6:	40f2                	lw	ra,28(sp)
230060f8:	4462                	lw	s0,24(sp)
230060fa:	44d2                	lw	s1,20(sp)
230060fc:	4942                	lw	s2,16(sp)
    return 0;
230060fe:	4501                	li	a0,0
}
23006100:	6105                	addi	sp,sp,32
23006102:	8082                	ret
    switch (ep_cfg->ep_type) {
23006104:	470d                	li	a4,3
23006106:	557d                	li	a0,-1
23006108:	f8e796e3          	bne	a5,a4,23006094 <usb_dc_ep_open+0x80>
            epCfg.type = USB_DC_EP_TYPE_INTR;
2300610c:	000107a3          	sb	zero,15(sp)
            break;
23006110:	b78d                	j	23006072 <usb_dc_ep_open+0x5e>
            epCfg.type = USB_DC_EP_TYPE_CTRL;
23006112:	4795                	li	a5,5
23006114:	00f107a3          	sb	a5,15(sp)
            break;
23006118:	bfa9                	j	23006072 <usb_dc_ep_open+0x5e>
        return -1;
2300611a:	557d                	li	a0,-1
}
2300611c:	8082                	ret

2300611e <usb_dc_ep_close>:

int usb_dc_ep_close(const uint8_t ep)
{
    return 0;
}
2300611e:	4501                	li	a0,0
23006120:	8082                	ret

23006122 <usb_dc_ep_set_stall>:
int usb_dc_ep_set_stall(const uint8_t ep)
{
    uint32_t tmpVal = 0;
    uint8_t ep_idx = USB_EP_GET_IDX(ep);

    if (USB_EP_DIR_IS_OUT(ep)) {
23006122:	01851793          	slli	a5,a0,0x18
23006126:	87e1                	srai	a5,a5,0x18
    uint8_t ep_idx = USB_EP_GET_IDX(ep);
23006128:	07f57513          	andi	a0,a0,127
    if (USB_EP_DIR_IS_OUT(ep)) {
2300612c:	0807cd63          	bltz	a5,230061c6 <usb_dc_ep_set_stall+0xa4>
        usb_fs_device.out_ep[ep_idx].is_stalled = 1U;
23006130:	00c50793          	addi	a5,a0,12
    } else {
        usb_fs_device.in_ep[ep_idx].is_stalled = 1U;
23006134:	00479713          	slli	a4,a5,0x4
23006138:	20018793          	addi	a5,gp,512 # 42016a00 <usb_fs_device>
2300613c:	97ba                	add	a5,a5,a4
2300613e:	4705                	li	a4,1
23006140:	c3d8                	sw	a4,4(a5)
    }

    switch (ep_idx) {
23006142:	4791                	li	a5,4
23006144:	08f50d63          	beq	a0,a5,230061de <usb_dc_ep_set_stall+0xbc>
23006148:	04a7e263          	bltu	a5,a0,2300618c <usb_dc_ep_set_stall+0x6a>
2300614c:	4789                	li	a5,2
2300614e:	0af50c63          	beq	a0,a5,23006206 <usb_dc_ep_set_stall+0xe4>
23006152:	00a7ff63          	bgeu	a5,a0,23006170 <usb_dc_ep_set_stall+0x4e>
23006156:	478d                	li	a5,3
23006158:	00f51a63          	bne	a0,a5,2300616c <usb_dc_ep_set_stall+0x4a>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP2_STALL);
            BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
            break;
        case 3:
            tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
2300615c:	4000e737          	lui	a4,0x4000e
23006160:	84872783          	lw	a5,-1976(a4) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP3_STALL);
23006164:	66c1                	lui	a3,0x10
23006166:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
23006168:	84f72423          	sw	a5,-1976(a4)

        default:
            break;
    }
    return 0;
}
2300616c:	4501                	li	a0,0
2300616e:	8082                	ret
    switch (ep_idx) {
23006170:	c54d                	beqz	a0,2300621a <usb_dc_ep_set_stall+0xf8>
23006172:	4785                	li	a5,1
23006174:	fef51ce3          	bne	a0,a5,2300616c <usb_dc_ep_set_stall+0x4a>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
23006178:	4000e737          	lui	a4,0x4000e
2300617c:	84072783          	lw	a5,-1984(a4) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP1_STALL);
23006180:	66c1                	lui	a3,0x10
}
23006182:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP1_STALL);
23006184:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
23006186:	84f72023          	sw	a5,-1984(a4)
}
2300618a:	8082                	ret
    switch (ep_idx) {
2300618c:	4799                	li	a5,6
2300618e:	06f50263          	beq	a0,a5,230061f2 <usb_dc_ep_set_stall+0xd0>
23006192:	479d                	li	a5,7
23006194:	00f51c63          	bne	a0,a5,230061ac <usb_dc_ep_set_stall+0x8a>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23006198:	4000e737          	lui	a4,0x4000e
2300619c:	85872783          	lw	a5,-1960(a4) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP7_STALL);
230061a0:	66c1                	lui	a3,0x10
}
230061a2:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP7_STALL);
230061a4:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
230061a6:	84f72c23          	sw	a5,-1960(a4)
}
230061aa:	8082                	ret
    switch (ep_idx) {
230061ac:	4795                	li	a5,5
230061ae:	faf51fe3          	bne	a0,a5,2300616c <usb_dc_ep_set_stall+0x4a>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
230061b2:	4000e737          	lui	a4,0x4000e
230061b6:	85072783          	lw	a5,-1968(a4) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP5_STALL);
230061ba:	66c1                	lui	a3,0x10
}
230061bc:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP5_STALL);
230061be:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
230061c0:	84f72823          	sw	a5,-1968(a4)
}
230061c4:	8082                	ret
        usb_fs_device.in_ep[ep_idx].is_stalled = 1U;
230061c6:	00450793          	addi	a5,a0,4
230061ca:	00479713          	slli	a4,a5,0x4
230061ce:	20018793          	addi	a5,gp,512 # 42016a00 <usb_fs_device>
230061d2:	97ba                	add	a5,a5,a4
230061d4:	4705                	li	a4,1
230061d6:	c3d8                	sw	a4,4(a5)
    switch (ep_idx) {
230061d8:	4791                	li	a5,4
230061da:	f6f517e3          	bne	a0,a5,23006148 <usb_dc_ep_set_stall+0x26>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
230061de:	4000e737          	lui	a4,0x4000e
230061e2:	84c72783          	lw	a5,-1972(a4) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP4_STALL);
230061e6:	66c1                	lui	a3,0x10
}
230061e8:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP4_STALL);
230061ea:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
230061ec:	84f72623          	sw	a5,-1972(a4)
}
230061f0:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
230061f2:	4000e737          	lui	a4,0x4000e
230061f6:	85472783          	lw	a5,-1964(a4) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP6_STALL);
230061fa:	66c1                	lui	a3,0x10
}
230061fc:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP6_STALL);
230061fe:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
23006200:	84f72a23          	sw	a5,-1964(a4)
}
23006204:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
23006206:	4000e737          	lui	a4,0x4000e
2300620a:	84472783          	lw	a5,-1980(a4) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP2_STALL);
2300620e:	66c1                	lui	a3,0x10
}
23006210:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP2_STALL);
23006212:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
23006214:	84f72223          	sw	a5,-1980(a4)
}
23006218:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
2300621a:	4000e737          	lui	a4,0x4000e
2300621e:	80072783          	lw	a5,-2048(a4) # 4000d800 <__dtcm_load_addr+0x1cffd080>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_USB_EP0_SW_STALL);
23006222:	010006b7          	lui	a3,0x1000
}
23006226:	4501                	li	a0,0
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_USB_EP0_SW_STALL);
23006228:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
2300622a:	80f72023          	sw	a5,-2048(a4)
}
2300622e:	8082                	ret

23006230 <usb_dc_ep_clear_stall>:
 */
int usb_dc_ep_clear_stall(const uint8_t ep)
{
    uint8_t ep_idx = USB_EP_GET_IDX(ep);
    uint32_t tmpVal = 0;
    if (USB_EP_DIR_IS_OUT(ep)) {
23006230:	01851793          	slli	a5,a0,0x18
23006234:	87e1                	srai	a5,a5,0x18
    uint8_t ep_idx = USB_EP_GET_IDX(ep);
23006236:	07f57513          	andi	a0,a0,127
    if (USB_EP_DIR_IS_OUT(ep)) {
2300623a:	0a07ca63          	bltz	a5,230062ee <usb_dc_ep_clear_stall+0xbe>
        usb_fs_device.out_ep[ep_idx].is_stalled = 0;
2300623e:	00c50793          	addi	a5,a0,12
    } else {
        usb_fs_device.in_ep[ep_idx].is_stalled = 0;
23006242:	00479713          	slli	a4,a5,0x4
23006246:	20018793          	addi	a5,gp,512 # 42016a00 <usb_fs_device>
2300624a:	97ba                	add	a5,a5,a4
2300624c:	0007a223          	sw	zero,4(a5)
    }
    switch (ep_idx) {
23006250:	4791                	li	a5,4
23006252:	0af50a63          	beq	a0,a5,23006306 <usb_dc_ep_clear_stall+0xd6>
23006256:	04a7e763          	bltu	a5,a0,230062a4 <usb_dc_ep_clear_stall+0x74>
2300625a:	4789                	li	a5,2
2300625c:	0ef50163          	beq	a0,a5,2300633e <usb_dc_ep_clear_stall+0x10e>
23006260:	478d                	li	a5,3
23006262:	02f51063          	bne	a0,a5,23006282 <usb_dc_ep_clear_stall+0x52>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP2_NACK);
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP2_STALL);
            BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
            break;
        case 3:
            tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
23006266:	4000e6b7          	lui	a3,0x4000e
2300626a:	8486a783          	lw	a5,-1976(a3) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP3_RDY);
            tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP3_NACK);
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP3_STALL);
2300626e:	7741                	lui	a4,0xffff0
23006270:	177d                	addi	a4,a4,-1
23006272:	8ff9                	and	a5,a5,a4
23006274:	00060737          	lui	a4,0x60
23006278:	8fd9                	or	a5,a5,a4
            BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
2300627a:	84f6a423          	sw	a5,-1976(a3)

        default:
            break;
    }
    return 0;
}
2300627e:	4501                	li	a0,0
23006280:	8082                	ret
    switch (ep_idx) {
23006282:	4785                	li	a5,1
23006284:	fef51de3          	bne	a0,a5,2300627e <usb_dc_ep_clear_stall+0x4e>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
23006288:	4000e6b7          	lui	a3,0x4000e
2300628c:	8406a783          	lw	a5,-1984(a3) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP1_STALL);
23006290:	7741                	lui	a4,0xffff0
23006292:	177d                	addi	a4,a4,-1
23006294:	8ff9                	and	a5,a5,a4
23006296:	00060737          	lui	a4,0x60
2300629a:	8fd9                	or	a5,a5,a4
            BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
2300629c:	84f6a023          	sw	a5,-1984(a3)
}
230062a0:	4501                	li	a0,0
230062a2:	8082                	ret
    switch (ep_idx) {
230062a4:	4799                	li	a5,6
230062a6:	06f50e63          	beq	a0,a5,23006322 <usb_dc_ep_clear_stall+0xf2>
230062aa:	479d                	li	a5,7
230062ac:	02f51063          	bne	a0,a5,230062cc <usb_dc_ep_clear_stall+0x9c>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
230062b0:	4000e6b7          	lui	a3,0x4000e
230062b4:	8586a783          	lw	a5,-1960(a3) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP7_STALL);
230062b8:	7741                	lui	a4,0xffff0
230062ba:	177d                	addi	a4,a4,-1
230062bc:	8ff9                	and	a5,a5,a4
230062be:	00060737          	lui	a4,0x60
230062c2:	8fd9                	or	a5,a5,a4
            BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
230062c4:	84f6ac23          	sw	a5,-1960(a3)
}
230062c8:	4501                	li	a0,0
230062ca:	8082                	ret
    switch (ep_idx) {
230062cc:	4795                	li	a5,5
230062ce:	faf518e3          	bne	a0,a5,2300627e <usb_dc_ep_clear_stall+0x4e>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
230062d2:	4000e6b7          	lui	a3,0x4000e
230062d6:	8506a783          	lw	a5,-1968(a3) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP5_STALL);
230062da:	7741                	lui	a4,0xffff0
230062dc:	177d                	addi	a4,a4,-1
230062de:	8ff9                	and	a5,a5,a4
230062e0:	00060737          	lui	a4,0x60
230062e4:	8fd9                	or	a5,a5,a4
            BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
230062e6:	84f6a823          	sw	a5,-1968(a3)
}
230062ea:	4501                	li	a0,0
230062ec:	8082                	ret
        usb_fs_device.in_ep[ep_idx].is_stalled = 0;
230062ee:	00450793          	addi	a5,a0,4
230062f2:	00479713          	slli	a4,a5,0x4
230062f6:	20018793          	addi	a5,gp,512 # 42016a00 <usb_fs_device>
230062fa:	97ba                	add	a5,a5,a4
230062fc:	0007a223          	sw	zero,4(a5)
    switch (ep_idx) {
23006300:	4791                	li	a5,4
23006302:	f4f51ae3          	bne	a0,a5,23006256 <usb_dc_ep_clear_stall+0x26>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
23006306:	4000e6b7          	lui	a3,0x4000e
2300630a:	84c6a783          	lw	a5,-1972(a3) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP4_STALL);
2300630e:	7741                	lui	a4,0xffff0
23006310:	177d                	addi	a4,a4,-1
23006312:	8ff9                	and	a5,a5,a4
23006314:	00060737          	lui	a4,0x60
23006318:	8fd9                	or	a5,a5,a4
            BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
2300631a:	84f6a623          	sw	a5,-1972(a3)
}
2300631e:	4501                	li	a0,0
23006320:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
23006322:	4000e6b7          	lui	a3,0x4000e
23006326:	8546a783          	lw	a5,-1964(a3) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP6_STALL);
2300632a:	7741                	lui	a4,0xffff0
2300632c:	177d                	addi	a4,a4,-1
2300632e:	8ff9                	and	a5,a5,a4
23006330:	00060737          	lui	a4,0x60
23006334:	8fd9                	or	a5,a5,a4
            BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
23006336:	84f6aa23          	sw	a5,-1964(a3)
}
2300633a:	4501                	li	a0,0
2300633c:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
2300633e:	4000e6b7          	lui	a3,0x4000e
23006342:	8446a783          	lw	a5,-1980(a3) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
            tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP2_STALL);
23006346:	7741                	lui	a4,0xffff0
23006348:	177d                	addi	a4,a4,-1
2300634a:	8ff9                	and	a5,a5,a4
2300634c:	00060737          	lui	a4,0x60
23006350:	8fd9                	or	a5,a5,a4
            BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
23006352:	84f6a223          	sw	a5,-1980(a3)
}
23006356:	4501                	li	a0,0
23006358:	8082                	ret

2300635a <usb_dc_ep_is_stalled>:
 */
int usb_dc_ep_is_stalled(struct device *dev, const uint8_t ep, uint8_t *stalled)
{
    uint8_t ep_idx = USB_EP_GET_IDX(ep);

    if (!stalled) {
2300635a:	ce31                	beqz	a2,230063b6 <usb_dc_ep_is_stalled+0x5c>
{
2300635c:	1141                	addi	sp,sp,-16
2300635e:	c226                	sw	s1,4(sp)
23006360:	07f5f493          	andi	s1,a1,127
        return -1;
    }

    *stalled = 0U;

    if (USB_EP_DIR_IS_OUT(ep)) {
23006364:	05e2                	slli	a1,a1,0x18
{
23006366:	c422                	sw	s0,8(sp)
23006368:	c606                	sw	ra,12(sp)
    *stalled = 0U;
2300636a:	00060023          	sb	zero,0(a2) # 800000 <StackSize+0x7ff000>
    if (USB_EP_DIR_IS_OUT(ep)) {
2300636e:	85e1                	srai	a1,a1,0x18
23006370:	8432                	mv	s0,a2
        if ((USB_Get_EPx_Status(ep_idx) & USB_EP_STATUS_STALL) && usb_fs_device.out_ep[ep_idx].is_stalled) {
23006372:	8526                	mv	a0,s1
    if (USB_EP_DIR_IS_OUT(ep)) {
23006374:	0205c663          	bltz	a1,230063a0 <usb_dc_ep_is_stalled+0x46>
        if ((USB_Get_EPx_Status(ep_idx) & USB_EP_STATUS_STALL) && usb_fs_device.out_ep[ep_idx].is_stalled) {
23006378:	051020ef          	jal	ra,23008bc8 <USB_Get_EPx_Status>
2300637c:	8909                	andi	a0,a0,2
2300637e:	c919                	beqz	a0,23006394 <usb_dc_ep_is_stalled+0x3a>
23006380:	04b1                	addi	s1,s1,12
23006382:	20018793          	addi	a5,gp,512 # 42016a00 <usb_fs_device>
23006386:	0492                	slli	s1,s1,0x4
23006388:	94be                	add	s1,s1,a5
2300638a:	40dc                	lw	a5,4(s1)
2300638c:	c781                	beqz	a5,23006394 <usb_dc_ep_is_stalled+0x3a>
            *stalled = 1U;
2300638e:	4785                	li	a5,1
23006390:	00f40023          	sb	a5,0(s0)
            *stalled = 1U;
        }
    }

    return 0;
}
23006394:	40b2                	lw	ra,12(sp)
23006396:	4422                	lw	s0,8(sp)
23006398:	4492                	lw	s1,4(sp)
    return 0;
2300639a:	4501                	li	a0,0
}
2300639c:	0141                	addi	sp,sp,16
2300639e:	8082                	ret
        if ((USB_Get_EPx_Status(ep_idx) & USB_EP_STATUS_STALL) && usb_fs_device.in_ep[ep_idx].is_stalled) {
230063a0:	029020ef          	jal	ra,23008bc8 <USB_Get_EPx_Status>
230063a4:	8909                	andi	a0,a0,2
230063a6:	0491                	addi	s1,s1,4
230063a8:	fd69                	bnez	a0,23006382 <usb_dc_ep_is_stalled+0x28>
}
230063aa:	40b2                	lw	ra,12(sp)
230063ac:	4422                	lw	s0,8(sp)
230063ae:	4492                	lw	s1,4(sp)
    return 0;
230063b0:	4501                	li	a0,0
}
230063b2:	0141                	addi	sp,sp,16
230063b4:	8082                	ret
        return -1;
230063b6:	557d                	li	a0,-1
}
230063b8:	8082                	ret

230063ba <usb_dc_ep_write>:
    uint32_t ep_tx_fifo_addr;

    ep_idx = USB_EP_GET_IDX(ep);

    /* Check if IN ep */
    if (USB_EP_GET_DIR(ep) != USB_EP_DIR_IN) {
230063ba:	01859793          	slli	a5,a1,0x18
230063be:	87e1                	srai	a5,a5,0x18
230063c0:	1207d063          	bgez	a5,230064e0 <usb_dc_ep_write+0x126>
{
230063c4:	7179                	addi	sp,sp,-48
230063c6:	d226                	sw	s1,36(sp)
    ep_idx = USB_EP_GET_IDX(ep);
230063c8:	07f5f493          	andi	s1,a1,127
{
230063cc:	ce4e                	sw	s3,28(sp)
230063ce:	c462                	sw	s8,8(sp)
               usb_fs_device.in_ep[ep_idx].ep_ena) {
230063d0:	00448c13          	addi	s8,s1,4
230063d4:	20018993          	addi	s3,gp,512 # 42016a00 <usb_fs_device>
230063d8:	004c1793          	slli	a5,s8,0x4
{
230063dc:	cc52                	sw	s4,24(sp)
230063de:	d606                	sw	ra,44(sp)
230063e0:	d422                	sw	s0,40(sp)
230063e2:	d04a                	sw	s2,32(sp)
230063e4:	ca56                	sw	s5,20(sp)
230063e6:	c85a                	sw	s6,16(sp)
230063e8:	c65e                	sw	s7,12(sp)
230063ea:	c266                	sw	s9,4(sp)
               usb_fs_device.in_ep[ep_idx].ep_ena) {
230063ec:	97ce                	add	a5,a5,s3
    } else if ((USB_EP_DIR_IS_IN(ep)) &&
230063ee:	0007c783          	lbu	a5,0(a5)
230063f2:	8a2e                	mv	s4,a1
        return -USB_DC_EP_DIR_ERR;
    }

    /* Check if ep enabled */
    if (!usb_ep_is_enabled(ep)) {
        return -USB_DC_EP_EN_ERR;
230063f4:	5579                	li	a0,-2
    } else if ((USB_EP_DIR_IS_IN(ep)) &&
230063f6:	ef91                	bnez	a5,23006412 <usb_dc_ep_write+0x58>
    if (ret_bytes) {
        *ret_bytes = data_len;
    }

    return USB_DC_OK;
}
230063f8:	50b2                	lw	ra,44(sp)
230063fa:	5422                	lw	s0,40(sp)
230063fc:	5492                	lw	s1,36(sp)
230063fe:	5902                	lw	s2,32(sp)
23006400:	49f2                	lw	s3,28(sp)
23006402:	4a62                	lw	s4,24(sp)
23006404:	4ad2                	lw	s5,20(sp)
23006406:	4b42                	lw	s6,16(sp)
23006408:	4bb2                	lw	s7,12(sp)
2300640a:	4c22                	lw	s8,8(sp)
2300640c:	4c92                	lw	s9,4(sp)
2300640e:	6145                	addi	sp,sp,48
23006410:	8082                	ret
23006412:	01000437          	lui	s0,0x1000
23006416:	8b32                	mv	s6,a2
23006418:	8ab6                	mv	s5,a3
2300641a:	8bba                	mv	s7,a4
    if (!data && data_len) {
2300641c:	147d                	addi	s0,s0,-1
2300641e:	c651                	beqz	a2,230064aa <usb_dc_ep_write+0xf0>
    while (!USB_Is_EPx_RDY_Free(ep_idx) && (usb_fs_device.in_ep[ep_idx].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
23006420:	004c1913          	slli	s2,s8,0x4
23006424:	994e                	add	s2,s2,s3
23006426:	4c85                	li	s9,1
23006428:	a031                	j	23006434 <usb_dc_ep_write+0x7a>
2300642a:	00c94783          	lbu	a5,12(s2)
2300642e:	01978863          	beq	a5,s9,2300643e <usb_dc_ep_write+0x84>
        if (!timeout) {
23006432:	c44d                	beqz	s0,230064dc <usb_dc_ep_write+0x122>
    while (!USB_Is_EPx_RDY_Free(ep_idx) && (usb_fs_device.in_ep[ep_idx].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
23006434:	8526                	mv	a0,s1
23006436:	4c6020ef          	jal	ra,230088fc <USB_Is_EPx_RDY_Free>
        if (!timeout) {
2300643a:	147d                	addi	s0,s0,-1
    while (!USB_Is_EPx_RDY_Free(ep_idx) && (usb_fs_device.in_ep[ep_idx].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
2300643c:	d57d                	beqz	a0,2300642a <usb_dc_ep_write+0x70>
    if (!data_len) {
2300643e:	060a8063          	beqz	s5,2300649e <usb_dc_ep_write+0xe4>
    if (data_len > usb_fs_device.in_ep[ep_idx].ep_cfg.ep_mps) {
23006442:	004c1793          	slli	a5,s8,0x4
23006446:	97ce                	add	a5,a5,s3
23006448:	00a7d403          	lhu	s0,10(a5)
2300644c:	008af363          	bgeu	s5,s0,23006452 <usb_dc_ep_write+0x98>
23006450:	8456                	mv	s0,s5
        if (avail_space >= usb_fs_device.in_ep[ep_idx].ep_cfg.ep_mps) {
23006452:	0c12                	slli	s8,s8,0x4
23006454:	99e2                	add	s3,s3,s8
        uint32_t avail_space = USB_Get_EPx_TX_FIFO_CNT(ep_idx);
23006456:	8526                	mv	a0,s1
23006458:	5c5020ef          	jal	ra,2300921c <USB_Get_EPx_TX_FIFO_CNT>
        if (avail_space >= usb_fs_device.in_ep[ep_idx].ep_cfg.ep_mps) {
2300645c:	00a9d783          	lhu	a5,10(s3)
23006460:	fef56be3          	bltu	a0,a5,23006456 <usb_dc_ep_write+0x9c>
    ep_tx_fifo_addr = USB_BASE + USB_EP0_TX_FIFO_WDATA_OFFSET + ep_idx * 0x10;
23006464:	4000e7b7          	lui	a5,0x4000e
23006468:	00449913          	slli	s2,s1,0x4
2300646c:	90878793          	addi	a5,a5,-1784 # 4000d908 <__dtcm_load_addr+0x1cffd188>
    if ((data_len == 1) && (ep_idx == 0)) {
23006470:	4705                	li	a4,1
    ep_tx_fifo_addr = USB_BASE + USB_EP0_TX_FIFO_WDATA_OFFSET + ep_idx * 0x10;
23006472:	993e                	add	s2,s2,a5
    if ((data_len == 1) && (ep_idx == 0)) {
23006474:	04e40e63          	beq	s0,a4,230064d0 <usb_dc_ep_write+0x116>
    } else if (ep_idx == 0) {
23006478:	c0a9                	beqz	s1,230064ba <usb_dc_ep_write+0x100>
    memcopy_to_fifo((void *)ep_tx_fifo_addr, (uint8_t *)data, data_len);
2300647a:	8622                	mv	a2,s0
2300647c:	85da                	mv	a1,s6
2300647e:	854a                	mv	a0,s2
    if (USB_EP_GET_IDX(ep) != 0)
23006480:	f7fa7a13          	andi	s4,s4,-129
    memcopy_to_fifo((void *)ep_tx_fifo_addr, (uint8_t *)data, data_len);
23006484:	1e1060ef          	jal	ra,2300ce64 <memcopy_to_fifo>
    if (USB_EP_GET_IDX(ep) != 0)
23006488:	000a0563          	beqz	s4,23006492 <usb_dc_ep_write+0xd8>
        USB_Set_EPx_Rdy(USB_EP_GET_IDX(ep));
2300648c:	8526                	mv	a0,s1
2300648e:	36a020ef          	jal	ra,230087f8 <USB_Set_EPx_Rdy>
    if (ret_bytes) {
23006492:	000b8a63          	beqz	s7,230064a6 <usb_dc_ep_write+0xec>
        *ret_bytes = data_len;
23006496:	008ba023          	sw	s0,0(s7)
    return USB_DC_OK;
2300649a:	4501                	li	a0,0
2300649c:	bfb1                	j	230063f8 <usb_dc_ep_write+0x3e>
        if ((USB_EP_GET_IDX(ep) != 0)) {
2300649e:	f7fa7a13          	andi	s4,s4,-129
230064a2:	000a1763          	bnez	s4,230064b0 <usb_dc_ep_write+0xf6>
            return USB_DC_OK;
230064a6:	4501                	li	a0,0
230064a8:	bf81                	j	230063f8 <usb_dc_ep_write+0x3e>
    if (!data && data_len) {
230064aa:	dabd                	beqz	a3,23006420 <usb_dc_ep_write+0x66>
        return -USB_DC_ADDR_ERR;
230064ac:	5571                	li	a0,-4
230064ae:	b7a9                	j	230063f8 <usb_dc_ep_write+0x3e>
            USB_Set_EPx_Rdy(USB_EP_GET_IDX(ep));
230064b0:	8526                	mv	a0,s1
230064b2:	346020ef          	jal	ra,230087f8 <USB_Set_EPx_Rdy>
            return USB_DC_OK;
230064b6:	4501                	li	a0,0
230064b8:	b781                	j	230063f8 <usb_dc_ep_write+0x3e>
        USB_Set_EPx_Xfer_Size(EP_ID0, 64);
230064ba:	04000593          	li	a1,64
230064be:	4501                	li	a0,0
230064c0:	25e020ef          	jal	ra,2300871e <USB_Set_EPx_Xfer_Size>
    memcopy_to_fifo((void *)ep_tx_fifo_addr, (uint8_t *)data, data_len);
230064c4:	8622                	mv	a2,s0
230064c6:	85da                	mv	a1,s6
230064c8:	854a                	mv	a0,s2
230064ca:	19b060ef          	jal	ra,2300ce64 <memcopy_to_fifo>
    if (USB_EP_GET_IDX(ep) != 0)
230064ce:	b7d1                	j	23006492 <usb_dc_ep_write+0xd8>
    if ((data_len == 1) && (ep_idx == 0)) {
230064d0:	f4cd                	bnez	s1,2300647a <usb_dc_ep_write+0xc0>
        USB_Set_EPx_Xfer_Size(EP_ID0, 1);
230064d2:	4585                	li	a1,1
230064d4:	4501                	li	a0,0
230064d6:	248020ef          	jal	ra,2300871e <USB_Set_EPx_Xfer_Size>
230064da:	b7ed                	j	230064c4 <usb_dc_ep_write+0x10a>
            return -USB_DC_EP_TIMEOUT_ERR;
230064dc:	5575                	li	a0,-3
230064de:	bf29                	j	230063f8 <usb_dc_ep_write+0x3e>
        return -USB_DC_EP_DIR_ERR;
230064e0:	557d                	li	a0,-1
}
230064e2:	8082                	ret

230064e4 <usb_dc_ep_read>:
    uint32_t read_count;
    uint32_t ep_rx_fifo_addr;
    uint32_t timeout = 0x00FFFFFF;

    /* Check if OUT ep */
    if (USB_EP_GET_DIR(ep) != USB_EP_DIR_OUT) {
230064e4:	01859793          	slli	a5,a1,0x18
230064e8:	87e1                	srai	a5,a5,0x18
230064ea:	0a07c963          	bltz	a5,2300659c <usb_dc_ep_read+0xb8>
{
230064ee:	1101                	addi	sp,sp,-32
230064f0:	c84a                	sw	s2,16(sp)
        usb_fs_device.out_ep[ep_idx].ep_ena) {
230064f2:	00c58793          	addi	a5,a1,12
{
230064f6:	c256                	sw	s5,4(sp)
        usb_fs_device.out_ep[ep_idx].ep_ena) {
230064f8:	20018913          	addi	s2,gp,512 # 42016a00 <usb_fs_device>
230064fc:	8aba                	mv	s5,a4
230064fe:	00479713          	slli	a4,a5,0x4
{
23006502:	ca26                	sw	s1,20(sp)
23006504:	ce06                	sw	ra,28(sp)
23006506:	cc22                	sw	s0,24(sp)
23006508:	c64e                	sw	s3,12(sp)
2300650a:	c452                	sw	s4,8(sp)
2300650c:	c05a                	sw	s6,0(sp)
        usb_fs_device.out_ep[ep_idx].ep_ena) {
2300650e:	974a                	add	a4,a4,s2
    if ((USB_EP_DIR_IS_OUT(ep)) &&
23006510:	00074703          	lbu	a4,0(a4) # 60000 <StackSize+0x5f000>
23006514:	84ae                	mv	s1,a1
    }

    /* Check if ep enabled */
    if (!usb_ep_is_enabled(ep)) {
        USB_DC_LOG_ERR("Not enabled endpoint\r\n");
        return -USB_DC_EP_EN_ERR;
23006516:	5579                	li	a0,-2
    if ((USB_EP_DIR_IS_OUT(ep)) &&
23006518:	eb19                	bnez	a4,2300652e <usb_dc_ep_read+0x4a>
    if (read_bytes) {
        *read_bytes = read_count;
    }

    return USB_DC_OK;
}
2300651a:	40f2                	lw	ra,28(sp)
2300651c:	4462                	lw	s0,24(sp)
2300651e:	44d2                	lw	s1,20(sp)
23006520:	4942                	lw	s2,16(sp)
23006522:	49b2                	lw	s3,12(sp)
23006524:	4a22                	lw	s4,8(sp)
23006526:	4a92                	lw	s5,4(sp)
23006528:	4b02                	lw	s6,0(sp)
2300652a:	6105                	addi	sp,sp,32
2300652c:	8082                	ret
2300652e:	01000437          	lui	s0,0x1000
23006532:	8a32                	mv	s4,a2
23006534:	8b36                	mv	s6,a3
    if (!data && data_len) {
23006536:	147d                	addi	s0,s0,-1
23006538:	ca29                	beqz	a2,2300658a <usb_dc_ep_read+0xa6>
    while (!USB_Is_EPx_RDY_Free(ep_idx) && (usb_fs_device.out_ep[ep_idx].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
2300653a:	0792                	slli	a5,a5,0x4
2300653c:	993e                	add	s2,s2,a5
2300653e:	4985                	li	s3,1
23006540:	a031                	j	2300654c <usb_dc_ep_read+0x68>
23006542:	00c94783          	lbu	a5,12(s2)
23006546:	01378863          	beq	a5,s3,23006556 <usb_dc_ep_read+0x72>
        if (!timeout) {
2300654a:	c439                	beqz	s0,23006598 <usb_dc_ep_read+0xb4>
    while (!USB_Is_EPx_RDY_Free(ep_idx) && (usb_fs_device.out_ep[ep_idx].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
2300654c:	8526                	mv	a0,s1
2300654e:	3ae020ef          	jal	ra,230088fc <USB_Is_EPx_RDY_Free>
        if (!timeout) {
23006552:	147d                	addi	s0,s0,-1
    while (!USB_Is_EPx_RDY_Free(ep_idx) && (usb_fs_device.out_ep[ep_idx].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
23006554:	d57d                	beqz	a0,23006542 <usb_dc_ep_read+0x5e>
            USB_Set_EPx_Rdy(USB_EP_GET_IDX(ep));
23006556:	8526                	mv	a0,s1
    if (!data_len) {
23006558:	000b1363          	bnez	s6,2300655e <usb_dc_ep_read+0x7a>
        if ((USB_EP_GET_IDX(ep) != 0)) {
2300655c:	e895                	bnez	s1,23006590 <usb_dc_ep_read+0xac>
    read_count = USB_Get_EPx_RX_FIFO_CNT(ep_idx);
2300655e:	563020ef          	jal	ra,230092c0 <USB_Get_EPx_RX_FIFO_CNT>
    read_count = MIN(read_count, data_len);
23006562:	03656263          	bltu	a0,s6,23006586 <usb_dc_ep_read+0xa2>
    fifocopy_to_mem((void *)ep_rx_fifo_addr, data, read_count);
23006566:	4000e537          	lui	a0,0x4000e
    ep_rx_fifo_addr = (USB_BASE + USB_EP0_RX_FIFO_RDATA_OFFSET + ep_idx * 0x10);
2300656a:	0492                	slli	s1,s1,0x4
    fifocopy_to_mem((void *)ep_rx_fifo_addr, data, read_count);
2300656c:	90c50513          	addi	a0,a0,-1780 # 4000d90c <__dtcm_load_addr+0x1cffd18c>
23006570:	9526                	add	a0,a0,s1
23006572:	865a                	mv	a2,s6
23006574:	85d2                	mv	a1,s4
23006576:	103060ef          	jal	ra,2300ce78 <fifocopy_to_mem>
    return USB_DC_OK;
2300657a:	4501                	li	a0,0
    if (read_bytes) {
2300657c:	f80a8fe3          	beqz	s5,2300651a <usb_dc_ep_read+0x36>
        *read_bytes = read_count;
23006580:	016aa023          	sw	s6,0(s5) # 2000 <StackSize+0x1000>
23006584:	bf59                	j	2300651a <usb_dc_ep_read+0x36>
    read_count = MIN(read_count, data_len);
23006586:	8b2a                	mv	s6,a0
23006588:	bff9                	j	23006566 <usb_dc_ep_read+0x82>
    if (!data && data_len) {
2300658a:	dac5                	beqz	a3,2300653a <usb_dc_ep_read+0x56>
        return -USB_DC_ADDR_ERR;
2300658c:	5571                	li	a0,-4
2300658e:	b771                	j	2300651a <usb_dc_ep_read+0x36>
            USB_Set_EPx_Rdy(USB_EP_GET_IDX(ep));
23006590:	268020ef          	jal	ra,230087f8 <USB_Set_EPx_Rdy>
            return USB_DC_OK;
23006594:	4501                	li	a0,0
23006596:	b751                	j	2300651a <usb_dc_ep_read+0x36>
            return -USB_DC_EP_TIMEOUT_ERR;
23006598:	5575                	li	a0,-3
2300659a:	b741                	j	2300651a <usb_dc_ep_read+0x36>
        return -USB_DC_EP_DIR_ERR;
2300659c:	557d                	li	a0,-1
}
2300659e:	8082                	ret

230065a0 <usb_dc_isr>:
 * @brief
 *
 * @param device
 */
void usb_dc_isr(usb_dc_device_t *device)
{
230065a0:	1101                	addi	sp,sp,-32
230065a2:	cc22                	sw	s0,24(sp)
230065a4:	c64e                	sw	s3,12(sp)
230065a6:	c452                	sw	s4,8(sp)
230065a8:	ce06                	sw	ra,28(sp)
230065aa:	ca26                	sw	s1,20(sp)
230065ac:	c84a                	sw	s2,16(sp)
230065ae:	c256                	sw	s5,4(sp)
230065b0:	89aa                	mv	s3,a0
230065b2:	440d                	li	s0,3

    /* EP1_DONE -> EP2_DONE -> ...... -> EP7_DONE*/
    for (USB_INT_Type epint = USB_INT_EP1_DONE; epint <= USB_INT_EP7_DONE; epint += 2) {
        if (USB_Get_IntStatus(epint)) {
            epnum = (epint - USB_INT_EP0_OUT_CMD) >> 1;
            if (!USB_Is_EPx_RDY_Free(epnum) && (device->out_ep[epnum].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
230065b4:	4a05                	li	s4,1
230065b6:	a029                	j	230065c0 <usb_dc_isr+0x20>
    for (USB_INT_Type epint = USB_INT_EP1_DONE; epint <= USB_INT_EP7_DONE; epint += 2) {
230065b8:	0409                	addi	s0,s0,2
230065ba:	47c5                	li	a5,17
230065bc:	04f40863          	beq	s0,a5,2300660c <usb_dc_isr+0x6c>
230065c0:	00840493          	addi	s1,s0,8 # 1000008 <StackSize+0xfff008>
230065c4:	0ff4f493          	zext.b	s1,s1
        if (USB_Get_IntStatus(epint)) {
230065c8:	8526                	mv	a0,s1
230065ca:	76e020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
230065ce:	d56d                	beqz	a0,230065b8 <usb_dc_isr+0x18>
            epnum = (epint - USB_INT_EP0_OUT_CMD) >> 1;
230065d0:	40145913          	srai	s2,s0,0x1
            if (!USB_Is_EPx_RDY_Free(epnum) && (device->out_ep[epnum].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
230065d4:	0ff97513          	zext.b	a0,s2
230065d8:	324020ef          	jal	ra,230088fc <USB_Is_EPx_RDY_Free>
230065dc:	00c90793          	addi	a5,s2,12
230065e0:	872a                	mv	a4,a0
230065e2:	0792                	slli	a5,a5,0x4
                USB_DC_LOG_ERR("ep%d out busy\r\n", epnum);
                continue;
            }
            USB_Clr_IntStatus(epint);
230065e4:	8526                	mv	a0,s1
            if (!USB_Is_EPx_RDY_Free(epnum) && (device->out_ep[epnum].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
230065e6:	97ce                	add	a5,a5,s3
230065e8:	e709                	bnez	a4,230065f2 <usb_dc_isr+0x52>
230065ea:	00c7c783          	lbu	a5,12(a5)
230065ee:	fd4795e3          	bne	a5,s4,230065b8 <usb_dc_isr+0x18>
            USB_Clr_IntStatus(epint);
230065f2:	772020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
            device->parent.callback(&device->parent, (void *)((uint32_t)USB_SET_EP_OUT(epnum)), 0, USB_DC_EVENT_EP_OUT_NOTIFY);
230065f6:	0349a783          	lw	a5,52(s3)
230065fa:	46c5                	li	a3,17
230065fc:	4601                	li	a2,0
230065fe:	85ca                	mv	a1,s2
23006600:	854e                	mv	a0,s3
23006602:	9782                	jalr	a5
    for (USB_INT_Type epint = USB_INT_EP1_DONE; epint <= USB_INT_EP7_DONE; epint += 2) {
23006604:	0409                	addi	s0,s0,2
23006606:	47c5                	li	a5,17
23006608:	faf41ce3          	bne	s0,a5,230065c0 <usb_dc_isr+0x20>
2300660c:	4409                	li	s0,2

    /* EP1_CMD -> EP2_CMD -> ...... -> EP7_CMD*/
    for (USB_INT_Type epint = USB_INT_EP1_CMD; epint <= USB_INT_EP7_CMD; epint += 2) {
        if (USB_Get_IntStatus(epint)) {
            epnum = (epint - USB_INT_EP0_OUT_CMD) >> 1;
            if (!USB_Is_EPx_RDY_Free(epnum) && (device->in_ep[epnum].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
2300660e:	4a85                	li	s5,1
23006610:	a029                	j	2300661a <usb_dc_isr+0x7a>
    for (USB_INT_Type epint = USB_INT_EP1_CMD; epint <= USB_INT_EP7_CMD; epint += 2) {
23006612:	0409                	addi	s0,s0,2
23006614:	47c1                	li	a5,16
23006616:	04f40963          	beq	s0,a5,23006668 <usb_dc_isr+0xc8>
2300661a:	00840493          	addi	s1,s0,8
2300661e:	0ff4f493          	zext.b	s1,s1
        if (USB_Get_IntStatus(epint)) {
23006622:	8526                	mv	a0,s1
23006624:	714020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
23006628:	d56d                	beqz	a0,23006612 <usb_dc_isr+0x72>
            epnum = (epint - USB_INT_EP0_OUT_CMD) >> 1;
2300662a:	40145913          	srai	s2,s0,0x1
2300662e:	0ff97a13          	zext.b	s4,s2
            if (!USB_Is_EPx_RDY_Free(epnum) && (device->in_ep[epnum].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
23006632:	8552                	mv	a0,s4
23006634:	2c8020ef          	jal	ra,230088fc <USB_Is_EPx_RDY_Free>
23006638:	0911                	addi	s2,s2,4
2300663a:	87aa                	mv	a5,a0
2300663c:	0912                	slli	s2,s2,0x4
                USB_DC_LOG_DBG("ep%d in busy\r\n", epnum);
                continue;
            }
            USB_Clr_IntStatus(epint);
2300663e:	8526                	mv	a0,s1
            if (!USB_Is_EPx_RDY_Free(epnum) && (device->in_ep[epnum].ep_cfg.ep_type != USBD_EP_TYPE_ISOC)) {
23006640:	994e                	add	s2,s2,s3
23006642:	e789                	bnez	a5,2300664c <usb_dc_isr+0xac>
23006644:	00c94783          	lbu	a5,12(s2)
23006648:	fd5795e3          	bne	a5,s5,23006612 <usb_dc_isr+0x72>
            USB_Clr_IntStatus(epint);
2300664c:	718020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
            device->parent.callback(&device->parent, (void *)((uint32_t)USB_SET_EP_IN(epnum)), 0, USB_DC_EVENT_EP_IN_NOTIFY);
23006650:	0349a783          	lw	a5,52(s3)
23006654:	46c1                	li	a3,16
23006656:	4601                	li	a2,0
23006658:	080a6593          	ori	a1,s4,128
2300665c:	854e                	mv	a0,s3
2300665e:	9782                	jalr	a5
    for (USB_INT_Type epint = USB_INT_EP1_CMD; epint <= USB_INT_EP7_CMD; epint += 2) {
23006660:	0409                	addi	s0,s0,2
23006662:	47c1                	li	a5,16
23006664:	faf41be3          	bne	s0,a5,2300661a <usb_dc_isr+0x7a>
        }
    }

    /* EP0 setup done */
    if (USB_Get_IntStatus(USB_INT_EP0_SETUP_DONE)) {
23006668:	4515                	li	a0,5
2300666a:	6ce020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
2300666e:	cd11                	beqz	a0,2300668a <usb_dc_isr+0xea>
        if (!USB_Is_EPx_RDY_Free(0)) {
23006670:	4501                	li	a0,0
23006672:	28a020ef          	jal	ra,230088fc <USB_Is_EPx_RDY_Free>
23006676:	e93d                	bnez	a0,230066ec <usb_dc_isr+0x14c>
        device->parent.callback(&device->parent, NULL, 0, USB_DC_EVENT_ERROR);
        USB_Clr_IntStatus(USB_INT_ERROR);
        return;
    }
#endif
}
23006678:	40f2                	lw	ra,28(sp)
2300667a:	4462                	lw	s0,24(sp)
2300667c:	44d2                	lw	s1,20(sp)
2300667e:	4942                	lw	s2,16(sp)
23006680:	49b2                	lw	s3,12(sp)
23006682:	4a22                	lw	s4,8(sp)
23006684:	4a92                	lw	s5,4(sp)
23006686:	6105                	addi	sp,sp,32
23006688:	8082                	ret
    if (USB_Get_IntStatus(USB_INT_EP0_IN_DONE)) {
2300668a:	451d                	li	a0,7
2300668c:	6ac020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
23006690:	c105                	beqz	a0,230066b0 <usb_dc_isr+0x110>
        if (!USB_Is_EPx_RDY_Free(0)) {
23006692:	4501                	li	a0,0
23006694:	268020ef          	jal	ra,230088fc <USB_Is_EPx_RDY_Free>
23006698:	d165                	beqz	a0,23006678 <usb_dc_isr+0xd8>
        USB_Clr_IntStatus(USB_INT_EP0_IN_DONE);
2300669a:	451d                	li	a0,7
2300669c:	6c8020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
        device->parent.callback(&device->parent, (void *)0x80, 0, USB_DC_EVENT_EP0_IN_NOTIFY);
230066a0:	0349a783          	lw	a5,52(s3)
230066a4:	854e                	mv	a0,s3
230066a6:	46b9                	li	a3,14
230066a8:	4601                	li	a2,0
230066aa:	08000593          	li	a1,128
230066ae:	a881                	j	230066fe <usb_dc_isr+0x15e>
    if (USB_Get_IntStatus(USB_INT_EP0_OUT_DONE)) {
230066b0:	4525                	li	a0,9
230066b2:	686020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
230066b6:	e125                	bnez	a0,23006716 <usb_dc_isr+0x176>
    if (USB_Get_IntStatus(USB_INT_SOF)) {
230066b8:	680020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
230066bc:	ed3d                	bnez	a0,2300673a <usb_dc_isr+0x19a>
    if (USB_Get_IntStatus(USB_INT_RESET)) {
230066be:	4505                	li	a0,1
230066c0:	678020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
230066c4:	ed49                	bnez	a0,2300675e <usb_dc_isr+0x1be>
    if (USB_Get_IntStatus(USB_INT_RESET_END)) {
230066c6:	456d                	li	a0,27
230066c8:	670020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
230066cc:	e13d                	bnez	a0,23006732 <usb_dc_isr+0x192>
    if (USB_Get_IntStatus(USB_INT_VBUS_TGL)) {
230066ce:	4509                	li	a0,2
230066d0:	668020ef          	jal	ra,23008d38 <USB_Get_IntStatus>
230066d4:	d155                	beqz	a0,23006678 <usb_dc_isr+0xd8>
}
230066d6:	4462                	lw	s0,24(sp)
230066d8:	40f2                	lw	ra,28(sp)
230066da:	44d2                	lw	s1,20(sp)
230066dc:	4942                	lw	s2,16(sp)
230066de:	49b2                	lw	s3,12(sp)
230066e0:	4a22                	lw	s4,8(sp)
230066e2:	4a92                	lw	s5,4(sp)
        USB_Clr_IntStatus(USB_INT_VBUS_TGL);
230066e4:	4509                	li	a0,2
}
230066e6:	6105                	addi	sp,sp,32
        USB_Clr_IntStatus(USB_INT_VBUS_TGL);
230066e8:	67c0206f          	j	23008d64 <USB_Clr_IntStatus>
        USB_Clr_IntStatus(USB_INT_EP0_SETUP_DONE);
230066ec:	4515                	li	a0,5
230066ee:	676020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
        device->parent.callback(&device->parent, NULL, 0, USB_DC_EVENT_SETUP_NOTIFY);
230066f2:	0349a783          	lw	a5,52(s3)
230066f6:	854e                	mv	a0,s3
230066f8:	46b5                	li	a3,13
230066fa:	4601                	li	a2,0
230066fc:	4581                	li	a1,0
        device->parent.callback(&device->parent, (void *)0x80, 0, USB_DC_EVENT_EP0_IN_NOTIFY);
230066fe:	9782                	jalr	a5
}
23006700:	4462                	lw	s0,24(sp)
23006702:	40f2                	lw	ra,28(sp)
23006704:	44d2                	lw	s1,20(sp)
23006706:	4942                	lw	s2,16(sp)
23006708:	49b2                	lw	s3,12(sp)
2300670a:	4a22                	lw	s4,8(sp)
2300670c:	4a92                	lw	s5,4(sp)
        USB_Set_EPx_Rdy(EP_ID0);
2300670e:	4501                	li	a0,0
}
23006710:	6105                	addi	sp,sp,32
        USB_Set_EPx_Rdy(EP_ID0);
23006712:	0e60206f          	j	230087f8 <USB_Set_EPx_Rdy>
        if (!USB_Is_EPx_RDY_Free(0)) {
23006716:	4501                	li	a0,0
23006718:	1e4020ef          	jal	ra,230088fc <USB_Is_EPx_RDY_Free>
2300671c:	dd31                	beqz	a0,23006678 <usb_dc_isr+0xd8>
        USB_Clr_IntStatus(USB_INT_EP0_OUT_DONE);
2300671e:	4525                	li	a0,9
23006720:	644020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
        device->parent.callback(&device->parent, (void *)0x00, 0, USB_DC_EVENT_EP0_OUT_NOTIFY);
23006724:	0349a783          	lw	a5,52(s3)
23006728:	854e                	mv	a0,s3
2300672a:	46bd                	li	a3,15
2300672c:	4601                	li	a2,0
2300672e:	4581                	li	a1,0
23006730:	b7f9                	j	230066fe <usb_dc_isr+0x15e>
        USB_Clr_IntStatus(USB_INT_RESET_END);
23006732:	456d                	li	a0,27
23006734:	630020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
        USB_Set_EPx_Rdy(EP_ID0);
23006738:	b7e1                	j	23006700 <usb_dc_isr+0x160>
        USB_Clr_IntStatus(USB_INT_SOF);
2300673a:	4501                	li	a0,0
2300673c:	628020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
        device->parent.callback(&device->parent, NULL, 0, USB_DC_EVENT_SOF);
23006740:	0349a783          	lw	a5,52(s3)
23006744:	4689                	li	a3,2
}
23006746:	4462                	lw	s0,24(sp)
23006748:	40f2                	lw	ra,28(sp)
2300674a:	44d2                	lw	s1,20(sp)
2300674c:	4942                	lw	s2,16(sp)
2300674e:	4a22                	lw	s4,8(sp)
23006750:	4a92                	lw	s5,4(sp)
        device->parent.callback(&device->parent, NULL, 0, USB_DC_EVENT_RESET);
23006752:	854e                	mv	a0,s3
}
23006754:	49b2                	lw	s3,12(sp)
        device->parent.callback(&device->parent, NULL, 0, USB_DC_EVENT_RESET);
23006756:	4601                	li	a2,0
23006758:	4581                	li	a1,0
}
2300675a:	6105                	addi	sp,sp,32
        device->parent.callback(&device->parent, NULL, 0, USB_DC_EVENT_RESET);
2300675c:	8782                	jr	a5
        USB_Clr_IntStatus(USB_INT_RESET);
2300675e:	4505                	li	a0,1
23006760:	604020ef          	jal	ra,23008d64 <USB_Clr_IntStatus>
        device->parent.callback(&device->parent, NULL, 0, USB_DC_EVENT_RESET);
23006764:	0349a783          	lw	a5,52(s3)
23006768:	4685                	li	a3,1
2300676a:	bff1                	j	23006746 <usb_dc_isr+0x1a6>

2300676c <USB_FS_IRQ>:
 * @brief
 *
 */
void USB_FS_IRQ(void)
{
    usb_dc_isr(&usb_fs_device);
2300676c:	20018513          	addi	a0,gp,512 # 42016a00 <usb_fs_device>
23006770:	e31ff06f          	j	230065a0 <usb_dc_isr>

23006774 <start_load>:
//extern uint32_t __copy_table_end__;
//extern uint32_t __zero_table_start__;
//extern uint32_t __zero_table_end__;

void start_load(void)
{
23006774:	1141                	addi	sp,sp,-16

    /* Copy ITCM code */
    pSrc = &__itcm_load_addr;
    pDest = &__tcm_code_start__;

    for (; pDest < &__tcm_code_end__;) {
23006776:	42014537          	lui	a0,0x42014
2300677a:	420157b7          	lui	a5,0x42015
{
2300677e:	c606                	sw	ra,12(sp)
    for (; pDest < &__tcm_code_end__;) {
23006780:	00050713          	mv	a4,a0
23006784:	b0478793          	addi	a5,a5,-1276 # 42014b04 <__tcm_code_end__>
23006788:	00f77f63          	bgeu	a4,a5,230067a6 <start_load+0x32>
        *pDest++ = *pSrc++;
2300678c:	fff78613          	addi	a2,a5,-1
23006790:	8e19                	sub	a2,a2,a4
23006792:	9a71                	andi	a2,a2,-4
23006794:	230105b7          	lui	a1,0x23010
23006798:	0611                	addi	a2,a2,4
2300679a:	c7c58593          	addi	a1,a1,-900 # 2300fc7c <__text_code_end__>
2300679e:	00050513          	mv	a0,a0
230067a2:	3e7020ef          	jal	ra,23009388 <memcpy>

    /* Copy DTCM code */
    pSrc = &__dtcm_load_addr;
    pDest = &__tcm_data_start__;

    for (; pDest < &__tcm_data_end__;) {
230067a6:	42015537          	lui	a0,0x42015
230067aa:	420157b7          	lui	a5,0x42015
230067ae:	b0450713          	addi	a4,a0,-1276 # 42014b04 <__tcm_code_end__>
230067b2:	b0478793          	addi	a5,a5,-1276 # 42014b04 <__tcm_code_end__>
230067b6:	00f77f63          	bgeu	a4,a5,230067d4 <start_load+0x60>
        *pDest++ = *pSrc++;
230067ba:	fff78613          	addi	a2,a5,-1
230067be:	8e19                	sub	a2,a2,a4
230067c0:	9a71                	andi	a2,a2,-4
230067c2:	230105b7          	lui	a1,0x23010
230067c6:	0611                	addi	a2,a2,4
230067c8:	78058593          	addi	a1,a1,1920 # 23010780 <__dtcm_load_addr>
230067cc:	b0450513          	addi	a0,a0,-1276
230067d0:	3b9020ef          	jal	ra,23009388 <memcpy>

    /* BF Add system RAM data copy */
    pSrc = &__system_ram_load_addr;
    pDest = &__system_ram_data_start__;

    for (; pDest < &__system_ram_data_end__;) {
230067d4:	42016537          	lui	a0,0x42016
230067d8:	420167b7          	lui	a5,0x42016
230067dc:	00050713          	mv	a4,a0
230067e0:	00078793          	mv	a5,a5
230067e4:	00f77f63          	bgeu	a4,a5,23006802 <start_load+0x8e>
        *pDest++ = *pSrc++;
230067e8:	fff78613          	addi	a2,a5,-1 # 42015fff <__StackLimit+0xfff>
230067ec:	8e19                	sub	a2,a2,a4
230067ee:	9a71                	andi	a2,a2,-4
230067f0:	230105b7          	lui	a1,0x23010
230067f4:	0611                	addi	a2,a2,4
230067f6:	78058593          	addi	a1,a1,1920 # 23010780 <__dtcm_load_addr>
230067fa:	00050513          	mv	a0,a0
230067fe:	38b020ef          	jal	ra,23009388 <memcpy>

    /* BF Add OCARAM data copy */
    pSrc = &__ram_load_addr;
    pDest = &__ram_data_start__;

    for (; pDest < &__ram_data_end__;) {
23006802:	42016537          	lui	a0,0x42016
23006806:	00050713          	mv	a4,a0
2300680a:	dd018793          	addi	a5,gp,-560 # 420165d0 <acc_x_buffer>
2300680e:	00f77f63          	bgeu	a4,a5,2300682c <start_load+0xb8>
        *pDest++ = *pSrc++;
23006812:	fff78613          	addi	a2,a5,-1
23006816:	8e19                	sub	a2,a2,a4
23006818:	9a71                	andi	a2,a2,-4
2300681a:	230105b7          	lui	a1,0x23010
2300681e:	0611                	addi	a2,a2,4
23006820:	78058593          	addi	a1,a1,1920 # 23010780 <__dtcm_load_addr>
23006824:	00050513          	mv	a0,a0
23006828:	361020ef          	jal	ra,23009388 <memcpy>
     *
     *  Both addresses must be aligned to 4 bytes boundary.
     */
    pDest = &__bss_start__;

    for (; pDest < &__bss_end__;) {
2300682c:	420177b7          	lui	a5,0x42017
23006830:	dd018713          	addi	a4,gp,-560 # 420165d0 <acc_x_buffer>
23006834:	06878793          	addi	a5,a5,104 # 42017068 <__HeapBase>
23006838:	00f77e63          	bgeu	a4,a5,23006854 <start_load+0xe0>
        *pDest++ = 0ul;
2300683c:	fff78613          	addi	a2,a5,-1
    }

#endif
23006840:	40b2                	lw	ra,12(sp)
        *pDest++ = 0ul;
23006842:	8e19                	sub	a2,a2,a4
23006844:	9a71                	andi	a2,a2,-4
23006846:	0611                	addi	a2,a2,4
23006848:	4581                	li	a1,0
2300684a:	dd018513          	addi	a0,gp,-560 # 420165d0 <acc_x_buffer>
2300684e:	0141                	addi	sp,sp,16
        *pDest++ = 0ul;
23006850:	a35f906f          	j	23000284 <memset>
23006854:	40b2                	lw	ra,12(sp)
23006856:	0141                	addi	sp,sp,16
23006858:	8082                	ret

2300685a <Trap_Handler>:
    unsigned long cause;
    unsigned long epc;
    unsigned long tval;
    uint8_t isecall = 0;

    MSG("Trap_Handler\r\n");
2300685a:	2300f537          	lui	a0,0x2300f
{
2300685e:	1141                	addi	sp,sp,-16
    MSG("Trap_Handler\r\n");
23006860:	f1450513          	addi	a0,a0,-236 # 2300ef14 <dma_channel_base+0x28>
{
23006864:	c606                	sw	ra,12(sp)
23006866:	c422                	sw	s0,8(sp)
23006868:	c226                	sw	s1,4(sp)
    MSG("Trap_Handler\r\n");
2300686a:	90cfd0ef          	jal	ra,23003976 <bflb_platform_printf>

    cause = read_csr(mcause);
2300686e:	34202473          	csrr	s0,mcause
    MSG("mcause=%08x\r\n", (uint32_t)cause);
23006872:	2300f537          	lui	a0,0x2300f
23006876:	85a2                	mv	a1,s0
23006878:	f2450513          	addi	a0,a0,-220 # 2300ef24 <dma_channel_base+0x38>
2300687c:	8fafd0ef          	jal	ra,23003976 <bflb_platform_printf>
    epc = read_csr(mepc);
23006880:	341024f3          	csrr	s1,mepc
    MSG("mepc:%08x\r\n", (uint32_t)epc);
23006884:	2300f537          	lui	a0,0x2300f
23006888:	85a6                	mv	a1,s1
2300688a:	f3450513          	addi	a0,a0,-204 # 2300ef34 <dma_channel_base+0x48>
2300688e:	8e8fd0ef          	jal	ra,23003976 <bflb_platform_printf>
    tval = read_csr(mtval);
23006892:	343025f3          	csrr	a1,mtval
    MSG("mtval:%08x\r\n", (uint32_t)tval);
23006896:	2300f537          	lui	a0,0x2300f
2300689a:	f4050513          	addi	a0,a0,-192 # 2300ef40 <dma_channel_base+0x54>
2300689e:	8d8fd0ef          	jal	ra,23003976 <bflb_platform_printf>

    cause = (cause & 0x3ff);
230068a2:	3ff47593          	andi	a1,s0,1023

    switch (cause) {
230068a6:	4795                	li	a5,5
230068a8:	08f58463          	beq	a1,a5,23006930 <Trap_Handler+0xd6>
230068ac:	02b7ef63          	bltu	a5,a1,230068ea <Trap_Handler+0x90>
230068b0:	478d                	li	a5,3
230068b2:	08f58663          	beq	a1,a5,2300693e <Trap_Handler+0xe4>
230068b6:	3fc47413          	andi	s0,s0,1020
230068ba:	c819                	beqz	s0,230068d0 <Trap_Handler+0x76>
230068bc:	4791                	li	a5,4
230068be:	08f59763          	bne	a1,a5,2300694c <Trap_Handler+0xf2>
        case 3:
            MSG("Breakpoint\r\n");
            break;

        case 4:
            MSG("Load address misaligned\r\n");
230068c2:	2300f537          	lui	a0,0x2300f
230068c6:	f9450513          	addi	a0,a0,-108 # 2300ef94 <dma_channel_base+0xa8>
230068ca:	8acfd0ef          	jal	ra,23003976 <bflb_platform_printf>
            write_csr(mepc, epc);
            break;
    }

    if (!isecall) {
        while (1)
230068ce:	a001                	j	230068ce <Trap_Handler+0x74>
    switch (cause) {
230068d0:	4785                	li	a5,1
230068d2:	08f58763          	beq	a1,a5,23006960 <Trap_Handler+0x106>
230068d6:	4789                	li	a5,2
230068d8:	06f59a63          	bne	a1,a5,2300694c <Trap_Handler+0xf2>
            MSG("Illegal instruction\r\n");
230068dc:	2300f537          	lui	a0,0x2300f
230068e0:	f6c50513          	addi	a0,a0,-148 # 2300ef6c <dma_channel_base+0x80>
230068e4:	892fd0ef          	jal	ra,23003976 <bflb_platform_printf>
    if (!isecall) {
230068e8:	b7dd                	j	230068ce <Trap_Handler+0x74>
    switch (cause) {
230068ea:	47a1                	li	a5,8
230068ec:	08f58163          	beq	a1,a5,2300696e <Trap_Handler+0x114>
230068f0:	02b7f363          	bgeu	a5,a1,23006916 <Trap_Handler+0xbc>
230068f4:	47ad                	li	a5,11
230068f6:	04f59b63          	bne	a1,a5,2300694c <Trap_Handler+0xf2>
            MSG("Environment call from M-mode\r\n");
230068fa:	2300f537          	lui	a0,0x2300f
230068fe:	02050513          	addi	a0,a0,32 # 2300f020 <dma_channel_base+0x134>
23006902:	874fd0ef          	jal	ra,23003976 <bflb_platform_printf>
            epc += 4;
23006906:	0491                	addi	s1,s1,4
            write_csr(mepc, epc);
23006908:	34149073          	csrw	mepc,s1
            ;
    }
}
2300690c:	40b2                	lw	ra,12(sp)
2300690e:	4422                	lw	s0,8(sp)
23006910:	4492                	lw	s1,4(sp)
23006912:	0141                	addi	sp,sp,16
23006914:	8082                	ret
    switch (cause) {
23006916:	4799                	li	a5,6
23006918:	06f58563          	beq	a1,a5,23006982 <Trap_Handler+0x128>
2300691c:	479d                	li	a5,7
2300691e:	02f59763          	bne	a1,a5,2300694c <Trap_Handler+0xf2>
            MSG("Store/AMO access fault\r\n");
23006922:	2300f537          	lui	a0,0x2300f
23006926:	fe450513          	addi	a0,a0,-28 # 2300efe4 <dma_channel_base+0xf8>
2300692a:	84cfd0ef          	jal	ra,23003976 <bflb_platform_printf>
    if (!isecall) {
2300692e:	b745                	j	230068ce <Trap_Handler+0x74>
            MSG("Load access fault\r\n");
23006930:	2300f537          	lui	a0,0x2300f
23006934:	fb050513          	addi	a0,a0,-80 # 2300efb0 <dma_channel_base+0xc4>
23006938:	83efd0ef          	jal	ra,23003976 <bflb_platform_printf>
    if (!isecall) {
2300693c:	bf49                	j	230068ce <Trap_Handler+0x74>
            MSG("Breakpoint\r\n");
2300693e:	2300f537          	lui	a0,0x2300f
23006942:	f8450513          	addi	a0,a0,-124 # 2300ef84 <dma_channel_base+0x98>
23006946:	830fd0ef          	jal	ra,23003976 <bflb_platform_printf>
    if (!isecall) {
2300694a:	b751                	j	230068ce <Trap_Handler+0x74>
            MSG("Cause num=%d\r\n", (uint32_t)cause);
2300694c:	2300f537          	lui	a0,0x2300f
23006950:	04050513          	addi	a0,a0,64 # 2300f040 <dma_channel_base+0x154>
23006954:	822fd0ef          	jal	ra,23003976 <bflb_platform_printf>
            epc += 4;
23006958:	0491                	addi	s1,s1,4
            write_csr(mepc, epc);
2300695a:	34149073          	csrw	mepc,s1
    if (!isecall) {
2300695e:	bf85                	j	230068ce <Trap_Handler+0x74>
            MSG("Instruction access fault\r\n");
23006960:	2300f537          	lui	a0,0x2300f
23006964:	f5050513          	addi	a0,a0,-176 # 2300ef50 <dma_channel_base+0x64>
23006968:	80efd0ef          	jal	ra,23003976 <bflb_platform_printf>
    if (!isecall) {
2300696c:	b78d                	j	230068ce <Trap_Handler+0x74>
            MSG("Environment call from U-mode\r\n");
2300696e:	2300f537          	lui	a0,0x2300f
23006972:	00050513          	mv	a0,a0
23006976:	800fd0ef          	jal	ra,23003976 <bflb_platform_printf>
            epc += 4;
2300697a:	0491                	addi	s1,s1,4
            write_csr(mepc, epc);
2300697c:	34149073          	csrw	mepc,s1
    if (!isecall) {
23006980:	b7b9                	j	230068ce <Trap_Handler+0x74>
            MSG("Store/AMO address misaligned\r\n");
23006982:	2300f537          	lui	a0,0x2300f
23006986:	fc450513          	addi	a0,a0,-60 # 2300efc4 <dma_channel_base+0xd8>
2300698a:	fedfc0ef          	jal	ra,23003976 <bflb_platform_printf>
    if (!isecall) {
2300698e:	b781                	j	230068ce <Trap_Handler+0x74>

23006990 <Interrupt_Handler>:

void Interrupt_Handler(void)
{
23006990:	7179                	addi	sp,sp,-48
    pFunc interruptFun;
    uint32_t num = 0;
    volatile uint32_t ulMEPC = 0UL, ulMCAUSE = 0UL;
23006992:	cc02                	sw	zero,24(sp)
{
23006994:	d606                	sw	ra,44(sp)
23006996:	d422                	sw	s0,40(sp)
    volatile uint32_t ulMEPC = 0UL, ulMCAUSE = 0UL;
23006998:	ce02                	sw	zero,28(sp)

    /* Store a few register values that might be useful when determining why this
    function was called. */
    __asm volatile("csrr %0, mepc"
2300699a:	341027f3          	csrr	a5,mepc
2300699e:	cc3e                	sw	a5,24(sp)
                   : "=r"(ulMEPC));
    __asm volatile("csrr %0, mcause"
230069a0:	342027f3          	csrr	a5,mcause
230069a4:	ce3e                	sw	a5,28(sp)
                   : "=r"(ulMCAUSE));

    if ((ulMCAUSE & 0x80000000) == 0) {
230069a6:	47f2                	lw	a5,28(sp)
230069a8:	0207d463          	bgez	a5,230069d0 <Interrupt_Handler+0x40>
        /*Exception*/
        MSG("Exception should not be here\r\n");
    } else {
        num = ulMCAUSE & 0x3FF;
230069ac:	4472                	lw	s0,28(sp)

        if (num < IRQn_LAST) {
230069ae:	04f00793          	li	a5,79
        num = ulMCAUSE & 0x3FF;
230069b2:	3ff47593          	andi	a1,s0,1023
        if (num < IRQn_LAST) {
230069b6:	02b7e663          	bltu	a5,a1,230069e2 <Interrupt_Handler+0x52>
            interruptFun = __Interrupt_Handlers[num];
230069ba:	00259793          	slli	a5,a1,0x2
230069be:	35818713          	addi	a4,gp,856 # 42016b58 <__Interrupt_Handlers>
230069c2:	97ba                	add	a5,a5,a4
230069c4:	439c                	lw	a5,0(a5)

            if (NULL != interruptFun) {
230069c6:	c79d                	beqz	a5,230069f4 <Interrupt_Handler+0x64>
            }
        } else {
            MSG("Unexpected interrupt num:%d\r\n", (unsigned int)num);
        }
    }
}
230069c8:	5422                	lw	s0,40(sp)
230069ca:	50b2                	lw	ra,44(sp)
230069cc:	6145                	addi	sp,sp,48
                interruptFun();
230069ce:	8782                	jr	a5
}
230069d0:	5422                	lw	s0,40(sp)
230069d2:	50b2                	lw	ra,44(sp)
        MSG("Exception should not be here\r\n");
230069d4:	2300f537          	lui	a0,0x2300f
230069d8:	05050513          	addi	a0,a0,80 # 2300f050 <dma_channel_base+0x164>
}
230069dc:	6145                	addi	sp,sp,48
        MSG("Exception should not be here\r\n");
230069de:	f99fc06f          	j	23003976 <bflb_platform_printf>
}
230069e2:	5422                	lw	s0,40(sp)
230069e4:	50b2                	lw	ra,44(sp)
            MSG("Unexpected interrupt num:%d\r\n", (unsigned int)num);
230069e6:	2300f537          	lui	a0,0x2300f
230069ea:	0bc50513          	addi	a0,a0,188 # 2300f0bc <dma_channel_base+0x1d0>
}
230069ee:	6145                	addi	sp,sp,48
            MSG("Unexpected interrupt num:%d\r\n", (unsigned int)num);
230069f0:	f87fc06f          	j	23003976 <bflb_platform_printf>
                MSG("Interrupt num:%d IRQHandler not installed\r\n", (unsigned int)num);
230069f4:	2300f537          	lui	a0,0x2300f
230069f8:	07050513          	addi	a0,a0,112 # 2300f070 <dma_channel_base+0x184>
230069fc:	c62e                	sw	a1,12(sp)
                if (num >= IRQ_NUM_BASE) {
230069fe:	3f047413          	andi	s0,s0,1008
                MSG("Interrupt num:%d IRQHandler not installed\r\n", (unsigned int)num);
23006a02:	f75fc0ef          	jal	ra,23003976 <bflb_platform_printf>
                if (num >= IRQ_NUM_BASE) {
23006a06:	45b2                	lw	a1,12(sp)
23006a08:	e011                	bnez	s0,23006a0c <Interrupt_Handler+0x7c>
                while (1)
23006a0a:	a001                	j	23006a0a <Interrupt_Handler+0x7a>
                    MSG("Peripheral Interrupt num:%d \r\n", (unsigned int)num - IRQ_NUM_BASE);
23006a0c:	2300f537          	lui	a0,0x2300f
23006a10:	15c1                	addi	a1,a1,-16
23006a12:	09c50513          	addi	a0,a0,156 # 2300f09c <dma_channel_base+0x1b0>
23006a16:	f61fc0ef          	jal	ra,23003976 <bflb_platform_printf>
23006a1a:	bfc5                	j	23006a0a <Interrupt_Handler+0x7a>

23006a1c <Interrupt_Handler_Stub>:
{
    Trap_Handler();
}

void __IRQ Interrupt_Handler_Stub(void)
{
23006a1c:	7175                	addi	sp,sp,-144
23006a1e:	c706                	sw	ra,140(sp)
23006a20:	c516                	sw	t0,136(sp)
23006a22:	c31a                	sw	t1,132(sp)
23006a24:	c11e                	sw	t2,128(sp)
23006a26:	deaa                	sw	a0,124(sp)
23006a28:	dcae                	sw	a1,120(sp)
23006a2a:	dab2                	sw	a2,116(sp)
23006a2c:	d8b6                	sw	a3,112(sp)
23006a2e:	d6ba                	sw	a4,108(sp)
23006a30:	d4be                	sw	a5,104(sp)
23006a32:	d2c2                	sw	a6,100(sp)
23006a34:	d0c6                	sw	a7,96(sp)
23006a36:	cef2                	sw	t3,92(sp)
23006a38:	ccf6                	sw	t4,88(sp)
23006a3a:	cafa                	sw	t5,84(sp)
23006a3c:	c8fe                	sw	t6,80(sp)
23006a3e:	e682                	fsw	ft0,76(sp)
23006a40:	e486                	fsw	ft1,72(sp)
23006a42:	e28a                	fsw	ft2,68(sp)
23006a44:	e08e                	fsw	ft3,64(sp)
23006a46:	fe12                	fsw	ft4,60(sp)
23006a48:	fc16                	fsw	ft5,56(sp)
23006a4a:	fa1a                	fsw	ft6,52(sp)
23006a4c:	f81e                	fsw	ft7,48(sp)
23006a4e:	f62a                	fsw	fa0,44(sp)
23006a50:	f42e                	fsw	fa1,40(sp)
23006a52:	f232                	fsw	fa2,36(sp)
23006a54:	f036                	fsw	fa3,32(sp)
23006a56:	ee3a                	fsw	fa4,28(sp)
23006a58:	ec3e                	fsw	fa5,24(sp)
23006a5a:	ea42                	fsw	fa6,20(sp)
23006a5c:	e846                	fsw	fa7,16(sp)
23006a5e:	e672                	fsw	ft8,12(sp)
23006a60:	e476                	fsw	ft9,8(sp)
23006a62:	e27a                	fsw	ft10,4(sp)
23006a64:	e07e                	fsw	ft11,0(sp)
    Interrupt_Handler();
23006a66:	f2bff0ef          	jal	ra,23006990 <Interrupt_Handler>
}
23006a6a:	40ba                	lw	ra,140(sp)
23006a6c:	42aa                	lw	t0,136(sp)
23006a6e:	431a                	lw	t1,132(sp)
23006a70:	438a                	lw	t2,128(sp)
23006a72:	5576                	lw	a0,124(sp)
23006a74:	55e6                	lw	a1,120(sp)
23006a76:	5656                	lw	a2,116(sp)
23006a78:	56c6                	lw	a3,112(sp)
23006a7a:	5736                	lw	a4,108(sp)
23006a7c:	57a6                	lw	a5,104(sp)
23006a7e:	5816                	lw	a6,100(sp)
23006a80:	5886                	lw	a7,96(sp)
23006a82:	4e76                	lw	t3,92(sp)
23006a84:	4ee6                	lw	t4,88(sp)
23006a86:	4f56                	lw	t5,84(sp)
23006a88:	4fc6                	lw	t6,80(sp)
23006a8a:	6036                	flw	ft0,76(sp)
23006a8c:	60a6                	flw	ft1,72(sp)
23006a8e:	6116                	flw	ft2,68(sp)
23006a90:	6186                	flw	ft3,64(sp)
23006a92:	7272                	flw	ft4,60(sp)
23006a94:	72e2                	flw	ft5,56(sp)
23006a96:	7352                	flw	ft6,52(sp)
23006a98:	73c2                	flw	ft7,48(sp)
23006a9a:	7532                	flw	fa0,44(sp)
23006a9c:	75a2                	flw	fa1,40(sp)
23006a9e:	7612                	flw	fa2,36(sp)
23006aa0:	7682                	flw	fa3,32(sp)
23006aa2:	6772                	flw	fa4,28(sp)
23006aa4:	67e2                	flw	fa5,24(sp)
23006aa6:	6852                	flw	fa6,20(sp)
23006aa8:	68c2                	flw	fa7,16(sp)
23006aaa:	6e32                	flw	ft8,12(sp)
23006aac:	6ea2                	flw	ft9,8(sp)
23006aae:	6f12                	flw	ft10,4(sp)
23006ab0:	6f82                	flw	ft11,0(sp)
23006ab2:	6149                	addi	sp,sp,144
23006ab4:	30200073          	mret
	...

23006ac0 <Trap_Handler_Stub>:
{
23006ac0:	7175                	addi	sp,sp,-144
23006ac2:	c706                	sw	ra,140(sp)
23006ac4:	c516                	sw	t0,136(sp)
23006ac6:	c31a                	sw	t1,132(sp)
23006ac8:	c11e                	sw	t2,128(sp)
23006aca:	deaa                	sw	a0,124(sp)
23006acc:	dcae                	sw	a1,120(sp)
23006ace:	dab2                	sw	a2,116(sp)
23006ad0:	d8b6                	sw	a3,112(sp)
23006ad2:	d6ba                	sw	a4,108(sp)
23006ad4:	d4be                	sw	a5,104(sp)
23006ad6:	d2c2                	sw	a6,100(sp)
23006ad8:	d0c6                	sw	a7,96(sp)
23006ada:	cef2                	sw	t3,92(sp)
23006adc:	ccf6                	sw	t4,88(sp)
23006ade:	cafa                	sw	t5,84(sp)
23006ae0:	c8fe                	sw	t6,80(sp)
23006ae2:	e682                	fsw	ft0,76(sp)
23006ae4:	e486                	fsw	ft1,72(sp)
23006ae6:	e28a                	fsw	ft2,68(sp)
23006ae8:	e08e                	fsw	ft3,64(sp)
23006aea:	fe12                	fsw	ft4,60(sp)
23006aec:	fc16                	fsw	ft5,56(sp)
23006aee:	fa1a                	fsw	ft6,52(sp)
23006af0:	f81e                	fsw	ft7,48(sp)
23006af2:	f62a                	fsw	fa0,44(sp)
23006af4:	f42e                	fsw	fa1,40(sp)
23006af6:	f232                	fsw	fa2,36(sp)
23006af8:	f036                	fsw	fa3,32(sp)
23006afa:	ee3a                	fsw	fa4,28(sp)
23006afc:	ec3e                	fsw	fa5,24(sp)
23006afe:	ea42                	fsw	fa6,20(sp)
23006b00:	e846                	fsw	fa7,16(sp)
23006b02:	e672                	fsw	ft8,12(sp)
23006b04:	e476                	fsw	ft9,8(sp)
23006b06:	e27a                	fsw	ft10,4(sp)
23006b08:	e07e                	fsw	ft11,0(sp)
    Trap_Handler();
23006b0a:	d51ff0ef          	jal	ra,2300685a <Trap_Handler>
}
23006b0e:	40ba                	lw	ra,140(sp)
23006b10:	42aa                	lw	t0,136(sp)
23006b12:	431a                	lw	t1,132(sp)
23006b14:	438a                	lw	t2,128(sp)
23006b16:	5576                	lw	a0,124(sp)
23006b18:	55e6                	lw	a1,120(sp)
23006b1a:	5656                	lw	a2,116(sp)
23006b1c:	56c6                	lw	a3,112(sp)
23006b1e:	5736                	lw	a4,108(sp)
23006b20:	57a6                	lw	a5,104(sp)
23006b22:	5816                	lw	a6,100(sp)
23006b24:	5886                	lw	a7,96(sp)
23006b26:	4e76                	lw	t3,92(sp)
23006b28:	4ee6                	lw	t4,88(sp)
23006b2a:	4f56                	lw	t5,84(sp)
23006b2c:	4fc6                	lw	t6,80(sp)
23006b2e:	6036                	flw	ft0,76(sp)
23006b30:	60a6                	flw	ft1,72(sp)
23006b32:	6116                	flw	ft2,68(sp)
23006b34:	6186                	flw	ft3,64(sp)
23006b36:	7272                	flw	ft4,60(sp)
23006b38:	72e2                	flw	ft5,56(sp)
23006b3a:	7352                	flw	ft6,52(sp)
23006b3c:	73c2                	flw	ft7,48(sp)
23006b3e:	7532                	flw	fa0,44(sp)
23006b40:	75a2                	flw	fa1,40(sp)
23006b42:	7612                	flw	fa2,36(sp)
23006b44:	7682                	flw	fa3,32(sp)
23006b46:	6772                	flw	fa4,28(sp)
23006b48:	67e2                	flw	fa5,24(sp)
23006b4a:	6852                	flw	fa6,20(sp)
23006b4c:	68c2                	flw	fa7,16(sp)
23006b4e:	6e32                	flw	ft8,12(sp)
23006b50:	6ea2                	flw	ft9,8(sp)
23006b52:	6f12                	flw	ft10,4(sp)
23006b54:	6f82                	flw	ft11,0(sp)
23006b56:	6149                	addi	sp,sp,144
23006b58:	30200073          	mret
	...

23006b7e <Interrupt_Handler_Register>:
    Interrupt_Handler();
}

void Interrupt_Handler_Register(IRQn_Type irq, pFunc interruptFun)
{
    if (irq < IRQn_LAST) {
23006b7e:	04f00793          	li	a5,79
23006b82:	00a7e763          	bltu	a5,a0,23006b90 <Interrupt_Handler_Register+0x12>
        __Interrupt_Handlers[irq] = interruptFun;
23006b86:	050a                	slli	a0,a0,0x2
23006b88:	35818793          	addi	a5,gp,856 # 42016b58 <__Interrupt_Handlers>
23006b8c:	953e                	add	a0,a0,a5
23006b8e:	c10c                	sw	a1,0(a0)
    }
}
23006b90:	8082                	ret

23006b92 <clic_enable_interrupt>:
{
}

void clic_enable_interrupt(uint32_t source)
{
    *(volatile uint8_t *)(CLIC_HART0_ADDR + CLIC_INTIE + source) = 1;
23006b92:	028007b7          	lui	a5,0x2800
23006b96:	40078793          	addi	a5,a5,1024 # 2800400 <StackSize+0x27ff400>
23006b9a:	953e                	add	a0,a0,a5
23006b9c:	4785                	li	a5,1
23006b9e:	00f50023          	sb	a5,0(a0)
}
23006ba2:	8082                	ret

23006ba4 <clic_disable_interrupt>:

void clic_disable_interrupt(uint32_t source)
{
    *(volatile uint8_t *)(CLIC_HART0_ADDR + CLIC_INTIE + source) = 0;
23006ba4:	028007b7          	lui	a5,0x2800
23006ba8:	40078793          	addi	a5,a5,1024 # 2800400 <StackSize+0x27ff400>
23006bac:	953e                	add	a0,a0,a5
23006bae:	00050023          	sb	zero,0(a0)
}
23006bb2:	8082                	ret

23006bb4 <SystemInit>:
    HBN_BOR_CFG_Type borCfg = { 0 /* pu_bor */, 0 /* irq_bor_en */, 1 /* bor_vth */, 0 /* bor_sel */ };
    HBN_Set_BOR_Cfg(&borCfg);
}

void SystemInit(void)
{
23006bb4:	1101                	addi	sp,sp,-32
23006bb6:	ce06                	sw	ra,28(sp)
  \details Disables IRQ interrupts by clearing the IE-bit in the PSR.
  Can only be executed in Privileged modes.
 */
__ALWAYS_STATIC_INLINE void __disable_irq(void)
{
    __ASM volatile("csrc mstatus, 8");
23006bb8:	30047073          	csrci	mstatus,8
    uint8_t isInternalPsram = 0;

    /* global IRQ disable */
    __disable_irq();

    tmpVal = BL_RD_REG(PDS_BASE, PDS_INT);
23006bbc:	4000e6b7          	lui	a3,0x4000e
23006bc0:	46dc                	lw	a5,12(a3)
    tmpVal |= (1 << 8);      /*mask pds wakeup*/
    tmpVal |= (1 << 10);     /*mask rf done*/
    tmpVal |= (1 << 11);     /*mask pll done*/
    tmpVal &= ~(0xff << 16); /*mask all pds wakeup source int*/
23006bc2:	ff010737          	lui	a4,0xff010
23006bc6:	177d                	addi	a4,a4,-1
23006bc8:	8ff9                	and	a5,a5,a4
23006bca:	6705                	lui	a4,0x1
23006bcc:	d0070713          	addi	a4,a4,-768 # d00 <__heap_min_size+0x900>
23006bd0:	8fd9                	or	a5,a5,a4
    BL_WR_REG(PDS_BASE, PDS_INT, tmpVal);
23006bd2:	c6dc                	sw	a5,12(a3)

    /* GLB_Set_EM_Sel(GLB_EM_0KB); */
    tmpVal = BL_RD_REG(GLB_BASE, GLB_SEAM_MISC);
23006bd4:	400007b7          	lui	a5,0x40000
23006bd8:	5ff8                	lw	a4,124(a5)
    BL_WR_REG(GLB_BASE, GLB_SEAM_MISC, tmpVal);

    /* Restore default setting*/
    /* GLB_UART_Sig_Swap_Set(UART_SIG_SWAP_NONE); */
    tmpVal = BL_RD_REG(GLB_BASE, GLB_PARM);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_UART_SWAP_SET, UART_SIG_SWAP_NONE);
23006bda:	f10006b7          	lui	a3,0xf1000
23006bde:	16fd                	addi	a3,a3,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_EM_SEL, GLB_EM_0KB);
23006be0:	9b41                	andi	a4,a4,-16
    BL_WR_REG(GLB_BASE, GLB_SEAM_MISC, tmpVal);
23006be2:	dff8                	sw	a4,124(a5)
    tmpVal = BL_RD_REG(GLB_BASE, GLB_PARM);
23006be4:	0807a703          	lw	a4,128(a5) # 40000080 <__dtcm_load_addr+0x1cfef900>
    BL_WR_REG(GLB_BASE, GLB_PARM, tmpVal);

    /* fix 57.6M */
    if (SystemCoreClockGet() == 57 * 6000 * 1000) {
23006be8:	4000f637          	lui	a2,0x4000f
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_UART_SWAP_SET, UART_SIG_SWAP_NONE);
23006bec:	8f75                	and	a4,a4,a3
    BL_WR_REG(GLB_BASE, GLB_PARM, tmpVal);
23006bee:	08e7a023          	sw	a4,128(a5)
    if (SystemCoreClockGet() == 57 * 6000 * 1000) {
23006bf2:	10862703          	lw	a4,264(a2) # 4000f108 <__dtcm_load_addr+0x1cffe988>
23006bf6:	146287b7          	lui	a5,0x14628
23006bfa:	18078793          	addi	a5,a5,384 # 14628180 <StackSize+0x14627180>
23006bfe:	00f71863          	bne	a4,a5,23006c0e <SystemInit+0x5a>
        SystemCoreClockSet(57.6 * 1000 * 1000)
23006c02:	036ef7b7          	lui	a5,0x36ef
23006c06:	80078793          	addi	a5,a5,-2048 # 36ee800 <StackSize+0x36ed800>
23006c0a:	10f62423          	sw	a5,264(a2)

    /* CLear all interrupt */
    p = (uint32_t *)(CLIC_HART0_ADDR + CLIC_INTIE);

    for (i = 0; i < (IRQn_LAST + 3) / 4; i++) {
        p[i] = 0;
23006c0e:	02800537          	lui	a0,0x2800
23006c12:	05000613          	li	a2,80
23006c16:	4581                	li	a1,0
23006c18:	40050513          	addi	a0,a0,1024 # 2800400 <StackSize+0x27ff400>
23006c1c:	e68f90ef          	jal	ra,23000284 <memset>
    }

    p = (uint32_t *)(CLIC_HART0_ADDR + CLIC_INTIP);

    for (i = 0; i < (IRQn_LAST + 3) / 4; i++) {
        p[i] = 0;
23006c20:	05000613          	li	a2,80
23006c24:	4581                	li	a1,0
23006c26:	02800537          	lui	a0,0x2800
23006c2a:	e5af90ef          	jal	ra,23000284 <memset>
    }

    /* SF io select from efuse value */
    tmpVal = BL_RD_WORD(0x40007074);
23006c2e:	400077b7          	lui	a5,0x40007
23006c32:	5bf8                	lw	a4,116(a5)
    flashCfg = ((tmpVal >> 26) & 7);
    psramCfg = ((tmpVal >> 24) & 3);
    if (flashCfg == 1 || flashCfg == 2) {
23006c34:	4685                	li	a3,1
    flashCfg = ((tmpVal >> 26) & 7);
23006c36:	01a75793          	srli	a5,a4,0x1a
23006c3a:	8b9d                	andi	a5,a5,7
    if (flashCfg == 1 || flashCfg == 2) {
23006c3c:	17fd                	addi	a5,a5,-1
    psramCfg = ((tmpVal >> 24) & 3);
23006c3e:	8361                	srli	a4,a4,0x18
    if (flashCfg == 1 || flashCfg == 2) {
23006c40:	0ff7f793          	zext.b	a5,a5
    psramCfg = ((tmpVal >> 24) & 3);
23006c44:	8b0d                	andi	a4,a4,3
    if (flashCfg == 1 || flashCfg == 2) {
23006c46:	02f6f563          	bgeu	a3,a5,23006c70 <SystemInit+0xbc>
    if (psramCfg == 1) {
        isInternalPsram = 1;
    } else {
        isInternalPsram = 0;
    }
    tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_USE_PSRAM__IO);
23006c4a:	400007b7          	lui	a5,0x40000
23006c4e:	0887a783          	lw	a5,136(a5) # 40000088 <__dtcm_load_addr+0x1cfef908>
    if (isInternalFlash == 1 && isInternalPsram == 0) {
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_CFG_GPIO_USE_PSRAM_IO, 0x3f);
    } else {
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_CFG_GPIO_USE_PSRAM_IO, 0x00);
23006c52:	fc07f793          	andi	a5,a5,-64
    }
    BL_WR_REG(GLB_BASE, GLB_GPIO_USE_PSRAM__IO, tmpVal);
23006c56:	40000737          	lui	a4,0x40000
23006c5a:	08f72423          	sw	a5,136(a4) # 40000088 <__dtcm_load_addr+0x1cfef908>
    HBN_Set_BOR_Cfg(&borCfg);
23006c5e:	0068                	addi	a0,sp,12
    HBN_BOR_CFG_Type borCfg = { 0 /* pu_bor */, 0 /* irq_bor_en */, 1 /* bor_vth */, 0 /* bor_sel */ };
23006c60:	67c1                	lui	a5,0x10
23006c62:	c63e                	sw	a5,12(sp)
    HBN_Set_BOR_Cfg(&borCfg);
23006c64:	25d5                	jal	23007348 <HBN_Set_BOR_Cfg>
    __ASM volatile("csrs mstatus, 8");
23006c66:	30046073          	csrsi	mstatus,8
#endif
    /* init bor for all platform */
    system_bor_init();
    /* global IRQ enable */
    __enable_irq();
}
23006c6a:	40f2                	lw	ra,28(sp)
23006c6c:	6105                	addi	sp,sp,32
23006c6e:	8082                	ret
    if (psramCfg == 1) {
23006c70:	fcd70de3          	beq	a4,a3,23006c4a <SystemInit+0x96>
    tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_USE_PSRAM__IO);
23006c74:	400007b7          	lui	a5,0x40000
23006c78:	0887a783          	lw	a5,136(a5) # 40000088 <__dtcm_load_addr+0x1cfef908>
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_CFG_GPIO_USE_PSRAM_IO, 0x3f);
23006c7c:	03f7e793          	ori	a5,a5,63
23006c80:	bfd9                	j	23006c56 <SystemInit+0xa2>

23006c82 <System_Post_Init>:

void System_Post_Init(void)
{
23006c82:	1141                	addi	sp,sp,-16
23006c84:	c606                	sw	ra,12(sp)
    PDS_Trim_RC32M();
23006c86:	1f00e097          	auipc	ra,0x1f00e
23006c8a:	d2c080e7          	jalr	-724(ra) # 420149b2 <PDS_Trim_RC32M>
    HBN_Trim_RC32K();
23006c8e:	40b2                	lw	ra,12(sp)
23006c90:	0141                	addi	sp,sp,16
    HBN_Trim_RC32K();
23006c92:	1f00e317          	auipc	t1,0x1f00e
23006c96:	d2a30067          	jr	-726(t1) # 420149bc <HBN_Trim_RC32K>

23006c9a <DMA_Enable>:
{
    uint32_t tmpVal;
    /* Get DMA register */
    uint32_t DMAChs = DMA_BASE;

    tmpVal = BL_RD_REG(DMAChs, DMA_TOP_CONFIG);
23006c9a:	4000c737          	lui	a4,0x4000c
23006c9e:	5b1c                	lw	a5,48(a4)
    tmpVal = BL_SET_REG_BIT(tmpVal, DMA_E);
23006ca0:	0017e793          	ori	a5,a5,1
    BL_WR_REG(DMAChs, DMA_TOP_CONFIG, tmpVal);
23006ca4:	db1c                	sw	a5,48(a4)
#ifndef BFLB_USE_HAL_DRIVER
    Interrupt_Handler_Register(DMA_ALL_IRQn, DMA_ALL_IRQHandler);
#endif
}
23006ca6:	8082                	ret

23006ca8 <DMA_Disable>:
{
    uint32_t tmpVal;
    /* Get DMA register */
    uint32_t DMAChs = DMA_BASE;

    tmpVal = BL_RD_REG(DMAChs, DMA_TOP_CONFIG);
23006ca8:	4000c737          	lui	a4,0x4000c
23006cac:	5b1c                	lw	a5,48(a4)
    tmpVal = BL_CLR_REG_BIT(tmpVal, DMA_E);
23006cae:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(DMAChs, DMA_TOP_CONFIG, tmpVal);
23006cb0:	db1c                	sw	a5,48(a4)
}
23006cb2:	8082                	ret

23006cb4 <DMA_Channel_Init>:
 *
 * @return None
 *
*******************************************************************************/
void DMA_Channel_Init(DMA_Channel_Cfg_Type *chCfg)
{
23006cb4:	1141                	addi	sp,sp,-16
23006cb6:	c422                	sw	s0,8(sp)
23006cb8:	c606                	sw	ra,12(sp)
23006cba:	c226                	sw	s1,4(sp)
23006cbc:	842a                	mv	s0,a0
    uint32_t tmpVal;
    /* Get channel register */
    uint32_t DMAChs = DMA_Get_Channel(chCfg->ch);
23006cbe:	00d54483          	lbu	s1,13(a0) # 280000d <StackSize+0x27ff00d>
    CHECK_PARAM(IS_DMA_TRANS_DIR_TYPE(chCfg->dir));
    CHECK_PARAM(IS_DMA_PERIPH_REQ_TYPE(chCfg->dstPeriph));
    CHECK_PARAM(IS_DMA_PERIPH_REQ_TYPE(chCfg->srcPeriph));

    /* Disable clock gate */
    GLB_AHB_Slave1_Clock_Gate(DISABLE, BL_AHB_SLAVE1_DMA);
23006cc2:	45b1                	li	a1,12
23006cc4:	4501                	li	a0,0
23006cc6:	2e15                	jal	23006ffa <GLB_AHB_Slave1_Clock_Gate>

    /* Config channel config */
    BL_WR_REG(DMAChs, DMA_SRCADDR, chCfg->srcDmaAddr);
23006cc8:	4018                	lw	a4,0(s0)
    uint32_t DMAChs = DMA_Get_Channel(chCfg->ch);
23006cca:	4000c537          	lui	a0,0x4000c
23006cce:	04a2                	slli	s1,s1,0x8
23006cd0:	10050793          	addi	a5,a0,256 # 4000c100 <__dtcm_load_addr+0x1cffb980>
23006cd4:	97a6                	add	a5,a5,s1
    BL_WR_REG(DMAChs, DMA_SRCADDR, chCfg->srcDmaAddr);
23006cd6:	c398                	sw	a4,0(a5)
    BL_WR_REG(DMAChs, DMA_DSTADDR, chCfg->destDmaAddr);
23006cd8:	4058                	lw	a4,4(s0)
23006cda:	10450793          	addi	a5,a0,260
23006cde:	97a6                	add	a5,a5,s1

    tmpVal = BL_RD_REG(DMAChs, DMA_CONTROL);
23006ce0:	10c50813          	addi	a6,a0,268
    BL_WR_REG(DMAChs, DMA_DSTADDR, chCfg->destDmaAddr);
23006ce4:	c398                	sw	a4,0(a5)
    tmpVal = BL_RD_REG(DMAChs, DMA_CONTROL);
23006ce6:	9826                	add	a6,a6,s1
23006ce8:	00082703          	lw	a4,0(a6) # 1000000 <StackSize+0xfff000>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_TRANSFERSIZE, chCfg->transfLength);
23006cec:	441c                	lw	a5,8(s0)
23006cee:	76fd                	lui	a3,0xfffff
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SWIDTH, chCfg->srcTransfWidth);
23006cf0:	00e44603          	lbu	a2,14(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_TRANSFERSIZE, chCfg->transfLength);
23006cf4:	8f75                	and	a4,a4,a3
23006cf6:	8f5d                	or	a4,a4,a5
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SWIDTH, chCfg->srcTransfWidth);
23006cf8:	fff407b7          	lui	a5,0xfff40
23006cfc:	17fd                	addi	a5,a5,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DWIDTH, chCfg->dstTransfWidth);
23006cfe:	00f44683          	lbu	a3,15(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SWIDTH, chCfg->srcTransfWidth);
23006d02:	8f7d                	and	a4,a4,a5
23006d04:	064a                	slli	a2,a2,0x12
23006d06:	8e59                	or	a2,a2,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DWIDTH, chCfg->dstTransfWidth);
23006d08:	ffa00737          	lui	a4,0xffa00
23006d0c:	177d                	addi	a4,a4,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SBSIZE, chCfg->srcBurstSzie);
23006d0e:	01044783          	lbu	a5,16(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DWIDTH, chCfg->dstTransfWidth);
23006d12:	8e79                	and	a2,a2,a4
23006d14:	06d6                	slli	a3,a3,0x15
23006d16:	8ed1                	or	a3,a3,a2
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SBSIZE, chCfg->srcBurstSzie);
23006d18:	7675                	lui	a2,0xffffd
23006d1a:	167d                	addi	a2,a2,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DBSIZE, chCfg->dstBurstSzie);
23006d1c:	01144703          	lbu	a4,17(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SBSIZE, chCfg->srcBurstSzie);
23006d20:	8ef1                	and	a3,a3,a2
23006d22:	07b2                	slli	a5,a5,0xc
23006d24:	8fd5                	or	a5,a5,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DBSIZE, chCfg->dstBurstSzie);
23006d26:	76a1                	lui	a3,0xfffe8
23006d28:	16fd                	addi	a3,a3,-1

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_ADD_MODE, chCfg->dstAddMode);
23006d2a:	01244583          	lbu	a1,18(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DBSIZE, chCfg->dstBurstSzie);
23006d2e:	8ff5                	and	a5,a5,a3
23006d30:	073e                	slli	a4,a4,0xf
23006d32:	8f5d                	or	a4,a4,a5
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_ADD_MODE, chCfg->dstAddMode);
23006d34:	7781                	lui	a5,0xfffe0
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_MIN_MODE, chCfg->dstMinMode);
23006d36:	01344603          	lbu	a2,19(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_ADD_MODE, chCfg->dstAddMode);
23006d3a:	17fd                	addi	a5,a5,-1
23006d3c:	8f7d                	and	a4,a4,a5
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_MIN_MODE, chCfg->dstMinMode);
23006d3e:	78f1                	lui	a7,0xffffc
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_ADD_MODE, chCfg->dstAddMode);
23006d40:	05c6                	slli	a1,a1,0x11
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_FIX_CNT, chCfg->fixCnt);
23006d42:	01444683          	lbu	a3,20(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_MIN_MODE, chCfg->dstMinMode);
23006d46:	fff88793          	addi	a5,a7,-1 # ffffbfff <__HeapLimit+0xbdfcbfff>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_ADD_MODE, chCfg->dstAddMode);
23006d4a:	8dd9                	or	a1,a1,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_MIN_MODE, chCfg->dstMinMode);
23006d4c:	8dfd                	and	a1,a1,a5
23006d4e:	063a                	slli	a2,a2,0xe
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_FIX_CNT, chCfg->fixCnt);
23006d50:	fe8007b7          	lui	a5,0xfe800
23006d54:	17fd                	addi	a5,a5,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DST_MIN_MODE, chCfg->dstMinMode);
23006d56:	8e4d                	or	a2,a2,a1

    /* FIXME: how to deal with SLargerD */
    tmpVal = BL_CLR_REG_BIT(tmpVal, DMA_SLARGERD);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SI, chCfg->srcAddrInc);
23006d58:	01544703          	lbu	a4,21(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_FIX_CNT, chCfg->fixCnt);
23006d5c:	8e7d                	and	a2,a2,a5
23006d5e:	06de                	slli	a3,a3,0x17
23006d60:	8ed1                	or	a3,a3,a2
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SI, chCfg->srcAddrInc);
23006d62:	fa000637          	lui	a2,0xfa000
23006d66:	167d                	addi	a2,a2,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DI, chCfg->destAddrInc);
23006d68:	01644783          	lbu	a5,22(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SI, chCfg->srcAddrInc);
23006d6c:	8ef1                	and	a3,a3,a2
23006d6e:	076a                	slli	a4,a4,0x1a
23006d70:	8f55                	or	a4,a4,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DI, chCfg->destAddrInc);
23006d72:	f80006b7          	lui	a3,0xf8000
23006d76:	16fd                	addi	a3,a3,-1
23006d78:	8f75                	and	a4,a4,a3
23006d7a:	07ee                	slli	a5,a5,0x1b
23006d7c:	8f5d                	or	a4,a4,a5
    BL_WR_REG(DMAChs, DMA_CONTROL, tmpVal);

    tmpVal = BL_RD_REG(DMAChs, DMA_CONFIG);
23006d7e:	11050513          	addi	a0,a0,272
    BL_WR_REG(DMAChs, DMA_CONTROL, tmpVal);
23006d82:	00e82023          	sw	a4,0(a6)
    tmpVal = BL_RD_REG(DMAChs, DMA_CONFIG);
23006d86:	94aa                	add	s1,s1,a0
23006d88:	4090                	lw	a2,0(s1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_FLOWCNTRL, chCfg->dir);
23006d8a:	00c44783          	lbu	a5,12(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DSTPERIPHERAL, chCfg->dstPeriph);
23006d8e:	01844683          	lbu	a3,24(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_FLOWCNTRL, chCfg->dir);
23006d92:	7ff88893          	addi	a7,a7,2047
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SRCPERIPHERAL, chCfg->srcPeriph);
23006d96:	01744703          	lbu	a4,23(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_FLOWCNTRL, chCfg->dir);
23006d9a:	011678b3          	and	a7,a2,a7
23006d9e:	07ae                	slli	a5,a5,0xb
23006da0:	0117e7b3          	or	a5,a5,a7
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_DSTPERIPHERAL, chCfg->dstPeriph);
23006da4:	069a                	slli	a3,a3,0x6
23006da6:	8017f793          	andi	a5,a5,-2047
    BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
}
23006daa:	40b2                	lw	ra,12(sp)
23006dac:	4422                	lw	s0,8(sp)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, DMA_SRCPERIPHERAL, chCfg->srcPeriph);
23006dae:	8fd5                	or	a5,a5,a3
23006db0:	0706                	slli	a4,a4,0x1
23006db2:	8fd9                	or	a5,a5,a4
    BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
23006db4:	c09c                	sw	a5,0(s1)
}
23006db6:	4492                	lw	s1,4(sp)
23006db8:	0141                	addi	sp,sp,16
23006dba:	8082                	ret

23006dbc <DMA_Channel_Is_Busy>:
    uint32_t DMAChs = DMA_Get_Channel(ch);

    /* Check the parameters */
    CHECK_PARAM(IS_DMA_CHAN_TYPE(ch));

    return BL_IS_REG_BIT_SET(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_E) == 1 ? SET : RESET;
23006dbc:	4000c7b7          	lui	a5,0x4000c
23006dc0:	11078793          	addi	a5,a5,272 # 4000c110 <__dtcm_load_addr+0x1cffb990>
    uint32_t DMAChs = DMA_Get_Channel(ch);
23006dc4:	0522                	slli	a0,a0,0x8
    return BL_IS_REG_BIT_SET(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_E) == 1 ? SET : RESET;
23006dc6:	953e                	add	a0,a0,a5
23006dc8:	4108                	lw	a0,0(a0)
}
23006dca:	8905                	andi	a0,a0,1
23006dcc:	8082                	ret

23006dce <DMA_Channel_Enable>:
    uint32_t DMAChs = DMA_Get_Channel(ch);

    /* Check the parameters */
    CHECK_PARAM(IS_DMA_CHAN_TYPE(ch));

    tmpVal = BL_RD_REG(DMAChs, DMA_CONFIG);
23006dce:	4000c7b7          	lui	a5,0x4000c
23006dd2:	11078793          	addi	a5,a5,272 # 4000c110 <__dtcm_load_addr+0x1cffb990>
    uint32_t DMAChs = DMA_Get_Channel(ch);
23006dd6:	0522                	slli	a0,a0,0x8
    tmpVal = BL_RD_REG(DMAChs, DMA_CONFIG);
23006dd8:	953e                	add	a0,a0,a5
23006dda:	411c                	lw	a5,0(a0)
    tmpVal = BL_SET_REG_BIT(tmpVal, DMA_E);
23006ddc:	0017e793          	ori	a5,a5,1
    BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
23006de0:	c11c                	sw	a5,0(a0)
}
23006de2:	8082                	ret

23006de4 <DMA_Channel_Disable>:
    uint32_t DMAChs = DMA_Get_Channel(ch);

    /* Check the parameters */
    CHECK_PARAM(IS_DMA_CHAN_TYPE(ch));

    tmpVal = BL_RD_REG(DMAChs, DMA_CONFIG);
23006de4:	4000c7b7          	lui	a5,0x4000c
23006de8:	11078793          	addi	a5,a5,272 # 4000c110 <__dtcm_load_addr+0x1cffb990>
    uint32_t DMAChs = DMA_Get_Channel(ch);
23006dec:	0522                	slli	a0,a0,0x8
    tmpVal = BL_RD_REG(DMAChs, DMA_CONFIG);
23006dee:	953e                	add	a0,a0,a5
23006df0:	411c                	lw	a5,0(a0)
    tmpVal = BL_CLR_REG_BIT(tmpVal, DMA_E);
23006df2:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
23006df4:	c11c                	sw	a5,0(a0)
}
23006df6:	8082                	ret

23006df8 <DMA_LLI_Update>:
    /* Check the parameters */
    CHECK_PARAM(IS_DMA_CHAN_TYPE(ch));

    /* Config channel config */
    //BL_WR_REG(DMAChs, DMA_LLI, LLI);
    BL702_MemCpy4((uint32_t *)DMAChs, (uint32_t *)LLI, 4);
23006df8:	4000c7b7          	lui	a5,0x4000c
    uint32_t DMAChs = DMA_Get_Channel(ch);
23006dfc:	0522                	slli	a0,a0,0x8
    BL702_MemCpy4((uint32_t *)DMAChs, (uint32_t *)LLI, 4);
23006dfe:	10078793          	addi	a5,a5,256 # 4000c100 <__dtcm_load_addr+0x1cffb980>
23006e02:	4611                	li	a2,4
23006e04:	953e                	add	a0,a0,a5
23006e06:	1f00d317          	auipc	t1,0x1f00d
23006e0a:	68230067          	jr	1666(t1) # 42014488 <arch_memcpy4>

23006e0e <DMA_IntMask>:

    /* Check the parameters */
    CHECK_PARAM(IS_DMA_CHAN_TYPE(ch));
    CHECK_PARAM(IS_DMA_INT_TYPE(intType));

    switch (intType) {
23006e0e:	4785                	li	a5,1
    uint32_t DMAChs = DMA_Get_Channel(ch);
23006e10:	0522                	slli	a0,a0,0x8
    switch (intType) {
23006e12:	04f58863          	beq	a1,a5,23006e62 <DMA_IntMask+0x54>
23006e16:	4789                	li	a5,2
23006e18:	02f58163          	beq	a1,a5,23006e3a <DMA_IntMask+0x2c>
23006e1c:	c191                	beqz	a1,23006e20 <DMA_IntMask+0x12>
            break;

        default:
            break;
    }
}
23006e1e:	8082                	ret
                tmpVal = BL_CLR_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_ITC);
23006e20:	4000c737          	lui	a4,0x4000c
23006e24:	11070793          	addi	a5,a4,272 # 4000c110 <__dtcm_load_addr+0x1cffb990>
23006e28:	97aa                	add	a5,a5,a0
                tmpVal = BL_SET_REG_BIT(BL_RD_REG(DMAChs, DMA_CONTROL), DMA_I);
23006e2a:	10c70713          	addi	a4,a4,268
23006e2e:	953a                	add	a0,a0,a4
                tmpVal = BL_CLR_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_ITC);
23006e30:	4398                	lw	a4,0(a5)
23006e32:	76e1                	lui	a3,0xffff8
            if (intMask == UNMASK) {
23006e34:	ce11                	beqz	a2,23006e50 <DMA_IntMask+0x42>
                tmpVal = BL_SET_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_ITC);
23006e36:	66a1                	lui	a3,0x8
23006e38:	a0b1                	j	23006e84 <DMA_IntMask+0x76>
                tmpVal = BL_CLR_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_ITC);
23006e3a:	4000c737          	lui	a4,0x4000c
23006e3e:	11070793          	addi	a5,a4,272 # 4000c110 <__dtcm_load_addr+0x1cffb990>
23006e42:	97aa                	add	a5,a5,a0
                tmpVal = BL_SET_REG_BIT(BL_RD_REG(DMAChs, DMA_CONTROL), DMA_I);
23006e44:	10c70713          	addi	a4,a4,268
23006e48:	953a                	add	a0,a0,a4
                tmpVal = BL_RD_REG(DMAChs, DMA_CONFIG);
23006e4a:	4398                	lw	a4,0(a5)
            if (intMask == UNMASK) {
23006e4c:	ea1d                	bnez	a2,23006e82 <DMA_IntMask+0x74>
                tmpVal = BL_CLR_REG_BIT(tmpVal, DMA_IE);
23006e4e:	76d1                	lui	a3,0xffff4
23006e50:	16fd                	addi	a3,a3,-1
23006e52:	8f75                	and	a4,a4,a3
                BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
23006e54:	c398                	sw	a4,0(a5)
                tmpVal = BL_RD_REG(DMAChs, DMA_CONTROL);
23006e56:	411c                	lw	a5,0(a0)
                tmpVal = BL_SET_REG_BIT(tmpVal, DMA_I);
23006e58:	80000737          	lui	a4,0x80000
23006e5c:	8fd9                	or	a5,a5,a4
                BL_WR_REG(DMAChs, DMA_CONTROL, tmpVal);
23006e5e:	c11c                	sw	a5,0(a0)
23006e60:	8082                	ret
                tmpVal = BL_CLR_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_ITC);
23006e62:	4000c7b7          	lui	a5,0x4000c
23006e66:	11078793          	addi	a5,a5,272 # 4000c110 <__dtcm_load_addr+0x1cffb990>
23006e6a:	953e                	add	a0,a0,a5
                tmpVal = BL_CLR_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_IE);
23006e6c:	411c                	lw	a5,0(a0)
            if (intMask == UNMASK) {
23006e6e:	e611                	bnez	a2,23006e7a <DMA_IntMask+0x6c>
                tmpVal = BL_CLR_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_IE);
23006e70:	7771                	lui	a4,0xffffc
23006e72:	177d                	addi	a4,a4,-1
23006e74:	8ff9                	and	a5,a5,a4
                BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
23006e76:	c11c                	sw	a5,0(a0)
23006e78:	8082                	ret
                tmpVal = BL_SET_REG_BIT(BL_RD_REG(DMAChs, DMA_CONFIG), DMA_IE);
23006e7a:	6711                	lui	a4,0x4
23006e7c:	8fd9                	or	a5,a5,a4
                BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
23006e7e:	c11c                	sw	a5,0(a0)
23006e80:	8082                	ret
                tmpVal = BL_SET_REG_BIT(tmpVal, DMA_IE);
23006e82:	66b1                	lui	a3,0xc
23006e84:	8f55                	or	a4,a4,a3
                BL_WR_REG(DMAChs, DMA_CONFIG, tmpVal);
23006e86:	c398                	sw	a4,0(a5)
                tmpVal = BL_RD_REG(DMAChs, DMA_CONTROL);
23006e88:	411c                	lw	a5,0(a0)
                tmpVal = BL_CLR_REG_BIT(tmpVal, DMA_I);
23006e8a:	0786                	slli	a5,a5,0x1
23006e8c:	8385                	srli	a5,a5,0x1
                BL_WR_REG(DMAChs, DMA_CONTROL, tmpVal);
23006e8e:	c11c                	sw	a5,0(a0)
}
23006e90:	8082                	ret

23006e92 <GLB_Set_I2S_CLK>:
{
    uint32_t tmpVal = 0;

    CHECK_PARAM(IS_GLB_I2S_OUT_REF_CLK_TYPE(outRef));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG1);
23006e92:	400007b7          	lui	a5,0x40000
23006e96:	43d8                	lw	a4,4(a5)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_I2S_0_REF_CLK_OE, outRef);
23006e98:	76f1                	lui	a3,0xffffc
23006e9a:	16fd                	addi	a3,a3,-1
23006e9c:	8f75                	and	a4,a4,a3
23006e9e:	05ba                	slli	a1,a1,0xe
23006ea0:	8dd9                	or	a1,a1,a4
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG1, tmpVal);
23006ea2:	c3cc                	sw	a1,4(a5)

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG1);
23006ea4:	43dc                	lw	a5,4(a5)
    if (enable) {
23006ea6:	c901                	beqz	a0,23006eb6 <GLB_Set_I2S_CLK+0x24>
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_I2S0_CLK_EN);
23006ea8:	6709                	lui	a4,0x2
23006eaa:	8fd9                	or	a5,a5,a4
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_I2S0_CLK_EN);
    }
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG1, tmpVal);
23006eac:	40000737          	lui	a4,0x40000
23006eb0:	c35c                	sw	a5,4(a4)

    return SUCCESS;
}
23006eb2:	4501                	li	a0,0
23006eb4:	8082                	ret
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_I2S0_CLK_EN);
23006eb6:	7779                	lui	a4,0xffffe
23006eb8:	177d                	addi	a4,a4,-1
23006eba:	8ff9                	and	a5,a5,a4
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG1, tmpVal);
23006ebc:	40000737          	lui	a4,0x40000
23006ec0:	c35c                	sw	a5,4(a4)
}
23006ec2:	4501                	li	a0,0
23006ec4:	8082                	ret

23006ec6 <GLB_Set_USB_CLK>:
*******************************************************************************/
BL_Err_Type GLB_Set_USB_CLK(uint8_t enable)
{
    uint32_t tmpVal = 0;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG1);
23006ec6:	400007b7          	lui	a5,0x40000
23006eca:	43d8                	lw	a4,4(a5)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_DLL_48M_DIV_EN, 1);
23006ecc:	20076713          	ori	a4,a4,512
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG1, tmpVal);
23006ed0:	c3d8                	sw	a4,4(a5)

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG1);
23006ed2:	43d8                	lw	a4,4(a5)
    if (enable) {
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_USB_CLK_EN);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_USB_CLK_EN);
23006ed4:	eff77793          	andi	a5,a4,-257
    if (enable) {
23006ed8:	c119                	beqz	a0,23006ede <GLB_Set_USB_CLK+0x18>
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_USB_CLK_EN);
23006eda:	10076793          	ori	a5,a4,256
    }
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG1, tmpVal);
23006ede:	40000737          	lui	a4,0x40000
23006ee2:	c35c                	sw	a5,4(a4)

    return SUCCESS;
}
23006ee4:	4501                	li	a0,0
23006ee6:	8082                	ret

23006ee8 <GLB_Set_QDEC_CLK>:
{
    uint32_t tmpVal = 0;

    CHECK_PARAM(IS_GLB_QDEC_CLK_TYPE(clkSel));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG1);
23006ee8:	40000737          	lui	a4,0x40000
23006eec:	435c                	lw	a5,4(a4)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_QDEC_CLK_SEL, clkSel);
23006eee:	051e                	slli	a0,a0,0x7
23006ef0:	f607f793          	andi	a5,a5,-160
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_QDEC_CLK_DIV, div);
23006ef4:	8fc9                	or	a5,a5,a0
23006ef6:	8fcd                	or	a5,a5,a1
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG1, tmpVal);
23006ef8:	c35c                	sw	a5,4(a4)

    return SUCCESS;
}
23006efa:	4501                	li	a0,0
23006efc:	8082                	ret

23006efe <GLB_Set_UART_CLK>:
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type GLB_Set_UART_CLK(uint8_t enable, HBN_UART_CLK_Type clkSel, uint8_t div)
{
23006efe:	1141                	addi	sp,sp,-16
23006f00:	c422                	sw	s0,8(sp)

    CHECK_PARAM((div <= 0x7));
    CHECK_PARAM(IS_HBN_UART_CLK_TYPE(clkSel));

    /* disable UART clock first */
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG2);
23006f02:	40000437          	lui	s0,0x40000
23006f06:	441c                	lw	a5,8(s0)
{
23006f08:	c226                	sw	s1,4(sp)
23006f0a:	c606                	sw	ra,12(sp)
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_UART_CLK_EN);
23006f0c:	9bbd                	andi	a5,a5,-17
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG2, tmpVal);
23006f0e:	c41c                	sw	a5,8(s0)

    /* Set div */
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG2);
23006f10:	441c                	lw	a5,8(s0)
{
23006f12:	84aa                	mv	s1,a0
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_UART_CLK_DIV, div);
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG2, tmpVal);

    /* Select clock source for uart */
    HBN_Set_UART_CLK_Sel(clkSel);
23006f14:	852e                	mv	a0,a1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_UART_CLK_DIV, div);
23006f16:	9be1                	andi	a5,a5,-8
23006f18:	8e5d                	or	a2,a2,a5
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG2, tmpVal);
23006f1a:	c410                	sw	a2,8(s0)
    HBN_Set_UART_CLK_Sel(clkSel);
23006f1c:	26ed                	jal	23007306 <HBN_Set_UART_CLK_Sel>

    /* Set enable or disable */
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG2);
23006f1e:	4418                	lw	a4,8(s0)
    if (enable) {
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_UART_CLK_EN);
23006f20:	01076793          	ori	a5,a4,16
    if (enable) {
23006f24:	e099                	bnez	s1,23006f2a <GLB_Set_UART_CLK+0x2c>
23006f26:	fef77793          	andi	a5,a4,-17
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_UART_CLK_EN);
    }
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG2, tmpVal);

    return SUCCESS;
}
23006f2a:	40b2                	lw	ra,12(sp)
23006f2c:	4422                	lw	s0,8(sp)
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG2, tmpVal);
23006f2e:	40000737          	lui	a4,0x40000
23006f32:	c71c                	sw	a5,8(a4)
}
23006f34:	4492                	lw	s1,4(sp)
23006f36:	4501                	li	a0,0
23006f38:	0141                	addi	sp,sp,16
23006f3a:	8082                	ret

23006f3c <GLB_Set_Chip_Out_0_CLK_Sel>:
{
    uint32_t tmpVal = 0;

    CHECK_PARAM(IS_GLB_CHIP_CLK_OUT_TYPE(clkSel));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
23006f3c:	400006b7          	lui	a3,0x40000
23006f40:	46dc                	lw	a5,12(a3)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_CHIP_CLK_OUT_0_SEL, clkSel);
23006f42:	d0000737          	lui	a4,0xd0000
23006f46:	177d                	addi	a4,a4,-1
23006f48:	8ff9                	and	a5,a5,a4
23006f4a:	0572                	slli	a0,a0,0x1c
23006f4c:	8d5d                	or	a0,a0,a5
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG3, tmpVal);
23006f4e:	c6c8                	sw	a0,12(a3)

    return SUCCESS;
}
23006f50:	4501                	li	a0,0
23006f52:	8082                	ret

23006f54 <GLB_Set_Chip_Out_1_CLK_Sel>:
{
    uint32_t tmpVal = 0;

    CHECK_PARAM(IS_GLB_CHIP_CLK_OUT_TYPE(clkSel));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
23006f54:	400007b7          	lui	a5,0x40000
23006f58:	47d8                	lw	a4,12(a5)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_CHIP_CLK_OUT_1_SEL, clkSel);
23006f5a:	fff78693          	addi	a3,a5,-1 # 3fffffff <__dtcm_load_addr+0x1cfef87f>
23006f5e:	057a                	slli	a0,a0,0x1e
23006f60:	8f75                	and	a4,a4,a3
23006f62:	8d59                	or	a0,a0,a4
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG3, tmpVal);
23006f64:	c7c8                	sw	a0,12(a5)

    return SUCCESS;
}
23006f66:	4501                	li	a0,0
23006f68:	8082                	ret

23006f6a <GLB_Set_I2C_CLK>:
*******************************************************************************/
BL_Err_Type GLB_Set_I2C_CLK(uint8_t enable, uint8_t div)
{
    uint32_t tmpVal = 0;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
23006f6a:	400007b7          	lui	a5,0x40000
23006f6e:	47d8                	lw	a4,12(a5)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_I2C_CLK_DIV, div);
23006f70:	ff0106b7          	lui	a3,0xff010
23006f74:	16fd                	addi	a3,a3,-1
23006f76:	8f75                	and	a4,a4,a3
23006f78:	05c2                	slli	a1,a1,0x10
23006f7a:	8dd9                	or	a1,a1,a4
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG3, tmpVal);
23006f7c:	c7cc                	sw	a1,12(a5)

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
23006f7e:	47dc                	lw	a5,12(a5)
    if (enable) {
23006f80:	c909                	beqz	a0,23006f92 <GLB_Set_I2C_CLK+0x28>
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_I2C_CLK_EN);
23006f82:	01000737          	lui	a4,0x1000
23006f86:	8fd9                	or	a5,a5,a4
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_I2C_CLK_EN);
    }
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG3, tmpVal);
23006f88:	40000737          	lui	a4,0x40000
23006f8c:	c75c                	sw	a5,12(a4)

    return SUCCESS;
}
23006f8e:	4501                	li	a0,0
23006f90:	8082                	ret
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_I2C_CLK_EN);
23006f92:	ff000737          	lui	a4,0xff000
23006f96:	177d                	addi	a4,a4,-1
23006f98:	8ff9                	and	a5,a5,a4
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG3, tmpVal);
23006f9a:	40000737          	lui	a4,0x40000
23006f9e:	c75c                	sw	a5,12(a4)
}
23006fa0:	4501                	li	a0,0
23006fa2:	8082                	ret

23006fa4 <GLB_Set_SPI_CLK>:
{
    uint32_t tmpVal = 0;

    CHECK_PARAM((div <= 0x1F));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
23006fa4:	400007b7          	lui	a5,0x40000
23006fa8:	47d8                	lw	a4,12(a5)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_SPI_CLK_DIV, div);
23006faa:	9b01                	andi	a4,a4,-32
23006fac:	8dd9                	or	a1,a1,a4
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG3, tmpVal);
23006fae:	c7cc                	sw	a1,12(a5)

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG3);
23006fb0:	47d8                	lw	a4,12(a5)
    if (enable) {
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_SPI_CLK_EN);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_SPI_CLK_EN);
23006fb2:	eff77793          	andi	a5,a4,-257
    if (enable) {
23006fb6:	c119                	beqz	a0,23006fbc <GLB_Set_SPI_CLK+0x18>
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_SPI_CLK_EN);
23006fb8:	10076793          	ori	a5,a4,256
    }
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG3, tmpVal);
23006fbc:	40000737          	lui	a4,0x40000
23006fc0:	c75c                	sw	a5,12(a4)

    return SUCCESS;
}
23006fc2:	4501                	li	a0,0
23006fc4:	8082                	ret

23006fc6 <GLB_AHB_Slave1_Reset>:
*******************************************************************************/
BL_Err_Type GLB_AHB_Slave1_Reset(BL_AHB_Slave1_Type slave1)
{
    uint32_t tmpVal = 0;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_SWRST_CFG1);
23006fc6:	400007b7          	lui	a5,0x40000
23006fca:	4bd4                	lw	a3,20(a5)
    tmpVal &= (~(1 << slave1));
23006fcc:	4705                	li	a4,1
23006fce:	00a71533          	sll	a0,a4,a0
23006fd2:	fff54713          	not	a4,a0
23006fd6:	8ef9                	and	a3,a3,a4
    BL_WR_REG(GLB_BASE, GLB_SWRST_CFG1, tmpVal);
23006fd8:	cbd4                	sw	a3,20(a5)
    BL_DRV_DUMMY;
23006fda:	0001                	nop
23006fdc:	0001                	nop
23006fde:	0001                	nop
23006fe0:	0001                	nop
    tmpVal = BL_RD_REG(GLB_BASE, GLB_SWRST_CFG1);
23006fe2:	4bd4                	lw	a3,20(a5)
    tmpVal |= (1 << slave1);
23006fe4:	8d55                	or	a0,a0,a3
    BL_WR_REG(GLB_BASE, GLB_SWRST_CFG1, tmpVal);
23006fe6:	cbc8                	sw	a0,20(a5)
    BL_DRV_DUMMY;
23006fe8:	0001                	nop
23006fea:	0001                	nop
23006fec:	0001                	nop
23006fee:	0001                	nop
    tmpVal = BL_RD_REG(GLB_BASE, GLB_SWRST_CFG1);
23006ff0:	4bd4                	lw	a3,20(a5)
    tmpVal &= (~(1 << slave1));
    BL_WR_REG(GLB_BASE, GLB_SWRST_CFG1, tmpVal);

    return SUCCESS;
}
23006ff2:	4501                	li	a0,0
    tmpVal &= (~(1 << slave1));
23006ff4:	8f75                	and	a4,a4,a3
    BL_WR_REG(GLB_BASE, GLB_SWRST_CFG1, tmpVal);
23006ff6:	cbd8                	sw	a4,20(a5)
}
23006ff8:	8082                	ret

23006ffa <GLB_AHB_Slave1_Clock_Gate>:
    /* gate QDEC <=> gate QDEC0 + QDEC1 +QDEC2 + I2S */
    /* gate I2S  <=> gate I2S + QDEC2                */

    uint32_t tmpVal = 0;

    if ((BL_AHB_SLAVE1_GLB == slave1) || (BL_AHB_SLAVE1_TZ2 == slave1) ||
23006ffa:	47b9                	li	a5,14
23006ffc:	02b7f163          	bgeu	a5,a1,2300701e <GLB_AHB_Slave1_Clock_Gate+0x24>
        /* not support */
        return ERROR;
    }

    /* gate QDEC and I2S */
    if (BL_AHB_SLAVE1_QDEC == slave1) {
23007000:	47e1                	li	a5,24
23007002:	02f58763          	beq	a1,a5,23007030 <GLB_AHB_Slave1_Clock_Gate+0x36>
        BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
        return SUCCESS;
    }

    /* gate KYS */
    if (BL_AHB_SLAVE1_KYS == slave1) {
23007006:	47e5                	li	a5,25
23007008:	04f59f63          	bne	a1,a5,23007066 <GLB_AHB_Slave1_Clock_Gate+0x6c>
        tmpVal = BL_RD_REG(GLB_BASE, GLB_CGEN_CFG1);
2300700c:	400007b7          	lui	a5,0x40000
23007010:	53dc                	lw	a5,36(a5)
        if (enable) {
23007012:	c935                	beqz	a0,23007086 <GLB_AHB_Slave1_Clock_Gate+0x8c>
            /* clear bit means clock gate */
            tmpVal &= (~(1 << 0x1B));
23007014:	f8000737          	lui	a4,0xf8000
23007018:	177d                	addi	a4,a4,-1
2300701a:	8ff9                	and	a5,a5,a4
2300701c:	a081                	j	2300705c <GLB_AHB_Slave1_Clock_Gate+0x62>
    if ((BL_AHB_SLAVE1_GLB == slave1) || (BL_AHB_SLAVE1_TZ2 == slave1) ||
2300701e:	6791                	lui	a5,0x4
23007020:	34178793          	addi	a5,a5,833 # 4341 <StackSize+0x3341>
23007024:	00b7d7b3          	srl	a5,a5,a1
23007028:	8b85                	andi	a5,a5,1
2300702a:	cf81                	beqz	a5,23007042 <GLB_AHB_Slave1_Clock_Gate+0x48>
        return ERROR;
2300702c:	4505                	li	a0,1
2300702e:	8082                	ret
        tmpVal = BL_RD_REG(GLB_BASE, GLB_CGEN_CFG1);
23007030:	400007b7          	lui	a5,0x40000
23007034:	53dc                	lw	a5,36(a5)
        if (enable) {
23007036:	c521                	beqz	a0,2300707e <GLB_AHB_Slave1_Clock_Gate+0x84>
            tmpVal &= (~(1 << 0x1A));
23007038:	f9000737          	lui	a4,0xf9000
2300703c:	177d                	addi	a4,a4,-1
2300703e:	8ff9                	and	a5,a5,a4
23007040:	a831                	j	2300705c <GLB_AHB_Slave1_Clock_Gate+0x62>
        }
        BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
        return SUCCESS;
    }

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CGEN_CFG1);
23007042:	400007b7          	lui	a5,0x40000
23007046:	53d8                	lw	a4,36(a5)
    if (enable) {
        /* clear bit means clock gate */
        tmpVal &= (~(1 << slave1));
23007048:	4785                	li	a5,1
2300704a:	00b795b3          	sll	a1,a5,a1
    } else {
        /* set bit means clock pass */
        tmpVal |= (1 << slave1);
2300704e:	00e5e7b3          	or	a5,a1,a4
    if (enable) {
23007052:	c509                	beqz	a0,2300705c <GLB_AHB_Slave1_Clock_Gate+0x62>
        tmpVal &= (~(1 << slave1));
23007054:	fff5c593          	not	a1,a1
23007058:	00e5f7b3          	and	a5,a1,a4
    }
    BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
2300705c:	40000737          	lui	a4,0x40000
23007060:	d35c                	sw	a5,36(a4)

    return SUCCESS;
23007062:	4501                	li	a0,0
}
23007064:	8082                	ret
    if (BL_AHB_SLAVE1_I2S == slave1) {
23007066:	47e9                	li	a5,26
23007068:	fcf59de3          	bne	a1,a5,23007042 <GLB_AHB_Slave1_Clock_Gate+0x48>
        tmpVal = BL_RD_REG(GLB_BASE, GLB_CGEN_CFG1);
2300706c:	400007b7          	lui	a5,0x40000
23007070:	53dc                	lw	a5,36(a5)
        if (enable) {
23007072:	cd11                	beqz	a0,2300708e <GLB_AHB_Slave1_Clock_Gate+0x94>
            tmpVal &= (~(1 << 0x1A));
23007074:	fc000737          	lui	a4,0xfc000
23007078:	177d                	addi	a4,a4,-1
2300707a:	8ff9                	and	a5,a5,a4
2300707c:	b7c5                	j	2300705c <GLB_AHB_Slave1_Clock_Gate+0x62>
            tmpVal |= (1 << 0x1A);
2300707e:	07000737          	lui	a4,0x7000
23007082:	8fd9                	or	a5,a5,a4
        BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
23007084:	bfe1                	j	2300705c <GLB_AHB_Slave1_Clock_Gate+0x62>
            tmpVal |= (1 << 0x1B);
23007086:	08000737          	lui	a4,0x8000
2300708a:	8fd9                	or	a5,a5,a4
        BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
2300708c:	bfc1                	j	2300705c <GLB_AHB_Slave1_Clock_Gate+0x62>
            tmpVal |= (1 << 0x1A);
2300708e:	04000737          	lui	a4,0x4000
23007092:	8fd9                	or	a5,a5,a4
        BL_WR_REG(GLB_BASE, GLB_CGEN_CFG1, tmpVal);
23007094:	b7e1                	j	2300705c <GLB_AHB_Slave1_Clock_Gate+0x62>

23007096 <GLB_Swap_SPI_0_MOSI_With_MISO>:
*******************************************************************************/
BL_Err_Type GLB_Swap_SPI_0_MOSI_With_MISO(BL_Fun_Type newState)
{
    uint32_t tmpVal = 0;

    tmpVal = BL_RD_REG(GLB_BASE, GLB_PARM);
23007096:	400006b7          	lui	a3,0x40000
2300709a:	0806a783          	lw	a5,128(a3) # 40000080 <__dtcm_load_addr+0x1cfef900>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_SPI_0_SWAP, newState);
2300709e:	7779                	lui	a4,0xffffe
230070a0:	177d                	addi	a4,a4,-1
230070a2:	8ff9                	and	a5,a5,a4
230070a4:	0536                	slli	a0,a0,0xd
230070a6:	8d5d                	or	a0,a0,a5
    BL_WR_REG(GLB_BASE, GLB_PARM, tmpVal);
230070a8:	08a6a023          	sw	a0,128(a3)

    return SUCCESS;
}
230070ac:	4501                	li	a0,0
230070ae:	8082                	ret

230070b0 <GLB_Set_SPI_0_ACT_MOD_Sel>:
{
    uint32_t tmpVal;

    CHECK_PARAM(IS_GLB_SPI_PAD_ACT_AS_TYPE(mod));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_PARM);
230070b0:	400006b7          	lui	a3,0x40000
230070b4:	0806a783          	lw	a5,128(a3) # 40000080 <__dtcm_load_addr+0x1cfef900>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_SPI_0_MASTER_MODE, mod);
230070b8:	777d                	lui	a4,0xfffff
230070ba:	177d                	addi	a4,a4,-1
230070bc:	8ff9                	and	a5,a5,a4
230070be:	0532                	slli	a0,a0,0xc
230070c0:	8d5d                	or	a0,a0,a5
    BL_WR_REG(GLB_BASE, GLB_PARM, tmpVal);
230070c2:	08a6a023          	sw	a0,128(a3)

    return SUCCESS;
}
230070c6:	4501                	li	a0,0
230070c8:	8082                	ret

230070ca <GLB_Set_MTimer_CLK>:

    CHECK_PARAM(IS_GLB_MTIMER_CLK_TYPE(clkSel));
    CHECK_PARAM((div <= 0x1FFFF));

    /* disable MTimer clock first */
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CPU_CLK_CFG);
230070ca:	40000737          	lui	a4,0x40000
230070ce:	09072683          	lw	a3,144(a4) # 40000090 <__dtcm_load_addr+0x1cfef910>
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_CPU_RTC_EN);
230070d2:	fffc07b7          	lui	a5,0xfffc0
230070d6:	17fd                	addi	a5,a5,-1
230070d8:	8efd                	and	a3,a3,a5
    BL_WR_REG(GLB_BASE, GLB_CPU_CLK_CFG, tmpVal);
230070da:	08d72823          	sw	a3,144(a4)

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CPU_CLK_CFG);
230070de:	09072683          	lw	a3,144(a4)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_CPU_RTC_SEL, clkSel);
230070e2:	fff80837          	lui	a6,0xfff80
230070e6:	187d                	addi	a6,a6,-1
230070e8:	0106f6b3          	and	a3,a3,a6
230070ec:	05ce                	slli	a1,a1,0x13
230070ee:	8dd5                	or	a1,a1,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_CPU_RTC_DIV, div);
230070f0:	7681                	lui	a3,0xfffe0
230070f2:	8df5                	and	a1,a1,a3
230070f4:	8dd1                	or	a1,a1,a2
    BL_WR_REG(GLB_BASE, GLB_CPU_CLK_CFG, tmpVal);
230070f6:	08b72823          	sw	a1,144(a4)

    tmpVal = BL_RD_REG(GLB_BASE, GLB_CPU_CLK_CFG);
230070fa:	09072703          	lw	a4,144(a4)
    if (enable) {
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_CPU_RTC_EN);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_CPU_RTC_EN);
230070fe:	8ff9                	and	a5,a5,a4
    if (enable) {
23007100:	c501                	beqz	a0,23007108 <GLB_Set_MTimer_CLK+0x3e>
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_CPU_RTC_EN);
23007102:	000407b7          	lui	a5,0x40
23007106:	8fd9                	or	a5,a5,a4
    }
    BL_WR_REG(GLB_BASE, GLB_CPU_CLK_CFG, tmpVal);
23007108:	40000737          	lui	a4,0x40000
2300710c:	08f72823          	sw	a5,144(a4) # 40000090 <__dtcm_load_addr+0x1cfef910>

    return SUCCESS;
}
23007110:	4501                	li	a0,0
23007112:	8082                	ret

23007114 <GLB_Set_ADC_CLK>:
    uint32_t tmpVal;

    CHECK_PARAM(IS_GLB_ADC_CLK_TYPE(clkSel));

    /* disable ADC clock first */
    tmpVal = BL_RD_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL);
23007114:	400007b7          	lui	a5,0x40000
23007118:	0a47a703          	lw	a4,164(a5) # 400000a4 <__dtcm_load_addr+0x1cfef924>
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_GPADC_32M_DIV_EN);
    BL_WR_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL, tmpVal);

    tmpVal = BL_RD_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_DIV, div);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_SEL, clkSel);
2300711c:	059e                	slli	a1,a1,0x7
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_GPADC_32M_DIV_EN);
2300711e:	eff77713          	andi	a4,a4,-257
    BL_WR_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL, tmpVal);
23007122:	0ae7a223          	sw	a4,164(a5)
    tmpVal = BL_RD_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL);
23007126:	0a47a703          	lw	a4,164(a5)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_DIV, div);
2300712a:	fc077713          	andi	a4,a4,-64
2300712e:	8e59                	or	a2,a2,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_GPADC_32M_CLK_SEL, clkSel);
23007130:	f7f67613          	andi	a2,a2,-129
23007134:	8dd1                	or	a1,a1,a2
    BL_WR_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL, tmpVal);
23007136:	0ab7a223          	sw	a1,164(a5)

    tmpVal = BL_RD_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL);
2300713a:	0a47a703          	lw	a4,164(a5)
    if (enable) {
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_GPADC_32M_DIV_EN);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_GPADC_32M_DIV_EN);
2300713e:	eff77793          	andi	a5,a4,-257
    if (enable) {
23007142:	c119                	beqz	a0,23007148 <GLB_Set_ADC_CLK+0x34>
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_GPADC_32M_DIV_EN);
23007144:	10076793          	ori	a5,a4,256
    }
    BL_WR_REG(GLB_BASE, GLB_GPADC_32M_SRC_CTRL, tmpVal);
23007148:	40000737          	lui	a4,0x40000
2300714c:	0af72223          	sw	a5,164(a4) # 400000a4 <__dtcm_load_addr+0x1cfef924>

    return SUCCESS;
}
23007150:	4501                	li	a0,0
23007152:	8082                	ret

23007154 <GLB_Set_DAC_CLK>:
{
    uint32_t tmpVal;

    CHECK_PARAM(IS_GLB_DAC_CLK_TYPE(clkSel));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_DIG32K_WAKEUP_CTRL);
23007154:	40000837          	lui	a6,0x40000
23007158:	0a882703          	lw	a4,168(a6) # 400000a8 <__dtcm_load_addr+0x1cfef928>
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_DIG_512K_EN);
    BL_WR_REG(GLB_BASE, GLB_DIG32K_WAKEUP_CTRL, tmpVal);

    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_DIG_512K_COMP);

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_DIG_CLK_SRC_SEL, clkSel);
2300715c:	cd0007b7          	lui	a5,0xcd000
23007160:	17fd                	addi	a5,a5,-1
23007162:	8ff9                	and	a5,a5,a4
23007164:	05f2                	slli	a1,a1,0x1c
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_DIG_512K_EN);
23007166:	ff0006b7          	lui	a3,0xff000
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_DIG_CLK_SRC_SEL, clkSel);
2300716a:	8ddd                	or	a1,a1,a5
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_DIG_512K_EN);
2300716c:	16fd                	addi	a3,a3,-1

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_DIG_512K_DIV, div);
2300716e:	ff8107b7          	lui	a5,0xff810
    tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_DIG_512K_EN);
23007172:	8f75                	and	a4,a4,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_DIG_512K_DIV, div);
23007174:	17fd                	addi	a5,a5,-1
23007176:	8dfd                	and	a1,a1,a5
23007178:	0642                	slli	a2,a2,0x10
    BL_WR_REG(GLB_BASE, GLB_DIG32K_WAKEUP_CTRL, tmpVal);
2300717a:	0ae82423          	sw	a4,168(a6)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_DIG_512K_DIV, div);
2300717e:	8dd1                	or	a1,a1,a2

    if (enable) {
23007180:	c501                	beqz	a0,23007188 <GLB_Set_DAC_CLK+0x34>
        tmpVal = BL_SET_REG_BIT(tmpVal, GLB_DIG_512K_EN);
23007182:	010007b7          	lui	a5,0x1000
23007186:	8ddd                	or	a1,a1,a5
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_DIG_512K_EN);
    }

    BL_WR_REG(GLB_BASE, GLB_DIG32K_WAKEUP_CTRL, tmpVal);
23007188:	400007b7          	lui	a5,0x40000
2300718c:	0ab7a423          	sw	a1,168(a5) # 400000a8 <__dtcm_load_addr+0x1cfef928>

    return SUCCESS;
}
23007190:	4501                	li	a0,0
23007192:	8082                	ret

23007194 <GLB_UART_Fun_Sel>:
    uint32_t tmpVal = 0;

    CHECK_PARAM(IS_GLB_UART_SIG_TYPE(sig));
    CHECK_PARAM(IS_GLB_UART_SIG_FUN_TYPE(fun));

    tmpVal = BL_RD_REG(GLB_BASE, GLB_UART_SIG_SEL_0);
23007194:	40000737          	lui	a4,0x40000
23007198:	0c072683          	lw	a3,192(a4) # 400000c0 <__dtcm_load_addr+0x1cfef940>
    sig_pos = (sig * 4);
2300719c:	050a                	slli	a0,a0,0x2
    /* Clear original val */
    tmpVal &= (~(0xf << sig_pos));
2300719e:	47bd                	li	a5,15
230071a0:	00a797b3          	sll	a5,a5,a0
230071a4:	fff7c793          	not	a5,a5
    /* Set new value */
    tmpVal |= (fun << sig_pos);
230071a8:	00a595b3          	sll	a1,a1,a0
    tmpVal &= (~(0xf << sig_pos));
230071ac:	8ff5                	and	a5,a5,a3
    tmpVal |= (fun << sig_pos);
230071ae:	8fcd                	or	a5,a5,a1
    BL_WR_REG(GLB_BASE, GLB_UART_SIG_SEL_0, tmpVal);
230071b0:	0cf72023          	sw	a5,192(a4)

    return SUCCESS;
}
230071b4:	4501                	li	a0,0
230071b6:	8082                	ret

230071b8 <GLB_GPIO_Func_Init>:
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type GLB_GPIO_Func_Init(GLB_GPIO_FUNC_Type gpioFun, GLB_GPIO_Type *pinList, uint8_t cnt)
{
230071b8:	1101                	addi	sp,sp,-32
    GLB_GPIO_Cfg_Type gpioCfg = {
230071ba:	4789                	li	a5,2
230071bc:	00f11523          	sh	a5,10(sp)
230071c0:	10100793          	li	a5,257
230071c4:	00f11623          	sh	a5,12(sp)
{
230071c8:	ce06                	sw	ra,28(sp)
230071ca:	cc22                	sw	s0,24(sp)
230071cc:	ca26                	sw	s1,20(sp)
    GLB_GPIO_Cfg_Type gpioCfg = {
230071ce:	00a104a3          	sb	a0,9(sp)
        .pullType = GPIO_PULL_UP,
        .drive = 1,
        .smtCtrl = 1
    };

    if (gpioFun == GPIO_FUN_ANALOG) {
230071d2:	47a9                	li	a5,10
230071d4:	02f50d63          	beq	a0,a5,2300720e <GLB_GPIO_Func_Init+0x56>
        gpioCfg.gpioMode = GPIO_MODE_ANALOG;
    }

    for (uint8_t i = 0; i < cnt; i++) {
230071d8:	c60d                	beqz	a2,23007202 <GLB_GPIO_Func_Init+0x4a>
230071da:	fff60493          	addi	s1,a2,-1 # f9ffffff <__HeapLimit+0xb7fcffff>
230071de:	0ff4f493          	zext.b	s1,s1
230071e2:	00158793          	addi	a5,a1,1
230071e6:	842e                	mv	s0,a1
230071e8:	94be                	add	s1,s1,a5
        gpioCfg.gpioPin = pinList[i];
230071ea:	00044783          	lbu	a5,0(s0) # 40000000 <__dtcm_load_addr+0x1cfef880>
        GLB_GPIO_Init(&gpioCfg);
230071ee:	0028                	addi	a0,sp,8
    for (uint8_t i = 0; i < cnt; i++) {
230071f0:	0405                	addi	s0,s0,1
        gpioCfg.gpioPin = pinList[i];
230071f2:	00f10423          	sb	a5,8(sp)
        GLB_GPIO_Init(&gpioCfg);
230071f6:	1f00d097          	auipc	ra,0x1f00d
230071fa:	f32080e7          	jalr	-206(ra) # 42014128 <GLB_GPIO_Init>
    for (uint8_t i = 0; i < cnt; i++) {
230071fe:	fe9416e3          	bne	s0,s1,230071ea <GLB_GPIO_Func_Init+0x32>
    }

    return SUCCESS;
}
23007202:	40f2                	lw	ra,28(sp)
23007204:	4462                	lw	s0,24(sp)
23007206:	44d2                	lw	s1,20(sp)
23007208:	4501                	li	a0,0
2300720a:	6105                	addi	sp,sp,32
2300720c:	8082                	ret
        gpioCfg.gpioMode = GPIO_MODE_ANALOG;
2300720e:	478d                	li	a5,3
23007210:	00f10523          	sb	a5,10(sp)
23007214:	b7d1                	j	230071d8 <GLB_GPIO_Func_Init+0x20>

23007216 <GLB_GPIO_IntMask>:
*******************************************************************************/
BL_Err_Type GLB_GPIO_IntMask(GLB_GPIO_Type gpioPin, BL_Mask_Type intMask)
{
    uint32_t tmpVal;

    if (gpioPin < 32) {
23007216:	47fd                	li	a5,31
23007218:	02a7e263          	bltu	a5,a0,2300723c <GLB_GPIO_IntMask+0x26>
        /* GPIO0 ~ GPIO31 */
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MASK1);
2300721c:	400007b7          	lui	a5,0x40000
23007220:	1a07a683          	lw	a3,416(a5) # 400001a0 <__dtcm_load_addr+0x1cfefa20>
        if (intMask == MASK) {
            tmpVal = tmpVal | (1 << gpioPin);
23007224:	4705                	li	a4,1
23007226:	00a71533          	sll	a0,a4,a0
        } else {
            tmpVal = tmpVal & ~(1 << gpioPin);
2300722a:	fff54793          	not	a5,a0
2300722e:	8ff5                	and	a5,a5,a3
        if (intMask == MASK) {
23007230:	00e58863          	beq	a1,a4,23007240 <GLB_GPIO_IntMask+0x2a>
        }
        BL_WR_REG(GLB_BASE, GLB_GPIO_INT_MASK1, tmpVal);
23007234:	40000737          	lui	a4,0x40000
23007238:	1af72023          	sw	a5,416(a4) # 400001a0 <__dtcm_load_addr+0x1cfefa20>
    }

    return SUCCESS;
}
2300723c:	4501                	li	a0,0
2300723e:	8082                	ret
            tmpVal = tmpVal | (1 << gpioPin);
23007240:	00d567b3          	or	a5,a0,a3
23007244:	bfc5                	j	23007234 <GLB_GPIO_IntMask+0x1e>

23007246 <GLB_Set_GPIO_IntMod>:

    if (gpioPin < GLB_GPIO_PIN_10) {
        /* GPIO0 ~ GPIO9 */
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET1);
        tmpGpioPin = gpioPin;
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
23007246:	058a                	slli	a1,a1,0x2
    if (gpioPin < GLB_GPIO_PIN_10) {
23007248:	47a5                	li	a5,9
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
2300724a:	8dd1                	or	a1,a1,a2
    if (gpioPin < GLB_GPIO_PIN_10) {
2300724c:	02a7e663          	bltu	a5,a0,23007278 <GLB_Set_GPIO_IntMod+0x32>
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET1);
23007250:	40000737          	lui	a4,0x40000
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
23007254:	00151793          	slli	a5,a0,0x1
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET1);
23007258:	1c072683          	lw	a3,448(a4) # 400001c0 <__dtcm_load_addr+0x1cfefa40>
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
2300725c:	953e                	add	a0,a0,a5
2300725e:	479d                	li	a5,7
23007260:	00a797b3          	sll	a5,a5,a0
23007264:	fff7c793          	not	a5,a5
23007268:	8ff5                	and	a5,a5,a3
2300726a:	00a59533          	sll	a0,a1,a0
2300726e:	8d5d                	or	a0,a0,a5
        BL_WR_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET1, tmpVal);
23007270:	1ca72023          	sw	a0,448(a4)
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
        BL_WR_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET4, tmpVal);
    }

    return SUCCESS;
}
23007274:	4501                	li	a0,0
23007276:	8082                	ret
    } else if (gpioPin < GLB_GPIO_PIN_20) {
23007278:	47cd                	li	a5,19
2300727a:	02a7e863          	bltu	a5,a0,230072aa <GLB_Set_GPIO_IntMod+0x64>
        tmpGpioPin = gpioPin - GLB_GPIO_PIN_10;
2300727e:	1559                	addi	a0,a0,-10
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET2);
23007280:	40000737          	lui	a4,0x40000
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
23007284:	00151793          	slli	a5,a0,0x1
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET2);
23007288:	1c472683          	lw	a3,452(a4) # 400001c4 <__dtcm_load_addr+0x1cfefa44>
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
2300728c:	953e                	add	a0,a0,a5
2300728e:	479d                	li	a5,7
23007290:	00a797b3          	sll	a5,a5,a0
23007294:	fff7c793          	not	a5,a5
23007298:	8ff5                	and	a5,a5,a3
2300729a:	00a59533          	sll	a0,a1,a0
2300729e:	00f565b3          	or	a1,a0,a5
        BL_WR_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET2, tmpVal);
230072a2:	1cb72223          	sw	a1,452(a4)
}
230072a6:	4501                	li	a0,0
230072a8:	8082                	ret
    } else if (gpioPin < GLB_GPIO_PIN_30) {
230072aa:	47f5                	li	a5,29
230072ac:	02a7e863          	bltu	a5,a0,230072dc <GLB_Set_GPIO_IntMod+0x96>
        tmpGpioPin = gpioPin - GLB_GPIO_PIN_20;
230072b0:	1531                	addi	a0,a0,-20
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET3);
230072b2:	40000737          	lui	a4,0x40000
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
230072b6:	00151793          	slli	a5,a0,0x1
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET3);
230072ba:	1c872683          	lw	a3,456(a4) # 400001c8 <__dtcm_load_addr+0x1cfefa48>
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
230072be:	953e                	add	a0,a0,a5
230072c0:	479d                	li	a5,7
230072c2:	00a797b3          	sll	a5,a5,a0
230072c6:	fff7c793          	not	a5,a5
230072ca:	8ff5                	and	a5,a5,a3
230072cc:	00a59533          	sll	a0,a1,a0
230072d0:	00f565b3          	or	a1,a0,a5
        BL_WR_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET3, tmpVal);
230072d4:	1cb72423          	sw	a1,456(a4)
}
230072d8:	4501                	li	a0,0
230072da:	8082                	ret
        tmpGpioPin = gpioPin - GLB_GPIO_PIN_30;
230072dc:	1509                	addi	a0,a0,-30
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET4);
230072de:	400006b7          	lui	a3,0x40000
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
230072e2:	00151713          	slli	a4,a0,0x1
230072e6:	953a                	add	a0,a0,a4
        tmpVal = BL_RD_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET4);
230072e8:	1cc6a603          	lw	a2,460(a3) # 400001cc <__dtcm_load_addr+0x1cfefa4c>
        tmpVal = (tmpVal & ~(0x7 << (3 * tmpGpioPin))) | (((intCtlMod << 2) | intTrgMod) << (3 * tmpGpioPin));
230072ec:	479d                	li	a5,7
230072ee:	00a797b3          	sll	a5,a5,a0
230072f2:	fff7c793          	not	a5,a5
230072f6:	8ff1                	and	a5,a5,a2
230072f8:	00a595b3          	sll	a1,a1,a0
230072fc:	8ddd                	or	a1,a1,a5
        BL_WR_REG(GLB_BASE, GLB_GPIO_INT_MODE_SET4, tmpVal);
230072fe:	1cb6a623          	sw	a1,460(a3)
}
23007302:	4501                	li	a0,0
23007304:	8082                	ret

23007306 <HBN_Set_UART_CLK_Sel>:
{
    uint32_t tmpVal;

    CHECK_PARAM(IS_HBN_UART_CLK_TYPE(clkSel));

    tmpVal = BL_RD_REG(HBN_BASE, HBN_GLB);
23007306:	4000f737          	lui	a4,0x4000f
2300730a:	5b1c                	lw	a5,48(a4)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_UART_CLK_SEL, clkSel);
2300730c:	050a                	slli	a0,a0,0x2
2300730e:	9bed                	andi	a5,a5,-5
23007310:	8d5d                	or	a0,a0,a5
    BL_WR_REG(HBN_BASE, HBN_GLB, tmpVal);
23007312:	db08                	sw	a0,48(a4)

    return SUCCESS;
}
23007314:	4501                	li	a0,0
23007316:	8082                	ret

23007318 <HBN_Set_XCLK_CLK_Sel>:
    uint32_t tmpVal;
    uint32_t tmpVal2;

    CHECK_PARAM(IS_HBN_XCLK_CLK_TYPE(xClk));

    tmpVal = BL_RD_REG(HBN_BASE, HBN_GLB);
23007318:	4000f7b7          	lui	a5,0x4000f
2300731c:	5b9c                	lw	a5,48(a5)
    tmpVal2 = BL_GET_REG_BITS_VAL(tmpVal, HBN_ROOT_CLK_SEL);

    switch (xClk) {
2300731e:	c11d                	beqz	a0,23007344 <HBN_Set_XCLK_CLK_Sel+0x2c>
23007320:	4705                	li	a4,1
23007322:	00e51463          	bne	a0,a4,2300732a <HBN_Set_XCLK_CLK_Sel+0x12>

        default:
            break;
    }

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_ROOT_CLK_SEL, tmpVal2);
23007326:	0017e793          	ori	a5,a5,1
    BL_WR_REG(HBN_BASE, HBN_GLB, tmpVal);
2300732a:	4000f737          	lui	a4,0x4000f
2300732e:	db1c                	sw	a5,48(a4)
    HBN_CLK_SET_DUMMY_WAIT;
23007330:	0001                	nop
23007332:	0001                	nop
23007334:	0001                	nop
23007336:	0001                	nop
23007338:	0001                	nop
2300733a:	0001                	nop
2300733c:	0001                	nop
2300733e:	0001                	nop

    return SUCCESS;
}
23007340:	4501                	li	a0,0
23007342:	8082                	ret
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_ROOT_CLK_SEL, tmpVal2);
23007344:	9bf9                	andi	a5,a5,-2
            break;
23007346:	b7d5                	j	2300732a <HBN_Set_XCLK_CLK_Sel+0x12>

23007348 <HBN_Set_BOR_Cfg>:
*******************************************************************************/
BL_Err_Type HBN_Set_BOR_Cfg(HBN_BOR_CFG_Type *cfg)
{
    uint32_t tmpVal = 0;

    if (cfg->enableBorInt) {
23007348:	00154783          	lbu	a5,1(a0)
2300734c:	c3b9                	beqz	a5,23007392 <HBN_Set_BOR_Cfg+0x4a>
    tmpVal = BL_RD_REG(HBN_BASE, HBN_IRQ_MODE);
2300734e:	4000f737          	lui	a4,0x4000f
23007352:	4b5c                	lw	a5,20(a4)
    tmpVal = BL_SET_REG_BIT(tmpVal, HBN_IRQ_BOR_EN);
23007354:	000406b7          	lui	a3,0x40
23007358:	8fd5                	or	a5,a5,a3
    BL_WR_REG(HBN_BASE, HBN_IRQ_MODE, tmpVal);
2300735a:	cb5c                	sw	a5,20(a4)
        HBN_Enable_BOR_IRQ();
    } else {
        HBN_Disable_BOR_IRQ();
    }

    tmpVal = BL_RD_REG(HBN_BASE, HBN_MISC);
2300735c:	4000f7b7          	lui	a5,0x4000f
23007360:	57d8                	lw	a4,44(a5)

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_BOR_VTH, cfg->borThreshold);
23007362:	00254783          	lbu	a5,2(a0)

    if (cfg->enablePorInBor) {
23007366:	00354683          	lbu	a3,3(a0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_BOR_VTH, cfg->borThreshold);
2300736a:	9b75                	andi	a4,a4,-3
2300736c:	0786                	slli	a5,a5,0x1
2300736e:	8fd9                	or	a5,a5,a4
        tmpVal = BL_SET_REG_BIT(tmpVal, HBN_BOR_SEL);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, HBN_BOR_SEL);
23007370:	ffe7f713          	andi	a4,a5,-2
    if (cfg->enablePorInBor) {
23007374:	c299                	beqz	a3,2300737a <HBN_Set_BOR_Cfg+0x32>
        tmpVal = BL_SET_REG_BIT(tmpVal, HBN_BOR_SEL);
23007376:	0017e713          	ori	a4,a5,1
    }

    if (cfg->enableBor) {
2300737a:	00054683          	lbu	a3,0(a0)
        tmpVal = BL_SET_REG_BIT(tmpVal, HBN_PU_BOR);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, HBN_PU_BOR);
2300737e:	ffb77793          	andi	a5,a4,-5
    if (cfg->enableBor) {
23007382:	c299                	beqz	a3,23007388 <HBN_Set_BOR_Cfg+0x40>
        tmpVal = BL_SET_REG_BIT(tmpVal, HBN_PU_BOR);
23007384:	00476793          	ori	a5,a4,4
    }

    BL_WR_REG(HBN_BASE, HBN_MISC, tmpVal);
23007388:	4000f737          	lui	a4,0x4000f
2300738c:	d75c                	sw	a5,44(a4)

    return SUCCESS;
}
2300738e:	4501                	li	a0,0
23007390:	8082                	ret
    tmpVal = BL_RD_REG(HBN_BASE, HBN_IRQ_MODE);
23007392:	4000f6b7          	lui	a3,0x4000f
23007396:	4adc                	lw	a5,20(a3)
    tmpVal = BL_CLR_REG_BIT(tmpVal, HBN_IRQ_BOR_EN);
23007398:	fffc0737          	lui	a4,0xfffc0
2300739c:	177d                	addi	a4,a4,-1
2300739e:	8ff9                	and	a5,a5,a4
    BL_WR_REG(HBN_BASE, HBN_IRQ_MODE, tmpVal);
230073a0:	cadc                	sw	a5,20(a3)
    return SUCCESS;
230073a2:	bf6d                	j	2300735c <HBN_Set_BOR_Cfg+0x14>

230073a4 <I2C_Init>:
 *
 * @return None
 *
*******************************************************************************/
void I2C_Init(I2C_ID_Type i2cNo, I2C_Direction_Type direct, I2C_Transfer_Cfg *cfg)
{
230073a4:	1141                	addi	sp,sp,-16
230073a6:	c226                	sw	s1,4(sp)

    /* Check the parameters */
    CHECK_PARAM(IS_I2C_ID_TYPE(i2cNo));

    /* Disable clock gate */
    GLB_AHB_Slave1_Clock_Gate(DISABLE, BL_AHB_SLAVE1_I2C);
230073a8:	4501                	li	a0,0
{
230073aa:	84ae                	mv	s1,a1
    GLB_AHB_Slave1_Clock_Gate(DISABLE, BL_AHB_SLAVE1_I2C);
230073ac:	45cd                	li	a1,19
{
230073ae:	c422                	sw	s0,8(sp)
230073b0:	c606                	sw	ra,12(sp)
230073b2:	8432                	mv	s0,a2
    GLB_AHB_Slave1_Clock_Gate(DISABLE, BL_AHB_SLAVE1_I2C);
230073b4:	c47ff0ef          	jal	ra,23006ffa <GLB_AHB_Slave1_Clock_Gate>

    /* I2C write config */
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
230073b8:	4000a7b7          	lui	a5,0x4000a
230073bc:	3007a703          	lw	a4,768(a5) # 4000a300 <__dtcm_load_addr+0x1cff9b80>

    if (direct == I2C_WRITE) {
        tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_PKT_DIR);
230073c0:	ffd77793          	andi	a5,a4,-3
    if (direct == I2C_WRITE) {
230073c4:	c099                	beqz	s1,230073ca <I2C_Init+0x26>
230073c6:	00276793          	ori	a5,a4,2
    } else {
        tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_PKT_DIR);
    }

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_SLV_ADDR, cfg->slaveAddr);
230073ca:	00044703          	lbu	a4,0(s0)
230073ce:	7661                	lui	a2,0xffff8
230073d0:	0ff60613          	addi	a2,a2,255 # ffff80ff <__HeapLimit+0xbdfc80ff>

    if (cfg->subAddrSize > 0) {
230073d4:	00244683          	lbu	a3,2(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_SLV_ADDR, cfg->slaveAddr);
230073d8:	8ff1                	and	a5,a5,a2
230073da:	0722                	slli	a4,a4,0x8
230073dc:	8f5d                	or	a4,a4,a5
        tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_SUB_ADDR_EN);
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_SUB_ADDR_BC, cfg->subAddrSize - 1);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_SUB_ADDR_EN);
230073de:	fef77613          	andi	a2,a4,-17
    if (cfg->subAddrSize > 0) {
230073e2:	ca81                	beqz	a3,230073f2 <I2C_Init+0x4e>
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_SUB_ADDR_BC, cfg->subAddrSize - 1);
230073e4:	16fd                	addi	a3,a3,-1
230073e6:	0696                	slli	a3,a3,0x5
230073e8:	f9f77713          	andi	a4,a4,-97
230073ec:	8f55                	or	a4,a4,a3
230073ee:	01076613          	ori	a2,a4,16
    }

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PKT_LEN, cfg->dataSize - 1);
230073f2:	00845783          	lhu	a5,8(s0)
230073f6:	ff010737          	lui	a4,0xff010
230073fa:	177d                	addi	a4,a4,-1
230073fc:	17fd                	addi	a5,a5,-1
230073fe:	8f71                	and	a4,a4,a2
23007400:	07c2                	slli	a5,a5,0x10
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
23007402:	4000a6b7          	lui	a3,0x4000a
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PKT_LEN, cfg->dataSize - 1);
23007406:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
23007408:	30f6a023          	sw	a5,768(a3) # 4000a300 <__dtcm_load_addr+0x1cff9b80>

    /* Set sub address */
    BL_WR_REG(I2Cx, I2C_SUB_ADDR, cfg->subAddr);
2300740c:	405c                	lw	a5,4(s0)

#ifndef BFLB_USE_HAL_DRIVER
    Interrupt_Handler_Register(I2C_IRQn, I2C_IRQHandler);
#endif
}
2300740e:	40b2                	lw	ra,12(sp)
23007410:	4422                	lw	s0,8(sp)
    BL_WR_REG(I2Cx, I2C_SUB_ADDR, cfg->subAddr);
23007412:	30f6a423          	sw	a5,776(a3)
}
23007416:	4492                	lw	s1,4(sp)
23007418:	0141                	addi	sp,sp,16
2300741a:	8082                	ret

2300741c <I2C_SetPrd>:

    /* Check the parameters */
    CHECK_PARAM(IS_I2C_ID_TYPE(i2cNo));

    //phase_cycles = (32000000 / phase / 4) - 1;
    tmpVal = BL_RD_REG(I2Cx, I2C_PRD_START);
2300741c:	4000a637          	lui	a2,0x4000a
23007420:	31062783          	lw	a5,784(a2) # 4000a310 <__dtcm_load_addr+0x1cff9b90>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_0, phase);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_1, phase);
23007424:	7341                	lui	t1,0xffff0
23007426:	0ff30313          	addi	t1,t1,255 # ffff00ff <__HeapLimit+0xbdfc00ff>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_0, phase);
2300742a:	f007f793          	andi	a5,a5,-256
2300742e:	8fcd                	or	a5,a5,a1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_1, phase);
23007430:	00859693          	slli	a3,a1,0x8
23007434:	0067f7b3          	and	a5,a5,t1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_2, phase);
23007438:	ff0108b7          	lui	a7,0xff010
2300743c:	18fd                	addi	a7,a7,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_1, phase);
2300743e:	8fd5                	or	a5,a5,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_2, phase);
23007440:	01059713          	slli	a4,a1,0x10
23007444:	0117f7b3          	and	a5,a5,a7
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_3, phase);
23007448:	01000837          	lui	a6,0x1000
2300744c:	187d                	addi	a6,a6,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_2, phase);
2300744e:	8fd9                	or	a5,a5,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_S_PH_3, phase);
23007450:	01859513          	slli	a0,a1,0x18
23007454:	0107f7b3          	and	a5,a5,a6
23007458:	8fc9                	or	a5,a5,a0
    BL_WR_REG(I2Cx, I2C_PRD_START, tmpVal);
2300745a:	30f62823          	sw	a5,784(a2)
    tmpVal = BL_RD_REG(I2Cx, I2C_PRD_STOP);
2300745e:	31462783          	lw	a5,788(a2)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_P_PH_0, phase);
23007462:	f007f793          	andi	a5,a5,-256
23007466:	8fcd                	or	a5,a5,a1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_P_PH_1, phase);
23007468:	0067f7b3          	and	a5,a5,t1
2300746c:	8fd5                	or	a5,a5,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_P_PH_2, phase);
2300746e:	0117f7b3          	and	a5,a5,a7
23007472:	8fd9                	or	a5,a5,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_P_PH_3, phase);
23007474:	0107f7b3          	and	a5,a5,a6
23007478:	8fc9                	or	a5,a5,a0
    BL_WR_REG(I2Cx, I2C_PRD_STOP, tmpVal);
2300747a:	30f62a23          	sw	a5,788(a2)
    tmpVal = BL_RD_REG(I2Cx, I2C_PRD_DATA);
2300747e:	31862783          	lw	a5,792(a2)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_D_PH_0, phase);
23007482:	f007f793          	andi	a5,a5,-256
23007486:	8ddd                	or	a1,a1,a5
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_D_PH_1, phase);
23007488:	0065f5b3          	and	a1,a1,t1
2300748c:	8dd5                	or	a1,a1,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_D_PH_2, phase);
2300748e:	0115f5b3          	and	a1,a1,a7
23007492:	8f4d                	or	a4,a4,a1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, I2C_CR_I2C_PRD_D_PH_3, phase);
23007494:	01077733          	and	a4,a4,a6
23007498:	8f49                	or	a4,a4,a0
    BL_WR_REG(I2Cx, I2C_PRD_DATA, tmpVal);
2300749a:	30e62c23          	sw	a4,792(a2)
}
2300749e:	8082                	ret

230074a0 <I2C_MasterSendBlocking>:
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type I2C_MasterSendBlocking(I2C_ID_Type i2cNo, I2C_Transfer_Cfg *cfg)
{
230074a0:	1141                	addi	sp,sp,-16
230074a2:	c422                	sw	s0,8(sp)
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
230074a4:	4000a437          	lui	s0,0x4000a
230074a8:	30042783          	lw	a5,768(s0) # 4000a300 <__dtcm_load_addr+0x1cff9b80>
{
230074ac:	c226                	sw	s1,4(sp)
230074ae:	c606                	sw	ra,12(sp)
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
230074b0:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
230074b2:	30f42023          	sw	a5,768(s0)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
230074b6:	38042783          	lw	a5,896(s0)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230074ba:	00190737          	lui	a4,0x190
{
230074be:	84ae                	mv	s1,a1
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
230074c0:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
230074c4:	38f42023          	sw	a5,896(s0)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
230074c8:	30442783          	lw	a5,772(s0)

    /* Check the parameters */
    CHECK_PARAM(IS_I2C_ID_TYPE(i2cNo));

    I2C_Disable(i2cNo);
    I2C_Init(i2cNo, I2C_WRITE, cfg);
230074cc:	862e                	mv	a2,a1
230074ce:	4581                	li	a1,0
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230074d0:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
230074d2:	30f42223          	sw	a5,772(s0)
    I2C_Init(i2cNo, I2C_WRITE, cfg);
230074d6:	ecfff0ef          	jal	ra,230073a4 <I2C_Init>
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
230074da:	30042783          	lw	a5,768(s0)
    I2C_Enable(i2cNo);

    /* Set I2C write data */
    for (i = 0; i < cfg->dataSize; i++) {
230074de:	0084d503          	lhu	a0,8(s1)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
230074e2:	0017e793          	ori	a5,a5,1
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
230074e6:	30f42023          	sw	a5,768(s0)
    for (i = 0; i < cfg->dataSize; i++) {
230074ea:	c535                	beqz	a0,23007556 <I2C_MasterSendBlocking+0xb6>
        temp += (cfg->data[i] << ((i % 4) * 8));
230074ec:	00c4a803          	lw	a6,12(s1)
230074f0:	4685                	li	a3,1
230074f2:	0004e8b7          	lui	a7,0x4e
230074f6:	00084583          	lbu	a1,0(a6) # 1000000 <StackSize+0xfff000>

        if ((i + 1) % 4 == 0) {
            timeOut = I2C_FIFO_STATUS_TIMEOUT;

            while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_TX_FIFO_CNT) == 0) {
230074fa:	4000a637          	lui	a2,0x4000a
    for (i = 0; i < cfg->dataSize; i++) {
230074fe:	0ff6f793          	zext.b	a5,a3
23007502:	86be                	mv	a3,a5
23007504:	04a7f163          	bgeu	a5,a0,23007546 <I2C_MasterSendBlocking+0xa6>
        temp += (cfg->data[i] << ((i % 4) * 8));
23007508:	00d807b3          	add	a5,a6,a3
2300750c:	0007c783          	lbu	a5,0(a5)
23007510:	0036f713          	andi	a4,a3,3
23007514:	070e                	slli	a4,a4,0x3
        if ((i + 1) % 4 == 0) {
23007516:	0685                	addi	a3,a3,1
        temp += (cfg->data[i] << ((i % 4) * 8));
23007518:	00e797b3          	sll	a5,a5,a4
        if ((i + 1) % 4 == 0) {
2300751c:	0036f713          	andi	a4,a3,3
        temp += (cfg->data[i] << ((i % 4) * 8));
23007520:	95be                	add	a1,a1,a5
        if ((i + 1) % 4 == 0) {
23007522:	ff71                	bnez	a4,230074fe <I2C_MasterSendBlocking+0x5e>
23007524:	20088713          	addi	a4,a7,512 # 4e200 <StackSize+0x4d200>
23007528:	a011                	j	2300752c <I2C_MasterSendBlocking+0x8c>
                timeOut--;

                if (timeOut == 0) {
2300752a:	c369                	beqz	a4,230075ec <I2C_MasterSendBlocking+0x14c>
            while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_TX_FIFO_CNT) == 0) {
2300752c:	38462783          	lw	a5,900(a2) # 4000a384 <__dtcm_load_addr+0x1cff9c04>
                if (timeOut == 0) {
23007530:	177d                	addi	a4,a4,-1
            while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_TX_FIFO_CNT) == 0) {
23007532:	8b8d                	andi	a5,a5,3
23007534:	dbfd                	beqz	a5,2300752a <I2C_MasterSendBlocking+0x8a>
                    I2C_Disable(i2cNo);
                    return TIMEOUT;
                }
            }

            BL_WR_REG(I2Cx, I2C_FIFO_WDATA, temp);
23007536:	38b62423          	sw	a1,904(a2)
    for (i = 0; i < cfg->dataSize; i++) {
2300753a:	0ff6f793          	zext.b	a5,a3
            temp = 0;
2300753e:	4581                	li	a1,0
    for (i = 0; i < cfg->dataSize; i++) {
23007540:	86be                	mv	a3,a5
23007542:	fca7e3e3          	bltu	a5,a0,23007508 <I2C_MasterSendBlocking+0x68>
        }
    }

    if ((cfg->dataSize % 4) != 0) {
23007546:	0004e737          	lui	a4,0x4e
2300754a:	890d                	andi	a0,a0,3
2300754c:	20070713          	addi	a4,a4,512 # 4e200 <StackSize+0x4d200>
        timeOut = I2C_FIFO_STATUS_TIMEOUT;

        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_TX_FIFO_CNT) == 0) {
23007550:	4000a6b7          	lui	a3,0x4000a
    if ((cfg->dataSize % 4) != 0) {
23007554:	ed31                	bnez	a0,230075b0 <I2C_MasterSendBlocking+0x110>
23007556:	0004e7b7          	lui	a5,0x4e
2300755a:	20078793          	addi	a5,a5,512 # 4e200 <StackSize+0x4d200>
    tmpVal = BL_RD_REG(I2Cx, I2C_BUS_BUSY);
2300755e:	4000a737          	lui	a4,0x4000a
23007562:	30c72503          	lw	a0,780(a4) # 4000a30c <__dtcm_load_addr+0x1cff9b8c>
    timeOut = I2C_FIFO_STATUS_TIMEOUT;

    while (I2C_IsBusy(i2cNo) || !I2C_TransferEndStatus(i2cNo)) {
        timeOut--;

        if (timeOut == 0) {
23007566:	17fd                	addi	a5,a5,-1
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
23007568:	30470613          	addi	a2,a4,772
    return ((BL_IS_REG_BIT_SET(tmpVal, I2C_STS_I2C_BUS_BUSY)) ? SET : RESET);
2300756c:	8905                	andi	a0,a0,1
    while (I2C_IsBusy(i2cNo) || !I2C_TransferEndStatus(i2cNo)) {
2300756e:	e509                	bnez	a0,23007578 <I2C_MasterSendBlocking+0xd8>
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
23007570:	30472683          	lw	a3,772(a4)
    while (I2C_IsBusy(i2cNo) || !I2C_TransferEndStatus(i2cNo)) {
23007574:	8a85                	andi	a3,a3,1
23007576:	e6a9                	bnez	a3,230075c0 <I2C_MasterSendBlocking+0x120>
        if (timeOut == 0) {
23007578:	f7ed                	bnez	a5,23007562 <I2C_MasterSendBlocking+0xc2>
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
2300757a:	4000a7b7          	lui	a5,0x4000a
2300757e:	3007a703          	lw	a4,768(a5) # 4000a300 <__dtcm_load_addr+0x1cff9b80>
        }
    }

    I2C_Disable(i2cNo);
    return SUCCESS;
}
23007582:	40b2                	lw	ra,12(sp)
23007584:	4422                	lw	s0,8(sp)
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
23007586:	9b79                	andi	a4,a4,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
23007588:	30e7a023          	sw	a4,768(a5)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
2300758c:	3807a703          	lw	a4,896(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
23007590:	001906b7          	lui	a3,0x190
}
23007594:	4492                	lw	s1,4(sp)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
23007596:	00c76713          	ori	a4,a4,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
2300759a:	38e7a023          	sw	a4,896(a5)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
2300759e:	3047a703          	lw	a4,772(a5)
            return TIMEOUT;
230075a2:	4509                	li	a0,2
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230075a4:	8f55                	or	a4,a4,a3
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
230075a6:	30e7a223          	sw	a4,772(a5)
}
230075aa:	0141                	addi	sp,sp,16
230075ac:	8082                	ret
            if (timeOut == 0) {
230075ae:	c73d                	beqz	a4,2300761c <I2C_MasterSendBlocking+0x17c>
        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_TX_FIFO_CNT) == 0) {
230075b0:	3846a783          	lw	a5,900(a3) # 190384 <StackSize+0x18f384>
            if (timeOut == 0) {
230075b4:	177d                	addi	a4,a4,-1
        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_TX_FIFO_CNT) == 0) {
230075b6:	8b8d                	andi	a5,a5,3
230075b8:	dbfd                	beqz	a5,230075ae <I2C_MasterSendBlocking+0x10e>
        BL_WR_REG(I2Cx, I2C_FIFO_WDATA, temp);
230075ba:	38b6a423          	sw	a1,904(a3)
230075be:	bf61                	j	23007556 <I2C_MasterSendBlocking+0xb6>
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
230075c0:	30072783          	lw	a5,768(a4)
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
230075c4:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
230075c6:	30f72023          	sw	a5,768(a4)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
230075ca:	38072783          	lw	a5,896(a4)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
230075ce:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
230075d2:	38f72023          	sw	a5,896(a4)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
230075d6:	30472783          	lw	a5,772(a4)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230075da:	00190737          	lui	a4,0x190
230075de:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
230075e0:	c21c                	sw	a5,0(a2)
}
230075e2:	40b2                	lw	ra,12(sp)
230075e4:	4422                	lw	s0,8(sp)
230075e6:	4492                	lw	s1,4(sp)
230075e8:	0141                	addi	sp,sp,16
230075ea:	8082                	ret
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
230075ec:	30062783          	lw	a5,768(a2)
}
230075f0:	40b2                	lw	ra,12(sp)
230075f2:	4422                	lw	s0,8(sp)
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
230075f4:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
230075f6:	30f62023          	sw	a5,768(a2)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
230075fa:	38062783          	lw	a5,896(a2)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230075fe:	00190737          	lui	a4,0x190
}
23007602:	4492                	lw	s1,4(sp)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
23007604:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
23007608:	38f62023          	sw	a5,896(a2)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
2300760c:	30462783          	lw	a5,772(a2)
                    return TIMEOUT;
23007610:	4509                	li	a0,2
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
23007612:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
23007614:	30f62223          	sw	a5,772(a2)
}
23007618:	0141                	addi	sp,sp,16
2300761a:	8082                	ret
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
2300761c:	3006a783          	lw	a5,768(a3)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
23007620:	00190737          	lui	a4,0x190
                return TIMEOUT;
23007624:	4509                	li	a0,2
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
23007626:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
23007628:	30f6a023          	sw	a5,768(a3)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
2300762c:	3806a783          	lw	a5,896(a3)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
23007630:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
23007634:	38f6a023          	sw	a5,896(a3)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
23007638:	3046a783          	lw	a5,772(a3)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
2300763c:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
2300763e:	30f6a223          	sw	a5,772(a3)
}
23007642:	b745                	j	230075e2 <I2C_MasterSendBlocking+0x142>

23007644 <I2C_MasterReceiveBlocking>:
 *
 * @return SUCCESS or ERROR
 *
*******************************************************************************/
BL_Err_Type I2C_MasterReceiveBlocking(I2C_ID_Type i2cNo, I2C_Transfer_Cfg *cfg)
{
23007644:	1141                	addi	sp,sp,-16
23007646:	c226                	sw	s1,4(sp)
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
23007648:	4000a4b7          	lui	s1,0x4000a
2300764c:	3004a783          	lw	a5,768(s1) # 4000a300 <__dtcm_load_addr+0x1cff9b80>
{
23007650:	c422                	sw	s0,8(sp)
23007652:	c606                	sw	ra,12(sp)
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
23007654:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
23007656:	30f4a023          	sw	a5,768(s1)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
2300765a:	3804a783          	lw	a5,896(s1)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
2300765e:	00190737          	lui	a4,0x190

    /* Check the parameters */
    CHECK_PARAM(IS_I2C_ID_TYPE(i2cNo));

    I2C_Disable(i2cNo);
    I2C_Init(i2cNo, I2C_READ, cfg);
23007662:	862e                	mv	a2,a1
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
23007664:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
23007668:	38f4a023          	sw	a5,896(s1)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
2300766c:	3044a783          	lw	a5,772(s1)
{
23007670:	842e                	mv	s0,a1
    I2C_Init(i2cNo, I2C_READ, cfg);
23007672:	4585                	li	a1,1
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
23007674:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
23007676:	30f4a223          	sw	a5,772(s1)
    I2C_Init(i2cNo, I2C_READ, cfg);
2300767a:	d2bff0ef          	jal	ra,230073a4 <I2C_Init>
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
2300767e:	3004a783          	lw	a5,768(s1)
    I2C_Enable(i2cNo);

    /* Read I2C data */
    while (cfg->dataSize - i >= 4) {
23007682:	00845703          	lhu	a4,8(s0)
23007686:	460d                	li	a2,3
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
23007688:	0017e793          	ori	a5,a5,1
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
2300768c:	30f4a023          	sw	a5,768(s1)
    uint8_t i = 0;
23007690:	4501                	li	a0,0
    while (cfg->dataSize - i >= 4) {
23007692:	4581                	li	a1,0
23007694:	06e67563          	bgeu	a2,a4,230076fe <I2C_MasterReceiveBlocking+0xba>
23007698:	0004e8b7          	lui	a7,0x4e
2300769c:	4000a6b7          	lui	a3,0x4000a
230076a0:	430d                	li	t1,3
    uint8_t i = 0;
230076a2:	20088713          	addi	a4,a7,512 # 4e200 <StackSize+0x4d200>
230076a6:	a011                	j	230076aa <I2C_MasterReceiveBlocking+0x66>
        timeOut = I2C_FIFO_STATUS_TIMEOUT;

        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_RX_FIFO_CNT) == 0) {
            timeOut--;

            if (timeOut == 0) {
230076a8:	c76d                	beqz	a4,23007792 <I2C_MasterReceiveBlocking+0x14e>
        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_RX_FIFO_CNT) == 0) {
230076aa:	3846a783          	lw	a5,900(a3) # 4000a384 <__dtcm_load_addr+0x1cff9c04>
            if (timeOut == 0) {
230076ae:	177d                	addi	a4,a4,-1
        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_RX_FIFO_CNT) == 0) {
230076b0:	83a1                	srli	a5,a5,0x8
230076b2:	8b8d                	andi	a5,a5,3
230076b4:	dbf5                	beqz	a5,230076a8 <I2C_MasterReceiveBlocking+0x64>
                return TIMEOUT;
            }
        }

        temp = BL_RD_REG(I2Cx, I2C_FIFO_RDATA);
        PUT_UINT32_LE(temp, cfg->data, i);
230076b6:	4458                	lw	a4,12(s0)
        temp = BL_RD_REG(I2Cx, I2C_FIFO_RDATA);
230076b8:	38c6a783          	lw	a5,908(a3)
        i += 4;
230076bc:	00450613          	addi	a2,a0,4
        PUT_UINT32_LE(temp, cfg->data, i);
230076c0:	972a                	add	a4,a4,a0
230076c2:	00f70023          	sb	a5,0(a4) # 190000 <StackSize+0x18f000>
230076c6:	4458                	lw	a4,12(s0)
230076c8:	0087d813          	srli	a6,a5,0x8
230076cc:	0107d593          	srli	a1,a5,0x10
230076d0:	972a                	add	a4,a4,a0
230076d2:	010700a3          	sb	a6,1(a4)
230076d6:	4458                	lw	a4,12(s0)
230076d8:	83e1                	srli	a5,a5,0x18
230076da:	972a                	add	a4,a4,a0
230076dc:	00b70123          	sb	a1,2(a4)
230076e0:	4458                	lw	a4,12(s0)
230076e2:	953a                	add	a0,a0,a4
230076e4:	00f501a3          	sb	a5,3(a0)
    while (cfg->dataSize - i >= 4) {
230076e8:	00845703          	lhu	a4,8(s0)
        i += 4;
230076ec:	0ff67513          	zext.b	a0,a2
    while (cfg->dataSize - i >= 4) {
230076f0:	40a707b3          	sub	a5,a4,a0
230076f4:	faf347e3          	blt	t1,a5,230076a2 <I2C_MasterReceiveBlocking+0x5e>
    }

    if (i < cfg->dataSize) {
230076f8:	01051593          	slli	a1,a0,0x10
230076fc:	81c1                	srli	a1,a1,0x10
230076fe:	04e5f263          	bgeu	a1,a4,23007742 <I2C_MasterReceiveBlocking+0xfe>
23007702:	0004e6b7          	lui	a3,0x4e
23007706:	20068693          	addi	a3,a3,512 # 4e200 <StackSize+0x4d200>
        timeOut = I2C_FIFO_STATUS_TIMEOUT;

        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_RX_FIFO_CNT) == 0) {
2300770a:	4000a637          	lui	a2,0x4000a
2300770e:	a011                	j	23007712 <I2C_MasterReceiveBlocking+0xce>
            timeOut--;

            if (timeOut == 0) {
23007710:	cef9                	beqz	a3,230077ee <I2C_MasterReceiveBlocking+0x1aa>
        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_RX_FIFO_CNT) == 0) {
23007712:	38462783          	lw	a5,900(a2) # 4000a384 <__dtcm_load_addr+0x1cff9c04>
            if (timeOut == 0) {
23007716:	16fd                	addi	a3,a3,-1
        while (BL_GET_REG_BITS_VAL(BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_1), I2C_RX_FIFO_CNT) == 0) {
23007718:	83a1                	srli	a5,a5,0x8
2300771a:	8b8d                	andi	a5,a5,3
2300771c:	dbf5                	beqz	a5,23007710 <I2C_MasterReceiveBlocking+0xcc>
                I2C_Disable(i2cNo);
                return TIMEOUT;
            }
        }

        temp = BL_RD_REG(I2Cx, I2C_FIFO_RDATA);
2300771e:	38c62683          	lw	a3,908(a2)

        while (i < cfg->dataSize) {
23007722:	02e5f063          	bgeu	a1,a4,23007742 <I2C_MasterReceiveBlocking+0xfe>
            cfg->data[i] = (temp & 0xff);
23007726:	445c                	lw	a5,12(s0)
            temp = (temp >> 8);
            i++;
23007728:	00150713          	addi	a4,a0,1
        while (i < cfg->dataSize) {
2300772c:	0ff77613          	zext.b	a2,a4
            cfg->data[i] = (temp & 0xff);
23007730:	953e                	add	a0,a0,a5
23007732:	00d50023          	sb	a3,0(a0)
        while (i < cfg->dataSize) {
23007736:	00845783          	lhu	a5,8(s0)
            temp = (temp >> 8);
2300773a:	82a1                	srli	a3,a3,0x8
            i++;
2300773c:	8532                	mv	a0,a2
        while (i < cfg->dataSize) {
2300773e:	fef664e3          	bltu	a2,a5,23007726 <I2C_MasterReceiveBlocking+0xe2>
23007742:	0004e7b7          	lui	a5,0x4e
23007746:	20078793          	addi	a5,a5,512 # 4e200 <StackSize+0x4d200>
    tmpVal = BL_RD_REG(I2Cx, I2C_BUS_BUSY);
2300774a:	4000a737          	lui	a4,0x4000a
2300774e:	30c72503          	lw	a0,780(a4) # 4000a30c <__dtcm_load_addr+0x1cff9b8c>
    timeOut = I2C_FIFO_STATUS_TIMEOUT;

    while (I2C_IsBusy(i2cNo) || !I2C_TransferEndStatus(i2cNo)) {
        timeOut--;

        if (timeOut == 0) {
23007752:	17fd                	addi	a5,a5,-1
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
23007754:	30470613          	addi	a2,a4,772
    return ((BL_IS_REG_BIT_SET(tmpVal, I2C_STS_I2C_BUS_BUSY)) ? SET : RESET);
23007758:	8905                	andi	a0,a0,1
    while (I2C_IsBusy(i2cNo) || !I2C_TransferEndStatus(i2cNo)) {
2300775a:	e509                	bnez	a0,23007764 <I2C_MasterReceiveBlocking+0x120>
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
2300775c:	30472683          	lw	a3,772(a4)
    while (I2C_IsBusy(i2cNo) || !I2C_TransferEndStatus(i2cNo)) {
23007760:	8a85                	andi	a3,a3,1
23007762:	e2a5                	bnez	a3,230077c2 <I2C_MasterReceiveBlocking+0x17e>
        if (timeOut == 0) {
23007764:	f7ed                	bnez	a5,2300774e <I2C_MasterReceiveBlocking+0x10a>
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
23007766:	4000a7b7          	lui	a5,0x4000a
2300776a:	3007a703          	lw	a4,768(a5) # 4000a300 <__dtcm_load_addr+0x1cff9b80>
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
2300776e:	001906b7          	lui	a3,0x190
            I2C_Disable(i2cNo);
            return TIMEOUT;
23007772:	4509                	li	a0,2
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
23007774:	9b79                	andi	a4,a4,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
23007776:	30e7a023          	sw	a4,768(a5)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
2300777a:	3807a703          	lw	a4,896(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
2300777e:	00c76713          	ori	a4,a4,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
23007782:	38e7a023          	sw	a4,896(a5)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
23007786:	3047a703          	lw	a4,772(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
2300778a:	8f55                	or	a4,a4,a3
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
2300778c:	30e7a223          	sw	a4,772(a5)
}
23007790:	a025                	j	230077b8 <I2C_MasterReceiveBlocking+0x174>
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
23007792:	3006a783          	lw	a5,768(a3) # 190300 <StackSize+0x18f300>
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
23007796:	00190737          	lui	a4,0x190
                return TIMEOUT;
2300779a:	4509                	li	a0,2
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
2300779c:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
2300779e:	30f6a023          	sw	a5,768(a3)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
230077a2:	3806a783          	lw	a5,896(a3)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
230077a6:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
230077aa:	38f6a023          	sw	a5,896(a3)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
230077ae:	3046a783          	lw	a5,772(a3)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230077b2:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
230077b4:	30f6a223          	sw	a5,772(a3)
        }
    }

    I2C_Disable(i2cNo);
    return SUCCESS;
}
230077b8:	40b2                	lw	ra,12(sp)
230077ba:	4422                	lw	s0,8(sp)
230077bc:	4492                	lw	s1,4(sp)
230077be:	0141                	addi	sp,sp,16
230077c0:	8082                	ret
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
230077c2:	30072783          	lw	a5,768(a4) # 190300 <StackSize+0x18f300>
}
230077c6:	40b2                	lw	ra,12(sp)
230077c8:	4422                	lw	s0,8(sp)
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
230077ca:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
230077cc:	30f72023          	sw	a5,768(a4)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
230077d0:	38072783          	lw	a5,896(a4)
}
230077d4:	4492                	lw	s1,4(sp)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
230077d6:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
230077da:	38f72023          	sw	a5,896(a4)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
230077de:	30472783          	lw	a5,772(a4)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230077e2:	00190737          	lui	a4,0x190
230077e6:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
230077e8:	c21c                	sw	a5,0(a2)
}
230077ea:	0141                	addi	sp,sp,16
230077ec:	8082                	ret
    tmpVal = BL_RD_REG(I2Cx, I2C_CONFIG);
230077ee:	30062783          	lw	a5,768(a2)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
230077f2:	00190737          	lui	a4,0x190
                return TIMEOUT;
230077f6:	4509                	li	a0,2
    tmpVal = BL_CLR_REG_BIT(tmpVal, I2C_CR_I2C_M_EN);
230077f8:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(I2Cx, I2C_CONFIG, tmpVal);
230077fa:	30f62023          	sw	a5,768(a2)
    tmpVal = BL_RD_REG(I2Cx, I2C_FIFO_CONFIG_0);
230077fe:	38062783          	lw	a5,896(a2)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_RX_FIFO_CLR);
23007802:	00c7e793          	ori	a5,a5,12
    BL_WR_REG(I2Cx, I2C_FIFO_CONFIG_0, tmpVal);
23007806:	38f62023          	sw	a5,896(a2)
    tmpVal = BL_RD_REG(I2Cx, I2C_INT_STS);
2300780a:	30462783          	lw	a5,772(a2)
    tmpVal = BL_SET_REG_BIT(tmpVal, I2C_CR_I2C_ARB_CLR);
2300780e:	8fd9                	or	a5,a5,a4
    BL_WR_REG(I2Cx, I2C_INT_STS, tmpVal);
23007810:	30f62223          	sw	a5,772(a2)
}
23007814:	b755                	j	230077b8 <I2C_MasterReceiveBlocking+0x174>

23007816 <SPI_Init>:
 *
 * @return SUCCESS
 *
*******************************************************************************/
BL_Err_Type SPI_Init(SPI_ID_Type spiNo, SPI_CFG_Type *spiCfg)
{
23007816:	1141                	addi	sp,sp,-16
23007818:	c422                	sw	s0,8(sp)
    CHECK_PARAM(IS_SPI_BIT_INVERSE_TYPE(spiCfg->bitSequence));
    CHECK_PARAM(IS_SPI_CLK_PHASE_INVERSE_TYPE(spiCfg->clkPhaseInv));
    CHECK_PARAM(IS_SPI_CLK_POLARITY_TYPE(spiCfg->clkPolarity));

    /* Disable clock gate */
    GLB_AHB_Slave1_Clock_Gate(DISABLE, BL_AHB_SLAVE1_SPI);
2300781a:	4501                	li	a0,0
{
2300781c:	842e                	mv	s0,a1
    GLB_AHB_Slave1_Clock_Gate(DISABLE, BL_AHB_SLAVE1_SPI);
2300781e:	45c9                	li	a1,18
{
23007820:	c606                	sw	ra,12(sp)
    GLB_AHB_Slave1_Clock_Gate(DISABLE, BL_AHB_SLAVE1_SPI);
23007822:	fd8ff0ef          	jal	ra,23006ffa <GLB_AHB_Slave1_Clock_Gate>

    /* spi config */
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007826:	4000a537          	lui	a0,0x4000a
2300782a:	20052583          	lw	a1,512(a0) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_DEG_EN, spiCfg->deglitchEnable);
2300782e:	00044683          	lbu	a3,0(s0)
23007832:	77fd                	lui	a5,0xfffff
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_M_CONT_EN, spiCfg->continuousEnable);
23007834:	00144603          	lbu	a2,1(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_DEG_EN, spiCfg->deglitchEnable);
23007838:	7ff78793          	addi	a5,a5,2047 # fffff7ff <__HeapLimit+0xbdfcf7ff>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_BYTE_INV, spiCfg->byteSequence);
2300783c:	00244703          	lbu	a4,2(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_DEG_EN, spiCfg->deglitchEnable);
23007840:	8dfd                	and	a1,a1,a5
23007842:	06ae                	slli	a3,a3,0xb
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_BIT_INV, spiCfg->bitSequence);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_SCLK_PH, (spiCfg->clkPhaseInv + 1) & 1);
23007844:	00444783          	lbu	a5,4(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_DEG_EN, spiCfg->deglitchEnable);
23007848:	8ecd                	or	a3,a3,a1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_M_CONT_EN, spiCfg->continuousEnable);
2300784a:	0626                	slli	a2,a2,0x9
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_BIT_INV, spiCfg->bitSequence);
2300784c:	00344583          	lbu	a1,3(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_M_CONT_EN, spiCfg->continuousEnable);
23007850:	d7f6f693          	andi	a3,a3,-641
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_BYTE_INV, spiCfg->byteSequence);
23007854:	8ed1                	or	a3,a3,a2
23007856:	071e                	slli	a4,a4,0x7
23007858:	8f55                	or	a4,a4,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_SCLK_PH, (spiCfg->clkPhaseInv + 1) & 1);
2300785a:	0785                	addi	a5,a5,1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_SCLK_POL, spiCfg->clkPolarity);
2300785c:	00544603          	lbu	a2,5(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_BIT_INV, spiCfg->bitSequence);
23007860:	059a                	slli	a1,a1,0x6
23007862:	f9f77713          	andi	a4,a4,-97
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_SCLK_PH, (spiCfg->clkPhaseInv + 1) & 1);
23007866:	0796                	slli	a5,a5,0x5
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, spiCfg->frameSize);
23007868:	00644683          	lbu	a3,6(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_SCLK_PH, (spiCfg->clkPhaseInv + 1) & 1);
2300786c:	8f4d                	or	a4,a4,a1
2300786e:	0207f793          	andi	a5,a5,32
23007872:	8fd9                	or	a5,a5,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_SCLK_POL, spiCfg->clkPolarity);
23007874:	9b8d                	andi	a5,a5,-29
23007876:	00461713          	slli	a4,a2,0x4

#ifndef BFLB_USE_HAL_DRIVER
    Interrupt_Handler_Register(SPI_IRQn, SPI_IRQHandler);
#endif
    return SUCCESS;
}
2300787a:	40b2                	lw	ra,12(sp)
2300787c:	4422                	lw	s0,8(sp)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, spiCfg->frameSize);
2300787e:	8fd9                	or	a5,a5,a4
23007880:	00269713          	slli	a4,a3,0x2
23007884:	8fd9                	or	a5,a5,a4
    BL_WR_REG(SPIx, SPI_CONFIG, tmpVal);
23007886:	20f52023          	sw	a5,512(a0)
}
2300788a:	4501                	li	a0,0
2300788c:	0141                	addi	sp,sp,16
2300788e:	8082                	ret

23007890 <SPI_ClockConfig>:

    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));

    /* Configure length of data phase1/0 and start/stop condition */
    tmpVal = BL_RD_REG(SPIx, SPI_PRD_0);
23007890:	4000a837          	lui	a6,0x4000a
23007894:	21082683          	lw	a3,528(a6) # 4000a210 <__dtcm_load_addr+0x1cff9a90>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_S, clockCfg->startLen - 1);
23007898:	0005c603          	lbu	a2,0(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, clockCfg->stopLen - 1);
2300789c:	0015c703          	lbu	a4,1(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_S, clockCfg->startLen - 1);
230078a0:	f006f693          	andi	a3,a3,-256
230078a4:	167d                	addi	a2,a2,-1
230078a6:	8e55                	or	a2,a2,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, clockCfg->stopLen - 1);
230078a8:	76c1                	lui	a3,0xffff0
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, clockCfg->dataPhase0Len - 1);
230078aa:	0025c783          	lbu	a5,2(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, clockCfg->stopLen - 1);
230078ae:	0ff68693          	addi	a3,a3,255 # ffff00ff <__HeapLimit+0xbdfc00ff>
230078b2:	177d                	addi	a4,a4,-1
230078b4:	8e75                	and	a2,a2,a3
230078b6:	0722                	slli	a4,a4,0x8
230078b8:	8f51                	or	a4,a4,a2
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, clockCfg->dataPhase0Len - 1);
230078ba:	ff010637          	lui	a2,0xff010
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_1, clockCfg->dataPhase1Len - 1);
230078be:	0035c683          	lbu	a3,3(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, clockCfg->dataPhase0Len - 1);
230078c2:	167d                	addi	a2,a2,-1
230078c4:	17fd                	addi	a5,a5,-1
230078c6:	8f71                	and	a4,a4,a2
230078c8:	07c2                	slli	a5,a5,0x10
230078ca:	8fd9                	or	a5,a5,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_1, clockCfg->dataPhase1Len - 1);
230078cc:	07a2                	slli	a5,a5,0x8
230078ce:	fff68713          	addi	a4,a3,-1
230078d2:	0762                	slli	a4,a4,0x18
230078d4:	83a1                	srli	a5,a5,0x8
230078d6:	8fd9                	or	a5,a5,a4
    BL_WR_REG(SPIx, SPI_PRD_0, tmpVal);
230078d8:	20f82823          	sw	a5,528(a6)

    /* Configure length of interval between frame */
    tmpVal = BL_RD_REG(SPIx, SPI_PRD_1);
230078dc:	21482703          	lw	a4,532(a6)
    BL_WR_REG(SPIx, SPI_PRD_1, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_I, clockCfg->intervalLen - 1));
230078e0:	0045c783          	lbu	a5,4(a1)

    return SUCCESS;
}
230078e4:	4501                	li	a0,0
    BL_WR_REG(SPIx, SPI_PRD_1, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_I, clockCfg->intervalLen - 1));
230078e6:	f0077713          	andi	a4,a4,-256
230078ea:	17fd                	addi	a5,a5,-1
230078ec:	8fd9                	or	a5,a5,a4
230078ee:	20f82a23          	sw	a5,532(a6)
}
230078f2:	8082                	ret

230078f4 <SPI_FifoConfig>:

    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));

    /* Set fifo threshold value */
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1);
230078f4:	4000a6b7          	lui	a3,0x4000a
230078f8:	2846a603          	lw	a2,644(a3) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_TX_FIFO_TH, fifoCfg->txFifoThreshold);
230078fc:	0005c783          	lbu	a5,0(a1)
23007900:	fffd0537          	lui	a0,0xfffd0
23007904:	157d                	addi	a0,a0,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_RX_FIFO_TH, fifoCfg->rxFifoThreshold);
23007906:	0015c703          	lbu	a4,1(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_TX_FIFO_TH, fifoCfg->txFifoThreshold);
2300790a:	8e69                	and	a2,a2,a0
2300790c:	07c2                	slli	a5,a5,0x10
2300790e:	8fd1                	or	a5,a5,a2
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_RX_FIFO_TH, fifoCfg->rxFifoThreshold);
23007910:	fd000637          	lui	a2,0xfd000
23007914:	167d                	addi	a2,a2,-1
23007916:	8ff1                	and	a5,a5,a2
23007918:	0762                	slli	a4,a4,0x18
2300791a:	8fd9                	or	a5,a5,a4
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_1, tmpVal);
2300791c:	28f6a223          	sw	a5,644(a3)

    /* Enable or disable dma function */
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007920:	2806a603          	lw	a2,640(a3)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_DMA_TX_EN, fifoCfg->txFifoDmaEnable);
23007924:	0025c703          	lbu	a4,2(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_DMA_RX_EN, fifoCfg->rxFifoDmaEnable);
23007928:	0035c783          	lbu	a5,3(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_DMA_TX_EN, fifoCfg->txFifoDmaEnable);
2300792c:	9a79                	andi	a2,a2,-2
2300792e:	8f51                	or	a4,a4,a2
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_DMA_RX_EN, fifoCfg->rxFifoDmaEnable);
23007930:	9b75                	andi	a4,a4,-3
23007932:	0786                	slli	a5,a5,0x1
23007934:	8fd9                	or	a5,a5,a4
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23007936:	28f6a023          	sw	a5,640(a3)

    return SUCCESS;
}
2300793a:	4501                	li	a0,0
2300793c:	8082                	ret

2300793e <SPI_SetClock>:
 *
 * @return SUCCESS
 *
*******************************************************************************/
BL_Err_Type SPI_SetClock(SPI_ID_Type spiNo, uint32_t clk)
{
2300793e:	1141                	addi	sp,sp,-16
    uint32_t glb_div = 1, spi_div = 1;
    uint32_t tmpVal;
    uint32_t SPIx = spiAddr[spiNo];

    if(clk > 36000000) {
23007940:	022557b7          	lui	a5,0x2255
{
23007944:	c606                	sw	ra,12(sp)
    if(clk > 36000000) {
23007946:	10078793          	addi	a5,a5,256 # 2255100 <StackSize+0x2254100>
2300794a:	02b7e363          	bltu	a5,a1,23007970 <SPI_SetClock+0x32>
        clk = 36000000;
        glb_div = 1;
        spi_div = 1;
    } else if(clk > 140625) {
2300794e:	00022737          	lui	a4,0x22
23007952:	55170713          	addi	a4,a4,1361 # 22551 <StackSize+0x21551>
23007956:	06b77863          	bgeu	a4,a1,230079c6 <SPI_SetClock+0x88>
        glb_div = 1;
        spi_div = 36000000 / clk;
2300795a:	02b7d6b3          	divu	a3,a5,a1
2300795e:	4581                	li	a1,0
        spi_div = 256;
    }

    /* Configure length of data phase1/0 and start/stop condition */
    tmpVal = BL_RD_REG(SPIx, SPI_PRD_0);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_S, spi_div - 1);
23007960:	16fd                	addi	a3,a3,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, spi_div - 1);
23007962:	00869513          	slli	a0,a3,0x8
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, spi_div - 1);
23007966:	01069893          	slli	a7,a3,0x10
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_1, spi_div - 1);
2300796a:	01869813          	slli	a6,a3,0x18
2300796e:	a031                	j	2300797a <SPI_SetClock+0x3c>
23007970:	4581                	li	a1,0
23007972:	4801                	li	a6,0
23007974:	4881                	li	a7,0
23007976:	4501                	li	a0,0
23007978:	4681                	li	a3,0
    tmpVal = BL_RD_REG(SPIx, SPI_PRD_0);
2300797a:	4000a637          	lui	a2,0x4000a
2300797e:	21062703          	lw	a4,528(a2) # 4000a210 <__dtcm_load_addr+0x1cff9a90>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, spi_div - 1);
23007982:	77c1                	lui	a5,0xffff0
23007984:	0ff78793          	addi	a5,a5,255 # ffff00ff <__HeapLimit+0xbdfc00ff>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_S, spi_div - 1);
23007988:	f0077713          	andi	a4,a4,-256
2300798c:	8f55                	or	a4,a4,a3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, spi_div - 1);
2300798e:	8ff9                	and	a5,a5,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, spi_div - 1);
23007990:	ff010737          	lui	a4,0xff010
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, spi_div - 1);
23007994:	8fc9                	or	a5,a5,a0
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, spi_div - 1);
23007996:	177d                	addi	a4,a4,-1
23007998:	8ff9                	and	a5,a5,a4
2300799a:	0117e7b3          	or	a5,a5,a7
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_1, spi_div - 1);
2300799e:	07a2                	slli	a5,a5,0x8
230079a0:	83a1                	srli	a5,a5,0x8
230079a2:	0107e7b3          	or	a5,a5,a6
    BL_WR_REG(SPIx, SPI_PRD_0, tmpVal);
230079a6:	20f62823          	sw	a5,528(a2)

    tmpVal = BL_RD_REG(SPIx, SPI_PRD_1);
230079aa:	21462783          	lw	a5,532(a2)
    BL_WR_REG(SPIx, SPI_PRD_1, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_I, spi_div - 1));

    GLB_Set_SPI_CLK(ENABLE, glb_div - 1);
230079ae:	4505                	li	a0,1
    BL_WR_REG(SPIx, SPI_PRD_1, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_I, spi_div - 1));
230079b0:	f007f793          	andi	a5,a5,-256
230079b4:	8edd                	or	a3,a3,a5
230079b6:	20d62a23          	sw	a3,532(a2)
    GLB_Set_SPI_CLK(ENABLE, glb_div - 1);
230079ba:	deaff0ef          	jal	ra,23006fa4 <GLB_Set_SPI_CLK>

    return SUCCESS;
}
230079be:	40b2                	lw	ra,12(sp)
230079c0:	4501                	li	a0,0
230079c2:	0141                	addi	sp,sp,16
230079c4:	8082                	ret
    } else if(clk > 70312) {
230079c6:	67c5                	lui	a5,0x11
230079c8:	2a878793          	addi	a5,a5,680 # 112a8 <StackSize+0x102a8>
230079cc:	02b7e663          	bltu	a5,a1,230079f8 <SPI_SetClock+0xba>
    } else if(clk > 35156) {
230079d0:	67a5                	lui	a5,0x9
230079d2:	95478793          	addi	a5,a5,-1708 # 8954 <StackSize+0x7954>
230079d6:	04b7f063          	bgeu	a5,a1,23007a16 <SPI_SetClock+0xd8>
        spi_div = 9000000 / clk;
230079da:	00895737          	lui	a4,0x895
230079de:	44070713          	addi	a4,a4,1088 # 895440 <StackSize+0x894440>
230079e2:	02b756b3          	divu	a3,a4,a1
230079e6:	458d                	li	a1,3
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_S, spi_div - 1);
230079e8:	16fd                	addi	a3,a3,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, spi_div - 1);
230079ea:	00869513          	slli	a0,a3,0x8
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, spi_div - 1);
230079ee:	01069893          	slli	a7,a3,0x10
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_1, spi_div - 1);
230079f2:	01869813          	slli	a6,a3,0x18
230079f6:	b751                	j	2300797a <SPI_SetClock+0x3c>
        spi_div = 18000000 / clk;
230079f8:	0112b737          	lui	a4,0x112b
230079fc:	88070713          	addi	a4,a4,-1920 # 112a880 <StackSize+0x1129880>
23007a00:	02b756b3          	divu	a3,a4,a1
23007a04:	4585                	li	a1,1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_S, spi_div - 1);
23007a06:	16fd                	addi	a3,a3,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, spi_div - 1);
23007a08:	00869513          	slli	a0,a3,0x8
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, spi_div - 1);
23007a0c:	01069893          	slli	a7,a3,0x10
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_1, spi_div - 1);
23007a10:	01869813          	slli	a6,a3,0x18
23007a14:	b79d                	j	2300797a <SPI_SetClock+0x3c>
    } else if(clk > 4394) {
23007a16:	6785                	lui	a5,0x1
23007a18:	12a78793          	addi	a5,a5,298 # 112a <StackSize+0x12a>
23007a1c:	02b7f163          	bgeu	a5,a1,23007a3e <SPI_SetClock+0x100>
        spi_div = 1125000 / clk;
23007a20:	00113737          	lui	a4,0x113
23007a24:	a8870713          	addi	a4,a4,-1400 # 112a88 <StackSize+0x111a88>
23007a28:	02b756b3          	divu	a3,a4,a1
23007a2c:	45fd                	li	a1,31
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_S, spi_div - 1);
23007a2e:	16fd                	addi	a3,a3,-1
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_P, spi_div - 1);
23007a30:	00869513          	slli	a0,a3,0x8
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_0, spi_div - 1);
23007a34:	01069893          	slli	a7,a3,0x10
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_PRD_D_PH_1, spi_div - 1);
23007a38:	01869813          	slli	a6,a3,0x18
23007a3c:	bf3d                	j	2300797a <SPI_SetClock+0x3c>
23007a3e:	6541                	lui	a0,0x10
23007a40:	45fd                	li	a1,31
23007a42:	ff000837          	lui	a6,0xff000
23007a46:	00ff08b7          	lui	a7,0xff0
23007a4a:	f0050513          	addi	a0,a0,-256 # ff00 <StackSize+0xef00>
23007a4e:	0ff00693          	li	a3,255
23007a52:	b725                	j	2300797a <SPI_SetClock+0x3c>

23007a54 <SPI_Enable>:
    uint32_t SPIx = spiAddr[spiNo];

    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));
    CHECK_PARAM(IS_SPI_WORK_MODE_TYPE(modeType));

    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007a54:	4000a7b7          	lui	a5,0x4000a
23007a58:	2007a783          	lw	a5,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>

    if (modeType != SPI_WORK_MODE_SLAVE) {
23007a5c:	c991                	beqz	a1,23007a70 <SPI_Enable+0x1c>
        /* master mode */
        tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_S_EN);
23007a5e:	9bf5                	andi	a5,a5,-3
        tmpVal = BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_M_EN);
23007a60:	0017e793          	ori	a5,a5,1
        /* slave mode */
        tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_M_EN);
        tmpVal = BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_S_EN);
    }

    BL_WR_REG(SPIx, SPI_CONFIG, tmpVal);
23007a64:	4000a737          	lui	a4,0x4000a
23007a68:	20f72023          	sw	a5,512(a4) # 4000a200 <__dtcm_load_addr+0x1cff9a80>

    return SUCCESS;
}
23007a6c:	4501                	li	a0,0
23007a6e:	8082                	ret
        tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_M_EN);
23007a70:	9bf9                	andi	a5,a5,-2
        tmpVal = BL_SET_REG_BIT(tmpVal, SPI_CR_SPI_S_EN);
23007a72:	0027e793          	ori	a5,a5,2
    BL_WR_REG(SPIx, SPI_CONFIG, tmpVal);
23007a76:	4000a737          	lui	a4,0x4000a
23007a7a:	20f72023          	sw	a5,512(a4) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
}
23007a7e:	4501                	li	a0,0
23007a80:	8082                	ret

23007a82 <SPI_Disable>:

    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));
    CHECK_PARAM(IS_SPI_WORK_MODE_TYPE(modeType));

    /* close master and slave */
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007a82:	4000a737          	lui	a4,0x4000a
23007a86:	20072783          	lw	a5,512(a4) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_M_EN);
    tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_S_EN);
    BL_WR_REG(SPIx, SPI_CONFIG, tmpVal);

    return SUCCESS;
}
23007a8a:	4501                	li	a0,0
    tmpVal = BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_S_EN);
23007a8c:	9bf1                	andi	a5,a5,-4
    BL_WR_REG(SPIx, SPI_CONFIG, tmpVal);
23007a8e:	20f72023          	sw	a5,512(a4)
}
23007a92:	8082                	ret

23007a94 <SPI_SetDeglitchCount>:

    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));

    /* Set count value */
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007a94:	4000a6b7          	lui	a3,0x4000a
23007a98:	2006a783          	lw	a5,512(a3) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_DEG_CNT, cnt);
23007a9c:	7745                	lui	a4,0xffff1
23007a9e:	177d                	addi	a4,a4,-1
23007aa0:	8ff9                	and	a5,a5,a4
23007aa2:	05b2                	slli	a1,a1,0xc
23007aa4:	8ddd                	or	a1,a1,a5
    BL_WR_REG(SPIx, SPI_CONFIG, tmpVal);
23007aa6:	20b6a023          	sw	a1,512(a3)

    return SUCCESS;
}
23007aaa:	4501                	li	a0,0
23007aac:	8082                	ret

23007aae <SPI_ClrTxFifo>:

    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));

    /* Clear tx fifo */
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007aae:	4000a737          	lui	a4,0x4000a
23007ab2:	28072783          	lw	a5,640(a4) # 4000a280 <__dtcm_load_addr+0x1cff9b00>
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, SPI_TX_FIFO_CLR));

    return SUCCESS;
}
23007ab6:	4501                	li	a0,0
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, SPI_TX_FIFO_CLR));
23007ab8:	0047e793          	ori	a5,a5,4
23007abc:	28f72023          	sw	a5,640(a4)
}
23007ac0:	8082                	ret

23007ac2 <SPI_ClrRxFifo>:

    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));

    /* Clear rx fifo */
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007ac2:	4000a737          	lui	a4,0x4000a
23007ac6:	28072783          	lw	a5,640(a4) # 4000a280 <__dtcm_load_addr+0x1cff9b00>
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR));

    return SUCCESS;
}
23007aca:	4501                	li	a0,0
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR));
23007acc:	0087e793          	ori	a5,a5,8
23007ad0:	28f72023          	sw	a5,640(a4)
}
23007ad4:	8082                	ret

23007ad6 <SPI_IntMask>:
    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));
    CHECK_PARAM(IS_SPI_INT_TYPE(intType));
    CHECK_PARAM(IS_BL_MASK_TYPE(intMask));

    tmpVal = BL_RD_REG(SPIx, SPI_INT_STS);
23007ad6:	4000a7b7          	lui	a5,0x4000a
23007ada:	2047a703          	lw	a4,516(a5) # 4000a204 <__dtcm_load_addr+0x1cff9a84>

    /* Mask or unmask certain or all interrupt */
    if (SPI_INT_ALL == intType) {
23007ade:	4799                	li	a5,6
23007ae0:	02f58963          	beq	a1,a5,23007b12 <SPI_IntMask+0x3c>
        } else {
            tmpVal &= ~(0x3f << SPI_CR_SPI_END_MASK_POS);
        }
    } else {
        if (MASK == intMask) {
            tmpVal |= 1 << (intType + SPI_CR_SPI_END_MASK_POS);
23007ae4:	05a1                	addi	a1,a1,8
23007ae6:	4685                	li	a3,1
23007ae8:	00b695b3          	sll	a1,a3,a1
        } else {
            tmpVal &= ~(1 << (intType + SPI_CR_SPI_END_MASK_POS));
23007aec:	fff5c793          	not	a5,a1
23007af0:	8ff9                	and	a5,a5,a4
        if (MASK == intMask) {
23007af2:	00d60863          	beq	a2,a3,23007b02 <SPI_IntMask+0x2c>
        }
    }

    /* Write back */
    BL_WR_REG(SPIx, SPI_INT_STS, tmpVal);
23007af6:	4000a737          	lui	a4,0x4000a
23007afa:	20f72223          	sw	a5,516(a4) # 4000a204 <__dtcm_load_addr+0x1cff9a84>

    return SUCCESS;
}
23007afe:	4501                	li	a0,0
23007b00:	8082                	ret
            tmpVal |= 1 << (intType + SPI_CR_SPI_END_MASK_POS);
23007b02:	00e5e7b3          	or	a5,a1,a4
    BL_WR_REG(SPIx, SPI_INT_STS, tmpVal);
23007b06:	4000a737          	lui	a4,0x4000a
23007b0a:	20f72223          	sw	a5,516(a4) # 4000a204 <__dtcm_load_addr+0x1cff9a84>
}
23007b0e:	4501                	li	a0,0
23007b10:	8082                	ret
        if (MASK == intMask) {
23007b12:	4785                	li	a5,1
23007b14:	00f60c63          	beq	a2,a5,23007b2c <SPI_IntMask+0x56>
            tmpVal &= ~(0x3f << SPI_CR_SPI_END_MASK_POS);
23007b18:	77f1                	lui	a5,0xffffc
23007b1a:	0ff78793          	addi	a5,a5,255 # ffffc0ff <__HeapLimit+0xbdfcc0ff>
23007b1e:	8ff9                	and	a5,a5,a4
    BL_WR_REG(SPIx, SPI_INT_STS, tmpVal);
23007b20:	4000a737          	lui	a4,0x4000a
23007b24:	20f72223          	sw	a5,516(a4) # 4000a204 <__dtcm_load_addr+0x1cff9a84>
}
23007b28:	4501                	li	a0,0
23007b2a:	8082                	ret
            tmpVal |= 0x3f << SPI_CR_SPI_END_MASK_POS;
23007b2c:	6791                	lui	a5,0x4
23007b2e:	f0078793          	addi	a5,a5,-256 # 3f00 <StackSize+0x2f00>
23007b32:	8fd9                	or	a5,a5,a4
    BL_WR_REG(SPIx, SPI_INT_STS, tmpVal);
23007b34:	4000a737          	lui	a4,0x4000a
23007b38:	20f72223          	sw	a5,516(a4) # 4000a204 <__dtcm_load_addr+0x1cff9a84>
}
23007b3c:	4501                	li	a0,0
23007b3e:	8082                	ret

23007b40 <SPI_Send_8bits>:
    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));
    CHECK_PARAM(IS_SPI_TIMEOUT_TYPE(timeoutType));

    /* Set valid width for each fifo entry */
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007b40:	4000a7b7          	lui	a5,0x4000a
23007b44:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_TX_FIFO_CLR);
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);

    /* Fill tx fifo */
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007b48:	4511                	li	a0,4
23007b4a:	8832                	mv	a6,a2
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 0));
23007b4c:	9b4d                	andi	a4,a4,-13
23007b4e:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007b52:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
23007b56:	eff77713          	andi	a4,a4,-257
23007b5a:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007b5e:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
23007b62:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23007b66:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007b6a:	00c57363          	bgeu	a0,a2,23007b70 <SPI_Send_8bits+0x30>
23007b6e:	4811                	li	a6,4

    for (txLen = 0; txLen < tmpVal; txLen++) {
23007b70:	c229                	beqz	a2,23007bb2 <SPI_Send_8bits+0x72>
23007b72:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007b74:	4000a537          	lui	a0,0x4000a
23007b78:	00f58733          	add	a4,a1,a5
23007b7c:	00074703          	lbu	a4,0(a4)
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007b80:	0785                	addi	a5,a5,1
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007b82:	28e52423          	sw	a4,648(a0) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007b86:	ff07e9e3          	bltu	a5,a6,23007b78 <SPI_Send_8bits+0x38>
23007b8a:	ea15                	bnez	a2,23007bbe <SPI_Send_8bits+0x7e>
23007b8c:	4581                	li	a1,0
23007b8e:	00027537          	lui	a0,0x27

    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));

    /* Get count value */
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007b92:	4000a737          	lui	a4,0x4000a
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007b96:	10050613          	addi	a2,a0,256 # 27100 <StackSize+0x26100>
23007b9a:	a011                	j	23007b9e <SPI_Send_8bits+0x5e>
            if (timeoutType) {
23007b9c:	ee89                	bnez	a3,23007bb6 <SPI_Send_8bits+0x76>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007b9e:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007ba2:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007ba4:	8b9d                	andi	a5,a5,7
23007ba6:	dbfd                	beqz	a5,23007b9c <SPI_Send_8bits+0x5c>
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007ba8:	28c72783          	lw	a5,652(a4)
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007bac:	0585                	addi	a1,a1,1
23007bae:	ff05e4e3          	bltu	a1,a6,23007b96 <SPI_Send_8bits+0x56>
    return SUCCESS;
23007bb2:	4501                	li	a0,0
}
23007bb4:	8082                	ret
                if (timeoutCnt == 0) {
23007bb6:	167d                	addi	a2,a2,-1
23007bb8:	f27d                	bnez	a2,23007b9e <SPI_Send_8bits+0x5e>
                    return TIMEOUT;
23007bba:	4509                	li	a0,2
23007bbc:	8082                	ret
    for (; txLen < length; txLen++) {
23007bbe:	01058533          	add	a0,a1,a6
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007bc2:	000278b7          	lui	a7,0x27
23007bc6:	95b2                	add	a1,a1,a2
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007bc8:	4000a737          	lui	a4,0x4000a
    for (; txLen < length; txLen++) {
23007bcc:	fcc870e3          	bgeu	a6,a2,23007b8c <SPI_Send_8bits+0x4c>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007bd0:	10088613          	addi	a2,a7,256 # 27100 <StackSize+0x26100>
23007bd4:	a011                	j	23007bd8 <SPI_Send_8bits+0x98>
            if (timeoutType) {
23007bd6:	e68d                	bnez	a3,23007c00 <SPI_Send_8bits+0xc0>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007bd8:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007bdc:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007bde:	8b9d                	andi	a5,a5,7
23007be0:	dbfd                	beqz	a5,23007bd6 <SPI_Send_8bits+0x96>
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007be2:	00054783          	lbu	a5,0(a0)
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007be6:	28c72603          	lw	a2,652(a4)
    for (; txLen < length; txLen++) {
23007bea:	0505                	addi	a0,a0,1
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007bec:	28f72423          	sw	a5,648(a4)
    for (; txLen < length; txLen++) {
23007bf0:	feb510e3          	bne	a0,a1,23007bd0 <SPI_Send_8bits+0x90>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007bf4:	4581                	li	a1,0
23007bf6:	00027537          	lui	a0,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007bfa:	4000a737          	lui	a4,0x4000a
23007bfe:	bf61                	j	23007b96 <SPI_Send_8bits+0x56>
                if (timeoutCnt == 0) {
23007c00:	167d                	addi	a2,a2,-1
23007c02:	fa79                	bnez	a2,23007bd8 <SPI_Send_8bits+0x98>
                    return TIMEOUT;
23007c04:	4509                	li	a0,2
23007c06:	8082                	ret

23007c08 <SPI_Send_16bits>:
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007c08:	4000a7b7          	lui	a5,0x4000a
23007c0c:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007c10:	4511                	li	a0,4
23007c12:	88b2                	mv	a7,a2
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 1));
23007c14:	9b4d                	andi	a4,a4,-13
23007c16:	00476713          	ori	a4,a4,4
23007c1a:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007c1e:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
23007c22:	eff77713          	andi	a4,a4,-257
23007c26:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007c2a:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
23007c2e:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23007c32:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007c36:	00c57363          	bgeu	a0,a2,23007c3c <SPI_Send_16bits+0x34>
23007c3a:	4891                	li	a7,4
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007c3c:	ce35                	beqz	a2,23007cb8 <SPI_Send_16bits+0xb0>
23007c3e:	872e                	mv	a4,a1
23007c40:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007c42:	4000a837          	lui	a6,0x4000a
23007c46:	00075503          	lhu	a0,0(a4) # 4000a000 <__dtcm_load_addr+0x1cff9880>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007c4a:	0785                	addi	a5,a5,1
23007c4c:	0709                	addi	a4,a4,2
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007c4e:	28a82423          	sw	a0,648(a6) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007c52:	ff17eae3          	bltu	a5,a7,23007c46 <SPI_Send_16bits+0x3e>
23007c56:	4805                	li	a6,1
23007c58:	ea35                	bnez	a2,23007ccc <SPI_Send_16bits+0xc4>
    for (; txLen < length; txLen++) {
23007c5a:	00181513          	slli	a0,a6,0x1
23007c5e:	952e                	add	a0,a0,a1
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007c60:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007c64:	4000a737          	lui	a4,0x4000a
    for (; txLen < length; txLen++) {
23007c68:	02c87563          	bgeu	a6,a2,23007c92 <SPI_Send_16bits+0x8a>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007c6c:	10030593          	addi	a1,t1,256 # 27100 <StackSize+0x26100>
23007c70:	a011                	j	23007c74 <SPI_Send_16bits+0x6c>
            if (timeoutType) {
23007c72:	e6a9                	bnez	a3,23007cbc <SPI_Send_16bits+0xb4>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007c74:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007c78:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007c7a:	8b9d                	andi	a5,a5,7
23007c7c:	dbfd                	beqz	a5,23007c72 <SPI_Send_16bits+0x6a>
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007c7e:	00055783          	lhu	a5,0(a0) # 27000 <StackSize+0x26000>
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007c82:	28c72583          	lw	a1,652(a4)
    for (; txLen < length; txLen++) {
23007c86:	0805                	addi	a6,a6,1
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, (uint32_t)buff[txLen]);
23007c88:	28f72423          	sw	a5,648(a4)
    for (; txLen < length; txLen++) {
23007c8c:	0509                	addi	a0,a0,2
23007c8e:	fd061fe3          	bne	a2,a6,23007c6c <SPI_Send_16bits+0x64>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007c92:	4581                	li	a1,0
23007c94:	00027537          	lui	a0,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007c98:	4000a737          	lui	a4,0x4000a
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007c9c:	10050613          	addi	a2,a0,256 # 27100 <StackSize+0x26100>
23007ca0:	a011                	j	23007ca4 <SPI_Send_16bits+0x9c>
            if (timeoutType) {
23007ca2:	e28d                	bnez	a3,23007cc4 <SPI_Send_16bits+0xbc>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007ca4:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007ca8:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007caa:	8b9d                	andi	a5,a5,7
23007cac:	dbfd                	beqz	a5,23007ca2 <SPI_Send_16bits+0x9a>
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007cae:	28c72783          	lw	a5,652(a4)
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007cb2:	0585                	addi	a1,a1,1
23007cb4:	ff15e4e3          	bltu	a1,a7,23007c9c <SPI_Send_16bits+0x94>
    return SUCCESS;
23007cb8:	4501                	li	a0,0
}
23007cba:	8082                	ret
                if (timeoutCnt == 0) {
23007cbc:	15fd                	addi	a1,a1,-1
23007cbe:	f9dd                	bnez	a1,23007c74 <SPI_Send_16bits+0x6c>
                    return TIMEOUT;
23007cc0:	4509                	li	a0,2
23007cc2:	8082                	ret
                if (timeoutCnt == 0) {
23007cc4:	167d                	addi	a2,a2,-1
23007cc6:	fe79                	bnez	a2,23007ca4 <SPI_Send_16bits+0x9c>
                    return TIMEOUT;
23007cc8:	4509                	li	a0,2
23007cca:	8082                	ret
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007ccc:	8846                	mv	a6,a7
    for (; txLen < length; txLen++) {
23007cce:	00181513          	slli	a0,a6,0x1
23007cd2:	952e                	add	a0,a0,a1
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007cd4:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007cd8:	4000a737          	lui	a4,0x4000a
    for (; txLen < length; txLen++) {
23007cdc:	f8c868e3          	bltu	a6,a2,23007c6c <SPI_Send_16bits+0x64>
23007ce0:	bf4d                	j	23007c92 <SPI_Send_16bits+0x8a>

23007ce2 <SPI_Send_24bits>:
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007ce2:	4000a7b7          	lui	a5,0x4000a
23007ce6:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007cea:	4511                	li	a0,4
23007cec:	88b2                	mv	a7,a2
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 2));
23007cee:	9b4d                	andi	a4,a4,-13
23007cf0:	00876713          	ori	a4,a4,8
23007cf4:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007cf8:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
23007cfc:	eff77713          	andi	a4,a4,-257
23007d00:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007d04:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
23007d08:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23007d0c:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007d10:	00c57363          	bgeu	a0,a2,23007d16 <SPI_Send_24bits+0x34>
23007d14:	4891                	li	a7,4
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d16:	ce25                	beqz	a2,23007d8e <SPI_Send_24bits+0xac>
23007d18:	872e                	mv	a4,a1
23007d1a:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007d1c:	4000a837          	lui	a6,0x4000a
23007d20:	4308                	lw	a0,0(a4)
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d22:	0785                	addi	a5,a5,1
23007d24:	0711                	addi	a4,a4,4
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007d26:	28a82423          	sw	a0,648(a6) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d2a:	ff17ebe3          	bltu	a5,a7,23007d20 <SPI_Send_24bits+0x3e>
23007d2e:	4805                	li	a6,1
23007d30:	ea2d                	bnez	a2,23007da2 <SPI_Send_24bits+0xc0>
    for (; txLen < length; txLen++) {
23007d32:	00281513          	slli	a0,a6,0x2
23007d36:	952e                	add	a0,a0,a1
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d38:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007d3c:	4000a737          	lui	a4,0x4000a
    for (; txLen < length; txLen++) {
23007d40:	02c87463          	bgeu	a6,a2,23007d68 <SPI_Send_24bits+0x86>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d44:	10030593          	addi	a1,t1,256 # 27100 <StackSize+0x26100>
23007d48:	a011                	j	23007d4c <SPI_Send_24bits+0x6a>
            if (timeoutType) {
23007d4a:	e6a1                	bnez	a3,23007d92 <SPI_Send_24bits+0xb0>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007d4c:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007d50:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007d52:	8b9d                	andi	a5,a5,7
23007d54:	dbfd                	beqz	a5,23007d4a <SPI_Send_24bits+0x68>
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007d56:	411c                	lw	a5,0(a0)
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007d58:	28c72583          	lw	a1,652(a4)
    for (; txLen < length; txLen++) {
23007d5c:	0805                	addi	a6,a6,1
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007d5e:	28f72423          	sw	a5,648(a4)
    for (; txLen < length; txLen++) {
23007d62:	0511                	addi	a0,a0,4
23007d64:	ff0610e3          	bne	a2,a6,23007d44 <SPI_Send_24bits+0x62>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d68:	4581                	li	a1,0
23007d6a:	00027537          	lui	a0,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007d6e:	4000a737          	lui	a4,0x4000a
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d72:	10050613          	addi	a2,a0,256 # 27100 <StackSize+0x26100>
23007d76:	a011                	j	23007d7a <SPI_Send_24bits+0x98>
            if (timeoutType) {
23007d78:	e28d                	bnez	a3,23007d9a <SPI_Send_24bits+0xb8>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007d7a:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007d7e:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007d80:	8b9d                	andi	a5,a5,7
23007d82:	dbfd                	beqz	a5,23007d78 <SPI_Send_24bits+0x96>
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007d84:	28c72783          	lw	a5,652(a4)
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007d88:	0585                	addi	a1,a1,1
23007d8a:	ff15e4e3          	bltu	a1,a7,23007d72 <SPI_Send_24bits+0x90>
    return SUCCESS;
23007d8e:	4501                	li	a0,0
}
23007d90:	8082                	ret
                if (timeoutCnt == 0) {
23007d92:	15fd                	addi	a1,a1,-1
23007d94:	fdc5                	bnez	a1,23007d4c <SPI_Send_24bits+0x6a>
                    return TIMEOUT;
23007d96:	4509                	li	a0,2
23007d98:	8082                	ret
                if (timeoutCnt == 0) {
23007d9a:	167d                	addi	a2,a2,-1
23007d9c:	fe79                	bnez	a2,23007d7a <SPI_Send_24bits+0x98>
                    return TIMEOUT;
23007d9e:	4509                	li	a0,2
23007da0:	8082                	ret
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007da2:	8846                	mv	a6,a7
    for (; txLen < length; txLen++) {
23007da4:	00281513          	slli	a0,a6,0x2
23007da8:	952e                	add	a0,a0,a1
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007daa:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007dae:	4000a737          	lui	a4,0x4000a
    for (; txLen < length; txLen++) {
23007db2:	f8c869e3          	bltu	a6,a2,23007d44 <SPI_Send_24bits+0x62>
23007db6:	bf4d                	j	23007d68 <SPI_Send_24bits+0x86>

23007db8 <SPI_Send_32bits>:
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007db8:	4000a7b7          	lui	a5,0x4000a
23007dbc:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007dc0:	4511                	li	a0,4
23007dc2:	88b2                	mv	a7,a2
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 3));
23007dc4:	00c76713          	ori	a4,a4,12
23007dc8:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007dcc:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
23007dd0:	eff77713          	andi	a4,a4,-257
23007dd4:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007dd8:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
23007ddc:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23007de0:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007de4:	00c57363          	bgeu	a0,a2,23007dea <SPI_Send_32bits+0x32>
23007de8:	4891                	li	a7,4
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007dea:	ce25                	beqz	a2,23007e62 <SPI_Send_32bits+0xaa>
23007dec:	872e                	mv	a4,a1
23007dee:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007df0:	4000a837          	lui	a6,0x4000a
23007df4:	4308                	lw	a0,0(a4)
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007df6:	0785                	addi	a5,a5,1
23007df8:	0711                	addi	a4,a4,4
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007dfa:	28a82423          	sw	a0,648(a6) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007dfe:	ff17ebe3          	bltu	a5,a7,23007df4 <SPI_Send_32bits+0x3c>
23007e02:	4805                	li	a6,1
23007e04:	ea2d                	bnez	a2,23007e76 <SPI_Send_32bits+0xbe>
    for (; txLen < length; txLen++) {
23007e06:	00281513          	slli	a0,a6,0x2
23007e0a:	952e                	add	a0,a0,a1
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007e0c:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007e10:	4000a737          	lui	a4,0x4000a
    for (; txLen < length; txLen++) {
23007e14:	02c87463          	bgeu	a6,a2,23007e3c <SPI_Send_32bits+0x84>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007e18:	10030593          	addi	a1,t1,256 # 27100 <StackSize+0x26100>
23007e1c:	a011                	j	23007e20 <SPI_Send_32bits+0x68>
            if (timeoutType) {
23007e1e:	e6a1                	bnez	a3,23007e66 <SPI_Send_32bits+0xae>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007e20:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007e24:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007e26:	8b9d                	andi	a5,a5,7
23007e28:	dbfd                	beqz	a5,23007e1e <SPI_Send_32bits+0x66>
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007e2a:	411c                	lw	a5,0(a0)
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007e2c:	28c72583          	lw	a1,652(a4)
    for (; txLen < length; txLen++) {
23007e30:	0805                	addi	a6,a6,1
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, buff[txLen]);
23007e32:	28f72423          	sw	a5,648(a4)
    for (; txLen < length; txLen++) {
23007e36:	0511                	addi	a0,a0,4
23007e38:	ff0610e3          	bne	a2,a6,23007e18 <SPI_Send_32bits+0x60>
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007e3c:	4581                	li	a1,0
23007e3e:	00027537          	lui	a0,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007e42:	4000a737          	lui	a4,0x4000a
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007e46:	10050613          	addi	a2,a0,256 # 27100 <StackSize+0x26100>
23007e4a:	a011                	j	23007e4e <SPI_Send_32bits+0x96>
            if (timeoutType) {
23007e4c:	e28d                	bnez	a3,23007e6e <SPI_Send_32bits+0xb6>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007e4e:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007e52:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007e54:	8b9d                	andi	a5,a5,7
23007e56:	dbfd                	beqz	a5,23007e4c <SPI_Send_32bits+0x94>
        rData |= BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23007e58:	28c72783          	lw	a5,652(a4)
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007e5c:	0585                	addi	a1,a1,1
23007e5e:	ff15e4e3          	bltu	a1,a7,23007e46 <SPI_Send_32bits+0x8e>
    return SUCCESS;
23007e62:	4501                	li	a0,0
}
23007e64:	8082                	ret
                if (timeoutCnt == 0) {
23007e66:	15fd                	addi	a1,a1,-1
23007e68:	fdc5                	bnez	a1,23007e20 <SPI_Send_32bits+0x68>
                    return TIMEOUT;
23007e6a:	4509                	li	a0,2
23007e6c:	8082                	ret
                if (timeoutCnt == 0) {
23007e6e:	167d                	addi	a2,a2,-1
23007e70:	fe79                	bnez	a2,23007e4e <SPI_Send_32bits+0x96>
                    return TIMEOUT;
23007e72:	4509                	li	a0,2
23007e74:	8082                	ret
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007e76:	8846                	mv	a6,a7
    for (; txLen < length; txLen++) {
23007e78:	00281513          	slli	a0,a6,0x2
23007e7c:	952e                	add	a0,a0,a1
    for (txLen = 0; txLen < tmpVal; txLen++) {
23007e7e:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007e82:	4000a737          	lui	a4,0x4000a
    for (; txLen < length; txLen++) {
23007e86:	f8c869e3          	bltu	a6,a2,23007e18 <SPI_Send_32bits+0x60>
23007e8a:	bf4d                	j	23007e3c <SPI_Send_32bits+0x84>

23007e8c <SPI_Recv_8bits>:
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007e8c:	4000a7b7          	lui	a5,0x4000a
23007e90:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007e94:	4511                	li	a0,4
23007e96:	88b2                	mv	a7,a2
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 0));
23007e98:	9b4d                	andi	a4,a4,-13
23007e9a:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007e9e:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
23007ea2:	eff77713          	andi	a4,a4,-257
23007ea6:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007eaa:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
23007eae:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23007eb2:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007eb6:	00c57363          	bgeu	a0,a2,23007ebc <SPI_Recv_8bits+0x30>
23007eba:	4891                	li	a7,4
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007ebc:	ce35                	beqz	a2,23007f38 <SPI_Recv_8bits+0xac>
23007ebe:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
23007ec0:	4000a737          	lui	a4,0x4000a
23007ec4:	28072423          	sw	zero,648(a4) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007ec8:	0785                	addi	a5,a5,1
23007eca:	ff17ede3          	bltu	a5,a7,23007ec4 <SPI_Recv_8bits+0x38>
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007ece:	41160533          	sub	a0,a2,a7
23007ed2:	4801                	li	a6,0
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007ed4:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007ed8:	4000a737          	lui	a4,0x4000a
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007edc:	03160863          	beq	a2,a7,23007f0c <SPI_Recv_8bits+0x80>
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007ee0:	10030893          	addi	a7,t1,256 # 27100 <StackSize+0x26100>
23007ee4:	a011                	j	23007ee8 <SPI_Recv_8bits+0x5c>
            if (timeoutType) {
23007ee6:	eab9                	bnez	a3,23007f3c <SPI_Recv_8bits+0xb0>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007ee8:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007eec:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007eee:	8b9d                	andi	a5,a5,7
23007ef0:	dbfd                	beqz	a5,23007ee6 <SPI_Recv_8bits+0x5a>
        buff[rxLen] = (uint8_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xff);
23007ef2:	28c72883          	lw	a7,652(a4)
23007ef6:	010587b3          	add	a5,a1,a6
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007efa:	0805                	addi	a6,a6,1
        buff[rxLen] = (uint8_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xff);
23007efc:	01178023          	sb	a7,0(a5)
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
23007f00:	28072423          	sw	zero,648(a4)
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007f04:	fd051ee3          	bne	a0,a6,23007ee0 <SPI_Recv_8bits+0x54>
    for (; rxLen < length; rxLen++) {
23007f08:	02c57863          	bgeu	a0,a2,23007f38 <SPI_Recv_8bits+0xac>
23007f0c:	952e                	add	a0,a0,a1
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007f0e:	00027837          	lui	a6,0x27
23007f12:	95b2                	add	a1,a1,a2
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007f14:	4000a737          	lui	a4,0x4000a
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007f18:	10080613          	addi	a2,a6,256 # 27100 <StackSize+0x26100>
23007f1c:	a011                	j	23007f20 <SPI_Recv_8bits+0x94>
            if (timeoutType) {
23007f1e:	e685                	bnez	a3,23007f46 <SPI_Recv_8bits+0xba>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007f20:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007f24:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007f26:	8b9d                	andi	a5,a5,7
23007f28:	dbfd                	beqz	a5,23007f1e <SPI_Recv_8bits+0x92>
        buff[rxLen] = (uint8_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xff);
23007f2a:	28c72783          	lw	a5,652(a4)
    for (; rxLen < length; rxLen++) {
23007f2e:	0505                	addi	a0,a0,1
        buff[rxLen] = (uint8_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xff);
23007f30:	fef50fa3          	sb	a5,-1(a0)
    for (; rxLen < length; rxLen++) {
23007f34:	fea592e3          	bne	a1,a0,23007f18 <SPI_Recv_8bits+0x8c>
    return SUCCESS;
23007f38:	4501                	li	a0,0
23007f3a:	8082                	ret
                if (timeoutCnt == 0) {
23007f3c:	18fd                	addi	a7,a7,-1
23007f3e:	fa0895e3          	bnez	a7,23007ee8 <SPI_Recv_8bits+0x5c>
                    return TIMEOUT;
23007f42:	4509                	li	a0,2
}
23007f44:	8082                	ret
                if (timeoutCnt == 0) {
23007f46:	167d                	addi	a2,a2,-1
23007f48:	fe61                	bnez	a2,23007f20 <SPI_Recv_8bits+0x94>
                    return TIMEOUT;
23007f4a:	4509                	li	a0,2
}
23007f4c:	8082                	ret

23007f4e <SPI_Recv_16bits>:
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007f4e:	4000a7b7          	lui	a5,0x4000a
23007f52:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007f56:	4511                	li	a0,4
23007f58:	8832                	mv	a6,a2
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 1));
23007f5a:	9b4d                	andi	a4,a4,-13
23007f5c:	00476713          	ori	a4,a4,4
23007f60:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23007f64:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
23007f68:	eff77713          	andi	a4,a4,-257
23007f6c:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23007f70:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
23007f74:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23007f78:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23007f7c:	00c57363          	bgeu	a0,a2,23007f82 <SPI_Recv_16bits+0x34>
23007f80:	4811                	li	a6,4
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007f82:	c241                	beqz	a2,23008002 <SPI_Recv_16bits+0xb4>
23007f84:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
23007f86:	4000a737          	lui	a4,0x4000a
23007f8a:	28072423          	sw	zero,648(a4) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007f8e:	0785                	addi	a5,a5,1
23007f90:	ff07ede3          	bltu	a5,a6,23007f8a <SPI_Recv_16bits+0x3c>
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007f94:	41060e33          	sub	t3,a2,a6
23007f98:	88ae                	mv	a7,a1
23007f9a:	4501                	li	a0,0
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007f9c:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007fa0:	4000a737          	lui	a4,0x4000a
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007fa4:	03060763          	beq	a2,a6,23007fd2 <SPI_Recv_16bits+0x84>
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23007fa8:	10030813          	addi	a6,t1,256 # 27100 <StackSize+0x26100>
23007fac:	a011                	j	23007fb0 <SPI_Recv_16bits+0x62>
            if (timeoutType) {
23007fae:	eea1                	bnez	a3,23008006 <SPI_Recv_16bits+0xb8>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007fb0:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007fb4:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007fb6:	8b9d                	andi	a5,a5,7
23007fb8:	dbfd                	beqz	a5,23007fae <SPI_Recv_16bits+0x60>
        buff[rxLen++] = (uint16_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffff);
23007fba:	28c72783          	lw	a5,652(a4)
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007fbe:	0509                	addi	a0,a0,2
23007fc0:	0891                	addi	a7,a7,4
        buff[rxLen++] = (uint16_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffff);
23007fc2:	fef89e23          	sh	a5,-4(a7)
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
23007fc6:	28072423          	sw	zero,648(a4)
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007fca:	fdc56fe3          	bltu	a0,t3,23007fa8 <SPI_Recv_16bits+0x5a>
    for (; rxLen < length; rxLen++) {
23007fce:	02c57a63          	bgeu	a0,a2,23008002 <SPI_Recv_16bits+0xb4>
23007fd2:	00151813          	slli	a6,a0,0x1
23007fd6:	982e                	add	a6,a6,a1
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007fd8:	000278b7          	lui	a7,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007fdc:	4000a737          	lui	a4,0x4000a
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23007fe0:	10088593          	addi	a1,a7,256 # 27100 <StackSize+0x26100>
23007fe4:	a011                	j	23007fe8 <SPI_Recv_16bits+0x9a>
            if (timeoutType) {
23007fe6:	e68d                	bnez	a3,23008010 <SPI_Recv_16bits+0xc2>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23007fe8:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23007fec:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23007fee:	8b9d                	andi	a5,a5,7
23007ff0:	dbfd                	beqz	a5,23007fe6 <SPI_Recv_16bits+0x98>
        buff[rxLen++] = (uint16_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffff);
23007ff2:	28c72783          	lw	a5,652(a4)
    for (; rxLen < length; rxLen++) {
23007ff6:	0509                	addi	a0,a0,2
23007ff8:	0811                	addi	a6,a6,4
        buff[rxLen++] = (uint16_t)(BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffff);
23007ffa:	fef81e23          	sh	a5,-4(a6)
    for (; rxLen < length; rxLen++) {
23007ffe:	fec561e3          	bltu	a0,a2,23007fe0 <SPI_Recv_16bits+0x92>
    return SUCCESS;
23008002:	4501                	li	a0,0
23008004:	8082                	ret
                if (timeoutCnt == 0) {
23008006:	187d                	addi	a6,a6,-1
23008008:	fa0814e3          	bnez	a6,23007fb0 <SPI_Recv_16bits+0x62>
                    return TIMEOUT;
2300800c:	4509                	li	a0,2
}
2300800e:	8082                	ret
                if (timeoutCnt == 0) {
23008010:	15fd                	addi	a1,a1,-1
23008012:	f9f9                	bnez	a1,23007fe8 <SPI_Recv_16bits+0x9a>
                    return TIMEOUT;
23008014:	4509                	li	a0,2
}
23008016:	8082                	ret

23008018 <SPI_Recv_24bits>:
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
23008018:	4000a7b7          	lui	a5,0x4000a
2300801c:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23008020:	4511                	li	a0,4
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 2));
23008022:	9b4d                	andi	a4,a4,-13
23008024:	00876713          	ori	a4,a4,8
23008028:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
2300802c:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
23008030:	eff77713          	andi	a4,a4,-257
23008034:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23008038:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
2300803c:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
23008040:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23008044:	8732                	mv	a4,a2
23008046:	00c57363          	bgeu	a0,a2,2300804c <SPI_Recv_24bits+0x34>
2300804a:	4711                	li	a4,4
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
2300804c:	ca51                	beqz	a2,230080e0 <SPI_Recv_24bits+0xc8>
2300804e:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
23008050:	4000a537          	lui	a0,0x4000a
23008054:	28052423          	sw	zero,648(a0) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23008058:	0785                	addi	a5,a5,1
2300805a:	fee7ede3          	bltu	a5,a4,23008054 <SPI_Recv_24bits+0x3c>
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
2300805e:	40e60eb3          	sub	t4,a2,a4
23008062:	88ae                	mv	a7,a1
23008064:	4501                	li	a0,0
23008066:	04e60063          	beq	a2,a4,230080a6 <SPI_Recv_24bits+0x8e>
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
2300806a:	01000337          	lui	t1,0x1000
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
2300806e:	00027e37          	lui	t3,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23008072:	4000a737          	lui	a4,0x4000a
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
23008076:	137d                	addi	t1,t1,-1
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23008078:	100e0813          	addi	a6,t3,256 # 27100 <StackSize+0x26100>
2300807c:	a011                	j	23008080 <SPI_Recv_24bits+0x68>
            if (timeoutType) {
2300807e:	e2bd                	bnez	a3,230080e4 <SPI_Recv_24bits+0xcc>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23008080:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23008084:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23008086:	8b9d                	andi	a5,a5,7
23008088:	dbfd                	beqz	a5,2300807e <SPI_Recv_24bits+0x66>
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
2300808a:	28c72783          	lw	a5,652(a4)
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
2300808e:	08a1                	addi	a7,a7,8
23008090:	0509                	addi	a0,a0,2
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
23008092:	0067f7b3          	and	a5,a5,t1
23008096:	fef8ac23          	sw	a5,-8(a7)
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
2300809a:	28072423          	sw	zero,648(a4)
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
2300809e:	fdd56de3          	bltu	a0,t4,23008078 <SPI_Recv_24bits+0x60>
    for (; rxLen < length; rxLen++) {
230080a2:	02c57f63          	bgeu	a0,a2,230080e0 <SPI_Recv_24bits+0xc8>
230080a6:	00251813          	slli	a6,a0,0x2
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
230080aa:	010008b7          	lui	a7,0x1000
230080ae:	982e                	add	a6,a6,a1
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
230080b0:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
230080b4:	4000a737          	lui	a4,0x4000a
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
230080b8:	18fd                	addi	a7,a7,-1
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
230080ba:	10030593          	addi	a1,t1,256 # 27100 <StackSize+0x26100>
230080be:	a011                	j	230080c2 <SPI_Recv_24bits+0xaa>
            if (timeoutType) {
230080c0:	e69d                	bnez	a3,230080ee <SPI_Recv_24bits+0xd6>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
230080c2:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
230080c6:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
230080c8:	8b9d                	andi	a5,a5,7
230080ca:	dbfd                	beqz	a5,230080c0 <SPI_Recv_24bits+0xa8>
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
230080cc:	28c72783          	lw	a5,652(a4)
    for (; rxLen < length; rxLen++) {
230080d0:	0821                	addi	a6,a6,8
230080d2:	0509                	addi	a0,a0,2
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA) & 0xffffff;
230080d4:	0117f7b3          	and	a5,a5,a7
230080d8:	fef82c23          	sw	a5,-8(a6)
    for (; rxLen < length; rxLen++) {
230080dc:	fcc56fe3          	bltu	a0,a2,230080ba <SPI_Recv_24bits+0xa2>
    return SUCCESS;
230080e0:	4501                	li	a0,0
230080e2:	8082                	ret
                if (timeoutCnt == 0) {
230080e4:	187d                	addi	a6,a6,-1
230080e6:	f8081de3          	bnez	a6,23008080 <SPI_Recv_24bits+0x68>
                    return TIMEOUT;
230080ea:	4509                	li	a0,2
}
230080ec:	8082                	ret
                if (timeoutCnt == 0) {
230080ee:	15fd                	addi	a1,a1,-1
230080f0:	f9e9                	bnez	a1,230080c2 <SPI_Recv_24bits+0xaa>
                    return TIMEOUT;
230080f2:	4509                	li	a0,2
}
230080f4:	8082                	ret

230080f6 <SPI_Recv_32bits>:
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
230080f6:	4000a7b7          	lui	a5,0x4000a
230080fa:	2007a703          	lw	a4,512(a5) # 4000a200 <__dtcm_load_addr+0x1cff9a80>
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
230080fe:	4511                	li	a0,4
23008100:	8832                	mv	a6,a2
    BL_WR_REG(SPIx, SPI_CONFIG, BL_SET_REG_BITS_VAL(tmpVal, SPI_CR_SPI_FRAME_SIZE, 3));
23008102:	00c76713          	ori	a4,a4,12
23008106:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_CONFIG);
2300810a:	2007a703          	lw	a4,512(a5)
    BL_WR_REG(SPIx, SPI_CONFIG, BL_CLR_REG_BIT(tmpVal, SPI_CR_SPI_RXD_IGNR_EN));
2300810e:	eff77713          	andi	a4,a4,-257
23008112:	20e7a023          	sw	a4,512(a5)
    tmpVal = BL_RD_REG(SPIx, SPI_FIFO_CONFIG_0);
23008116:	2807a703          	lw	a4,640(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, SPI_RX_FIFO_CLR);
2300811a:	00c76713          	ori	a4,a4,12
    BL_WR_REG(SPIx, SPI_FIFO_CONFIG_0, tmpVal);
2300811e:	28e7a023          	sw	a4,640(a5)
    tmpVal = length <= (SPI_TX_FIFO_SIZE) ? length : SPI_TX_FIFO_SIZE;
23008122:	00c57363          	bgeu	a0,a2,23008128 <SPI_Recv_32bits+0x32>
23008126:	4811                	li	a6,4
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23008128:	c241                	beqz	a2,230081a8 <SPI_Recv_32bits+0xb2>
2300812a:	4781                	li	a5,0
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
2300812c:	4000a737          	lui	a4,0x4000a
23008130:	28072423          	sw	zero,648(a4) # 4000a288 <__dtcm_load_addr+0x1cff9b08>
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23008134:	0785                	addi	a5,a5,1
23008136:	ff07ede3          	bltu	a5,a6,23008130 <SPI_Recv_32bits+0x3a>
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
2300813a:	41060e33          	sub	t3,a2,a6
2300813e:	88ae                	mv	a7,a1
23008140:	4501                	li	a0,0
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
23008142:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23008146:	4000a737          	lui	a4,0x4000a
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
2300814a:	03060763          	beq	a2,a6,23008178 <SPI_Recv_32bits+0x82>
    for (rxLen = 0; rxLen < tmpVal; rxLen++) {
2300814e:	10030813          	addi	a6,t1,256 # 27100 <StackSize+0x26100>
23008152:	a011                	j	23008156 <SPI_Recv_32bits+0x60>
            if (timeoutType) {
23008154:	eea1                	bnez	a3,230081ac <SPI_Recv_32bits+0xb6>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23008156:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
2300815a:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
2300815c:	8b9d                	andi	a5,a5,7
2300815e:	dbfd                	beqz	a5,23008154 <SPI_Recv_32bits+0x5e>
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23008160:	28c72783          	lw	a5,652(a4)
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23008164:	0509                	addi	a0,a0,2
23008166:	08a1                	addi	a7,a7,8
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23008168:	fef8ac23          	sw	a5,-8(a7) # fffff8 <StackSize+0xffeff8>
        BL_WR_REG(SPIx, SPI_FIFO_WDATA, 0);
2300816c:	28072423          	sw	zero,648(a4)
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23008170:	fdc56fe3          	bltu	a0,t3,2300814e <SPI_Recv_32bits+0x58>
    for (; rxLen < length; rxLen++) {
23008174:	02c57a63          	bgeu	a0,a2,230081a8 <SPI_Recv_32bits+0xb2>
23008178:	00251813          	slli	a6,a0,0x2
2300817c:	982e                	add	a6,a6,a1
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
2300817e:	000278b7          	lui	a7,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
23008182:	4000a737          	lui	a4,0x4000a
    for (rxLen = 0; rxLen < length - tmpVal; rxLen++) {
23008186:	10088593          	addi	a1,a7,256 # 27100 <StackSize+0x26100>
2300818a:	a011                	j	2300818e <SPI_Recv_32bits+0x98>
            if (timeoutType) {
2300818c:	e68d                	bnez	a3,230081b6 <SPI_Recv_32bits+0xc0>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
2300818e:	28472783          	lw	a5,644(a4) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
23008192:	83a1                	srli	a5,a5,0x8
        while (SPI_GetRxFifoCount(spiNo) == 0) {
23008194:	8b9d                	andi	a5,a5,7
23008196:	dbfd                	beqz	a5,2300818c <SPI_Recv_32bits+0x96>
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA);
23008198:	28c72783          	lw	a5,652(a4)
    for (; rxLen < length; rxLen++) {
2300819c:	0509                	addi	a0,a0,2
2300819e:	0821                	addi	a6,a6,8
        buff[rxLen++] = BL_RD_REG(SPIx, SPI_FIFO_RDATA);
230081a0:	fef82c23          	sw	a5,-8(a6)
    for (; rxLen < length; rxLen++) {
230081a4:	fec561e3          	bltu	a0,a2,23008186 <SPI_Recv_32bits+0x90>
    return SUCCESS;
230081a8:	4501                	li	a0,0
230081aa:	8082                	ret
                if (timeoutCnt == 0) {
230081ac:	187d                	addi	a6,a6,-1
230081ae:	fa0814e3          	bnez	a6,23008156 <SPI_Recv_32bits+0x60>
                    return TIMEOUT;
230081b2:	4509                	li	a0,2
}
230081b4:	8082                	ret
                if (timeoutCnt == 0) {
230081b6:	15fd                	addi	a1,a1,-1
230081b8:	f9f9                	bnez	a1,2300818e <SPI_Recv_32bits+0x98>
                    return TIMEOUT;
230081ba:	4509                	li	a0,2
}
230081bc:	8082                	ret

230081be <SPI_GetTxFifoCount>:
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_TX_FIFO_CNT);
230081be:	4000a7b7          	lui	a5,0x4000a
230081c2:	2847a503          	lw	a0,644(a5) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
}
230081c6:	891d                	andi	a0,a0,7
230081c8:	8082                	ret

230081ca <SPI_GetRxFifoCount>:
    return BL_GET_REG_BITS_VAL(BL_RD_REG(SPIx, SPI_FIFO_CONFIG_1), SPI_RX_FIFO_CNT);
230081ca:	4000a7b7          	lui	a5,0x4000a
230081ce:	2847a503          	lw	a0,644(a5) # 4000a284 <__dtcm_load_addr+0x1cff9b04>
230081d2:	8121                	srli	a0,a0,0x8
}
230081d4:	891d                	andi	a0,a0,7
230081d6:	8082                	ret

230081d8 <SPI_GetBusyStatus>:

    /* Check the parameters */
    CHECK_PARAM(IS_SPI_ID_TYPE(spiNo));

    /* Get bus busy status */
    tmpVal = BL_RD_REG(SPIx, SPI_BUS_BUSY);
230081d8:	4000a7b7          	lui	a5,0x4000a
230081dc:	2087a503          	lw	a0,520(a5) # 4000a208 <__dtcm_load_addr+0x1cff9a88>
    if (BL_IS_REG_BIT_SET(tmpVal, SPI_STS_SPI_BUS_BUSY)) {
        return SET;
    } else {
        return RESET;
    }
}
230081e0:	8905                	andi	a0,a0,1
230081e2:	8082                	ret

230081e4 <UART_Init>:
    CHECK_PARAM(IS_UART_DATABITS_TYPE(uartCfg->dataBits));
    CHECK_PARAM(IS_UART_STOPBITS_TYPE(uartCfg->stopBits));
    CHECK_PARAM(IS_UART_BYTEBITINVERSE_TYPE(uartCfg->byteBitInverse));

    /* Cal the baud rate divisor */
    fraction = uartCfg->uartClk * 10 / uartCfg->baudRate % 10;
230081e4:	4198                	lw	a4,0(a1)
230081e6:	41d0                	lw	a2,4(a1)
230081e8:	4829                	li	a6,10
230081ea:	00271793          	slli	a5,a4,0x2
230081ee:	97ba                	add	a5,a5,a4
230081f0:	0786                	slli	a5,a5,0x1
230081f2:	02c7d7b3          	divu	a5,a5,a2
    uint32_t UARTx = uartAddr[uartId];
230081f6:	00251693          	slli	a3,a0,0x2
230081fa:	2300f537          	lui	a0,0x2300f
230081fe:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
23008202:	9536                	add	a0,a0,a3
23008204:	4114                	lw	a3,0(a0)

    /* Configure parity type */
    tmpValTxCfg = BL_RD_REG(UARTx, UART_UTX_CONFIG);
    tmpValRxCfg = BL_RD_REG(UARTx, UART_URX_CONFIG);

    switch (uartCfg->parity) {
23008206:	4505                	li	a0,1
    fraction = uartCfg->uartClk * 10 / uartCfg->baudRate % 10;
23008208:	0307f7b3          	remu	a5,a5,a6
    baudRateDivisor = uartCfg->uartClk / uartCfg->baudRate;
2300820c:	02c75733          	divu	a4,a4,a2
    BL_WR_REG(UARTx, UART_BIT_PRD, ((baudRateDivisor - 1) << 0x10) | ((baudRateDivisor - 1) & 0xFFFF));
23008210:	0057b793          	sltiu	a5,a5,5
23008214:	8f1d                	sub	a4,a4,a5
23008216:	01071793          	slli	a5,a4,0x10
2300821a:	0742                	slli	a4,a4,0x10
2300821c:	8341                	srli	a4,a4,0x10
2300821e:	8f5d                	or	a4,a4,a5
23008220:	c698                	sw	a4,8(a3)
    switch (uartCfg->parity) {
23008222:	00a5c783          	lbu	a5,10(a1)
    tmpValTxCfg = BL_RD_REG(UARTx, UART_UTX_CONFIG);
23008226:	4298                	lw	a4,0(a3)
    tmpValRxCfg = BL_RD_REG(UARTx, UART_URX_CONFIG);
23008228:	0046ae03          	lw	t3,4(a3)
    switch (uartCfg->parity) {
2300822c:	0ca78663          	beq	a5,a0,230082f8 <UART_Init+0x114>
23008230:	4609                	li	a2,2
23008232:	0ac78a63          	beq	a5,a2,230082e6 <UART_Init+0x102>
23008236:	c7c5                	beqz	a5,230082de <UART_Init+0xfa>
        default:
            break;
    }

    /* Configure data bits */
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_D, (uartCfg->dataBits + 4));
23008238:	0085c783          	lbu	a5,8(a1)
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_BIT_CNT_D, (uartCfg->dataBits + 4));

    /* Configure tx stop bits */
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_P, uartCfg->stopBits);
2300823c:	0095c803          	lbu	a6,9(a1)
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_D, (uartCfg->dataBits + 4));
23008240:	8ff77713          	andi	a4,a4,-1793
23008244:	0791                	addi	a5,a5,4
23008246:	07a2                	slli	a5,a5,0x8
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_P, uartCfg->stopBits);
23008248:	7679                	lui	a2,0xffffe

    /* Configure tx cts flow control function */
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_CTS_EN, uartCfg->ctsFlowControl);
2300824a:	00b5c883          	lbu	a7,11(a1)
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_D, (uartCfg->dataBits + 4));
2300824e:	8f5d                	or	a4,a4,a5
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_P, uartCfg->stopBits);
23008250:	7ff60613          	addi	a2,a2,2047 # ffffe7ff <__HeapLimit+0xbdfce7ff>
23008254:	8f71                	and	a4,a4,a2
23008256:	082e                	slli	a6,a6,0xb

    /* Configure rx input de-glitch function */
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_DEG_EN, uartCfg->rxDeglitch);

    /* Configure tx lin mode function */
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_LIN_EN, uartCfg->txLinMode);
23008258:	00f5c503          	lbu	a0,15(a1)
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_P, uartCfg->stopBits);
2300825c:	00e86733          	or	a4,a6,a4
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_CTS_EN, uartCfg->ctsFlowControl);
23008260:	ffd77813          	andi	a6,a4,-3
23008264:	00189713          	slli	a4,a7,0x1
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_DEG_EN, uartCfg->rxDeglitch);
23008268:	00c5c603          	lbu	a2,12(a1)
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_CTS_EN, uartCfg->ctsFlowControl);
2300826c:	01076733          	or	a4,a4,a6
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_LIN_EN, uartCfg->txLinMode);
23008270:	ff777813          	andi	a6,a4,-9
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_BIT_CNT_D, (uartCfg->dataBits + 4));
23008274:	8ffe7e13          	andi	t3,t3,-1793
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_LIN_EN, uartCfg->txLinMode);
23008278:	00351713          	slli	a4,a0,0x3
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_DEG_EN, uartCfg->rxDeglitch);
2300827c:	757d                	lui	a0,0xfffff
2300827e:	7ff50513          	addi	a0,a0,2047 # fffff7ff <__HeapLimit+0xbdfcf7ff>
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_BIT_CNT_D, (uartCfg->dataBits + 4));
23008282:	01c7e7b3          	or	a5,a5,t3

    /* Configure rx lin mode function */
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_LIN_EN, uartCfg->rxLinMode);

    /* Set tx break bit count for lin protocol */
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_B, uartCfg->txBreakBitCnt);
23008286:	0115c303          	lbu	t1,17(a1)
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_DEG_EN, uartCfg->rxDeglitch);
2300828a:	8fe9                	and	a5,a5,a0
2300828c:	062e                	slli	a2,a2,0xb
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_LIN_EN, uartCfg->rxLinMode);
2300828e:	0105c883          	lbu	a7,16(a1)
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_DEG_EN, uartCfg->rxDeglitch);
23008292:	8fd1                	or	a5,a5,a2
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_B, uartCfg->txBreakBitCnt);
23008294:	7649                	lui	a2,0xffff2
23008296:	167d                	addi	a2,a2,-1
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_LIN_EN, uartCfg->txLinMode);
23008298:	01076733          	or	a4,a4,a6
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_BIT_CNT_B, uartCfg->txBreakBitCnt);
2300829c:	8f71                	and	a4,a4,a2
2300829e:	00d31513          	slli	a0,t1,0xd
230082a2:	8f49                	or	a4,a4,a0
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_LIN_EN, uartCfg->rxLinMode);
230082a4:	00389613          	slli	a2,a7,0x3
230082a8:	9bdd                	andi	a5,a5,-9

    /* Write back */
    BL_WR_REG(UARTx, UART_UTX_CONFIG, tmpValTxCfg);
230082aa:	c298                	sw	a4,0(a3)
    tmpValRxCfg = BL_SET_REG_BITS_VAL(tmpValRxCfg, UART_CR_URX_LIN_EN, uartCfg->rxLinMode);
230082ac:	8fd1                	or	a5,a5,a2
    BL_WR_REG(UARTx, UART_URX_CONFIG, tmpValRxCfg);
230082ae:	c2dc                	sw	a5,4(a3)

    /* Configure LSB-first or MSB-first */
    tmpValTxCfg = BL_RD_REG(UARTx, UART_DATA_CONFIG);
230082b0:	46d8                	lw	a4,12(a3)

    if (UART_MSB_FIRST == uartCfg->byteBitInverse) {
230082b2:	0125c503          	lbu	a0,18(a1)
230082b6:	4605                	li	a2,1
        tmpValTxCfg = BL_SET_REG_BIT(tmpValTxCfg, UART_CR_UART_BIT_INV);
    } else {
        tmpValTxCfg = BL_CLR_REG_BIT(tmpValTxCfg, UART_CR_UART_BIT_INV);
230082b8:	ffe77793          	andi	a5,a4,-2
    if (UART_MSB_FIRST == uartCfg->byteBitInverse) {
230082bc:	00c51463          	bne	a0,a2,230082c4 <UART_Init+0xe0>
        tmpValTxCfg = BL_SET_REG_BIT(tmpValTxCfg, UART_CR_UART_BIT_INV);
230082c0:	00176793          	ori	a5,a4,1
    }

    BL_WR_REG(UARTx, UART_DATA_CONFIG, tmpValTxCfg);
230082c4:	c6dc                	sw	a5,12(a3)

    tmpValTxCfg = BL_RD_REG(UARTx, UART_SW_MODE);
230082c6:	4edc                	lw	a5,28(a3)
    /* Configure rx rts output SW control mode */
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_URX_RTS_SW_MODE, uartCfg->rtsSoftwareControl);
230082c8:	00d5c603          	lbu	a2,13(a1)
    /* Configure tx output SW control mode */
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_TXD_SW_MODE, uartCfg->txSoftwareControl);
230082cc:	00e5c703          	lbu	a4,14(a1)
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_URX_RTS_SW_MODE, uartCfg->rtsSoftwareControl);
230082d0:	9be9                	andi	a5,a5,-6
230082d2:	060a                	slli	a2,a2,0x2
    tmpValTxCfg = BL_SET_REG_BITS_VAL(tmpValTxCfg, UART_CR_UTX_TXD_SW_MODE, uartCfg->txSoftwareControl);
230082d4:	8fd1                	or	a5,a5,a2
230082d6:	8fd9                	or	a5,a5,a4
    BL_WR_REG(UARTx, UART_SW_MODE, tmpValTxCfg);
230082d8:	cedc                	sw	a5,28(a3)
#ifndef BFLB_USE_HAL_DRIVER
    Interrupt_Handler_Register(UART0_IRQn, UART0_IRQHandler);
    Interrupt_Handler_Register(UART1_IRQn, UART1_IRQHandler);
#endif
    return SUCCESS;
}
230082da:	4501                	li	a0,0
230082dc:	8082                	ret
            tmpValTxCfg = BL_CLR_REG_BIT(tmpValTxCfg, UART_CR_UTX_PRT_EN);
230082de:	9b3d                	andi	a4,a4,-17
            tmpValRxCfg = BL_CLR_REG_BIT(tmpValRxCfg, UART_CR_URX_PRT_EN);
230082e0:	fefe7e13          	andi	t3,t3,-17
            break;
230082e4:	bf91                	j	23008238 <UART_Init+0x54>
            tmpValTxCfg = BL_CLR_REG_BIT(tmpValTxCfg, UART_CR_UTX_PRT_SEL);
230082e6:	fdf77713          	andi	a4,a4,-33
230082ea:	fdfe7e13          	andi	t3,t3,-33
230082ee:	01076713          	ori	a4,a4,16
            tmpValRxCfg = BL_CLR_REG_BIT(tmpValRxCfg, UART_CR_URX_PRT_SEL);
230082f2:	010e6e13          	ori	t3,t3,16
            break;
230082f6:	b789                	j	23008238 <UART_Init+0x54>
            tmpValTxCfg = BL_SET_REG_BIT(tmpValTxCfg, UART_CR_UTX_PRT_SEL);
230082f8:	03076713          	ori	a4,a4,48
            tmpValRxCfg = BL_SET_REG_BIT(tmpValRxCfg, UART_CR_URX_PRT_SEL);
230082fc:	030e6e13          	ori	t3,t3,48
            break;
23008300:	bf25                	j	23008238 <UART_Init+0x54>

23008302 <UART_FifoConfig>:
 *
*******************************************************************************/
BL_Err_Type UART_FifoConfig(UART_ID_Type uartId, UART_FifoCfg_Type *fifoCfg)
{
    uint32_t tmpVal = 0;
    uint32_t UARTx = uartAddr[uartId];
23008302:	00251793          	slli	a5,a0,0x2
23008306:	2300f537          	lui	a0,0x2300f
2300830a:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
2300830e:	953e                	add	a0,a0,a5
23008310:	4114                	lw	a3,0(a0)
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    /* Deal with uart fifo configure register */
    tmpVal = BL_RD_REG(UARTx, UART_FIFO_CONFIG_1);
    /* Configure dma tx fifo threshold */
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_TX_FIFO_TH, fifoCfg->txFifoDmaThreshold);
23008312:	0005c783          	lbu	a5,0(a1)
23008316:	ff810537          	lui	a0,0xff810
    tmpVal = BL_RD_REG(UARTx, UART_FIFO_CONFIG_1);
2300831a:	0846a603          	lw	a2,132(a3)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_TX_FIFO_TH, fifoCfg->txFifoDmaThreshold);
2300831e:	157d                	addi	a0,a0,-1
    /* Configure dma rx fifo threshold */
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_RX_FIFO_TH, fifoCfg->rxFifoDmaThreshold);
23008320:	0015c703          	lbu	a4,1(a1)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_TX_FIFO_TH, fifoCfg->txFifoDmaThreshold);
23008324:	8e69                	and	a2,a2,a0
23008326:	07c2                	slli	a5,a5,0x10
23008328:	8fd1                	or	a5,a5,a2
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_RX_FIFO_TH, fifoCfg->rxFifoDmaThreshold);
2300832a:	81000637          	lui	a2,0x81000
2300832e:	167d                	addi	a2,a2,-1
23008330:	8ff1                	and	a5,a5,a2
23008332:	0762                	slli	a4,a4,0x18
23008334:	8fd9                	or	a5,a5,a4
    /* Write back */
    BL_WR_REG(UARTx, UART_FIFO_CONFIG_1, tmpVal);
23008336:	08f6a223          	sw	a5,132(a3)

    /* Enable or disable uart fifo dma function */
    tmpVal = BL_RD_REG(UARTx, UART_FIFO_CONFIG_0);
2300833a:	0806a703          	lw	a4,128(a3)

    if (ENABLE == fifoCfg->txFifoDmaEnable) {
2300833e:	0025c503          	lbu	a0,2(a1)
23008342:	4605                	li	a2,1
        tmpVal = BL_SET_REG_BIT(tmpVal, UART_DMA_TX_EN);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, UART_DMA_TX_EN);
23008344:	ffe77793          	andi	a5,a4,-2
    if (ENABLE == fifoCfg->txFifoDmaEnable) {
23008348:	00c51463          	bne	a0,a2,23008350 <UART_FifoConfig+0x4e>
        tmpVal = BL_SET_REG_BIT(tmpVal, UART_DMA_TX_EN);
2300834c:	00176793          	ori	a5,a4,1
    }

    if (ENABLE == fifoCfg->rxFifoDmaEnable) {
23008350:	0035c583          	lbu	a1,3(a1)
23008354:	4605                	li	a2,1
        tmpVal = BL_SET_REG_BIT(tmpVal, UART_DMA_RX_EN);
    } else {
        tmpVal = BL_CLR_REG_BIT(tmpVal, UART_DMA_RX_EN);
23008356:	ffd7f713          	andi	a4,a5,-3
    if (ENABLE == fifoCfg->rxFifoDmaEnable) {
2300835a:	00c59463          	bne	a1,a2,23008362 <UART_FifoConfig+0x60>
        tmpVal = BL_SET_REG_BIT(tmpVal, UART_DMA_RX_EN);
2300835e:	0027e713          	ori	a4,a5,2
    }

    BL_WR_REG(UARTx, UART_FIFO_CONFIG_0, tmpVal);
23008362:	08e6a023          	sw	a4,128(a3)

    return SUCCESS;
}
23008366:	4501                	li	a0,0
23008368:	8082                	ret

2300836a <UART_Enable>:
 *
*******************************************************************************/
BL_Err_Type UART_Enable(UART_ID_Type uartId, UART_Direction_Type direct)
{
    uint32_t tmpVal = 0;
    uint32_t UARTx = uartAddr[uartId];
2300836a:	00251793          	slli	a5,a0,0x2
2300836e:	2300f537          	lui	a0,0x2300f
23008372:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
23008376:	953e                	add	a0,a0,a5

    /* Check the parameters */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));
    CHECK_PARAM(IS_UART_DIRECTION_TYPE(direct));

    if (direct == UART_TX || direct == UART_TXRX) {
23008378:	0fd5f713          	andi	a4,a1,253
    uint32_t UARTx = uartAddr[uartId];
2300837c:	411c                	lw	a5,0(a0)
    if (direct == UART_TX || direct == UART_TXRX) {
2300837e:	e709                	bnez	a4,23008388 <UART_Enable+0x1e>
        /* Enable UART tx unit */
        tmpVal = BL_RD_REG(UARTx, UART_UTX_CONFIG);
23008380:	4398                	lw	a4,0(a5)
        BL_WR_REG(UARTx, UART_UTX_CONFIG, BL_SET_REG_BIT(tmpVal, UART_CR_UTX_EN));
23008382:	00176713          	ori	a4,a4,1
23008386:	c398                	sw	a4,0(a5)
    }

    if (direct == UART_RX || direct == UART_TXRX) {
23008388:	15fd                	addi	a1,a1,-1
2300838a:	0ff5f593          	zext.b	a1,a1
2300838e:	4705                	li	a4,1
23008390:	00b76663          	bltu	a4,a1,2300839c <UART_Enable+0x32>
        /* Enable UART rx unit */
        tmpVal = BL_RD_REG(UARTx, UART_URX_CONFIG);
23008394:	43d8                	lw	a4,4(a5)
        BL_WR_REG(UARTx, UART_URX_CONFIG, BL_SET_REG_BIT(tmpVal, UART_CR_URX_EN));
23008396:	00176713          	ori	a4,a4,1
2300839a:	c3d8                	sw	a4,4(a5)
    }

    return SUCCESS;
}
2300839c:	4501                	li	a0,0
2300839e:	8082                	ret

230083a0 <UART_Disable>:
 *
*******************************************************************************/
BL_Err_Type UART_Disable(UART_ID_Type uartId, UART_Direction_Type direct)
{
    uint32_t tmpVal = 0;
    uint32_t UARTx = uartAddr[uartId];
230083a0:	00251793          	slli	a5,a0,0x2
230083a4:	2300f537          	lui	a0,0x2300f
230083a8:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
230083ac:	953e                	add	a0,a0,a5

    /* Check the parameters */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));
    CHECK_PARAM(IS_UART_DIRECTION_TYPE(direct));

    if (direct == UART_TX || direct == UART_TXRX) {
230083ae:	0fd5f713          	andi	a4,a1,253
    uint32_t UARTx = uartAddr[uartId];
230083b2:	411c                	lw	a5,0(a0)
    if (direct == UART_TX || direct == UART_TXRX) {
230083b4:	e701                	bnez	a4,230083bc <UART_Disable+0x1c>
        /* Disable UART tx unit */
        tmpVal = BL_RD_REG(UARTx, UART_UTX_CONFIG);
230083b6:	4398                	lw	a4,0(a5)
        BL_WR_REG(UARTx, UART_UTX_CONFIG, BL_CLR_REG_BIT(tmpVal, UART_CR_UTX_EN));
230083b8:	9b79                	andi	a4,a4,-2
230083ba:	c398                	sw	a4,0(a5)
    }

    if (direct == UART_RX || direct == UART_TXRX) {
230083bc:	15fd                	addi	a1,a1,-1
230083be:	0ff5f593          	zext.b	a1,a1
230083c2:	4705                	li	a4,1
230083c4:	00b76563          	bltu	a4,a1,230083ce <UART_Disable+0x2e>
        /* Disable UART rx unit */
        tmpVal = BL_RD_REG(UARTx, UART_URX_CONFIG);
230083c8:	43d8                	lw	a4,4(a5)
        BL_WR_REG(UARTx, UART_URX_CONFIG, BL_CLR_REG_BIT(tmpVal, UART_CR_URX_EN));
230083ca:	9b79                	andi	a4,a4,-2
230083cc:	c3d8                	sw	a4,4(a5)
    }

    return SUCCESS;
}
230083ce:	4501                	li	a0,0
230083d0:	8082                	ret

230083d2 <UART_SetRxTimeoutValue>:
 * @return SUCCESS
 *
*******************************************************************************/
BL_Err_Type UART_SetRxTimeoutValue(UART_ID_Type uartId, uint8_t time)
{
    uint32_t UARTx = uartAddr[uartId];
230083d2:	00251793          	slli	a5,a0,0x2
230083d6:	2300f537          	lui	a0,0x2300f
230083da:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
230083de:	953e                	add	a0,a0,a5

    /* Check the parameters */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    /* Set time-out value */
    tmpVal = BL_RD_REG(UARTx, UART_URX_RTO_TIMER);
230083e0:	4118                	lw	a4,0(a0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_CR_URX_RTO_VALUE, time - 1);
230083e2:	15fd                	addi	a1,a1,-1
    BL_WR_REG(UARTx, UART_URX_RTO_TIMER, tmpVal);

    return SUCCESS;
}
230083e4:	4501                	li	a0,0
    tmpVal = BL_RD_REG(UARTx, UART_URX_RTO_TIMER);
230083e6:	4f1c                	lw	a5,24(a4)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_CR_URX_RTO_VALUE, time - 1);
230083e8:	f007f793          	andi	a5,a5,-256
230083ec:	8ddd                	or	a1,a1,a5
    BL_WR_REG(UARTx, UART_URX_RTO_TIMER, tmpVal);
230083ee:	cf0c                	sw	a1,24(a4)
}
230083f0:	8082                	ret

230083f2 <UART_SetDeglitchCount>:
 * @return SUCCESS
 *
*******************************************************************************/
BL_Err_Type UART_SetDeglitchCount(UART_ID_Type uartId, uint8_t deglitchCnt)
{
    uint32_t UARTx = uartAddr[uartId];
230083f2:	00251793          	slli	a5,a0,0x2
230083f6:	2300f537          	lui	a0,0x2300f
230083fa:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
230083fe:	953e                	add	a0,a0,a5

    /* Check the parameters */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    /* Set count value */
    tmpVal = BL_RD_REG(UARTx, UART_URX_CONFIG);
23008400:	4114                	lw	a3,0(a0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_CR_URX_DEG_CNT, deglitchCnt);
23008402:	7745                	lui	a4,0xffff1
23008404:	177d                	addi	a4,a4,-1
    tmpVal = BL_RD_REG(UARTx, UART_URX_CONFIG);
23008406:	42dc                	lw	a5,4(a3)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_CR_URX_DEG_CNT, deglitchCnt);
23008408:	05b2                	slli	a1,a1,0xc
    BL_WR_REG(UARTx, UART_URX_CONFIG, tmpVal);

    return SUCCESS;
}
2300840a:	4501                	li	a0,0
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, UART_CR_URX_DEG_CNT, deglitchCnt);
2300840c:	8ff9                	and	a5,a5,a4
2300840e:	8ddd                	or	a1,a1,a5
    BL_WR_REG(UARTx, UART_URX_CONFIG, tmpVal);
23008410:	c2cc                	sw	a1,4(a3)
}
23008412:	8082                	ret

23008414 <UART_TxFreeRun>:
 *
*******************************************************************************/
BL_Err_Type UART_TxFreeRun(UART_ID_Type uartId, BL_Fun_Type txFreeRun)
{
    uint32_t tmpVal = 0;
    uint32_t UARTx = uartAddr[uartId];
23008414:	00251793          	slli	a5,a0,0x2
23008418:	2300f537          	lui	a0,0x2300f
2300841c:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
23008420:	953e                	add	a0,a0,a5

    /* Check the parameters */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    /* Enable or disable tx free run mode */
    tmpVal = BL_RD_REG(UARTx, UART_UTX_CONFIG);
23008422:	4118                	lw	a4,0(a0)

    if (ENABLE == txFreeRun) {
23008424:	4685                	li	a3,1
    tmpVal = BL_RD_REG(UARTx, UART_UTX_CONFIG);
23008426:	431c                	lw	a5,0(a4)
    if (ENABLE == txFreeRun) {
23008428:	00d58663          	beq	a1,a3,23008434 <UART_TxFreeRun+0x20>
        BL_WR_REG(UARTx, UART_UTX_CONFIG, BL_SET_REG_BIT(tmpVal, UART_CR_UTX_FRM_EN));
    } else {
        BL_WR_REG(UARTx, UART_UTX_CONFIG, BL_CLR_REG_BIT(tmpVal, UART_CR_UTX_FRM_EN));
2300842c:	9bed                	andi	a5,a5,-5
2300842e:	c31c                	sw	a5,0(a4)
    }

    return SUCCESS;
}
23008430:	4501                	li	a0,0
23008432:	8082                	ret
        BL_WR_REG(UARTx, UART_UTX_CONFIG, BL_SET_REG_BIT(tmpVal, UART_CR_UTX_FRM_EN));
23008434:	0047e793          	ori	a5,a5,4
23008438:	c31c                	sw	a5,0(a4)
}
2300843a:	4501                	li	a0,0
2300843c:	8082                	ret

2300843e <UART_TxFifoClear>:
 *
*******************************************************************************/
BL_Err_Type UART_TxFifoClear(UART_ID_Type uartId)
{
    uint32_t tmpVal = 0;
    uint32_t UARTx = uartAddr[uartId];
2300843e:	00251793          	slli	a5,a0,0x2
23008442:	2300f537          	lui	a0,0x2300f
23008446:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
2300844a:	953e                	add	a0,a0,a5

    /* Check the parameter */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    /* Clear tx fifo */
    tmpVal = BL_RD_REG(UARTx, UART_FIFO_CONFIG_0);
2300844c:	4118                	lw	a4,0(a0)
    BL_WR_REG(UARTx, UART_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, UART_TX_FIFO_CLR));

    return SUCCESS;
}
2300844e:	4501                	li	a0,0
    tmpVal = BL_RD_REG(UARTx, UART_FIFO_CONFIG_0);
23008450:	08072783          	lw	a5,128(a4) # ffff1080 <__HeapLimit+0xbdfc1080>
    BL_WR_REG(UARTx, UART_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, UART_TX_FIFO_CLR));
23008454:	0047e793          	ori	a5,a5,4
23008458:	08f72023          	sw	a5,128(a4)
}
2300845c:	8082                	ret

2300845e <UART_RxFifoClear>:
 *
*******************************************************************************/
BL_Err_Type UART_RxFifoClear(UART_ID_Type uartId)
{
    uint32_t tmpVal = 0;
    uint32_t UARTx = uartAddr[uartId];
2300845e:	00251793          	slli	a5,a0,0x2
23008462:	2300f537          	lui	a0,0x2300f
23008466:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
2300846a:	953e                	add	a0,a0,a5

    /* Check the parameter */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    /* Clear rx fifo */
    tmpVal = BL_RD_REG(UARTx, UART_FIFO_CONFIG_0);
2300846c:	4118                	lw	a4,0(a0)
    BL_WR_REG(UARTx, UART_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, UART_RX_FIFO_CLR));

    return SUCCESS;
}
2300846e:	4501                	li	a0,0
    tmpVal = BL_RD_REG(UARTx, UART_FIFO_CONFIG_0);
23008470:	08072783          	lw	a5,128(a4)
    BL_WR_REG(UARTx, UART_FIFO_CONFIG_0, BL_SET_REG_BIT(tmpVal, UART_RX_FIFO_CLR));
23008474:	0087e793          	ori	a5,a5,8
23008478:	08f72023          	sw	a5,128(a4)
}
2300847c:	8082                	ret

2300847e <UART_IntMask>:
 *
*******************************************************************************/
BL_Err_Type UART_IntMask(UART_ID_Type uartId, UART_INT_Type intType, BL_Mask_Type intMask)
{
    uint32_t tmpVal;
    uint32_t UARTx = uartAddr[uartId];
2300847e:	00251793          	slli	a5,a0,0x2
23008482:	2300f537          	lui	a0,0x2300f
23008486:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
2300848a:	953e                	add	a0,a0,a5
    /* Check the parameters */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));
    CHECK_PARAM(IS_UART_INT_TYPE(intType));
    CHECK_PARAM(IS_BL_MASK_TYPE(intMask));

    tmpVal = BL_RD_REG(UARTx, UART_INT_MASK);
2300848c:	4118                	lw	a4,0(a0)

    /* Mask or unmask certain or all interrupt */
    if (UART_INT_ALL == intType) {
2300848e:	47a5                	li	a5,9
    tmpVal = BL_RD_REG(UARTx, UART_INT_MASK);
23008490:	5354                	lw	a3,36(a4)
    if (UART_INT_ALL == intType) {
23008492:	02f58263          	beq	a1,a5,230084b6 <UART_IntMask+0x38>
        } else {
            tmpVal &= 0;
        }
    } else {
        if (MASK == intMask) {
            tmpVal |= 1 << intType;
23008496:	4505                	li	a0,1
23008498:	00b515b3          	sll	a1,a0,a1
        } else {
            tmpVal &= ~(1 << intType);
2300849c:	fff5c793          	not	a5,a1
230084a0:	8ff5                	and	a5,a5,a3
        if (MASK == intMask) {
230084a2:	00a60563          	beq	a2,a0,230084ac <UART_IntMask+0x2e>
        }
    }

    /* Write back */
    BL_WR_REG(UARTx, UART_INT_MASK, tmpVal);
230084a6:	d35c                	sw	a5,36(a4)

    return SUCCESS;
}
230084a8:	4501                	li	a0,0
230084aa:	8082                	ret
            tmpVal |= 1 << intType;
230084ac:	00d5e7b3          	or	a5,a1,a3
    BL_WR_REG(UARTx, UART_INT_MASK, tmpVal);
230084b0:	d35c                	sw	a5,36(a4)
}
230084b2:	4501                	li	a0,0
230084b4:	8082                	ret
        if (MASK == intMask) {
230084b6:	4585                	li	a1,1
            tmpVal &= 0;
230084b8:	4781                	li	a5,0
        if (MASK == intMask) {
230084ba:	feb616e3          	bne	a2,a1,230084a6 <UART_IntMask+0x28>
            tmpVal |= 0x1ff;
230084be:	1ff6e793          	ori	a5,a3,511
    BL_WR_REG(UARTx, UART_INT_MASK, tmpVal);
230084c2:	d35c                	sw	a5,36(a4)
}
230084c4:	4501                	li	a0,0
230084c6:	8082                	ret

230084c8 <UART_SendData>:
 *
*******************************************************************************/
BL_Err_Type UART_SendData(UART_ID_Type uartId, uint8_t *data, uint32_t len)
{
    uint32_t txLen = 0;
    uint32_t UARTx = uartAddr[uartId];
230084c8:	00251793          	slli	a5,a0,0x2
230084cc:	2300f537          	lui	a0,0x2300f
230084d0:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
230084d4:	953e                	add	a0,a0,a5
230084d6:	00052883          	lw	a7,0(a0)

    /* Check the parameter */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    /* Send data */
    while (txLen < len) {
230084da:	ca1d                	beqz	a2,23008510 <UART_SendData+0x48>
    uint32_t timeoutCnt = UART_TX_TIMEOUT_COUNT;
230084dc:	00027737          	lui	a4,0x27
    uint32_t UARTx = uartAddr[uartId];

    /* Check the parameter */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    return BL_GET_REG_BITS_VAL(BL_RD_REG(UARTx, UART_FIFO_CONFIG_1), UART_TX_FIFO_CNT);
230084e0:	08488813          	addi	a6,a7,132
    uint32_t timeoutCnt = UART_TX_TIMEOUT_COUNT;
230084e4:	10070713          	addi	a4,a4,256 # 27100 <StackSize+0x26100>
    uint32_t txLen = 0;
230084e8:	4681                	li	a3,0
            timeoutCnt = UART_TX_TIMEOUT_COUNT;
230084ea:	00027337          	lui	t1,0x27
    return BL_GET_REG_BITS_VAL(BL_RD_REG(UARTx, UART_FIFO_CONFIG_1), UART_TX_FIFO_CNT);
230084ee:	00082783          	lw	a5,0(a6)
            BL_WR_BYTE(UARTx + UART_FIFO_WDATA_OFFSET, data[txLen++]);
230084f2:	00d58533          	add	a0,a1,a3
            timeoutCnt--;
230084f6:	177d                	addi	a4,a4,-1
        if (UART_GetTxFifoCount(uartId) > 0) {
230084f8:	0ff7f793          	zext.b	a5,a5
230084fc:	cf81                	beqz	a5,23008514 <UART_SendData+0x4c>
            BL_WR_BYTE(UARTx + UART_FIFO_WDATA_OFFSET, data[txLen++]);
230084fe:	00054783          	lbu	a5,0(a0)
23008502:	0685                	addi	a3,a3,1
            timeoutCnt = UART_TX_TIMEOUT_COUNT;
23008504:	10030713          	addi	a4,t1,256 # 27100 <StackSize+0x26100>
            BL_WR_BYTE(UARTx + UART_FIFO_WDATA_OFFSET, data[txLen++]);
23008508:	08f88423          	sb	a5,136(a7)
    while (txLen < len) {
2300850c:	fec6e1e3          	bltu	a3,a2,230084ee <UART_SendData+0x26>
    return SUCCESS;
23008510:	4501                	li	a0,0
23008512:	8082                	ret
            if (timeoutCnt == 0) {
23008514:	ff65                	bnez	a4,2300850c <UART_SendData+0x44>
                return TIMEOUT;
23008516:	4509                	li	a0,2
}
23008518:	8082                	ret

2300851a <UART_ReceiveData>:
    uint32_t UARTx = uartAddr[uartId];
2300851a:	2300f7b7          	lui	a5,0x2300f
2300851e:	050a                	slli	a0,a0,0x2
23008520:	0dc78793          	addi	a5,a5,220 # 2300f0dc <uartAddr>
23008524:	97aa                	add	a5,a5,a0
{
23008526:	8532                	mv	a0,a2
    uint32_t UARTx = uartAddr[uartId];
23008528:	4390                	lw	a2,0(a5)
    while (rxLen < maxLen && UART_GetRxFifoCount(uartId) > 0) {
2300852a:	c50d                	beqz	a0,23008554 <UART_ReceiveData+0x3a>
    uint32_t UARTx = uartAddr[uartId];

    /* Check the parameter */
    CHECK_PARAM(IS_UART_ID_TYPE(uartId));

    return BL_GET_REG_BITS_VAL(BL_RD_REG(UARTx, UART_FIFO_CONFIG_1), UART_RX_FIFO_CNT);
2300852c:	08460813          	addi	a6,a2,132 # 81000084 <__HeapLimit+0x3efd0084>
    uint32_t rxLen = 0;
23008530:	4701                	li	a4,0
23008532:	a811                	j	23008546 <UART_ReceiveData+0x2c>
        data[rxLen++] = BL_RD_BYTE(UARTx + UART_FIFO_RDATA_OFFSET);
23008534:	08c64683          	lbu	a3,140(a2)
23008538:	0705                	addi	a4,a4,1
2300853a:	00e587b3          	add	a5,a1,a4
2300853e:	fed78fa3          	sb	a3,-1(a5)
    while (rxLen < maxLen && UART_GetRxFifoCount(uartId) > 0) {
23008542:	00e50963          	beq	a0,a4,23008554 <UART_ReceiveData+0x3a>
    return BL_GET_REG_BITS_VAL(BL_RD_REG(UARTx, UART_FIFO_CONFIG_1), UART_RX_FIFO_CNT);
23008546:	00082783          	lw	a5,0(a6)
2300854a:	83a1                	srli	a5,a5,0x8
    while (rxLen < maxLen && UART_GetRxFifoCount(uartId) > 0) {
2300854c:	0ff7f793          	zext.b	a5,a5
23008550:	f3f5                	bnez	a5,23008534 <UART_ReceiveData+0x1a>
23008552:	853a                	mv	a0,a4
}
23008554:	8082                	ret

23008556 <UART_GetTxFifoCount>:
    uint32_t UARTx = uartAddr[uartId];
23008556:	00251793          	slli	a5,a0,0x2
2300855a:	2300f537          	lui	a0,0x2300f
2300855e:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
23008562:	953e                	add	a0,a0,a5
    return BL_GET_REG_BITS_VAL(BL_RD_REG(UARTx, UART_FIFO_CONFIG_1), UART_TX_FIFO_CNT);
23008564:	411c                	lw	a5,0(a0)
23008566:	0847a503          	lw	a0,132(a5)
}
2300856a:	0ff57513          	zext.b	a0,a0
2300856e:	8082                	ret

23008570 <UART_GetRxFifoCount>:
    uint32_t UARTx = uartAddr[uartId];
23008570:	00251793          	slli	a5,a0,0x2
23008574:	2300f537          	lui	a0,0x2300f
23008578:	0dc50513          	addi	a0,a0,220 # 2300f0dc <uartAddr>
2300857c:	953e                	add	a0,a0,a5
    return BL_GET_REG_BITS_VAL(BL_RD_REG(UARTx, UART_FIFO_CONFIG_1), UART_RX_FIFO_CNT);
2300857e:	411c                	lw	a5,0(a0)
23008580:	0847a503          	lw	a0,132(a5)
23008584:	8121                	srli	a0,a0,0x8
}
23008586:	0ff57513          	zext.b	a0,a0
2300858a:	8082                	ret

2300858c <USB_Clr_EPx_STALL.part.0>:
    uint32_t tmpVal = 0;

    if (epId == EP_ID0) {
        return SUCCESS;
    } else {
        switch (epId) {
2300858c:	4791                	li	a5,4
2300858e:	08f50063          	beq	a0,a5,2300860e <USB_Clr_EPx_STALL.part.0+0x82>
23008592:	02a7e263          	bltu	a5,a0,230085b6 <USB_Clr_EPx_STALL.part.0+0x2a>
23008596:	4789                	li	a5,2
23008598:	08f50563          	beq	a0,a5,23008622 <USB_Clr_EPx_STALL.part.0+0x96>
2300859c:	478d                	li	a5,3
2300859e:	02f51c63          	bne	a0,a5,230085d6 <USB_Clr_EPx_STALL.part.0+0x4a>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP2_STALL);
                BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
                break;

            case EP_ID3:
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
230085a2:	4000e6b7          	lui	a3,0x4000e
230085a6:	8486a783          	lw	a5,-1976(a3) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP3_STALL);
230085aa:	7741                	lui	a4,0xffff0
230085ac:	177d                	addi	a4,a4,-1
230085ae:	8ff9                	and	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
230085b0:	84f6a423          	sw	a5,-1976(a3)
                break;
230085b4:	8082                	ret
        switch (epId) {
230085b6:	4799                	li	a5,6
230085b8:	06f50f63          	beq	a0,a5,23008636 <USB_Clr_EPx_STALL.part.0+0xaa>
230085bc:	479d                	li	a5,7
230085be:	02f51963          	bne	a0,a5,230085f0 <USB_Clr_EPx_STALL.part.0+0x64>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP6_STALL);
                BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
                break;

            case EP_ID7:
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
230085c2:	4000e6b7          	lui	a3,0x4000e
230085c6:	8586a783          	lw	a5,-1960(a3) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP7_STALL);
230085ca:	7741                	lui	a4,0xffff0
230085cc:	177d                	addi	a4,a4,-1
230085ce:	8ff9                	and	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
230085d0:	84f6ac23          	sw	a5,-1960(a3)
                break;
        }
    }

    return SUCCESS;
}
230085d4:	8082                	ret
        switch (epId) {
230085d6:	4785                	li	a5,1
230085d8:	02f51963          	bne	a0,a5,2300860a <USB_Clr_EPx_STALL.part.0+0x7e>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
230085dc:	4000e6b7          	lui	a3,0x4000e
230085e0:	8406a783          	lw	a5,-1984(a3) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP1_STALL);
230085e4:	7741                	lui	a4,0xffff0
230085e6:	177d                	addi	a4,a4,-1
230085e8:	8ff9                	and	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
230085ea:	84f6a023          	sw	a5,-1984(a3)
                break;
230085ee:	8082                	ret
        switch (epId) {
230085f0:	4795                	li	a5,5
230085f2:	00f51d63          	bne	a0,a5,2300860c <USB_Clr_EPx_STALL.part.0+0x80>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
230085f6:	4000e6b7          	lui	a3,0x4000e
230085fa:	8506a783          	lw	a5,-1968(a3) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP5_STALL);
230085fe:	7741                	lui	a4,0xffff0
23008600:	177d                	addi	a4,a4,-1
23008602:	8ff9                	and	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
23008604:	84f6a823          	sw	a5,-1968(a3)
                break;
23008608:	8082                	ret
2300860a:	8082                	ret
2300860c:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
2300860e:	4000e6b7          	lui	a3,0x4000e
23008612:	84c6a783          	lw	a5,-1972(a3) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP4_STALL);
23008616:	7741                	lui	a4,0xffff0
23008618:	177d                	addi	a4,a4,-1
2300861a:	8ff9                	and	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
2300861c:	84f6a623          	sw	a5,-1972(a3)
                break;
23008620:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
23008622:	4000e6b7          	lui	a3,0x4000e
23008626:	8446a783          	lw	a5,-1980(a3) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP2_STALL);
2300862a:	7741                	lui	a4,0xffff0
2300862c:	177d                	addi	a4,a4,-1
2300862e:	8ff9                	and	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
23008630:	84f6a223          	sw	a5,-1980(a3)
                break;
23008634:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
23008636:	4000e6b7          	lui	a3,0x4000e
2300863a:	8546a783          	lw	a5,-1964(a3) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP6_STALL);
2300863e:	7741                	lui	a4,0xffff0
23008640:	177d                	addi	a4,a4,-1
23008642:	8ff9                	and	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
23008644:	84f6aa23          	sw	a5,-1964(a3)
                break;
23008648:	8082                	ret

2300864a <USB_Enable>:
    tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
2300864a:	4000e737          	lui	a4,0x4000e
2300864e:	80072783          	lw	a5,-2048(a4) # 4000d800 <__dtcm_load_addr+0x1cffd080>
}
23008652:	4501                	li	a0,0
    tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_USB_EN);
23008654:	0017e793          	ori	a5,a5,1
    BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
23008658:	80f72023          	sw	a5,-2048(a4)
}
2300865c:	8082                	ret

2300865e <USB_Disable>:
    tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
2300865e:	4000e737          	lui	a4,0x4000e
23008662:	80072783          	lw	a5,-2048(a4) # 4000d800 <__dtcm_load_addr+0x1cffd080>
}
23008666:	4501                	li	a0,0
    tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_USB_EN);
23008668:	9bf9                	andi	a5,a5,-2
    BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
2300866a:	80f72023          	sw	a5,-2048(a4)
}
2300866e:	8082                	ret

23008670 <USB_Set_Config>:
    tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
23008670:	4000e7b7          	lui	a5,0x4000e
23008674:	8007a703          	lw	a4,-2048(a5) # 4000d800 <__dtcm_load_addr+0x1cffd080>
    tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_USB_EN);
23008678:	9b79                	andi	a4,a4,-2
    BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
2300867a:	80e7a023          	sw	a4,-2048(a5)
    tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
2300867e:	8007a603          	lw	a2,-2048(a5)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_ROM_DCT_EN, usbCfg->RomBaseDescriptorUsed);
23008682:	0055c683          	lbu	a3,5(a1)
    if (usbCfg->SoftwareCtrl == ENABLE) {
23008686:	0045c803          	lbu	a6,4(a1)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_ROM_DCT_EN, usbCfg->RomBaseDescriptorUsed);
2300868a:	eef67793          	andi	a5,a2,-273
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_ROM_DCT_EN, usbCfg->RomBaseDescriptorUsed);
2300868e:	0692                	slli	a3,a3,0x4
    if (usbCfg->SoftwareCtrl == ENABLE) {
23008690:	4705                	li	a4,1
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_ROM_DCT_EN, usbCfg->RomBaseDescriptorUsed);
23008692:	8fd5                	or	a5,a5,a3
    if (usbCfg->SoftwareCtrl == ENABLE) {
23008694:	04e81863          	bne	a6,a4,230086e4 <USB_Set_Config+0x74>
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_ADDR, usbCfg->DeviceAddress);
23008698:	0035c703          	lbu	a4,3(a1)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_NACK_IN, usbCfg->EnumInEn);
2300869c:	7841                	lui	a6,0xffff0
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_SIZE, usbCfg->EnumMaxPacketSize);
2300869e:	0025c783          	lbu	a5,2(a1)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_NACK_IN, usbCfg->EnumInEn);
230086a2:	1ff80813          	addi	a6,a6,511 # ffff01ff <__HeapLimit+0xbdfc01ff>
230086a6:	01067633          	and	a2,a2,a6
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_ADDR, usbCfg->DeviceAddress);
230086aa:	0726                	slli	a4,a4,0x9
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_NACK_IN, usbCfg->EnumInEn);
230086ac:	ff010837          	lui	a6,0xff010
230086b0:	8f51                	or	a4,a4,a2
230086b2:	187d                	addi	a6,a6,-1
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_SIZE, usbCfg->EnumMaxPacketSize);
230086b4:	07c2                	slli	a5,a5,0x10
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_NACK_IN, usbCfg->EnumInEn);
230086b6:	01077733          	and	a4,a4,a6
230086ba:	0015c603          	lbu	a2,1(a1)
230086be:	8f5d                	or	a4,a4,a5
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_NACK_OUT, usbCfg->EnumOutEn);
230086c0:	0005c783          	lbu	a5,0(a1)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_NACK_IN, usbCfg->EnumInEn);
230086c4:	fe0005b7          	lui	a1,0xfe000
230086c8:	15fd                	addi	a1,a1,-1
230086ca:	8f6d                	and	a4,a4,a1
230086cc:	0666                	slli	a2,a2,0x19
230086ce:	10076713          	ori	a4,a4,256
230086d2:	8f51                	or	a4,a4,a2
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_NACK_OUT, usbCfg->EnumOutEn);
230086d4:	fc000637          	lui	a2,0xfc000
230086d8:	167d                	addi	a2,a2,-1
230086da:	8f71                	and	a4,a4,a2
230086dc:	07ea                	slli	a5,a5,0x1a
230086de:	8fd9                	or	a5,a5,a4
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_ROM_DCT_EN, usbCfg->RomBaseDescriptorUsed);
230086e0:	9bbd                	andi	a5,a5,-17
230086e2:	8fd5                	or	a5,a5,a3
    BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
230086e4:	4000e737          	lui	a4,0x4000e
230086e8:	80f72023          	sw	a5,-2048(a4) # 4000d800 <__dtcm_load_addr+0x1cffd080>
    tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
230086ec:	80072783          	lw	a5,-2048(a4)
    if (enable) {
230086f0:	c119                	beqz	a0,230086f6 <USB_Set_Config+0x86>
        tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_USB_EN);
230086f2:	0017e793          	ori	a5,a5,1
    BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
230086f6:	4000e737          	lui	a4,0x4000e
230086fa:	80f72023          	sw	a5,-2048(a4) # 4000d800 <__dtcm_load_addr+0x1cffd080>
}
230086fe:	4501                	li	a0,0
23008700:	8082                	ret

23008702 <USB_Set_Device_Addr>:
    tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
23008702:	4000e6b7          	lui	a3,0x4000e
23008706:	8006a783          	lw	a5,-2048(a3) # 4000d800 <__dtcm_load_addr+0x1cffd080>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_ADDR, addr);
2300870a:	7741                	lui	a4,0xffff0
2300870c:	1ff70713          	addi	a4,a4,511 # ffff01ff <__HeapLimit+0xbdfc01ff>
23008710:	8ff9                	and	a5,a5,a4
23008712:	0526                	slli	a0,a0,0x9
23008714:	8d5d                	or	a0,a0,a5
    BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
23008716:	80a6a023          	sw	a0,-2048(a3)
}
2300871a:	4501                	li	a0,0
2300871c:	8082                	ret

2300871e <USB_Set_EPx_Xfer_Size>:
    if (epId == EP_ID0) {
2300871e:	e105                	bnez	a0,2300873e <USB_Set_EPx_Xfer_Size+0x20>
        tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
23008720:	4000e637          	lui	a2,0x4000e
23008724:	80062703          	lw	a4,-2048(a2) # 4000d800 <__dtcm_load_addr+0x1cffd080>
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_USB_EP0_SW_SIZE, size);
23008728:	ff0106b7          	lui	a3,0xff010
2300872c:	16fd                	addi	a3,a3,-1
2300872e:	8f75                	and	a4,a4,a3
23008730:	01059793          	slli	a5,a1,0x10
23008734:	8fd9                	or	a5,a5,a4
        BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
23008736:	80f62023          	sw	a5,-2048(a2)
}
2300873a:	4501                	li	a0,0
2300873c:	8082                	ret
        switch (epId) {
2300873e:	4791                	li	a5,4
23008740:	0af50263          	beq	a0,a5,230087e4 <USB_Set_EPx_Xfer_Size+0xc6>
23008744:	02a7e263          	bltu	a5,a0,23008768 <USB_Set_EPx_Xfer_Size+0x4a>
23008748:	4789                	li	a5,2
2300874a:	06f50963          	beq	a0,a5,230087bc <USB_Set_EPx_Xfer_Size+0x9e>
2300874e:	478d                	li	a5,3
23008750:	02f51c63          	bne	a0,a5,23008788 <USB_Set_EPx_Xfer_Size+0x6a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
23008754:	4000e737          	lui	a4,0x4000e
23008758:	84872783          	lw	a5,-1976(a4) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP3_SIZE, size);
2300875c:	8007f793          	andi	a5,a5,-2048
23008760:	8fcd                	or	a5,a5,a1
                BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
23008762:	84f72423          	sw	a5,-1976(a4)
                break;
23008766:	bfd1                	j	2300873a <USB_Set_EPx_Xfer_Size+0x1c>
        switch (epId) {
23008768:	4799                	li	a5,6
2300876a:	06f50363          	beq	a0,a5,230087d0 <USB_Set_EPx_Xfer_Size+0xb2>
2300876e:	479d                	li	a5,7
23008770:	02f51963          	bne	a0,a5,230087a2 <USB_Set_EPx_Xfer_Size+0x84>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23008774:	4000e737          	lui	a4,0x4000e
23008778:	85872783          	lw	a5,-1960(a4) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_SIZE, size);
2300877c:	8007f793          	andi	a5,a5,-2048
23008780:	8fcd                	or	a5,a5,a1
                BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
23008782:	84f72c23          	sw	a5,-1960(a4)
                break;
23008786:	bf55                	j	2300873a <USB_Set_EPx_Xfer_Size+0x1c>
        switch (epId) {
23008788:	4785                	li	a5,1
2300878a:	faf518e3          	bne	a0,a5,2300873a <USB_Set_EPx_Xfer_Size+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
2300878e:	4000e737          	lui	a4,0x4000e
23008792:	84072783          	lw	a5,-1984(a4) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP1_SIZE, size);
23008796:	8007f793          	andi	a5,a5,-2048
2300879a:	8fcd                	or	a5,a5,a1
                BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
2300879c:	84f72023          	sw	a5,-1984(a4)
                break;
230087a0:	bf69                	j	2300873a <USB_Set_EPx_Xfer_Size+0x1c>
        switch (epId) {
230087a2:	4795                	li	a5,5
230087a4:	f8f51be3          	bne	a0,a5,2300873a <USB_Set_EPx_Xfer_Size+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
230087a8:	4000e737          	lui	a4,0x4000e
230087ac:	85072783          	lw	a5,-1968(a4) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP5_SIZE, size);
230087b0:	8007f793          	andi	a5,a5,-2048
230087b4:	8fcd                	or	a5,a5,a1
                BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
230087b6:	84f72823          	sw	a5,-1968(a4)
                break;
230087ba:	b741                	j	2300873a <USB_Set_EPx_Xfer_Size+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
230087bc:	4000e737          	lui	a4,0x4000e
230087c0:	84472783          	lw	a5,-1980(a4) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_SIZE, size);
230087c4:	8007f793          	andi	a5,a5,-2048
230087c8:	8fcd                	or	a5,a5,a1
                BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
230087ca:	84f72223          	sw	a5,-1980(a4)
                break;
230087ce:	b7b5                	j	2300873a <USB_Set_EPx_Xfer_Size+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
230087d0:	4000e737          	lui	a4,0x4000e
230087d4:	85472783          	lw	a5,-1964(a4) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP6_SIZE, size);
230087d8:	8007f793          	andi	a5,a5,-2048
230087dc:	8fcd                	or	a5,a5,a1
                BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
230087de:	84f72a23          	sw	a5,-1964(a4)
                break;
230087e2:	bfa1                	j	2300873a <USB_Set_EPx_Xfer_Size+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
230087e4:	4000e737          	lui	a4,0x4000e
230087e8:	84c72783          	lw	a5,-1972(a4) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP4_SIZE, size);
230087ec:	8007f793          	andi	a5,a5,-2048
230087f0:	8fcd                	or	a5,a5,a1
                BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
230087f2:	84f72623          	sw	a5,-1972(a4)
                break;
230087f6:	b791                	j	2300873a <USB_Set_EPx_Xfer_Size+0x1c>

230087f8 <USB_Set_EPx_Rdy>:
    if (epId == EP_ID0) {
230087f8:	e105                	bnez	a0,23008818 <USB_Set_EPx_Rdy+0x20>
        tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
230087fa:	4000e6b7          	lui	a3,0x4000e
230087fe:	8006a783          	lw	a5,-2048(a3) # 4000d800 <__dtcm_load_addr+0x1cffd080>
        tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_USB_EP0_SW_STALL);
23008802:	ff000737          	lui	a4,0xff000
23008806:	177d                	addi	a4,a4,-1
23008808:	8ff9                	and	a5,a5,a4
2300880a:	0e000737          	lui	a4,0xe000
2300880e:	8fd9                	or	a5,a5,a4
        BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
23008810:	80f6a023          	sw	a5,-2048(a3)
}
23008814:	4501                	li	a0,0
23008816:	8082                	ret
        switch (epId) {
23008818:	4791                	li	a5,4
2300881a:	0cf50463          	beq	a0,a5,230088e2 <USB_Set_EPx_Rdy+0xea>
2300881e:	02a7e563          	bltu	a5,a0,23008848 <USB_Set_EPx_Rdy+0x50>
23008822:	4789                	li	a5,2
23008824:	08f50563          	beq	a0,a5,230088ae <USB_Set_EPx_Rdy+0xb6>
23008828:	478d                	li	a5,3
2300882a:	04f51263          	bne	a0,a5,2300886e <USB_Set_EPx_Rdy+0x76>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
2300882e:	4000e6b7          	lui	a3,0x4000e
23008832:	8486a783          	lw	a5,-1976(a3) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP3_STALL);
23008836:	7741                	lui	a4,0xffff0
23008838:	177d                	addi	a4,a4,-1
2300883a:	8ff9                	and	a5,a5,a4
2300883c:	00060737          	lui	a4,0x60
23008840:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
23008842:	84f6a423          	sw	a5,-1976(a3)
                break;
23008846:	b7f9                	j	23008814 <USB_Set_EPx_Rdy+0x1c>
        switch (epId) {
23008848:	4799                	li	a5,6
2300884a:	06f50f63          	beq	a0,a5,230088c8 <USB_Set_EPx_Rdy+0xd0>
2300884e:	479d                	li	a5,7
23008850:	02f51f63          	bne	a0,a5,2300888e <USB_Set_EPx_Rdy+0x96>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23008854:	4000e6b7          	lui	a3,0x4000e
23008858:	8586a783          	lw	a5,-1960(a3) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP7_STALL);
2300885c:	7741                	lui	a4,0xffff0
2300885e:	177d                	addi	a4,a4,-1
23008860:	8ff9                	and	a5,a5,a4
23008862:	00060737          	lui	a4,0x60
23008866:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
23008868:	84f6ac23          	sw	a5,-1960(a3)
                break;
2300886c:	b765                	j	23008814 <USB_Set_EPx_Rdy+0x1c>
        switch (epId) {
2300886e:	4785                	li	a5,1
23008870:	faf512e3          	bne	a0,a5,23008814 <USB_Set_EPx_Rdy+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
23008874:	4000e6b7          	lui	a3,0x4000e
23008878:	8406a783          	lw	a5,-1984(a3) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP1_STALL);
2300887c:	7741                	lui	a4,0xffff0
2300887e:	177d                	addi	a4,a4,-1
23008880:	8ff9                	and	a5,a5,a4
23008882:	00060737          	lui	a4,0x60
23008886:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
23008888:	84f6a023          	sw	a5,-1984(a3)
                break;
2300888c:	b761                	j	23008814 <USB_Set_EPx_Rdy+0x1c>
        switch (epId) {
2300888e:	4795                	li	a5,5
23008890:	f8f512e3          	bne	a0,a5,23008814 <USB_Set_EPx_Rdy+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
23008894:	4000e6b7          	lui	a3,0x4000e
23008898:	8506a783          	lw	a5,-1968(a3) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP5_STALL);
2300889c:	7741                	lui	a4,0xffff0
2300889e:	177d                	addi	a4,a4,-1
230088a0:	8ff9                	and	a5,a5,a4
230088a2:	00060737          	lui	a4,0x60
230088a6:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
230088a8:	84f6a823          	sw	a5,-1968(a3)
                break;
230088ac:	b7a5                	j	23008814 <USB_Set_EPx_Rdy+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
230088ae:	4000e6b7          	lui	a3,0x4000e
230088b2:	8446a783          	lw	a5,-1980(a3) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP2_STALL);
230088b6:	7741                	lui	a4,0xffff0
230088b8:	177d                	addi	a4,a4,-1
230088ba:	8ff9                	and	a5,a5,a4
230088bc:	00060737          	lui	a4,0x60
230088c0:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
230088c2:	84f6a223          	sw	a5,-1980(a3)
                break;
230088c6:	b7b9                	j	23008814 <USB_Set_EPx_Rdy+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
230088c8:	4000e6b7          	lui	a3,0x4000e
230088cc:	8546a783          	lw	a5,-1964(a3) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP6_STALL);
230088d0:	7741                	lui	a4,0xffff0
230088d2:	177d                	addi	a4,a4,-1
230088d4:	8ff9                	and	a5,a5,a4
230088d6:	00060737          	lui	a4,0x60
230088da:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
230088dc:	84f6aa23          	sw	a5,-1964(a3)
                break;
230088e0:	bf15                	j	23008814 <USB_Set_EPx_Rdy+0x1c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
230088e2:	4000e6b7          	lui	a3,0x4000e
230088e6:	84c6a783          	lw	a5,-1972(a3) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP4_STALL);
230088ea:	7741                	lui	a4,0xffff0
230088ec:	177d                	addi	a4,a4,-1
230088ee:	8ff9                	and	a5,a5,a4
230088f0:	00060737          	lui	a4,0x60
230088f4:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
230088f6:	84f6a623          	sw	a5,-1972(a3)
                break;
230088fa:	bf29                	j	23008814 <USB_Set_EPx_Rdy+0x1c>

230088fc <USB_Is_EPx_RDY_Free>:
    if (epId == EP_ID0) {
230088fc:	e911                	bnez	a0,23008910 <USB_Is_EPx_RDY_Free+0x14>
        tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
230088fe:	4000e7b7          	lui	a5,0x4000e
23008902:	8007a503          	lw	a0,-2048(a5) # 4000d800 <__dtcm_load_addr+0x1cffd080>
        tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_USB_EP0_SW_RDY);
23008906:	8171                	srli	a0,a0,0x1c
    return tmpVal ? RESET : SET;
23008908:	fff54513          	not	a0,a0
2300890c:	8905                	andi	a0,a0,1
2300890e:	8082                	ret
        switch (epId) {
23008910:	4791                	li	a5,4
23008912:	08f50e63          	beq	a0,a5,230089ae <USB_Is_EPx_RDY_Free+0xb2>
23008916:	02a7e163          	bltu	a5,a0,23008938 <USB_Is_EPx_RDY_Free+0x3c>
2300891a:	4789                	li	a5,2
2300891c:	06f50e63          	beq	a0,a5,23008998 <USB_Is_EPx_RDY_Free+0x9c>
23008920:	478d                	li	a5,3
23008922:	02f51a63          	bne	a0,a5,23008956 <USB_Is_EPx_RDY_Free+0x5a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
23008926:	4000e7b7          	lui	a5,0x4000e
2300892a:	8487a503          	lw	a0,-1976(a5) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_EP3_RDY);
2300892e:	814d                	srli	a0,a0,0x13
    return tmpVal ? RESET : SET;
23008930:	fff54513          	not	a0,a0
23008934:	8905                	andi	a0,a0,1
                break;
23008936:	8082                	ret
        switch (epId) {
23008938:	4799                	li	a5,6
2300893a:	04f50663          	beq	a0,a5,23008986 <USB_Is_EPx_RDY_Free+0x8a>
2300893e:	479d                	li	a5,7
23008940:	02f51763          	bne	a0,a5,2300896e <USB_Is_EPx_RDY_Free+0x72>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23008944:	4000e7b7          	lui	a5,0x4000e
23008948:	8587a503          	lw	a0,-1960(a5) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_EP7_RDY);
2300894c:	814d                	srli	a0,a0,0x13
    return tmpVal ? RESET : SET;
2300894e:	fff54513          	not	a0,a0
23008952:	8905                	andi	a0,a0,1
}
23008954:	8082                	ret
        switch (epId) {
23008956:	4785                	li	a5,1
23008958:	04f51963          	bne	a0,a5,230089aa <USB_Is_EPx_RDY_Free+0xae>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
2300895c:	4000e7b7          	lui	a5,0x4000e
23008960:	8407a503          	lw	a0,-1984(a5) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_EP1_RDY);
23008964:	814d                	srli	a0,a0,0x13
    return tmpVal ? RESET : SET;
23008966:	fff54513          	not	a0,a0
2300896a:	8905                	andi	a0,a0,1
                break;
2300896c:	8082                	ret
        switch (epId) {
2300896e:	4795                	li	a5,5
23008970:	02f51d63          	bne	a0,a5,230089aa <USB_Is_EPx_RDY_Free+0xae>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
23008974:	4000e7b7          	lui	a5,0x4000e
23008978:	8507a503          	lw	a0,-1968(a5) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_EP5_RDY);
2300897c:	814d                	srli	a0,a0,0x13
    return tmpVal ? RESET : SET;
2300897e:	fff54513          	not	a0,a0
23008982:	8905                	andi	a0,a0,1
                break;
23008984:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
23008986:	4000e7b7          	lui	a5,0x4000e
2300898a:	8547a503          	lw	a0,-1964(a5) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_EP6_RDY);
2300898e:	814d                	srli	a0,a0,0x13
    return tmpVal ? RESET : SET;
23008990:	fff54513          	not	a0,a0
23008994:	8905                	andi	a0,a0,1
                break;
23008996:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
23008998:	4000e7b7          	lui	a5,0x4000e
2300899c:	8447a503          	lw	a0,-1980(a5) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_EP2_RDY);
230089a0:	814d                	srli	a0,a0,0x13
    return tmpVal ? RESET : SET;
230089a2:	fff54513          	not	a0,a0
230089a6:	8905                	andi	a0,a0,1
                break;
230089a8:	8082                	ret
        switch (epId) {
230089aa:	4505                	li	a0,1
230089ac:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
230089ae:	4000e7b7          	lui	a5,0x4000e
230089b2:	84c7a503          	lw	a0,-1972(a5) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
                tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_STS_EP4_RDY);
230089b6:	814d                	srli	a0,a0,0x13
    return tmpVal ? RESET : SET;
230089b8:	fff54513          	not	a0,a0
230089bc:	8905                	andi	a0,a0,1
                break;
230089be:	8082                	ret

230089c0 <USB_Set_EPx_STALL>:
    if (epId == EP_ID0) {
230089c0:	ed01                	bnez	a0,230089d8 <USB_Set_EPx_STALL+0x18>
        tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
230089c2:	4000e737          	lui	a4,0x4000e
230089c6:	80072783          	lw	a5,-2048(a4) # 4000d800 <__dtcm_load_addr+0x1cffd080>
        tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_USB_EP0_SW_STALL);
230089ca:	010006b7          	lui	a3,0x1000
230089ce:	8fd5                	or	a5,a5,a3
        BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
230089d0:	80f72023          	sw	a5,-2048(a4)
}
230089d4:	4501                	li	a0,0
230089d6:	8082                	ret
        switch (epId) {
230089d8:	4791                	li	a5,4
230089da:	08f50c63          	beq	a0,a5,23008a72 <USB_Set_EPx_STALL+0xb2>
230089de:	02a7e163          	bltu	a5,a0,23008a00 <USB_Set_EPx_STALL+0x40>
230089e2:	4789                	li	a5,2
230089e4:	06f50563          	beq	a0,a5,23008a4e <USB_Set_EPx_STALL+0x8e>
230089e8:	478d                	li	a5,3
230089ea:	02f51a63          	bne	a0,a5,23008a1e <USB_Set_EPx_STALL+0x5e>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
230089ee:	4000e737          	lui	a4,0x4000e
230089f2:	84872783          	lw	a5,-1976(a4) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP3_STALL);
230089f6:	66c1                	lui	a3,0x10
230089f8:	8fd5                	or	a5,a5,a3
                BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
230089fa:	84f72423          	sw	a5,-1976(a4)
                break;
230089fe:	bfd9                	j	230089d4 <USB_Set_EPx_STALL+0x14>
        switch (epId) {
23008a00:	4799                	li	a5,6
23008a02:	04f50f63          	beq	a0,a5,23008a60 <USB_Set_EPx_STALL+0xa0>
23008a06:	479d                	li	a5,7
23008a08:	02f51763          	bne	a0,a5,23008a36 <USB_Set_EPx_STALL+0x76>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23008a0c:	4000e737          	lui	a4,0x4000e
23008a10:	85872783          	lw	a5,-1960(a4) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP7_STALL);
23008a14:	66c1                	lui	a3,0x10
23008a16:	8fd5                	or	a5,a5,a3
                BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
23008a18:	84f72c23          	sw	a5,-1960(a4)
                break;
23008a1c:	bf65                	j	230089d4 <USB_Set_EPx_STALL+0x14>
        switch (epId) {
23008a1e:	4785                	li	a5,1
23008a20:	faf51ae3          	bne	a0,a5,230089d4 <USB_Set_EPx_STALL+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
23008a24:	4000e737          	lui	a4,0x4000e
23008a28:	84072783          	lw	a5,-1984(a4) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP1_STALL);
23008a2c:	66c1                	lui	a3,0x10
23008a2e:	8fd5                	or	a5,a5,a3
                BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
23008a30:	84f72023          	sw	a5,-1984(a4)
                break;
23008a34:	b745                	j	230089d4 <USB_Set_EPx_STALL+0x14>
        switch (epId) {
23008a36:	4795                	li	a5,5
23008a38:	f8f51ee3          	bne	a0,a5,230089d4 <USB_Set_EPx_STALL+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
23008a3c:	4000e737          	lui	a4,0x4000e
23008a40:	85072783          	lw	a5,-1968(a4) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP5_STALL);
23008a44:	66c1                	lui	a3,0x10
23008a46:	8fd5                	or	a5,a5,a3
                BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
23008a48:	84f72823          	sw	a5,-1968(a4)
                break;
23008a4c:	b761                	j	230089d4 <USB_Set_EPx_STALL+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
23008a4e:	4000e737          	lui	a4,0x4000e
23008a52:	84472783          	lw	a5,-1980(a4) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP2_STALL);
23008a56:	66c1                	lui	a3,0x10
23008a58:	8fd5                	or	a5,a5,a3
                BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
23008a5a:	84f72223          	sw	a5,-1980(a4)
                break;
23008a5e:	bf9d                	j	230089d4 <USB_Set_EPx_STALL+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
23008a60:	4000e737          	lui	a4,0x4000e
23008a64:	85472783          	lw	a5,-1964(a4) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP6_STALL);
23008a68:	66c1                	lui	a3,0x10
23008a6a:	8fd5                	or	a5,a5,a3
                BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
23008a6c:	84f72a23          	sw	a5,-1964(a4)
                break;
23008a70:	b795                	j	230089d4 <USB_Set_EPx_STALL+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
23008a72:	4000e737          	lui	a4,0x4000e
23008a76:	84c72783          	lw	a5,-1972(a4) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_EP4_STALL);
23008a7a:	66c1                	lui	a3,0x10
23008a7c:	8fd5                	or	a5,a5,a3
                BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
23008a7e:	84f72623          	sw	a5,-1972(a4)
                break;
23008a82:	bf89                	j	230089d4 <USB_Set_EPx_STALL+0x14>

23008a84 <USB_Set_EPx_Busy>:

BL_Err_Type USB_Set_EPx_Busy(USB_EP_ID epId)
{
    uint32_t tmpVal = 0;

    if (epId == EP_ID0) {
23008a84:	ed01                	bnez	a0,23008a9c <USB_Set_EPx_Busy+0x18>
        tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
23008a86:	4000e737          	lui	a4,0x4000e
23008a8a:	80072783          	lw	a5,-2048(a4) # 4000d800 <__dtcm_load_addr+0x1cffd080>
        tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_USB_EP0_SW_NACK_IN);
        tmpVal = BL_SET_REG_BIT(tmpVal, USB_CR_USB_EP0_SW_NACK_OUT);
23008a8e:	060006b7          	lui	a3,0x6000
23008a92:	8fd5                	or	a5,a5,a3
        BL_WR_REG(USB_BASE, USB_CONFIG, tmpVal);
23008a94:	80f72023          	sw	a5,-2048(a4)
                break;
        }
    }

    return SUCCESS;
}
23008a98:	4501                	li	a0,0
23008a9a:	8082                	ret
        switch (epId) {
23008a9c:	4791                	li	a5,4
23008a9e:	0cf50463          	beq	a0,a5,23008b66 <USB_Set_EPx_Busy+0xe2>
23008aa2:	02a7e563          	bltu	a5,a0,23008acc <USB_Set_EPx_Busy+0x48>
23008aa6:	4789                	li	a5,2
23008aa8:	08f50563          	beq	a0,a5,23008b32 <USB_Set_EPx_Busy+0xae>
23008aac:	478d                	li	a5,3
23008aae:	04f51263          	bne	a0,a5,23008af2 <USB_Set_EPx_Busy+0x6e>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
23008ab2:	4000e6b7          	lui	a3,0x4000e
23008ab6:	8486a783          	lw	a5,-1976(a3) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP3_STALL);
23008aba:	7741                	lui	a4,0xffff0
23008abc:	177d                	addi	a4,a4,-1
23008abe:	8ff9                	and	a5,a5,a4
23008ac0:	00020737          	lui	a4,0x20
23008ac4:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
23008ac6:	84f6a423          	sw	a5,-1976(a3)
                break;
23008aca:	b7f9                	j	23008a98 <USB_Set_EPx_Busy+0x14>
        switch (epId) {
23008acc:	4799                	li	a5,6
23008ace:	06f50f63          	beq	a0,a5,23008b4c <USB_Set_EPx_Busy+0xc8>
23008ad2:	479d                	li	a5,7
23008ad4:	02f51f63          	bne	a0,a5,23008b12 <USB_Set_EPx_Busy+0x8e>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23008ad8:	4000e6b7          	lui	a3,0x4000e
23008adc:	8586a783          	lw	a5,-1960(a3) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP7_STALL);
23008ae0:	7741                	lui	a4,0xffff0
23008ae2:	177d                	addi	a4,a4,-1
23008ae4:	8ff9                	and	a5,a5,a4
23008ae6:	00020737          	lui	a4,0x20
23008aea:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
23008aec:	84f6ac23          	sw	a5,-1960(a3)
                break;
23008af0:	b765                	j	23008a98 <USB_Set_EPx_Busy+0x14>
        switch (epId) {
23008af2:	4785                	li	a5,1
23008af4:	faf512e3          	bne	a0,a5,23008a98 <USB_Set_EPx_Busy+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
23008af8:	4000e6b7          	lui	a3,0x4000e
23008afc:	8406a783          	lw	a5,-1984(a3) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP1_STALL);
23008b00:	7741                	lui	a4,0xffff0
23008b02:	177d                	addi	a4,a4,-1
23008b04:	8ff9                	and	a5,a5,a4
23008b06:	00020737          	lui	a4,0x20
23008b0a:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
23008b0c:	84f6a023          	sw	a5,-1984(a3)
                break;
23008b10:	b761                	j	23008a98 <USB_Set_EPx_Busy+0x14>
        switch (epId) {
23008b12:	4795                	li	a5,5
23008b14:	f8f512e3          	bne	a0,a5,23008a98 <USB_Set_EPx_Busy+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
23008b18:	4000e6b7          	lui	a3,0x4000e
23008b1c:	8506a783          	lw	a5,-1968(a3) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP5_STALL);
23008b20:	7741                	lui	a4,0xffff0
23008b22:	177d                	addi	a4,a4,-1
23008b24:	8ff9                	and	a5,a5,a4
23008b26:	00020737          	lui	a4,0x20
23008b2a:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
23008b2c:	84f6a823          	sw	a5,-1968(a3)
                break;
23008b30:	b7a5                	j	23008a98 <USB_Set_EPx_Busy+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
23008b32:	4000e6b7          	lui	a3,0x4000e
23008b36:	8446a783          	lw	a5,-1980(a3) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP2_STALL);
23008b3a:	7741                	lui	a4,0xffff0
23008b3c:	177d                	addi	a4,a4,-1
23008b3e:	8ff9                	and	a5,a5,a4
23008b40:	00020737          	lui	a4,0x20
23008b44:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
23008b46:	84f6a223          	sw	a5,-1980(a3)
                break;
23008b4a:	b7b9                	j	23008a98 <USB_Set_EPx_Busy+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
23008b4c:	4000e6b7          	lui	a3,0x4000e
23008b50:	8546a783          	lw	a5,-1964(a3) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP6_STALL);
23008b54:	7741                	lui	a4,0xffff0
23008b56:	177d                	addi	a4,a4,-1
23008b58:	8ff9                	and	a5,a5,a4
23008b5a:	00020737          	lui	a4,0x20
23008b5e:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
23008b60:	84f6aa23          	sw	a5,-1964(a3)
                break;
23008b64:	bf15                	j	23008a98 <USB_Set_EPx_Busy+0x14>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
23008b66:	4000e6b7          	lui	a3,0x4000e
23008b6a:	84c6a783          	lw	a5,-1972(a3) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_CR_EP4_STALL);
23008b6e:	7741                	lui	a4,0xffff0
23008b70:	177d                	addi	a4,a4,-1
23008b72:	8ff9                	and	a5,a5,a4
23008b74:	00020737          	lui	a4,0x20
23008b78:	8fd9                	or	a5,a5,a4
                BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
23008b7a:	84f6a623          	sw	a5,-1972(a3)
                break;
23008b7e:	bf29                	j	23008a98 <USB_Set_EPx_Busy+0x14>

23008b80 <USB_Set_EPx_Status>:

BL_Err_Type USB_Set_EPx_Status(USB_EP_ID epId, USB_EP_STATUS_Type sts)
{
23008b80:	1141                	addi	sp,sp,-16
23008b82:	c606                	sw	ra,12(sp)
    switch (sts) {
23008b84:	4709                	li	a4,2
23008b86:	02e58b63          	beq	a1,a4,23008bbc <USB_Set_EPx_Status+0x3c>
23008b8a:	00b76963          	bltu	a4,a1,23008b9c <USB_Set_EPx_Status+0x1c>
23008b8e:	c18d                	beqz	a1,23008bb0 <USB_Set_EPx_Status+0x30>
        case USB_EP_STATUS_ACK:
            USB_Set_EPx_Rdy(epId);
            break;

        case USB_EP_STATUS_NACK:
            USB_Set_EPx_Busy(epId);
23008b90:	ef5ff0ef          	jal	ra,23008a84 <USB_Set_EPx_Busy>
        default:
            break;
    }

    return SUCCESS;
}
23008b94:	40b2                	lw	ra,12(sp)
23008b96:	4501                	li	a0,0
23008b98:	0141                	addi	sp,sp,16
23008b9a:	8082                	ret
    switch (sts) {
23008b9c:	470d                	li	a4,3
23008b9e:	fee59be3          	bne	a1,a4,23008b94 <USB_Set_EPx_Status+0x14>
    if (epId == EP_ID0) {
23008ba2:	d96d                	beqz	a0,23008b94 <USB_Set_EPx_Status+0x14>
23008ba4:	9e9ff0ef          	jal	ra,2300858c <USB_Clr_EPx_STALL.part.0>
}
23008ba8:	40b2                	lw	ra,12(sp)
23008baa:	4501                	li	a0,0
23008bac:	0141                	addi	sp,sp,16
23008bae:	8082                	ret
            USB_Set_EPx_Rdy(epId);
23008bb0:	c49ff0ef          	jal	ra,230087f8 <USB_Set_EPx_Rdy>
}
23008bb4:	40b2                	lw	ra,12(sp)
23008bb6:	4501                	li	a0,0
23008bb8:	0141                	addi	sp,sp,16
23008bba:	8082                	ret
            USB_Set_EPx_STALL(epId);
23008bbc:	e05ff0ef          	jal	ra,230089c0 <USB_Set_EPx_STALL>
}
23008bc0:	40b2                	lw	ra,12(sp)
23008bc2:	4501                	li	a0,0
23008bc4:	0141                	addi	sp,sp,16
23008bc6:	8082                	ret

23008bc8 <USB_Get_EPx_Status>:

USB_EP_STATUS_Type USB_Get_EPx_Status(USB_EP_ID epId)
{
    uint32_t tmpVal = 0;

    if (epId == EP_ID0) {
23008bc8:	ed01                	bnez	a0,23008be0 <USB_Get_EPx_Status+0x18>
        tmpVal = BL_RD_REG(USB_BASE, USB_CONFIG);
23008bca:	4000e7b7          	lui	a5,0x4000e
23008bce:	8007a783          	lw	a5,-2048(a5) # 4000d800 <__dtcm_load_addr+0x1cffd080>

        switch ((tmpVal >> 24) & 0x7) {
23008bd2:	471d                	li	a4,7
23008bd4:	450d                	li	a0,3
23008bd6:	83e1                	srli	a5,a5,0x18
23008bd8:	8b9d                	andi	a5,a5,7
23008bda:	06e79963          	bne	a5,a4,23008c4c <USB_Get_EPx_Status+0x84>
                break;
        }
    }

    return USB_EP_STATUS_NSTALL;
}
23008bde:	8082                	ret
        switch (epId) {
23008be0:	4791                	li	a5,4
23008be2:	0af50463          	beq	a0,a5,23008c8a <USB_Get_EPx_Status+0xc2>
23008be6:	00a7ef63          	bltu	a5,a0,23008c04 <USB_Get_EPx_Status+0x3c>
23008bea:	4789                	li	a5,2
23008bec:	06f50863          	beq	a0,a5,23008c5c <USB_Get_EPx_Status+0x94>
23008bf0:	478d                	li	a5,3
23008bf2:	02f51663          	bne	a0,a5,23008c1e <USB_Get_EPx_Status+0x56>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
23008bf6:	4000e7b7          	lui	a5,0x4000e
23008bfa:	8487a783          	lw	a5,-1976(a5) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
        switch ((tmpVal >> 14) & 0x3) {
23008bfe:	83b9                	srli	a5,a5,0xe
23008c00:	8b8d                	andi	a5,a5,3
                break;
23008c02:	a089                	j	23008c44 <USB_Get_EPx_Status+0x7c>
        switch (epId) {
23008c04:	4799                	li	a5,6
23008c06:	06f50263          	beq	a0,a5,23008c6a <USB_Get_EPx_Status+0xa2>
23008c0a:	479d                	li	a5,7
23008c0c:	02f51363          	bne	a0,a5,23008c32 <USB_Get_EPx_Status+0x6a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23008c10:	4000e7b7          	lui	a5,0x4000e
23008c14:	8587a783          	lw	a5,-1960(a5) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
        switch ((tmpVal >> 14) & 0x3) {
23008c18:	83b9                	srli	a5,a5,0xe
23008c1a:	8b8d                	andi	a5,a5,3
                break;
23008c1c:	a025                	j	23008c44 <USB_Get_EPx_Status+0x7c>
        switch (epId) {
23008c1e:	4785                	li	a5,1
23008c20:	04f51c63          	bne	a0,a5,23008c78 <USB_Get_EPx_Status+0xb0>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
23008c24:	4000e7b7          	lui	a5,0x4000e
23008c28:	8407a783          	lw	a5,-1984(a5) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
        switch ((tmpVal >> 14) & 0x3) {
23008c2c:	83b9                	srli	a5,a5,0xe
23008c2e:	8b8d                	andi	a5,a5,3
                break;
23008c30:	a811                	j	23008c44 <USB_Get_EPx_Status+0x7c>
        switch (epId) {
23008c32:	4795                	li	a5,5
23008c34:	04f51263          	bne	a0,a5,23008c78 <USB_Get_EPx_Status+0xb0>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
23008c38:	4000e7b7          	lui	a5,0x4000e
23008c3c:	8507a783          	lw	a5,-1968(a5) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
        switch ((tmpVal >> 14) & 0x3) {
23008c40:	83b9                	srli	a5,a5,0xe
23008c42:	8b8d                	andi	a5,a5,3
        switch ((tmpVal >> 24) & 0x7) {
23008c44:	450d                	li	a0,3
23008c46:	02a79a63          	bne	a5,a0,23008c7a <USB_Get_EPx_Status+0xb2>
}
23008c4a:	8082                	ret
23008c4c:	2300f737          	lui	a4,0x2300f
23008c50:	0e470713          	addi	a4,a4,228 # 2300f0e4 <CSWTCH.19>
23008c54:	97ba                	add	a5,a5,a4
23008c56:	0007c503          	lbu	a0,0(a5)
23008c5a:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
23008c5c:	4000e7b7          	lui	a5,0x4000e
23008c60:	8447a783          	lw	a5,-1980(a5) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
        switch ((tmpVal >> 14) & 0x3) {
23008c64:	83b9                	srli	a5,a5,0xe
23008c66:	8b8d                	andi	a5,a5,3
                break;
23008c68:	bff1                	j	23008c44 <USB_Get_EPx_Status+0x7c>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
23008c6a:	4000e7b7          	lui	a5,0x4000e
23008c6e:	8547a783          	lw	a5,-1964(a5) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
        switch ((tmpVal >> 14) & 0x3) {
23008c72:	83b9                	srli	a5,a5,0xe
23008c74:	8b8d                	andi	a5,a5,3
                break;
23008c76:	b7f9                	j	23008c44 <USB_Get_EPx_Status+0x7c>
        switch (epId) {
23008c78:	4781                	li	a5,0
23008c7a:	23010737          	lui	a4,0x23010
23008c7e:	c2470713          	addi	a4,a4,-988 # 2300fc24 <CSWTCH.20>
23008c82:	97ba                	add	a5,a5,a4
23008c84:	0007c503          	lbu	a0,0(a5)
}
23008c88:	8082                	ret
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
23008c8a:	4000e7b7          	lui	a5,0x4000e
23008c8e:	84c7a783          	lw	a5,-1972(a5) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
        switch ((tmpVal >> 14) & 0x3) {
23008c92:	83b9                	srli	a5,a5,0xe
23008c94:	8b8d                	andi	a5,a5,3
                break;
23008c96:	b77d                	j	23008c44 <USB_Get_EPx_Status+0x7c>

23008c98 <USB_IntEn>:

BL_Err_Type USB_IntEn(USB_INT_Type intType, uint8_t enable)
{
    uint32_t tmpVal = 0;

    if (USB_INT_ALL == intType) {
23008c98:	02000793          	li	a5,32
23008c9c:	02f50563          	beq	a0,a5,23008cc6 <USB_IntEn+0x2e>
        }

        return SUCCESS;
    }

    tmpVal = BL_RD_REG(USB_BASE, USB_INT_EN);
23008ca0:	4000e7b7          	lui	a5,0x4000e
23008ca4:	8207a703          	lw	a4,-2016(a5) # 4000d820 <__dtcm_load_addr+0x1cffd0a0>

    if (enable) {
        tmpVal |= (1 << intType);
23008ca8:	4785                	li	a5,1
23008caa:	00a79533          	sll	a0,a5,a0
    if (enable) {
23008cae:	e991                	bnez	a1,23008cc2 <USB_IntEn+0x2a>
    } else {
        tmpVal &= ~(1 << intType);
23008cb0:	fff54513          	not	a0,a0
23008cb4:	8d79                	and	a0,a0,a4
    }

    BL_WR_REG(USB_BASE, USB_INT_EN, tmpVal);
23008cb6:	4000e7b7          	lui	a5,0x4000e
23008cba:	82a7a023          	sw	a0,-2016(a5) # 4000d820 <__dtcm_load_addr+0x1cffd0a0>

    return SUCCESS;
}
23008cbe:	4501                	li	a0,0
23008cc0:	8082                	ret
        tmpVal |= (1 << intType);
23008cc2:	8d59                	or	a0,a0,a4
23008cc4:	bfcd                	j	23008cb6 <USB_IntEn+0x1e>
            BL_WR_REG(USB_BASE, USB_INT_EN, USB_INT_TYPE_ALL);
23008cc6:	4000e737          	lui	a4,0x4000e
        if (enable) {
23008cca:	c981                	beqz	a1,23008cda <USB_IntEn+0x42>
            BL_WR_REG(USB_BASE, USB_INT_EN, USB_INT_TYPE_ALL);
23008ccc:	f90007b7          	lui	a5,0xf9000
23008cd0:	17ed                	addi	a5,a5,-5
23008cd2:	82f72023          	sw	a5,-2016(a4) # 4000d820 <__dtcm_load_addr+0x1cffd0a0>
}
23008cd6:	4501                	li	a0,0
23008cd8:	8082                	ret
            BL_WR_REG(USB_BASE, USB_INT_EN, ~USB_INT_TYPE_ALL);
23008cda:	070007b7          	lui	a5,0x7000
23008cde:	0791                	addi	a5,a5,4
23008ce0:	82f72023          	sw	a5,-2016(a4)
}
23008ce4:	4501                	li	a0,0
23008ce6:	8082                	ret

23008ce8 <USB_IntMask>:

BL_Err_Type USB_IntMask(USB_INT_Type intType, BL_Mask_Type intMask)
{
    uint32_t tmpVal = 0;

    if (USB_INT_ALL == intType) {
23008ce8:	02000793          	li	a5,32
23008cec:	02f50563          	beq	a0,a5,23008d16 <USB_IntMask+0x2e>
        }

        return SUCCESS;
    }

    tmpVal = BL_RD_REG(USB_BASE, USB_INT_MASK);
23008cf0:	4000e7b7          	lui	a5,0x4000e
23008cf4:	8287a703          	lw	a4,-2008(a5) # 4000d828 <__dtcm_load_addr+0x1cffd0a8>

    if (intMask != UNMASK) {
        tmpVal |= (1 << intType);
23008cf8:	4785                	li	a5,1
23008cfa:	00a79533          	sll	a0,a5,a0
    if (intMask != UNMASK) {
23008cfe:	e991                	bnez	a1,23008d12 <USB_IntMask+0x2a>
    } else {
        tmpVal &= ~(1 << intType);
23008d00:	fff54513          	not	a0,a0
23008d04:	8d79                	and	a0,a0,a4
    }

    BL_WR_REG(USB_BASE, USB_INT_MASK, tmpVal);
23008d06:	4000e7b7          	lui	a5,0x4000e
23008d0a:	82a7a423          	sw	a0,-2008(a5) # 4000d828 <__dtcm_load_addr+0x1cffd0a8>

    return SUCCESS;
}
23008d0e:	4501                	li	a0,0
23008d10:	8082                	ret
        tmpVal |= (1 << intType);
23008d12:	8d59                	or	a0,a0,a4
23008d14:	bfcd                	j	23008d06 <USB_IntMask+0x1e>
            BL_WR_REG(USB_BASE, USB_INT_MASK, USB_INT_TYPE_ALL);
23008d16:	4000e737          	lui	a4,0x4000e
        if (intMask != UNMASK) {
23008d1a:	c981                	beqz	a1,23008d2a <USB_IntMask+0x42>
            BL_WR_REG(USB_BASE, USB_INT_MASK, USB_INT_TYPE_ALL);
23008d1c:	f90007b7          	lui	a5,0xf9000
23008d20:	17ed                	addi	a5,a5,-5
23008d22:	82f72423          	sw	a5,-2008(a4) # 4000d828 <__dtcm_load_addr+0x1cffd0a8>
}
23008d26:	4501                	li	a0,0
23008d28:	8082                	ret
            BL_WR_REG(USB_BASE, USB_INT_MASK, ~USB_INT_TYPE_ALL);
23008d2a:	070007b7          	lui	a5,0x7000
23008d2e:	0791                	addi	a5,a5,4
23008d30:	82f72423          	sw	a5,-2008(a4)
}
23008d34:	4501                	li	a0,0
23008d36:	8082                	ret

23008d38 <USB_Get_IntStatus>:

BL_Sts_Type USB_Get_IntStatus(USB_INT_Type intType)
{
    if (USB_INT_ALL == intType) {
23008d38:	02000793          	li	a5,32
23008d3c:	00f50d63          	beq	a0,a5,23008d56 <USB_Get_IntStatus+0x1e>
        return BL_RD_REG(USB_BASE, USB_INT_STS) ? SET : RESET;
    }

    return ((BL_RD_REG(USB_BASE, USB_INT_STS) & (1 << intType))) ? SET : RESET;
23008d40:	4000e7b7          	lui	a5,0x4000e
23008d44:	8247a703          	lw	a4,-2012(a5) # 4000d824 <__dtcm_load_addr+0x1cffd0a4>
23008d48:	4785                	li	a5,1
23008d4a:	00a79533          	sll	a0,a5,a0
23008d4e:	8d79                	and	a0,a0,a4
23008d50:	00a03533          	snez	a0,a0
}
23008d54:	8082                	ret
        return BL_RD_REG(USB_BASE, USB_INT_STS) ? SET : RESET;
23008d56:	4000e7b7          	lui	a5,0x4000e
23008d5a:	8247a503          	lw	a0,-2012(a5) # 4000d824 <__dtcm_load_addr+0x1cffd0a4>
23008d5e:	00a03533          	snez	a0,a0
23008d62:	8082                	ret

23008d64 <USB_Clr_IntStatus>:

BL_Err_Type USB_Clr_IntStatus(USB_INT_Type intType)
{
    uint32_t tmpVal = 0;

    if (USB_INT_ALL == intType) {
23008d64:	02000793          	li	a5,32
        BL_WR_REG(USB_BASE, USB_INT_CLEAR, USB_INT_TYPE_ALL);
23008d68:	4000e737          	lui	a4,0x4000e
    if (USB_INT_ALL == intType) {
23008d6c:	00f50c63          	beq	a0,a5,23008d84 <USB_Clr_IntStatus+0x20>

        return SUCCESS;
    }

    tmpVal = BL_RD_REG(USB_BASE, USB_INT_CLEAR);
23008d70:	82c72683          	lw	a3,-2004(a4) # 4000d82c <__dtcm_load_addr+0x1cffd0ac>
    tmpVal |= (1 << intType);
23008d74:	4785                	li	a5,1
23008d76:	00a79533          	sll	a0,a5,a0
23008d7a:	8d55                	or	a0,a0,a3
    BL_WR_REG(USB_BASE, USB_INT_CLEAR, tmpVal);
23008d7c:	82a72623          	sw	a0,-2004(a4)

    return SUCCESS;
}
23008d80:	4501                	li	a0,0
23008d82:	8082                	ret
        BL_WR_REG(USB_BASE, USB_INT_CLEAR, USB_INT_TYPE_ALL);
23008d84:	f90007b7          	lui	a5,0xf9000
23008d88:	17ed                	addi	a5,a5,-5
23008d8a:	82f72623          	sw	a5,-2004(a4)
}
23008d8e:	4501                	li	a0,0
23008d90:	8082                	ret

23008d92 <USB_Set_EPx_Config>:

BL_Err_Type USB_Set_EPx_Config(USB_EP_ID epId, EP_Config_Type *epCfg)
{
    uint32_t tmpVal = 0;

    if (epId == EP_ID0) {
23008d92:	10050163          	beqz	a0,23008e94 <USB_Set_EPx_Config+0x102>
        return ERROR;
    }

    switch (epId) {
23008d96:	4791                	li	a5,4
23008d98:	16f50463          	beq	a0,a5,23008f00 <USB_Set_EPx_Config+0x16e>
23008d9c:	04a7e263          	bltu	a5,a0,23008de0 <USB_Set_EPx_Config+0x4e>
23008da0:	4789                	li	a5,2
23008da2:	0ef50b63          	beq	a0,a5,23008e98 <USB_Set_EPx_Config+0x106>
23008da6:	478d                	li	a5,3
23008da8:	0af51963          	bne	a0,a5,23008e5a <USB_Set_EPx_Config+0xc8>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_SIZE, epCfg->EPMaxPacketSize);
            BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
            break;

        case EP_ID3:
            tmpVal = BL_RD_REG(USB_BASE, USB_EP3_CONFIG);
23008dac:	4000e837          	lui	a6,0x4000e
23008db0:	84882783          	lw	a5,-1976(a6) # 4000d848 <__dtcm_load_addr+0x1cffd0c8>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP3_TYPE, epCfg->type);
23008db4:	0035c703          	lbu	a4,3(a1) # fe000003 <__HeapLimit+0xbbfd0003>
23008db8:	7549                	lui	a0,0xffff2
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP3_DIR, epCfg->dir);
23008dba:	0025c603          	lbu	a2,2(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP3_TYPE, epCfg->type);
23008dbe:	157d                	addi	a0,a0,-1
23008dc0:	8d7d                	and	a0,a0,a5
23008dc2:	00d71793          	slli	a5,a4,0xd
23008dc6:	00a7e733          	or	a4,a5,a0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP3_SIZE, epCfg->EPMaxPacketSize);
23008dca:	0005d683          	lhu	a3,0(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP3_DIR, epCfg->dir);
23008dce:	77f9                	lui	a5,0xffffe
23008dd0:	062e                	slli	a2,a2,0xb
23008dd2:	8ff9                	and	a5,a5,a4
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP3_SIZE, epCfg->EPMaxPacketSize);
23008dd4:	8fd1                	or	a5,a5,a2
23008dd6:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP3_CONFIG, tmpVal);
23008dd8:	84f82423          	sw	a5,-1976(a6)

        default:
            break;
    }

    return SUCCESS;
23008ddc:	4501                	li	a0,0
            break;
23008dde:	8082                	ret
    switch (epId) {
23008de0:	4799                	li	a5,6
23008de2:	0ef50563          	beq	a0,a5,23008ecc <USB_Set_EPx_Config+0x13a>
23008de6:	479d                	li	a5,7
23008de8:	02f51c63          	bne	a0,a5,23008e20 <USB_Set_EPx_Config+0x8e>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP7_CONFIG);
23008dec:	4000e837          	lui	a6,0x4000e
23008df0:	85882783          	lw	a5,-1960(a6) # 4000d858 <__dtcm_load_addr+0x1cffd0d8>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_TYPE, epCfg->type);
23008df4:	0035c703          	lbu	a4,3(a1)
23008df8:	7549                	lui	a0,0xffff2
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_DIR, epCfg->dir);
23008dfa:	0025c603          	lbu	a2,2(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_TYPE, epCfg->type);
23008dfe:	157d                	addi	a0,a0,-1
23008e00:	8d7d                	and	a0,a0,a5
23008e02:	00d71793          	slli	a5,a4,0xd
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_SIZE, epCfg->EPMaxPacketSize);
23008e06:	0005d683          	lhu	a3,0(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_TYPE, epCfg->type);
23008e0a:	00a7e733          	or	a4,a5,a0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_DIR, epCfg->dir);
23008e0e:	77f9                	lui	a5,0xffffe
23008e10:	062e                	slli	a2,a2,0xb
23008e12:	8ff9                	and	a5,a5,a4
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP7_SIZE, epCfg->EPMaxPacketSize);
23008e14:	8fd1                	or	a5,a5,a2
23008e16:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP7_CONFIG, tmpVal);
23008e18:	84f82c23          	sw	a5,-1960(a6)
    return SUCCESS;
23008e1c:	4501                	li	a0,0
            break;
23008e1e:	8082                	ret
    switch (epId) {
23008e20:	4795                	li	a5,5
23008e22:	fef51de3          	bne	a0,a5,23008e1c <USB_Set_EPx_Config+0x8a>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP5_CONFIG);
23008e26:	4000e837          	lui	a6,0x4000e
23008e2a:	85082783          	lw	a5,-1968(a6) # 4000d850 <__dtcm_load_addr+0x1cffd0d0>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP5_TYPE, epCfg->type);
23008e2e:	0035c703          	lbu	a4,3(a1)
23008e32:	7549                	lui	a0,0xffff2
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP5_DIR, epCfg->dir);
23008e34:	0025c603          	lbu	a2,2(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP5_TYPE, epCfg->type);
23008e38:	157d                	addi	a0,a0,-1
23008e3a:	8d7d                	and	a0,a0,a5
23008e3c:	00d71793          	slli	a5,a4,0xd
23008e40:	00a7e733          	or	a4,a5,a0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP5_SIZE, epCfg->EPMaxPacketSize);
23008e44:	0005d683          	lhu	a3,0(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP5_DIR, epCfg->dir);
23008e48:	77f9                	lui	a5,0xffffe
23008e4a:	062e                	slli	a2,a2,0xb
23008e4c:	8ff9                	and	a5,a5,a4
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP5_SIZE, epCfg->EPMaxPacketSize);
23008e4e:	8fd1                	or	a5,a5,a2
23008e50:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP5_CONFIG, tmpVal);
23008e52:	84f82823          	sw	a5,-1968(a6)
    return SUCCESS;
23008e56:	4501                	li	a0,0
            break;
23008e58:	8082                	ret
    switch (epId) {
23008e5a:	4785                	li	a5,1
23008e5c:	fcf510e3          	bne	a0,a5,23008e1c <USB_Set_EPx_Config+0x8a>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP1_CONFIG);
23008e60:	4000e837          	lui	a6,0x4000e
23008e64:	84082783          	lw	a5,-1984(a6) # 4000d840 <__dtcm_load_addr+0x1cffd0c0>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP1_TYPE, epCfg->type);
23008e68:	0035c703          	lbu	a4,3(a1)
23008e6c:	7549                	lui	a0,0xffff2
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP1_DIR, epCfg->dir);
23008e6e:	0025c603          	lbu	a2,2(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP1_TYPE, epCfg->type);
23008e72:	157d                	addi	a0,a0,-1
23008e74:	8d7d                	and	a0,a0,a5
23008e76:	00d71793          	slli	a5,a4,0xd
23008e7a:	00a7e733          	or	a4,a5,a0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP1_SIZE, epCfg->EPMaxPacketSize);
23008e7e:	0005d683          	lhu	a3,0(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP1_DIR, epCfg->dir);
23008e82:	77f9                	lui	a5,0xffffe
23008e84:	062e                	slli	a2,a2,0xb
23008e86:	8ff9                	and	a5,a5,a4
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP1_SIZE, epCfg->EPMaxPacketSize);
23008e88:	8fd1                	or	a5,a5,a2
23008e8a:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP1_CONFIG, tmpVal);
23008e8c:	84f82023          	sw	a5,-1984(a6)
    return SUCCESS;
23008e90:	4501                	li	a0,0
            break;
23008e92:	8082                	ret
        return ERROR;
23008e94:	4505                	li	a0,1
}
23008e96:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_CONFIG);
23008e98:	4000e837          	lui	a6,0x4000e
23008e9c:	84482783          	lw	a5,-1980(a6) # 4000d844 <__dtcm_load_addr+0x1cffd0c4>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_TYPE, epCfg->type);
23008ea0:	0035c703          	lbu	a4,3(a1)
23008ea4:	7549                	lui	a0,0xffff2
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_DIR, epCfg->dir);
23008ea6:	0025c603          	lbu	a2,2(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_TYPE, epCfg->type);
23008eaa:	157d                	addi	a0,a0,-1
23008eac:	8d7d                	and	a0,a0,a5
23008eae:	00d71793          	slli	a5,a4,0xd
23008eb2:	00a7e733          	or	a4,a5,a0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_SIZE, epCfg->EPMaxPacketSize);
23008eb6:	0005d683          	lhu	a3,0(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_DIR, epCfg->dir);
23008eba:	77f9                	lui	a5,0xffffe
23008ebc:	062e                	slli	a2,a2,0xb
23008ebe:	8ff9                	and	a5,a5,a4
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP2_SIZE, epCfg->EPMaxPacketSize);
23008ec0:	8fd1                	or	a5,a5,a2
23008ec2:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP2_CONFIG, tmpVal);
23008ec4:	84f82223          	sw	a5,-1980(a6)
    return SUCCESS;
23008ec8:	4501                	li	a0,0
            break;
23008eca:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP6_CONFIG);
23008ecc:	4000e837          	lui	a6,0x4000e
23008ed0:	85482783          	lw	a5,-1964(a6) # 4000d854 <__dtcm_load_addr+0x1cffd0d4>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP6_TYPE, epCfg->type);
23008ed4:	0035c703          	lbu	a4,3(a1)
23008ed8:	7549                	lui	a0,0xffff2
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP6_DIR, epCfg->dir);
23008eda:	0025c603          	lbu	a2,2(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP6_TYPE, epCfg->type);
23008ede:	157d                	addi	a0,a0,-1
23008ee0:	8d7d                	and	a0,a0,a5
23008ee2:	00d71793          	slli	a5,a4,0xd
23008ee6:	00a7e733          	or	a4,a5,a0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP6_SIZE, epCfg->EPMaxPacketSize);
23008eea:	0005d683          	lhu	a3,0(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP6_DIR, epCfg->dir);
23008eee:	77f9                	lui	a5,0xffffe
23008ef0:	062e                	slli	a2,a2,0xb
23008ef2:	8ff9                	and	a5,a5,a4
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP6_SIZE, epCfg->EPMaxPacketSize);
23008ef4:	8fd1                	or	a5,a5,a2
23008ef6:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP6_CONFIG, tmpVal);
23008ef8:	84f82a23          	sw	a5,-1964(a6)
    return SUCCESS;
23008efc:	4501                	li	a0,0
            break;
23008efe:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP4_CONFIG);
23008f00:	4000e837          	lui	a6,0x4000e
23008f04:	84c82783          	lw	a5,-1972(a6) # 4000d84c <__dtcm_load_addr+0x1cffd0cc>
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP4_TYPE, epCfg->type);
23008f08:	0035c703          	lbu	a4,3(a1)
23008f0c:	7549                	lui	a0,0xffff2
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP4_DIR, epCfg->dir);
23008f0e:	0025c603          	lbu	a2,2(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP4_TYPE, epCfg->type);
23008f12:	157d                	addi	a0,a0,-1
23008f14:	8d7d                	and	a0,a0,a5
23008f16:	00d71793          	slli	a5,a4,0xd
23008f1a:	00a7e733          	or	a4,a5,a0
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP4_SIZE, epCfg->EPMaxPacketSize);
23008f1e:	0005d683          	lhu	a3,0(a1)
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP4_DIR, epCfg->dir);
23008f22:	77f9                	lui	a5,0xffffe
23008f24:	062e                	slli	a2,a2,0xb
23008f26:	8ff9                	and	a5,a5,a4
            tmpVal = BL_SET_REG_BITS_VAL(tmpVal, USB_CR_EP4_SIZE, epCfg->EPMaxPacketSize);
23008f28:	8fd1                	or	a5,a5,a2
23008f2a:	8fd5                	or	a5,a5,a3
            BL_WR_REG(USB_BASE, USB_EP4_CONFIG, tmpVal);
23008f2c:	84f82623          	sw	a5,-1972(a6)
    return SUCCESS;
23008f30:	4501                	li	a0,0
            break;
23008f32:	8082                	ret

23008f34 <USB_Set_EPx_TX_DMA_Interface_Config>:

BL_Err_Type USB_Set_EPx_TX_DMA_Interface_Config(USB_EP_ID epId, BL_Fun_Type newState)
{
    uint32_t tmpVal = 0;

    if (newState == ENABLE) {
23008f34:	4785                	li	a5,1
23008f36:	06f58a63          	beq	a1,a5,23008faa <USB_Set_EPx_TX_DMA_Interface_Config+0x76>

            default:
                break;
        }
    } else {
        switch (epId) {
23008f3a:	4711                	li	a4,4
23008f3c:	10e50263          	beq	a0,a4,23009040 <USB_Set_EPx_TX_DMA_Interface_Config+0x10c>
23008f40:	02a76c63          	bltu	a4,a0,23008f78 <USB_Set_EPx_TX_DMA_Interface_Config+0x44>
23008f44:	4709                	li	a4,2
23008f46:	10e50563          	beq	a0,a4,23009050 <USB_Set_EPx_TX_DMA_Interface_Config+0x11c>
23008f4a:	470d                	li	a4,3
23008f4c:	00e51b63          	bne	a0,a4,23008f62 <USB_Set_EPx_TX_DMA_Interface_Config+0x2e>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP2_DMA_TX_EN);
                BL_WR_REG(USB_BASE, USB_EP2_FIFO_CONFIG, tmpVal);
                break;

            case EP_ID3:
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_FIFO_CONFIG);
23008f50:	4000e737          	lui	a4,0x4000e
23008f54:	93072783          	lw	a5,-1744(a4) # 4000d930 <__dtcm_load_addr+0x1cffd1b0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP3_DMA_TX_EN);
23008f58:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP3_FIFO_CONFIG, tmpVal);
23008f5a:	92f72823          	sw	a5,-1744(a4)
                break;
        }
    }

    return SUCCESS;
}
23008f5e:	4501                	li	a0,0
23008f60:	8082                	ret
        switch (epId) {
23008f62:	cd5d                	beqz	a0,23009020 <USB_Set_EPx_TX_DMA_Interface_Config+0xec>
23008f64:	fef51de3          	bne	a0,a5,23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_FIFO_CONFIG);
23008f68:	4000e737          	lui	a4,0x4000e
23008f6c:	91072783          	lw	a5,-1776(a4) # 4000d910 <__dtcm_load_addr+0x1cffd190>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP1_DMA_TX_EN);
23008f70:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP1_FIFO_CONFIG, tmpVal);
23008f72:	90f72823          	sw	a5,-1776(a4)
                break;
23008f76:	b7e5                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
        switch (epId) {
23008f78:	4799                	li	a5,6
23008f7a:	0af50b63          	beq	a0,a5,23009030 <USB_Set_EPx_TX_DMA_Interface_Config+0xfc>
23008f7e:	479d                	li	a5,7
23008f80:	00f51a63          	bne	a0,a5,23008f94 <USB_Set_EPx_TX_DMA_Interface_Config+0x60>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_FIFO_CONFIG);
23008f84:	4000e737          	lui	a4,0x4000e
23008f88:	97072783          	lw	a5,-1680(a4) # 4000d970 <__dtcm_load_addr+0x1cffd1f0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP7_DMA_TX_EN);
23008f8c:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP7_FIFO_CONFIG, tmpVal);
23008f8e:	96f72823          	sw	a5,-1680(a4)
                break;
23008f92:	b7f1                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
        switch (epId) {
23008f94:	4795                	li	a5,5
23008f96:	fcf514e3          	bne	a0,a5,23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_FIFO_CONFIG);
23008f9a:	4000e737          	lui	a4,0x4000e
23008f9e:	95072783          	lw	a5,-1712(a4) # 4000d950 <__dtcm_load_addr+0x1cffd1d0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP5_DMA_TX_EN);
23008fa2:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP5_FIFO_CONFIG, tmpVal);
23008fa4:	94f72823          	sw	a5,-1712(a4)
                break;
23008fa8:	bf5d                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
        switch (epId) {
23008faa:	4791                	li	a5,4
23008fac:	0cf50c63          	beq	a0,a5,23009084 <USB_Set_EPx_TX_DMA_Interface_Config+0x150>
23008fb0:	02a7ed63          	bltu	a5,a0,23008fea <USB_Set_EPx_TX_DMA_Interface_Config+0xb6>
23008fb4:	4789                	li	a5,2
23008fb6:	0ef50063          	beq	a0,a5,23009096 <USB_Set_EPx_TX_DMA_Interface_Config+0x162>
23008fba:	478d                	li	a5,3
23008fbc:	00f51b63          	bne	a0,a5,23008fd2 <USB_Set_EPx_TX_DMA_Interface_Config+0x9e>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_FIFO_CONFIG);
23008fc0:	4000e737          	lui	a4,0x4000e
23008fc4:	93072783          	lw	a5,-1744(a4) # 4000d930 <__dtcm_load_addr+0x1cffd1b0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP3_DMA_TX_EN);
23008fc8:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP3_FIFO_CONFIG, tmpVal);
23008fcc:	92f72823          	sw	a5,-1744(a4)
                break;
23008fd0:	b779                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
        switch (epId) {
23008fd2:	c559                	beqz	a0,23009060 <USB_Set_EPx_TX_DMA_Interface_Config+0x12c>
23008fd4:	f8b515e3          	bne	a0,a1,23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_FIFO_CONFIG);
23008fd8:	4000e737          	lui	a4,0x4000e
23008fdc:	91072783          	lw	a5,-1776(a4) # 4000d910 <__dtcm_load_addr+0x1cffd190>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP1_DMA_TX_EN);
23008fe0:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP1_FIFO_CONFIG, tmpVal);
23008fe4:	90f72823          	sw	a5,-1776(a4)
                break;
23008fe8:	bf9d                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
        switch (epId) {
23008fea:	4799                	li	a5,6
23008fec:	08f50363          	beq	a0,a5,23009072 <USB_Set_EPx_TX_DMA_Interface_Config+0x13e>
23008ff0:	479d                	li	a5,7
23008ff2:	00f51b63          	bne	a0,a5,23009008 <USB_Set_EPx_TX_DMA_Interface_Config+0xd4>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_FIFO_CONFIG);
23008ff6:	4000e737          	lui	a4,0x4000e
23008ffa:	97072783          	lw	a5,-1680(a4) # 4000d970 <__dtcm_load_addr+0x1cffd1f0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP7_DMA_TX_EN);
23008ffe:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP7_FIFO_CONFIG, tmpVal);
23009002:	96f72823          	sw	a5,-1680(a4)
                break;
23009006:	bfa1                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
        switch (epId) {
23009008:	4795                	li	a5,5
2300900a:	f4f51ae3          	bne	a0,a5,23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_FIFO_CONFIG);
2300900e:	4000e737          	lui	a4,0x4000e
23009012:	95072783          	lw	a5,-1712(a4) # 4000d950 <__dtcm_load_addr+0x1cffd1d0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP5_DMA_TX_EN);
23009016:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP5_FIFO_CONFIG, tmpVal);
2300901a:	94f72823          	sw	a5,-1712(a4)
                break;
2300901e:	b781                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP0_FIFO_CONFIG);
23009020:	4000e737          	lui	a4,0x4000e
23009024:	90072783          	lw	a5,-1792(a4) # 4000d900 <__dtcm_load_addr+0x1cffd180>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP0_DMA_TX_EN);
23009028:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP0_FIFO_CONFIG, tmpVal);
2300902a:	90f72023          	sw	a5,-1792(a4)
                break;
2300902e:	bf05                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_FIFO_CONFIG);
23009030:	4000e737          	lui	a4,0x4000e
23009034:	96072783          	lw	a5,-1696(a4) # 4000d960 <__dtcm_load_addr+0x1cffd1e0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP6_DMA_TX_EN);
23009038:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP6_FIFO_CONFIG, tmpVal);
2300903a:	96f72023          	sw	a5,-1696(a4)
                break;
2300903e:	b705                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_FIFO_CONFIG);
23009040:	4000e737          	lui	a4,0x4000e
23009044:	94072783          	lw	a5,-1728(a4) # 4000d940 <__dtcm_load_addr+0x1cffd1c0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP4_DMA_TX_EN);
23009048:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP4_FIFO_CONFIG, tmpVal);
2300904a:	94f72023          	sw	a5,-1728(a4)
                break;
2300904e:	bf01                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_CONFIG);
23009050:	4000e737          	lui	a4,0x4000e
23009054:	92072783          	lw	a5,-1760(a4) # 4000d920 <__dtcm_load_addr+0x1cffd1a0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP2_DMA_TX_EN);
23009058:	9bf9                	andi	a5,a5,-2
                BL_WR_REG(USB_BASE, USB_EP2_FIFO_CONFIG, tmpVal);
2300905a:	92f72023          	sw	a5,-1760(a4)
                break;
2300905e:	b701                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP0_FIFO_CONFIG);
23009060:	4000e737          	lui	a4,0x4000e
23009064:	90072783          	lw	a5,-1792(a4) # 4000d900 <__dtcm_load_addr+0x1cffd180>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP0_DMA_TX_EN);
23009068:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP0_FIFO_CONFIG, tmpVal);
2300906c:	90f72023          	sw	a5,-1792(a4)
                break;
23009070:	b5fd                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_FIFO_CONFIG);
23009072:	4000e737          	lui	a4,0x4000e
23009076:	96072783          	lw	a5,-1696(a4) # 4000d960 <__dtcm_load_addr+0x1cffd1e0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP6_DMA_TX_EN);
2300907a:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP6_FIFO_CONFIG, tmpVal);
2300907e:	96f72023          	sw	a5,-1696(a4)
                break;
23009082:	bdf1                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_FIFO_CONFIG);
23009084:	4000e737          	lui	a4,0x4000e
23009088:	94072783          	lw	a5,-1728(a4) # 4000d940 <__dtcm_load_addr+0x1cffd1c0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP4_DMA_TX_EN);
2300908c:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP4_FIFO_CONFIG, tmpVal);
23009090:	94f72023          	sw	a5,-1728(a4)
                break;
23009094:	b5e9                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_CONFIG);
23009096:	4000e737          	lui	a4,0x4000e
2300909a:	92072783          	lw	a5,-1760(a4) # 4000d920 <__dtcm_load_addr+0x1cffd1a0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP2_DMA_TX_EN);
2300909e:	0017e793          	ori	a5,a5,1
                BL_WR_REG(USB_BASE, USB_EP2_FIFO_CONFIG, tmpVal);
230090a2:	92f72023          	sw	a5,-1760(a4)
                break;
230090a6:	bd65                	j	23008f5e <USB_Set_EPx_TX_DMA_Interface_Config+0x2a>

230090a8 <USB_Set_EPx_RX_DMA_Interface_Config>:

BL_Err_Type USB_Set_EPx_RX_DMA_Interface_Config(USB_EP_ID epId, BL_Fun_Type newState)
{
    uint32_t tmpVal = 0;

    if (newState == ENABLE) {
230090a8:	4785                	li	a5,1
230090aa:	06f58a63          	beq	a1,a5,2300911e <USB_Set_EPx_RX_DMA_Interface_Config+0x76>

            default:
                break;
        }
    } else {
        switch (epId) {
230090ae:	4711                	li	a4,4
230090b0:	10e50263          	beq	a0,a4,230091b4 <USB_Set_EPx_RX_DMA_Interface_Config+0x10c>
230090b4:	02a76c63          	bltu	a4,a0,230090ec <USB_Set_EPx_RX_DMA_Interface_Config+0x44>
230090b8:	4709                	li	a4,2
230090ba:	10e50563          	beq	a0,a4,230091c4 <USB_Set_EPx_RX_DMA_Interface_Config+0x11c>
230090be:	470d                	li	a4,3
230090c0:	00e51b63          	bne	a0,a4,230090d6 <USB_Set_EPx_RX_DMA_Interface_Config+0x2e>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP2_DMA_RX_EN);
                BL_WR_REG(USB_BASE, USB_EP2_FIFO_CONFIG, tmpVal);
                break;

            case EP_ID3:
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_FIFO_CONFIG);
230090c4:	4000e737          	lui	a4,0x4000e
230090c8:	93072783          	lw	a5,-1744(a4) # 4000d930 <__dtcm_load_addr+0x1cffd1b0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP3_DMA_RX_EN);
230090cc:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP3_FIFO_CONFIG, tmpVal);
230090ce:	92f72823          	sw	a5,-1744(a4)
                break;
        }
    }

    return SUCCESS;
}
230090d2:	4501                	li	a0,0
230090d4:	8082                	ret
        switch (epId) {
230090d6:	cd5d                	beqz	a0,23009194 <USB_Set_EPx_RX_DMA_Interface_Config+0xec>
230090d8:	fef51de3          	bne	a0,a5,230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_FIFO_CONFIG);
230090dc:	4000e737          	lui	a4,0x4000e
230090e0:	91072783          	lw	a5,-1776(a4) # 4000d910 <__dtcm_load_addr+0x1cffd190>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP1_DMA_RX_EN);
230090e4:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP1_FIFO_CONFIG, tmpVal);
230090e6:	90f72823          	sw	a5,-1776(a4)
                break;
230090ea:	b7e5                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
        switch (epId) {
230090ec:	4799                	li	a5,6
230090ee:	0af50b63          	beq	a0,a5,230091a4 <USB_Set_EPx_RX_DMA_Interface_Config+0xfc>
230090f2:	479d                	li	a5,7
230090f4:	00f51a63          	bne	a0,a5,23009108 <USB_Set_EPx_RX_DMA_Interface_Config+0x60>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_FIFO_CONFIG);
230090f8:	4000e737          	lui	a4,0x4000e
230090fc:	97072783          	lw	a5,-1680(a4) # 4000d970 <__dtcm_load_addr+0x1cffd1f0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP7_DMA_RX_EN);
23009100:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP7_FIFO_CONFIG, tmpVal);
23009102:	96f72823          	sw	a5,-1680(a4)
                break;
23009106:	b7f1                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
        switch (epId) {
23009108:	4795                	li	a5,5
2300910a:	fcf514e3          	bne	a0,a5,230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_FIFO_CONFIG);
2300910e:	4000e737          	lui	a4,0x4000e
23009112:	95072783          	lw	a5,-1712(a4) # 4000d950 <__dtcm_load_addr+0x1cffd1d0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP5_DMA_RX_EN);
23009116:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP5_FIFO_CONFIG, tmpVal);
23009118:	94f72823          	sw	a5,-1712(a4)
                break;
2300911c:	bf5d                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
        switch (epId) {
2300911e:	4791                	li	a5,4
23009120:	0cf50c63          	beq	a0,a5,230091f8 <USB_Set_EPx_RX_DMA_Interface_Config+0x150>
23009124:	02a7ed63          	bltu	a5,a0,2300915e <USB_Set_EPx_RX_DMA_Interface_Config+0xb6>
23009128:	4789                	li	a5,2
2300912a:	0ef50063          	beq	a0,a5,2300920a <USB_Set_EPx_RX_DMA_Interface_Config+0x162>
2300912e:	478d                	li	a5,3
23009130:	00f51b63          	bne	a0,a5,23009146 <USB_Set_EPx_RX_DMA_Interface_Config+0x9e>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP3_FIFO_CONFIG);
23009134:	4000e737          	lui	a4,0x4000e
23009138:	93072783          	lw	a5,-1744(a4) # 4000d930 <__dtcm_load_addr+0x1cffd1b0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP3_DMA_RX_EN);
2300913c:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP3_FIFO_CONFIG, tmpVal);
23009140:	92f72823          	sw	a5,-1744(a4)
                break;
23009144:	b779                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
        switch (epId) {
23009146:	c559                	beqz	a0,230091d4 <USB_Set_EPx_RX_DMA_Interface_Config+0x12c>
23009148:	f8b515e3          	bne	a0,a1,230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP1_FIFO_CONFIG);
2300914c:	4000e737          	lui	a4,0x4000e
23009150:	91072783          	lw	a5,-1776(a4) # 4000d910 <__dtcm_load_addr+0x1cffd190>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP1_DMA_RX_EN);
23009154:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP1_FIFO_CONFIG, tmpVal);
23009158:	90f72823          	sw	a5,-1776(a4)
                break;
2300915c:	bf9d                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
        switch (epId) {
2300915e:	4799                	li	a5,6
23009160:	08f50363          	beq	a0,a5,230091e6 <USB_Set_EPx_RX_DMA_Interface_Config+0x13e>
23009164:	479d                	li	a5,7
23009166:	00f51b63          	bne	a0,a5,2300917c <USB_Set_EPx_RX_DMA_Interface_Config+0xd4>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP7_FIFO_CONFIG);
2300916a:	4000e737          	lui	a4,0x4000e
2300916e:	97072783          	lw	a5,-1680(a4) # 4000d970 <__dtcm_load_addr+0x1cffd1f0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP7_DMA_RX_EN);
23009172:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP7_FIFO_CONFIG, tmpVal);
23009176:	96f72823          	sw	a5,-1680(a4)
                break;
2300917a:	bfa1                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
        switch (epId) {
2300917c:	4795                	li	a5,5
2300917e:	f4f51ae3          	bne	a0,a5,230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP5_FIFO_CONFIG);
23009182:	4000e737          	lui	a4,0x4000e
23009186:	95072783          	lw	a5,-1712(a4) # 4000d950 <__dtcm_load_addr+0x1cffd1d0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP5_DMA_RX_EN);
2300918a:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP5_FIFO_CONFIG, tmpVal);
2300918e:	94f72823          	sw	a5,-1712(a4)
                break;
23009192:	b781                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP0_FIFO_CONFIG);
23009194:	4000e737          	lui	a4,0x4000e
23009198:	90072783          	lw	a5,-1792(a4) # 4000d900 <__dtcm_load_addr+0x1cffd180>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP0_DMA_RX_EN);
2300919c:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP0_FIFO_CONFIG, tmpVal);
2300919e:	90f72023          	sw	a5,-1792(a4)
                break;
230091a2:	bf05                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_FIFO_CONFIG);
230091a4:	4000e737          	lui	a4,0x4000e
230091a8:	96072783          	lw	a5,-1696(a4) # 4000d960 <__dtcm_load_addr+0x1cffd1e0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP6_DMA_RX_EN);
230091ac:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP6_FIFO_CONFIG, tmpVal);
230091ae:	96f72023          	sw	a5,-1696(a4)
                break;
230091b2:	b705                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_FIFO_CONFIG);
230091b4:	4000e737          	lui	a4,0x4000e
230091b8:	94072783          	lw	a5,-1728(a4) # 4000d940 <__dtcm_load_addr+0x1cffd1c0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP4_DMA_RX_EN);
230091bc:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP4_FIFO_CONFIG, tmpVal);
230091be:	94f72023          	sw	a5,-1728(a4)
                break;
230091c2:	bf01                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_CONFIG);
230091c4:	4000e737          	lui	a4,0x4000e
230091c8:	92072783          	lw	a5,-1760(a4) # 4000d920 <__dtcm_load_addr+0x1cffd1a0>
                tmpVal = BL_CLR_REG_BIT(tmpVal, USB_EP2_DMA_RX_EN);
230091cc:	9bf5                	andi	a5,a5,-3
                BL_WR_REG(USB_BASE, USB_EP2_FIFO_CONFIG, tmpVal);
230091ce:	92f72023          	sw	a5,-1760(a4)
                break;
230091d2:	b701                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP0_FIFO_CONFIG);
230091d4:	4000e737          	lui	a4,0x4000e
230091d8:	90072783          	lw	a5,-1792(a4) # 4000d900 <__dtcm_load_addr+0x1cffd180>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP0_DMA_RX_EN);
230091dc:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP0_FIFO_CONFIG, tmpVal);
230091e0:	90f72023          	sw	a5,-1792(a4)
                break;
230091e4:	b5fd                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP6_FIFO_CONFIG);
230091e6:	4000e737          	lui	a4,0x4000e
230091ea:	96072783          	lw	a5,-1696(a4) # 4000d960 <__dtcm_load_addr+0x1cffd1e0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP6_DMA_RX_EN);
230091ee:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP6_FIFO_CONFIG, tmpVal);
230091f2:	96f72023          	sw	a5,-1696(a4)
                break;
230091f6:	bdf1                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP4_FIFO_CONFIG);
230091f8:	4000e737          	lui	a4,0x4000e
230091fc:	94072783          	lw	a5,-1728(a4) # 4000d940 <__dtcm_load_addr+0x1cffd1c0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP4_DMA_RX_EN);
23009200:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP4_FIFO_CONFIG, tmpVal);
23009204:	94f72023          	sw	a5,-1728(a4)
                break;
23009208:	b5e9                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>
                tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_CONFIG);
2300920a:	4000e737          	lui	a4,0x4000e
2300920e:	92072783          	lw	a5,-1760(a4) # 4000d920 <__dtcm_load_addr+0x1cffd1a0>
                tmpVal = BL_SET_REG_BIT(tmpVal, USB_EP2_DMA_RX_EN);
23009212:	0027e793          	ori	a5,a5,2
                BL_WR_REG(USB_BASE, USB_EP2_FIFO_CONFIG, tmpVal);
23009216:	92f72023          	sw	a5,-1760(a4)
                break;
2300921a:	bd65                	j	230090d2 <USB_Set_EPx_RX_DMA_Interface_Config+0x2a>

2300921c <USB_Get_EPx_TX_FIFO_CNT>:

uint16_t USB_Get_EPx_TX_FIFO_CNT(USB_EP_ID epId)
{
    uint32_t tmpVal = 0;

    switch (epId) {
2300921c:	4791                	li	a5,4
2300921e:	06f50363          	beq	a0,a5,23009284 <USB_Get_EPx_TX_FIFO_CNT+0x68>
23009222:	00a7ef63          	bltu	a5,a0,23009240 <USB_Get_EPx_TX_FIFO_CNT+0x24>
23009226:	4789                	li	a5,2
23009228:	06f50563          	beq	a0,a5,23009292 <USB_Get_EPx_TX_FIFO_CNT+0x76>
2300922c:	478d                	li	a5,3
2300922e:	02f51663          	bne	a0,a5,2300925a <USB_Get_EPx_TX_FIFO_CNT+0x3e>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_STATUS);
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP2_TX_FIFO_CNT);
            break;

        case EP_ID3:
            tmpVal = BL_RD_REG(USB_BASE, USB_EP3_FIFO_STATUS);
23009232:	4000e7b7          	lui	a5,0x4000e
23009236:	9347a503          	lw	a0,-1740(a5) # 4000d934 <__dtcm_load_addr+0x1cffd1b4>
        default:
            tmpVal = 0;
            break;
    }

    return tmpVal;
2300923a:	07f57513          	andi	a0,a0,127
            break;
2300923e:	8082                	ret
    switch (epId) {
23009240:	4799                	li	a5,6
23009242:	04f50f63          	beq	a0,a5,230092a0 <USB_Get_EPx_TX_FIFO_CNT+0x84>
23009246:	479d                	li	a5,7
23009248:	02f51463          	bne	a0,a5,23009270 <USB_Get_EPx_TX_FIFO_CNT+0x54>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP7_FIFO_STATUS);
2300924c:	4000e7b7          	lui	a5,0x4000e
23009250:	9747a503          	lw	a0,-1676(a5) # 4000d974 <__dtcm_load_addr+0x1cffd1f4>
    return tmpVal;
23009254:	07f57513          	andi	a0,a0,127
}
23009258:	8082                	ret
    switch (epId) {
2300925a:	c931                	beqz	a0,230092ae <USB_Get_EPx_TX_FIFO_CNT+0x92>
2300925c:	4785                	li	a5,1
2300925e:	04f51f63          	bne	a0,a5,230092bc <USB_Get_EPx_TX_FIFO_CNT+0xa0>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP1_FIFO_STATUS);
23009262:	4000e7b7          	lui	a5,0x4000e
23009266:	9147a503          	lw	a0,-1772(a5) # 4000d914 <__dtcm_load_addr+0x1cffd194>
    return tmpVal;
2300926a:	07f57513          	andi	a0,a0,127
            break;
2300926e:	8082                	ret
    switch (epId) {
23009270:	4795                	li	a5,5
23009272:	04f51563          	bne	a0,a5,230092bc <USB_Get_EPx_TX_FIFO_CNT+0xa0>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP5_FIFO_STATUS);
23009276:	4000e7b7          	lui	a5,0x4000e
2300927a:	9547a503          	lw	a0,-1708(a5) # 4000d954 <__dtcm_load_addr+0x1cffd1d4>
    return tmpVal;
2300927e:	07f57513          	andi	a0,a0,127
            break;
23009282:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP4_FIFO_STATUS);
23009284:	4000e7b7          	lui	a5,0x4000e
23009288:	9447a503          	lw	a0,-1724(a5) # 4000d944 <__dtcm_load_addr+0x1cffd1c4>
    return tmpVal;
2300928c:	07f57513          	andi	a0,a0,127
            break;
23009290:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_STATUS);
23009292:	4000e7b7          	lui	a5,0x4000e
23009296:	9247a503          	lw	a0,-1756(a5) # 4000d924 <__dtcm_load_addr+0x1cffd1a4>
    return tmpVal;
2300929a:	07f57513          	andi	a0,a0,127
            break;
2300929e:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP6_FIFO_STATUS);
230092a0:	4000e7b7          	lui	a5,0x4000e
230092a4:	9647a503          	lw	a0,-1692(a5) # 4000d964 <__dtcm_load_addr+0x1cffd1e4>
    return tmpVal;
230092a8:	07f57513          	andi	a0,a0,127
            break;
230092ac:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP0_FIFO_STATUS);
230092ae:	4000e7b7          	lui	a5,0x4000e
230092b2:	9047a503          	lw	a0,-1788(a5) # 4000d904 <__dtcm_load_addr+0x1cffd184>
    return tmpVal;
230092b6:	07f57513          	andi	a0,a0,127
            break;
230092ba:	8082                	ret
    switch (epId) {
230092bc:	4501                	li	a0,0
230092be:	8082                	ret

230092c0 <USB_Get_EPx_RX_FIFO_CNT>:

uint16_t USB_Get_EPx_RX_FIFO_CNT(USB_EP_ID epId)
{
    uint32_t tmpVal = 0;

    switch (epId) {
230092c0:	4791                	li	a5,4
230092c2:	06f50763          	beq	a0,a5,23009330 <USB_Get_EPx_RX_FIFO_CNT+0x70>
230092c6:	02a7e063          	bltu	a5,a0,230092e6 <USB_Get_EPx_RX_FIFO_CNT+0x26>
230092ca:	4789                	li	a5,2
230092cc:	06f50a63          	beq	a0,a5,23009340 <USB_Get_EPx_RX_FIFO_CNT+0x80>
230092d0:	478d                	li	a5,3
230092d2:	02f51863          	bne	a0,a5,23009302 <USB_Get_EPx_RX_FIFO_CNT+0x42>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_STATUS);
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP2_RX_FIFO_CNT);
            break;

        case EP_ID3:
            tmpVal = BL_RD_REG(USB_BASE, USB_EP3_FIFO_STATUS);
230092d6:	4000e7b7          	lui	a5,0x4000e
230092da:	9347a503          	lw	a0,-1740(a5) # 4000d934 <__dtcm_load_addr+0x1cffd1b4>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP3_RX_FIFO_CNT);
230092de:	8141                	srli	a0,a0,0x10
        default:
            tmpVal = 0;
            break;
    }

    return tmpVal;
230092e0:	07f57513          	andi	a0,a0,127
            break;
230092e4:	8082                	ret
    switch (epId) {
230092e6:	4799                	li	a5,6
230092e8:	06f50463          	beq	a0,a5,23009350 <USB_Get_EPx_RX_FIFO_CNT+0x90>
230092ec:	479d                	li	a5,7
230092ee:	02f51663          	bne	a0,a5,2300931a <USB_Get_EPx_RX_FIFO_CNT+0x5a>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP7_FIFO_STATUS);
230092f2:	4000e7b7          	lui	a5,0x4000e
230092f6:	9747a503          	lw	a0,-1676(a5) # 4000d974 <__dtcm_load_addr+0x1cffd1f4>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP7_RX_FIFO_CNT);
230092fa:	8141                	srli	a0,a0,0x10
    return tmpVal;
230092fc:	07f57513          	andi	a0,a0,127
}
23009300:	8082                	ret
    switch (epId) {
23009302:	cd39                	beqz	a0,23009360 <USB_Get_EPx_RX_FIFO_CNT+0xa0>
23009304:	4785                	li	a5,1
23009306:	06f51563          	bne	a0,a5,23009370 <USB_Get_EPx_RX_FIFO_CNT+0xb0>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP1_FIFO_STATUS);
2300930a:	4000e7b7          	lui	a5,0x4000e
2300930e:	9147a503          	lw	a0,-1772(a5) # 4000d914 <__dtcm_load_addr+0x1cffd194>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP1_RX_FIFO_CNT);
23009312:	8141                	srli	a0,a0,0x10
    return tmpVal;
23009314:	07f57513          	andi	a0,a0,127
            break;
23009318:	8082                	ret
    switch (epId) {
2300931a:	4795                	li	a5,5
2300931c:	04f51a63          	bne	a0,a5,23009370 <USB_Get_EPx_RX_FIFO_CNT+0xb0>
            tmpVal = BL_RD_REG(USB_BASE, USB_EP5_FIFO_STATUS);
23009320:	4000e7b7          	lui	a5,0x4000e
23009324:	9547a503          	lw	a0,-1708(a5) # 4000d954 <__dtcm_load_addr+0x1cffd1d4>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP5_RX_FIFO_CNT);
23009328:	8141                	srli	a0,a0,0x10
    return tmpVal;
2300932a:	07f57513          	andi	a0,a0,127
            break;
2300932e:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP4_FIFO_STATUS);
23009330:	4000e7b7          	lui	a5,0x4000e
23009334:	9447a503          	lw	a0,-1724(a5) # 4000d944 <__dtcm_load_addr+0x1cffd1c4>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP4_RX_FIFO_CNT);
23009338:	8141                	srli	a0,a0,0x10
    return tmpVal;
2300933a:	07f57513          	andi	a0,a0,127
            break;
2300933e:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP2_FIFO_STATUS);
23009340:	4000e7b7          	lui	a5,0x4000e
23009344:	9247a503          	lw	a0,-1756(a5) # 4000d924 <__dtcm_load_addr+0x1cffd1a4>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP2_RX_FIFO_CNT);
23009348:	8141                	srli	a0,a0,0x10
    return tmpVal;
2300934a:	07f57513          	andi	a0,a0,127
            break;
2300934e:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP6_FIFO_STATUS);
23009350:	4000e7b7          	lui	a5,0x4000e
23009354:	9647a503          	lw	a0,-1692(a5) # 4000d964 <__dtcm_load_addr+0x1cffd1e4>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP6_RX_FIFO_CNT);
23009358:	8141                	srli	a0,a0,0x10
    return tmpVal;
2300935a:	07f57513          	andi	a0,a0,127
            break;
2300935e:	8082                	ret
            tmpVal = BL_RD_REG(USB_BASE, USB_EP0_FIFO_STATUS);
23009360:	4000e7b7          	lui	a5,0x4000e
23009364:	9047a503          	lw	a0,-1788(a5) # 4000d904 <__dtcm_load_addr+0x1cffd184>
            tmpVal = BL_GET_REG_BITS_VAL(tmpVal, USB_EP0_RX_FIFO_CNT);
23009368:	8141                	srli	a0,a0,0x10
    return tmpVal;
2300936a:	07f57513          	andi	a0,a0,127
            break;
2300936e:	8082                	ret
    switch (epId) {
23009370:	4501                	li	a0,0
23009372:	8082                	ret

23009374 <malloc>:
23009374:	85aa                	mv	a1,a0
23009376:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
2300937a:	8b7fa06f          	j	23003c30 <_malloc_r>

2300937e <free>:
2300937e:	85aa                	mv	a1,a0
23009380:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
23009384:	91ffa06f          	j	23003ca2 <_free_r>

23009388 <memcpy>:
23009388:	00a5c7b3          	xor	a5,a1,a0
2300938c:	8b8d                	andi	a5,a5,3
2300938e:	00c506b3          	add	a3,a0,a2
23009392:	e781                	bnez	a5,2300939a <memcpy+0x12>
23009394:	478d                	li	a5,3
23009396:	00c7ee63          	bltu	a5,a2,230093b2 <memcpy+0x2a>
2300939a:	87aa                	mv	a5,a0
2300939c:	06d57163          	bgeu	a0,a3,230093fe <memcpy+0x76>
230093a0:	0005c703          	lbu	a4,0(a1)
230093a4:	0785                	addi	a5,a5,1
230093a6:	0585                	addi	a1,a1,1
230093a8:	fee78fa3          	sb	a4,-1(a5)
230093ac:	fed7eae3          	bltu	a5,a3,230093a0 <memcpy+0x18>
230093b0:	8082                	ret
230093b2:	00357713          	andi	a4,a0,3
230093b6:	87aa                	mv	a5,a0
230093b8:	cb11                	beqz	a4,230093cc <memcpy+0x44>
230093ba:	0005c703          	lbu	a4,0(a1)
230093be:	0785                	addi	a5,a5,1
230093c0:	0585                	addi	a1,a1,1
230093c2:	fee78fa3          	sb	a4,-1(a5)
230093c6:	0037f713          	andi	a4,a5,3
230093ca:	b7fd                	j	230093b8 <memcpy+0x30>
230093cc:	ffc6f713          	andi	a4,a3,-4
230093d0:	40f70833          	sub	a6,a4,a5
230093d4:	02000613          	li	a2,32
230093d8:	03064463          	blt	a2,a6,23009400 <memcpy+0x78>
230093dc:	882e                	mv	a6,a1
230093de:	863e                	mv	a2,a5
230093e0:	06e66b63          	bltu	a2,a4,23009456 <memcpy+0xce>
230093e4:	ffd78813          	addi	a6,a5,-3
230093e8:	4601                	li	a2,0
230093ea:	01076663          	bltu	a4,a6,230093f6 <memcpy+0x6e>
230093ee:	070d                	addi	a4,a4,3
230093f0:	8f1d                	sub	a4,a4,a5
230093f2:	ffc77613          	andi	a2,a4,-4
230093f6:	97b2                	add	a5,a5,a2
230093f8:	95b2                	add	a1,a1,a2
230093fa:	fad7e3e3          	bltu	a5,a3,230093a0 <memcpy+0x18>
230093fe:	8082                	ret
23009400:	0005a383          	lw	t2,0(a1)
23009404:	0045a283          	lw	t0,4(a1)
23009408:	0085af83          	lw	t6,8(a1)
2300940c:	00c5af03          	lw	t5,12(a1)
23009410:	0105ae83          	lw	t4,16(a1)
23009414:	0145ae03          	lw	t3,20(a1)
23009418:	0185a303          	lw	t1,24(a1)
2300941c:	01c5a883          	lw	a7,28(a1)
23009420:	0077a023          	sw	t2,0(a5)
23009424:	0057a223          	sw	t0,4(a5)
23009428:	0205a803          	lw	a6,32(a1)
2300942c:	01f7a423          	sw	t6,8(a5)
23009430:	01e7a623          	sw	t5,12(a5)
23009434:	01d7a823          	sw	t4,16(a5)
23009438:	01c7aa23          	sw	t3,20(a5)
2300943c:	0067ac23          	sw	t1,24(a5)
23009440:	0117ae23          	sw	a7,28(a5)
23009444:	02478793          	addi	a5,a5,36
23009448:	02458593          	addi	a1,a1,36
2300944c:	ff07ae23          	sw	a6,-4(a5)
23009450:	40f70833          	sub	a6,a4,a5
23009454:	b751                	j	230093d8 <memcpy+0x50>
23009456:	00082883          	lw	a7,0(a6)
2300945a:	0611                	addi	a2,a2,4
2300945c:	0811                	addi	a6,a6,4
2300945e:	ff162e23          	sw	a7,-4(a2)
23009462:	bfbd                	j	230093e0 <memcpy+0x58>

23009464 <__cvt>:
23009464:	7179                	addi	sp,sp,-48
23009466:	d422                	sw	s0,40(sp)
23009468:	d04a                	sw	s2,32(sp)
2300946a:	cc52                	sw	s4,24(sp)
2300946c:	ca56                	sw	s5,20(sp)
2300946e:	c85a                	sw	s6,16(sp)
23009470:	d606                	sw	ra,44(sp)
23009472:	d226                	sw	s1,36(sp)
23009474:	ce4e                	sw	s3,28(sp)
23009476:	8b3a                	mv	s6,a4
23009478:	8a2e                	mv	s4,a1
2300947a:	8432                	mv	s0,a2
2300947c:	8936                	mv	s2,a3
2300947e:	8ac2                	mv	s5,a6
23009480:	4701                	li	a4,0
23009482:	00065863          	bgez	a2,23009492 <__cvt+0x2e>
23009486:	80000737          	lui	a4,0x80000
2300948a:	00c74433          	xor	s0,a4,a2
2300948e:	02d00713          	li	a4,45
23009492:	00e78023          	sb	a4,0(a5)
23009496:	fdf8f493          	andi	s1,a7,-33
2300949a:	04600793          	li	a5,70
2300949e:	468d                	li	a3,3
230094a0:	00f48863          	beq	s1,a5,230094b0 <__cvt+0x4c>
230094a4:	04500793          	li	a5,69
230094a8:	4689                	li	a3,2
230094aa:	00f49363          	bne	s1,a5,230094b0 <__cvt+0x4c>
230094ae:	0905                	addi	s2,s2,1
230094b0:	87d6                	mv	a5,s5
230094b2:	00c10893          	addi	a7,sp,12
230094b6:	00810813          	addi	a6,sp,8
230094ba:	874a                	mv	a4,s2
230094bc:	85d2                	mv	a1,s4
230094be:	8622                	mv	a2,s0
230094c0:	639000ef          	jal	ra,2300a2f8 <_dtoa_r>
230094c4:	04700793          	li	a5,71
230094c8:	89aa                	mv	s3,a0
230094ca:	00f49563          	bne	s1,a5,230094d4 <__cvt+0x70>
230094ce:	001b7613          	andi	a2,s6,1
230094d2:	ca29                	beqz	a2,23009524 <__cvt+0xc0>
230094d4:	04600793          	li	a5,70
230094d8:	01298b33          	add	s6,s3,s2
230094dc:	02f49763          	bne	s1,a5,2300950a <__cvt+0xa6>
230094e0:	0009c703          	lbu	a4,0(s3)
230094e4:	03000793          	li	a5,48
230094e8:	00f71e63          	bne	a4,a5,23009504 <__cvt+0xa0>
230094ec:	4601                	li	a2,0
230094ee:	4681                	li	a3,0
230094f0:	8552                	mv	a0,s4
230094f2:	85a2                	mv	a1,s0
230094f4:	908f80ef          	jal	ra,230015fc <__eqdf2>
230094f8:	c511                	beqz	a0,23009504 <__cvt+0xa0>
230094fa:	4605                	li	a2,1
230094fc:	412606b3          	sub	a3,a2,s2
23009500:	00daa023          	sw	a3,0(s5)
23009504:	000aa783          	lw	a5,0(s5)
23009508:	9b3e                	add	s6,s6,a5
2300950a:	4601                	li	a2,0
2300950c:	4681                	li	a3,0
2300950e:	8552                	mv	a0,s4
23009510:	85a2                	mv	a1,s0
23009512:	8eaf80ef          	jal	ra,230015fc <__eqdf2>
23009516:	e111                	bnez	a0,2300951a <__cvt+0xb6>
23009518:	c65a                	sw	s6,12(sp)
2300951a:	03000713          	li	a4,48
2300951e:	47b2                	lw	a5,12(sp)
23009520:	0367e263          	bltu	a5,s6,23009544 <__cvt+0xe0>
23009524:	47b2                	lw	a5,12(sp)
23009526:	5742                	lw	a4,48(sp)
23009528:	50b2                	lw	ra,44(sp)
2300952a:	5422                	lw	s0,40(sp)
2300952c:	413787b3          	sub	a5,a5,s3
23009530:	c31c                	sw	a5,0(a4)
23009532:	5492                	lw	s1,36(sp)
23009534:	5902                	lw	s2,32(sp)
23009536:	4a62                	lw	s4,24(sp)
23009538:	4ad2                	lw	s5,20(sp)
2300953a:	4b42                	lw	s6,16(sp)
2300953c:	854e                	mv	a0,s3
2300953e:	49f2                	lw	s3,28(sp)
23009540:	6145                	addi	sp,sp,48
23009542:	8082                	ret
23009544:	00178693          	addi	a3,a5,1
23009548:	c636                	sw	a3,12(sp)
2300954a:	00e78023          	sb	a4,0(a5)
2300954e:	bfc1                	j	2300951e <__cvt+0xba>

23009550 <__exponent>:
23009550:	00c50023          	sb	a2,0(a0) # ffff2000 <__HeapLimit+0xbdfc2000>
23009554:	00250793          	addi	a5,a0,2
23009558:	02b00713          	li	a4,43
2300955c:	0005d663          	bgez	a1,23009568 <__exponent+0x18>
23009560:	40b005b3          	neg	a1,a1
23009564:	02d00713          	li	a4,45
23009568:	00e500a3          	sb	a4,1(a0)
2300956c:	4725                	li	a4,9
2300956e:	06b75263          	bge	a4,a1,230095d2 <__exponent+0x82>
23009572:	1141                	addi	sp,sp,-16
23009574:	00f10713          	addi	a4,sp,15
23009578:	883a                	mv	a6,a4
2300957a:	48a9                	li	a7,10
2300957c:	06300313          	li	t1,99
23009580:	0315e633          	rem	a2,a1,a7
23009584:	86ba                	mv	a3,a4
23009586:	177d                	addi	a4,a4,-1
23009588:	03060613          	addi	a2,a2,48
2300958c:	fec68fa3          	sb	a2,-1(a3)
23009590:	862e                	mv	a2,a1
23009592:	0315c5b3          	div	a1,a1,a7
23009596:	fec345e3          	blt	t1,a2,23009580 <__exponent+0x30>
2300959a:	ffe68893          	addi	a7,a3,-2
2300959e:	03058593          	addi	a1,a1,48
230095a2:	feb70fa3          	sb	a1,-1(a4) # 7fffffff <__HeapLimit+0x3dfcffff>
230095a6:	863e                	mv	a2,a5
230095a8:	8746                	mv	a4,a7
230095aa:	01076d63          	bltu	a4,a6,230095c4 <__exponent+0x74>
230095ae:	4701                	li	a4,0
230095b0:	01186563          	bltu	a6,a7,230095ba <__exponent+0x6a>
230095b4:	01110713          	addi	a4,sp,17
230095b8:	8f15                	sub	a4,a4,a3
230095ba:	97ba                	add	a5,a5,a4
230095bc:	40a78533          	sub	a0,a5,a0
230095c0:	0141                	addi	sp,sp,16
230095c2:	8082                	ret
230095c4:	00074583          	lbu	a1,0(a4)
230095c8:	0705                	addi	a4,a4,1
230095ca:	0605                	addi	a2,a2,1
230095cc:	feb60fa3          	sb	a1,-1(a2)
230095d0:	bfe9                	j	230095aa <__exponent+0x5a>
230095d2:	03000793          	li	a5,48
230095d6:	00f50123          	sb	a5,2(a0)
230095da:	03058593          	addi	a1,a1,48
230095de:	00450793          	addi	a5,a0,4
230095e2:	00b501a3          	sb	a1,3(a0)
230095e6:	40a78533          	sub	a0,a5,a0
230095ea:	8082                	ret

230095ec <_printf_float>:
230095ec:	7119                	addi	sp,sp,-128
230095ee:	de86                	sw	ra,124(sp)
230095f0:	dca2                	sw	s0,120(sp)
230095f2:	daa6                	sw	s1,116(sp)
230095f4:	842e                	mv	s0,a1
230095f6:	d8ca                	sw	s2,112(sp)
230095f8:	d6ce                	sw	s3,108(sp)
230095fa:	d4d2                	sw	s4,104(sp)
230095fc:	d2d6                	sw	s5,100(sp)
230095fe:	8a3a                	mv	s4,a4
23009600:	d0da                	sw	s6,96(sp)
23009602:	cede                	sw	s7,92(sp)
23009604:	cce2                	sw	s8,88(sp)
23009606:	8932                	mv	s2,a2
23009608:	89b6                	mv	s3,a3
2300960a:	cae6                	sw	s9,84(sp)
2300960c:	c8ea                	sw	s10,80(sp)
2300960e:	c6ee                	sw	s11,76(sp)
23009610:	84aa                	mv	s1,a0
23009612:	521010ef          	jal	ra,2300b332 <_localeconv_r>
23009616:	00052c03          	lw	s8,0(a0)
2300961a:	8562                	mv	a0,s8
2300961c:	159000ef          	jal	ra,23009f74 <strlen>
23009620:	00042b03          	lw	s6,0(s0)
23009624:	dc02                	sw	zero,56(sp)
23009626:	01844a83          	lbu	s5,24(s0)
2300962a:	100b7713          	andi	a4,s6,256
2300962e:	000a2783          	lw	a5,0(s4)
23009632:	8baa                	mv	s7,a0
23009634:	cb79                	beqz	a4,2300970a <_printf_float+0x11e>
23009636:	00478713          	addi	a4,a5,4
2300963a:	00ea2023          	sw	a4,0(s4)
2300963e:	439c                	lw	a5,0(a5)
23009640:	1008                	addi	a0,sp,32
23009642:	4398                	lw	a4,0(a5)
23009644:	d03a                	sw	a4,32(sp)
23009646:	43d8                	lw	a4,4(a5)
23009648:	d23a                	sw	a4,36(sp)
2300964a:	4798                	lw	a4,8(a5)
2300964c:	d43a                	sw	a4,40(sp)
2300964e:	47dc                	lw	a5,12(a5)
23009650:	d63e                	sw	a5,44(sp)
23009652:	9ecf90ef          	jal	ra,2300283e <__trunctfdf2>
23009656:	c428                	sw	a0,72(s0)
23009658:	c46c                	sw	a1,76(s0)
2300965a:	04c42a03          	lw	s4,76(s0)
2300965e:	00006717          	auipc	a4,0x6
23009662:	5ca70713          	addi	a4,a4,1482 # 2300fc28 <CSWTCH.20+0x4>
23009666:	04842c83          	lw	s9,72(s0)
2300966a:	00072d03          	lw	s10,0(a4)
2300966e:	00472d83          	lw	s11,4(a4)
23009672:	001a1793          	slli	a5,s4,0x1
23009676:	8385                	srli	a5,a5,0x1
23009678:	866a                	mv	a2,s10
2300967a:	86ee                	mv	a3,s11
2300967c:	8566                	mv	a0,s9
2300967e:	85be                	mv	a1,a5
23009680:	ce3e                	sw	a5,28(sp)
23009682:	fcbf80ef          	jal	ra,2300264c <__unorddf2>
23009686:	ed49                	bnez	a0,23009720 <_printf_float+0x134>
23009688:	47f2                	lw	a5,28(sp)
2300968a:	866a                	mv	a2,s10
2300968c:	86ee                	mv	a3,s11
2300968e:	8566                	mv	a0,s9
23009690:	85be                	mv	a1,a5
23009692:	8bcf80ef          	jal	ra,2300174e <__ledf2>
23009696:	08a05563          	blez	a0,23009720 <_printf_float+0x134>
2300969a:	4601                	li	a2,0
2300969c:	4681                	li	a3,0
2300969e:	8566                	mv	a0,s9
230096a0:	85d2                	mv	a1,s4
230096a2:	8acf80ef          	jal	ra,2300174e <__ledf2>
230096a6:	00055663          	bgez	a0,230096b2 <_printf_float+0xc6>
230096aa:	02d00793          	li	a5,45
230096ae:	04f401a3          	sb	a5,67(s0)
230096b2:	04700793          	li	a5,71
230096b6:	00006a17          	auipc	s4,0x6
230096ba:	a36a0a13          	addi	s4,s4,-1482 # 2300f0ec <CSWTCH.19+0x8>
230096be:	0157f663          	bgeu	a5,s5,230096ca <_printf_float+0xde>
230096c2:	00006a17          	auipc	s4,0x6
230096c6:	a2ea0a13          	addi	s4,s4,-1490 # 2300f0f0 <CSWTCH.19+0xc>
230096ca:	ffbb7b13          	andi	s6,s6,-5
230096ce:	478d                	li	a5,3
230096d0:	01642023          	sw	s6,0(s0)
230096d4:	c81c                	sw	a5,16(s0)
230096d6:	4b01                	li	s6,0
230096d8:	874e                	mv	a4,s3
230096da:	86ca                	mv	a3,s2
230096dc:	1870                	addi	a2,sp,60
230096de:	85a2                	mv	a1,s0
230096e0:	8526                	mv	a0,s1
230096e2:	26cd                	jal	23009ac4 <_printf_common>
230096e4:	5cfd                	li	s9,-1
230096e6:	17951563          	bne	a0,s9,23009850 <_printf_float+0x264>
230096ea:	557d                	li	a0,-1
230096ec:	50f6                	lw	ra,124(sp)
230096ee:	5466                	lw	s0,120(sp)
230096f0:	54d6                	lw	s1,116(sp)
230096f2:	5946                	lw	s2,112(sp)
230096f4:	59b6                	lw	s3,108(sp)
230096f6:	5a26                	lw	s4,104(sp)
230096f8:	5a96                	lw	s5,100(sp)
230096fa:	5b06                	lw	s6,96(sp)
230096fc:	4bf6                	lw	s7,92(sp)
230096fe:	4c66                	lw	s8,88(sp)
23009700:	4cd6                	lw	s9,84(sp)
23009702:	4d46                	lw	s10,80(sp)
23009704:	4db6                	lw	s11,76(sp)
23009706:	6109                	addi	sp,sp,128
23009708:	8082                	ret
2300970a:	079d                	addi	a5,a5,7
2300970c:	9be1                	andi	a5,a5,-8
2300970e:	00878713          	addi	a4,a5,8
23009712:	00ea2023          	sw	a4,0(s4)
23009716:	4398                	lw	a4,0(a5)
23009718:	43dc                	lw	a5,4(a5)
2300971a:	c438                	sw	a4,72(s0)
2300971c:	c47c                	sw	a5,76(s0)
2300971e:	bf35                	j	2300965a <_printf_float+0x6e>
23009720:	8666                	mv	a2,s9
23009722:	86d2                	mv	a3,s4
23009724:	8566                	mv	a0,s9
23009726:	85d2                	mv	a1,s4
23009728:	f25f80ef          	jal	ra,2300264c <__unorddf2>
2300972c:	c505                	beqz	a0,23009754 <_printf_float+0x168>
2300972e:	000a5663          	bgez	s4,2300973a <_printf_float+0x14e>
23009732:	02d00793          	li	a5,45
23009736:	04f401a3          	sb	a5,67(s0)
2300973a:	04700793          	li	a5,71
2300973e:	00006a17          	auipc	s4,0x6
23009742:	9b6a0a13          	addi	s4,s4,-1610 # 2300f0f4 <CSWTCH.19+0x10>
23009746:	f957f2e3          	bgeu	a5,s5,230096ca <_printf_float+0xde>
2300974a:	00006a17          	auipc	s4,0x6
2300974e:	9aea0a13          	addi	s4,s4,-1618 # 2300f0f8 <CSWTCH.19+0x14>
23009752:	bfa5                	j	230096ca <_printf_float+0xde>
23009754:	405c                	lw	a5,4(s0)
23009756:	577d                	li	a4,-1
23009758:	0dfafd13          	andi	s10,s5,223
2300975c:	08e79563          	bne	a5,a4,230097e6 <_printf_float+0x1fa>
23009760:	4799                	li	a5,6
23009762:	c05c                	sw	a5,4(s0)
23009764:	4054                	lw	a3,4(s0)
23009766:	400b6713          	ori	a4,s6,1024
2300976a:	183c                	addi	a5,sp,56
2300976c:	c03e                	sw	a5,0(sp)
2300976e:	8652                	mv	a2,s4
23009770:	03310793          	addi	a5,sp,51
23009774:	85e6                	mv	a1,s9
23009776:	c018                	sw	a4,0(s0)
23009778:	c202                	sw	zero,4(sp)
2300977a:	88d6                	mv	a7,s5
2300977c:	03410813          	addi	a6,sp,52
23009780:	8526                	mv	a0,s1
23009782:	ce3ff0ef          	jal	ra,23009464 <__cvt>
23009786:	04700793          	li	a5,71
2300978a:	55d2                	lw	a1,52(sp)
2300978c:	8a2a                	mv	s4,a0
2300978e:	00fd1b63          	bne	s10,a5,230097a4 <_printf_float+0x1b8>
23009792:	57f5                	li	a5,-3
23009794:	00f5c563          	blt	a1,a5,2300979e <_printf_float+0x1b2>
23009798:	405c                	lw	a5,4(s0)
2300979a:	08b7d863          	bge	a5,a1,2300982a <_printf_float+0x23e>
2300979e:	1af9                	addi	s5,s5,-2
230097a0:	0ffafa93          	zext.b	s5,s5
230097a4:	06500793          	li	a5,101
230097a8:	0557e663          	bltu	a5,s5,230097f4 <_printf_float+0x208>
230097ac:	15fd                	addi	a1,a1,-1
230097ae:	8656                	mv	a2,s5
230097b0:	05040513          	addi	a0,s0,80
230097b4:	da2e                	sw	a1,52(sp)
230097b6:	d9bff0ef          	jal	ra,23009550 <__exponent>
230097ba:	5762                	lw	a4,56(sp)
230097bc:	4685                	li	a3,1
230097be:	8b2a                	mv	s6,a0
230097c0:	00a707b3          	add	a5,a4,a0
230097c4:	c81c                	sw	a5,16(s0)
230097c6:	00e6c563          	blt	a3,a4,230097d0 <_printf_float+0x1e4>
230097ca:	4018                	lw	a4,0(s0)
230097cc:	8b05                	andi	a4,a4,1
230097ce:	c319                	beqz	a4,230097d4 <_printf_float+0x1e8>
230097d0:	0785                	addi	a5,a5,1
230097d2:	c81c                	sw	a5,16(s0)
230097d4:	03314783          	lbu	a5,51(sp)
230097d8:	f00780e3          	beqz	a5,230096d8 <_printf_float+0xec>
230097dc:	02d00793          	li	a5,45
230097e0:	04f401a3          	sb	a5,67(s0)
230097e4:	bdd5                	j	230096d8 <_printf_float+0xec>
230097e6:	04700713          	li	a4,71
230097ea:	f6ed1de3          	bne	s10,a4,23009764 <_printf_float+0x178>
230097ee:	fbbd                	bnez	a5,23009764 <_printf_float+0x178>
230097f0:	4785                	li	a5,1
230097f2:	bf85                	j	23009762 <_printf_float+0x176>
230097f4:	06600793          	li	a5,102
230097f8:	02fa9b63          	bne	s5,a5,2300982e <_printf_float+0x242>
230097fc:	405c                	lw	a5,4(s0)
230097fe:	00b05b63          	blez	a1,23009814 <_printf_float+0x228>
23009802:	c80c                	sw	a1,16(s0)
23009804:	e781                	bnez	a5,2300980c <_printf_float+0x220>
23009806:	4018                	lw	a4,0(s0)
23009808:	8b05                	andi	a4,a4,1
2300980a:	cf09                	beqz	a4,23009824 <_printf_float+0x238>
2300980c:	0785                	addi	a5,a5,1
2300980e:	97ae                	add	a5,a5,a1
23009810:	c81c                	sw	a5,16(s0)
23009812:	a809                	j	23009824 <_printf_float+0x238>
23009814:	e789                	bnez	a5,2300981e <_printf_float+0x232>
23009816:	4018                	lw	a4,0(s0)
23009818:	4685                	li	a3,1
2300981a:	8b05                	andi	a4,a4,1
2300981c:	c319                	beqz	a4,23009822 <_printf_float+0x236>
2300981e:	00278693          	addi	a3,a5,2
23009822:	c814                	sw	a3,16(s0)
23009824:	cc2c                	sw	a1,88(s0)
23009826:	4b01                	li	s6,0
23009828:	b775                	j	230097d4 <_printf_float+0x1e8>
2300982a:	06700a93          	li	s5,103
2300982e:	57e2                	lw	a5,56(sp)
23009830:	00f5c963          	blt	a1,a5,23009842 <_printf_float+0x256>
23009834:	401c                	lw	a5,0(s0)
23009836:	c80c                	sw	a1,16(s0)
23009838:	8b85                	andi	a5,a5,1
2300983a:	d7ed                	beqz	a5,23009824 <_printf_float+0x238>
2300983c:	00158793          	addi	a5,a1,1
23009840:	bfc1                	j	23009810 <_printf_float+0x224>
23009842:	4705                	li	a4,1
23009844:	00b04463          	bgtz	a1,2300984c <_printf_float+0x260>
23009848:	4709                	li	a4,2
2300984a:	8f0d                	sub	a4,a4,a1
2300984c:	97ba                	add	a5,a5,a4
2300984e:	b7c9                	j	23009810 <_printf_float+0x224>
23009850:	401c                	lw	a5,0(s0)
23009852:	4007f713          	andi	a4,a5,1024
23009856:	e315                	bnez	a4,2300987a <_printf_float+0x28e>
23009858:	4814                	lw	a3,16(s0)
2300985a:	8652                	mv	a2,s4
2300985c:	85ca                	mv	a1,s2
2300985e:	8526                	mv	a0,s1
23009860:	9982                	jalr	s3
23009862:	e99504e3          	beq	a0,s9,230096ea <_printf_float+0xfe>
23009866:	401c                	lw	a5,0(s0)
23009868:	8b89                	andi	a5,a5,2
2300986a:	24079863          	bnez	a5,23009aba <_printf_float+0x4ce>
2300986e:	57f2                	lw	a5,60(sp)
23009870:	4448                	lw	a0,12(s0)
23009872:	e6f55de3          	bge	a0,a5,230096ec <_printf_float+0x100>
23009876:	853e                	mv	a0,a5
23009878:	bd95                	j	230096ec <_printf_float+0x100>
2300987a:	06500713          	li	a4,101
2300987e:	19577d63          	bgeu	a4,s5,23009a18 <_printf_float+0x42c>
23009882:	4428                	lw	a0,72(s0)
23009884:	446c                	lw	a1,76(s0)
23009886:	4601                	li	a2,0
23009888:	4681                	li	a3,0
2300988a:	d73f70ef          	jal	ra,230015fc <__eqdf2>
2300988e:	e939                	bnez	a0,230098e4 <_printf_float+0x2f8>
23009890:	4685                	li	a3,1
23009892:	00006617          	auipc	a2,0x6
23009896:	86a60613          	addi	a2,a2,-1942 # 2300f0fc <CSWTCH.19+0x18>
2300989a:	85ca                	mv	a1,s2
2300989c:	8526                	mv	a0,s1
2300989e:	9982                	jalr	s3
230098a0:	e59505e3          	beq	a0,s9,230096ea <_printf_float+0xfe>
230098a4:	5752                	lw	a4,52(sp)
230098a6:	57e2                	lw	a5,56(sp)
230098a8:	00f74563          	blt	a4,a5,230098b2 <_printf_float+0x2c6>
230098ac:	401c                	lw	a5,0(s0)
230098ae:	8b85                	andi	a5,a5,1
230098b0:	dbdd                	beqz	a5,23009866 <_printf_float+0x27a>
230098b2:	86de                	mv	a3,s7
230098b4:	8662                	mv	a2,s8
230098b6:	85ca                	mv	a1,s2
230098b8:	8526                	mv	a0,s1
230098ba:	9982                	jalr	s3
230098bc:	57fd                	li	a5,-1
230098be:	e2f506e3          	beq	a0,a5,230096ea <_printf_float+0xfe>
230098c2:	4a01                	li	s4,0
230098c4:	01a40a93          	addi	s5,s0,26
230098c8:	5b7d                	li	s6,-1
230098ca:	57e2                	lw	a5,56(sp)
230098cc:	17fd                	addi	a5,a5,-1
230098ce:	f8fa5ce3          	bge	s4,a5,23009866 <_printf_float+0x27a>
230098d2:	4685                	li	a3,1
230098d4:	8656                	mv	a2,s5
230098d6:	85ca                	mv	a1,s2
230098d8:	8526                	mv	a0,s1
230098da:	9982                	jalr	s3
230098dc:	e16507e3          	beq	a0,s6,230096ea <_printf_float+0xfe>
230098e0:	0a05                	addi	s4,s4,1
230098e2:	b7e5                	j	230098ca <_printf_float+0x2de>
230098e4:	57d2                	lw	a5,52(sp)
230098e6:	06f04663          	bgtz	a5,23009952 <_printf_float+0x366>
230098ea:	4685                	li	a3,1
230098ec:	00006617          	auipc	a2,0x6
230098f0:	81060613          	addi	a2,a2,-2032 # 2300f0fc <CSWTCH.19+0x18>
230098f4:	85ca                	mv	a1,s2
230098f6:	8526                	mv	a0,s1
230098f8:	9982                	jalr	s3
230098fa:	df9508e3          	beq	a0,s9,230096ea <_printf_float+0xfe>
230098fe:	57d2                	lw	a5,52(sp)
23009900:	5762                	lw	a4,56(sp)
23009902:	8fd9                	or	a5,a5,a4
23009904:	e781                	bnez	a5,2300990c <_printf_float+0x320>
23009906:	401c                	lw	a5,0(s0)
23009908:	8b85                	andi	a5,a5,1
2300990a:	dfb1                	beqz	a5,23009866 <_printf_float+0x27a>
2300990c:	86de                	mv	a3,s7
2300990e:	8662                	mv	a2,s8
23009910:	85ca                	mv	a1,s2
23009912:	8526                	mv	a0,s1
23009914:	9982                	jalr	s3
23009916:	57fd                	li	a5,-1
23009918:	dcf509e3          	beq	a0,a5,230096ea <_printf_float+0xfe>
2300991c:	4a81                	li	s5,0
2300991e:	01a40b13          	addi	s6,s0,26
23009922:	5bfd                	li	s7,-1
23009924:	57d2                	lw	a5,52(sp)
23009926:	40f007b3          	neg	a5,a5
2300992a:	00facb63          	blt	s5,a5,23009940 <_printf_float+0x354>
2300992e:	56e2                	lw	a3,56(sp)
23009930:	8652                	mv	a2,s4
23009932:	85ca                	mv	a1,s2
23009934:	8526                	mv	a0,s1
23009936:	9982                	jalr	s3
23009938:	57fd                	li	a5,-1
2300993a:	f2f516e3          	bne	a0,a5,23009866 <_printf_float+0x27a>
2300993e:	b375                	j	230096ea <_printf_float+0xfe>
23009940:	4685                	li	a3,1
23009942:	865a                	mv	a2,s6
23009944:	85ca                	mv	a1,s2
23009946:	8526                	mv	a0,s1
23009948:	9982                	jalr	s3
2300994a:	db7500e3          	beq	a0,s7,230096ea <_printf_float+0xfe>
2300994e:	0a85                	addi	s5,s5,1
23009950:	bfd1                	j	23009924 <_printf_float+0x338>
23009952:	4c3c                	lw	a5,88(s0)
23009954:	5ae2                	lw	s5,56(sp)
23009956:	0157d363          	bge	a5,s5,2300995c <_printf_float+0x370>
2300995a:	8abe                	mv	s5,a5
2300995c:	07504963          	bgtz	s5,230099ce <_printf_float+0x3e2>
23009960:	4b01                	li	s6,0
23009962:	01a40d13          	addi	s10,s0,26
23009966:	5dfd                	li	s11,-1
23009968:	05842c83          	lw	s9,88(s0)
2300996c:	87d6                	mv	a5,s5
2300996e:	000ad363          	bgez	s5,23009974 <_printf_float+0x388>
23009972:	4781                	li	a5,0
23009974:	40fc87b3          	sub	a5,s9,a5
23009978:	06fb4463          	blt	s6,a5,230099e0 <_printf_float+0x3f4>
2300997c:	5752                	lw	a4,52(sp)
2300997e:	57e2                	lw	a5,56(sp)
23009980:	06f74963          	blt	a4,a5,230099f2 <_printf_float+0x406>
23009984:	401c                	lw	a5,0(s0)
23009986:	8b85                	andi	a5,a5,1
23009988:	e7ad                	bnez	a5,230099f2 <_printf_float+0x406>
2300998a:	5ae2                	lw	s5,56(sp)
2300998c:	5752                	lw	a4,52(sp)
2300998e:	419a87b3          	sub	a5,s5,s9
23009992:	40ea8ab3          	sub	s5,s5,a4
23009996:	0157d363          	bge	a5,s5,2300999c <_printf_float+0x3b0>
2300999a:	8abe                	mv	s5,a5
2300999c:	07504463          	bgtz	s5,23009a04 <_printf_float+0x418>
230099a0:	4a01                	li	s4,0
230099a2:	01a40b13          	addi	s6,s0,26
230099a6:	5bfd                	li	s7,-1
230099a8:	5752                	lw	a4,52(sp)
230099aa:	57e2                	lw	a5,56(sp)
230099ac:	8f99                	sub	a5,a5,a4
230099ae:	8756                	mv	a4,s5
230099b0:	000ad363          	bgez	s5,230099b6 <_printf_float+0x3ca>
230099b4:	4701                	li	a4,0
230099b6:	8f99                	sub	a5,a5,a4
230099b8:	eafa57e3          	bge	s4,a5,23009866 <_printf_float+0x27a>
230099bc:	4685                	li	a3,1
230099be:	865a                	mv	a2,s6
230099c0:	85ca                	mv	a1,s2
230099c2:	8526                	mv	a0,s1
230099c4:	9982                	jalr	s3
230099c6:	d37502e3          	beq	a0,s7,230096ea <_printf_float+0xfe>
230099ca:	0a05                	addi	s4,s4,1
230099cc:	bff1                	j	230099a8 <_printf_float+0x3bc>
230099ce:	86d6                	mv	a3,s5
230099d0:	8652                	mv	a2,s4
230099d2:	85ca                	mv	a1,s2
230099d4:	8526                	mv	a0,s1
230099d6:	9982                	jalr	s3
230099d8:	57fd                	li	a5,-1
230099da:	f8f513e3          	bne	a0,a5,23009960 <_printf_float+0x374>
230099de:	b331                	j	230096ea <_printf_float+0xfe>
230099e0:	4685                	li	a3,1
230099e2:	866a                	mv	a2,s10
230099e4:	85ca                	mv	a1,s2
230099e6:	8526                	mv	a0,s1
230099e8:	9982                	jalr	s3
230099ea:	d1b500e3          	beq	a0,s11,230096ea <_printf_float+0xfe>
230099ee:	0b05                	addi	s6,s6,1
230099f0:	bfa5                	j	23009968 <_printf_float+0x37c>
230099f2:	86de                	mv	a3,s7
230099f4:	8662                	mv	a2,s8
230099f6:	85ca                	mv	a1,s2
230099f8:	8526                	mv	a0,s1
230099fa:	9982                	jalr	s3
230099fc:	57fd                	li	a5,-1
230099fe:	f8f516e3          	bne	a0,a5,2300998a <_printf_float+0x39e>
23009a02:	b1e5                	j	230096ea <_printf_float+0xfe>
23009a04:	86d6                	mv	a3,s5
23009a06:	019a0633          	add	a2,s4,s9
23009a0a:	85ca                	mv	a1,s2
23009a0c:	8526                	mv	a0,s1
23009a0e:	9982                	jalr	s3
23009a10:	57fd                	li	a5,-1
23009a12:	f8f517e3          	bne	a0,a5,230099a0 <_printf_float+0x3b4>
23009a16:	b9d1                	j	230096ea <_printf_float+0xfe>
23009a18:	56e2                	lw	a3,56(sp)
23009a1a:	4705                	li	a4,1
23009a1c:	00d74463          	blt	a4,a3,23009a24 <_printf_float+0x438>
23009a20:	8b85                	andi	a5,a5,1
23009a22:	c7b5                	beqz	a5,23009a8e <_printf_float+0x4a2>
23009a24:	4685                	li	a3,1
23009a26:	8652                	mv	a2,s4
23009a28:	85ca                	mv	a1,s2
23009a2a:	8526                	mv	a0,s1
23009a2c:	9982                	jalr	s3
23009a2e:	5afd                	li	s5,-1
23009a30:	cb550de3          	beq	a0,s5,230096ea <_printf_float+0xfe>
23009a34:	86de                	mv	a3,s7
23009a36:	8662                	mv	a2,s8
23009a38:	85ca                	mv	a1,s2
23009a3a:	8526                	mv	a0,s1
23009a3c:	9982                	jalr	s3
23009a3e:	cb5506e3          	beq	a0,s5,230096ea <_printf_float+0xfe>
23009a42:	4428                	lw	a0,72(s0)
23009a44:	446c                	lw	a1,76(s0)
23009a46:	4601                	li	a2,0
23009a48:	4681                	li	a3,0
23009a4a:	bb3f70ef          	jal	ra,230015fc <__eqdf2>
23009a4e:	c91d                	beqz	a0,23009a84 <_printf_float+0x498>
23009a50:	56e2                	lw	a3,56(sp)
23009a52:	001a0613          	addi	a2,s4,1
23009a56:	85ca                	mv	a1,s2
23009a58:	16fd                	addi	a3,a3,-1
23009a5a:	8526                	mv	a0,s1
23009a5c:	9982                	jalr	s3
23009a5e:	c95506e3          	beq	a0,s5,230096ea <_printf_float+0xfe>
23009a62:	86da                	mv	a3,s6
23009a64:	05040613          	addi	a2,s0,80
23009a68:	b5e9                	j	23009932 <_printf_float+0x346>
23009a6a:	4685                	li	a3,1
23009a6c:	8656                	mv	a2,s5
23009a6e:	85ca                	mv	a1,s2
23009a70:	8526                	mv	a0,s1
23009a72:	9982                	jalr	s3
23009a74:	c7750be3          	beq	a0,s7,230096ea <_printf_float+0xfe>
23009a78:	0a05                	addi	s4,s4,1
23009a7a:	57e2                	lw	a5,56(sp)
23009a7c:	17fd                	addi	a5,a5,-1
23009a7e:	fefa46e3          	blt	s4,a5,23009a6a <_printf_float+0x47e>
23009a82:	b7c5                	j	23009a62 <_printf_float+0x476>
23009a84:	4a01                	li	s4,0
23009a86:	01a40a93          	addi	s5,s0,26
23009a8a:	5bfd                	li	s7,-1
23009a8c:	b7fd                	j	23009a7a <_printf_float+0x48e>
23009a8e:	4685                	li	a3,1
23009a90:	8652                	mv	a2,s4
23009a92:	85ca                	mv	a1,s2
23009a94:	8526                	mv	a0,s1
23009a96:	9982                	jalr	s3
23009a98:	fd9515e3          	bne	a0,s9,23009a62 <_printf_float+0x476>
23009a9c:	b1b9                	j	230096ea <_printf_float+0xfe>
23009a9e:	4685                	li	a3,1
23009aa0:	8656                	mv	a2,s5
23009aa2:	85ca                	mv	a1,s2
23009aa4:	8526                	mv	a0,s1
23009aa6:	9982                	jalr	s3
23009aa8:	c56501e3          	beq	a0,s6,230096ea <_printf_float+0xfe>
23009aac:	0a05                	addi	s4,s4,1
23009aae:	445c                	lw	a5,12(s0)
23009ab0:	5772                	lw	a4,60(sp)
23009ab2:	8f99                	sub	a5,a5,a4
23009ab4:	fefa45e3          	blt	s4,a5,23009a9e <_printf_float+0x4b2>
23009ab8:	bb5d                	j	2300986e <_printf_float+0x282>
23009aba:	4a01                	li	s4,0
23009abc:	01940a93          	addi	s5,s0,25
23009ac0:	5b7d                	li	s6,-1
23009ac2:	b7f5                	j	23009aae <_printf_float+0x4c2>

23009ac4 <_printf_common>:
23009ac4:	7179                	addi	sp,sp,-48
23009ac6:	cc52                	sw	s4,24(sp)
23009ac8:	499c                	lw	a5,16(a1)
23009aca:	8a3a                	mv	s4,a4
23009acc:	4598                	lw	a4,8(a1)
23009ace:	d422                	sw	s0,40(sp)
23009ad0:	d226                	sw	s1,36(sp)
23009ad2:	ce4e                	sw	s3,28(sp)
23009ad4:	ca56                	sw	s5,20(sp)
23009ad6:	d606                	sw	ra,44(sp)
23009ad8:	d04a                	sw	s2,32(sp)
23009ada:	c85a                	sw	s6,16(sp)
23009adc:	c65e                	sw	s7,12(sp)
23009ade:	89aa                	mv	s3,a0
23009ae0:	842e                	mv	s0,a1
23009ae2:	84b2                	mv	s1,a2
23009ae4:	8ab6                	mv	s5,a3
23009ae6:	00e7d363          	bge	a5,a4,23009aec <_printf_common+0x28>
23009aea:	87ba                	mv	a5,a4
23009aec:	c09c                	sw	a5,0(s1)
23009aee:	04344703          	lbu	a4,67(s0)
23009af2:	c319                	beqz	a4,23009af8 <_printf_common+0x34>
23009af4:	0785                	addi	a5,a5,1
23009af6:	c09c                	sw	a5,0(s1)
23009af8:	401c                	lw	a5,0(s0)
23009afa:	0207f793          	andi	a5,a5,32
23009afe:	c781                	beqz	a5,23009b06 <_printf_common+0x42>
23009b00:	409c                	lw	a5,0(s1)
23009b02:	0789                	addi	a5,a5,2
23009b04:	c09c                	sw	a5,0(s1)
23009b06:	00042903          	lw	s2,0(s0)
23009b0a:	00697913          	andi	s2,s2,6
23009b0e:	00091a63          	bnez	s2,23009b22 <_printf_common+0x5e>
23009b12:	01940b13          	addi	s6,s0,25
23009b16:	5bfd                	li	s7,-1
23009b18:	445c                	lw	a5,12(s0)
23009b1a:	4098                	lw	a4,0(s1)
23009b1c:	8f99                	sub	a5,a5,a4
23009b1e:	04f94c63          	blt	s2,a5,23009b76 <_printf_common+0xb2>
23009b22:	04344783          	lbu	a5,67(s0)
23009b26:	00f036b3          	snez	a3,a5
23009b2a:	401c                	lw	a5,0(s0)
23009b2c:	0207f793          	andi	a5,a5,32
23009b30:	eba5                	bnez	a5,23009ba0 <_printf_common+0xdc>
23009b32:	04340613          	addi	a2,s0,67
23009b36:	85d6                	mv	a1,s5
23009b38:	854e                	mv	a0,s3
23009b3a:	9a02                	jalr	s4
23009b3c:	57fd                	li	a5,-1
23009b3e:	04f50363          	beq	a0,a5,23009b84 <_printf_common+0xc0>
23009b42:	401c                	lw	a5,0(s0)
23009b44:	4611                	li	a2,4
23009b46:	4098                	lw	a4,0(s1)
23009b48:	8b99                	andi	a5,a5,6
23009b4a:	4454                	lw	a3,12(s0)
23009b4c:	4481                	li	s1,0
23009b4e:	00c79763          	bne	a5,a2,23009b5c <_printf_common+0x98>
23009b52:	40e684b3          	sub	s1,a3,a4
23009b56:	0004d363          	bgez	s1,23009b5c <_printf_common+0x98>
23009b5a:	4481                	li	s1,0
23009b5c:	441c                	lw	a5,8(s0)
23009b5e:	4818                	lw	a4,16(s0)
23009b60:	00f75463          	bge	a4,a5,23009b68 <_printf_common+0xa4>
23009b64:	8f99                	sub	a5,a5,a4
23009b66:	94be                	add	s1,s1,a5
23009b68:	4901                	li	s2,0
23009b6a:	0469                	addi	s0,s0,26
23009b6c:	5b7d                	li	s6,-1
23009b6e:	05249863          	bne	s1,s2,23009bbe <_printf_common+0xfa>
23009b72:	4501                	li	a0,0
23009b74:	a809                	j	23009b86 <_printf_common+0xc2>
23009b76:	4685                	li	a3,1
23009b78:	865a                	mv	a2,s6
23009b7a:	85d6                	mv	a1,s5
23009b7c:	854e                	mv	a0,s3
23009b7e:	9a02                	jalr	s4
23009b80:	01751e63          	bne	a0,s7,23009b9c <_printf_common+0xd8>
23009b84:	557d                	li	a0,-1
23009b86:	50b2                	lw	ra,44(sp)
23009b88:	5422                	lw	s0,40(sp)
23009b8a:	5492                	lw	s1,36(sp)
23009b8c:	5902                	lw	s2,32(sp)
23009b8e:	49f2                	lw	s3,28(sp)
23009b90:	4a62                	lw	s4,24(sp)
23009b92:	4ad2                	lw	s5,20(sp)
23009b94:	4b42                	lw	s6,16(sp)
23009b96:	4bb2                	lw	s7,12(sp)
23009b98:	6145                	addi	sp,sp,48
23009b9a:	8082                	ret
23009b9c:	0905                	addi	s2,s2,1
23009b9e:	bfad                	j	23009b18 <_printf_common+0x54>
23009ba0:	00d40733          	add	a4,s0,a3
23009ba4:	03000613          	li	a2,48
23009ba8:	04c701a3          	sb	a2,67(a4)
23009bac:	04544703          	lbu	a4,69(s0)
23009bb0:	00168793          	addi	a5,a3,1
23009bb4:	97a2                	add	a5,a5,s0
23009bb6:	0689                	addi	a3,a3,2
23009bb8:	04e781a3          	sb	a4,67(a5)
23009bbc:	bf9d                	j	23009b32 <_printf_common+0x6e>
23009bbe:	4685                	li	a3,1
23009bc0:	8622                	mv	a2,s0
23009bc2:	85d6                	mv	a1,s5
23009bc4:	854e                	mv	a0,s3
23009bc6:	9a02                	jalr	s4
23009bc8:	fb650ee3          	beq	a0,s6,23009b84 <_printf_common+0xc0>
23009bcc:	0905                	addi	s2,s2,1
23009bce:	b745                	j	23009b6e <_printf_common+0xaa>

23009bd0 <_printf_i>:
23009bd0:	7179                	addi	sp,sp,-48
23009bd2:	d422                	sw	s0,40(sp)
23009bd4:	d226                	sw	s1,36(sp)
23009bd6:	d04a                	sw	s2,32(sp)
23009bd8:	ce4e                	sw	s3,28(sp)
23009bda:	d606                	sw	ra,44(sp)
23009bdc:	cc52                	sw	s4,24(sp)
23009bde:	ca56                	sw	s5,20(sp)
23009be0:	c85a                	sw	s6,16(sp)
23009be2:	0185c803          	lbu	a6,24(a1)
23009be6:	07800793          	li	a5,120
23009bea:	84aa                	mv	s1,a0
23009bec:	842e                	mv	s0,a1
23009bee:	8932                	mv	s2,a2
23009bf0:	89b6                	mv	s3,a3
23009bf2:	0107ee63          	bltu	a5,a6,23009c0e <_printf_i+0x3e>
23009bf6:	06200793          	li	a5,98
23009bfa:	04358693          	addi	a3,a1,67
23009bfe:	0107ed63          	bltu	a5,a6,23009c18 <_printf_i+0x48>
23009c02:	1c080663          	beqz	a6,23009dce <_printf_i+0x1fe>
23009c06:	05800793          	li	a5,88
23009c0a:	12f80b63          	beq	a6,a5,23009d40 <_printf_i+0x170>
23009c0e:	04240a93          	addi	s5,s0,66
23009c12:	05040123          	sb	a6,66(s0)
23009c16:	a815                	j	23009c4a <_printf_i+0x7a>
23009c18:	f9d80793          	addi	a5,a6,-99
23009c1c:	0ff7f793          	zext.b	a5,a5
23009c20:	4655                	li	a2,21
23009c22:	fef666e3          	bltu	a2,a5,23009c0e <_printf_i+0x3e>
23009c26:	00005617          	auipc	a2,0x5
23009c2a:	50260613          	addi	a2,a2,1282 # 2300f128 <CSWTCH.19+0x44>
23009c2e:	078a                	slli	a5,a5,0x2
23009c30:	97b2                	add	a5,a5,a2
23009c32:	439c                	lw	a5,0(a5)
23009c34:	97b2                	add	a5,a5,a2
23009c36:	8782                	jr	a5
23009c38:	431c                	lw	a5,0(a4)
23009c3a:	04258a93          	addi	s5,a1,66
23009c3e:	00478693          	addi	a3,a5,4
23009c42:	439c                	lw	a5,0(a5)
23009c44:	c314                	sw	a3,0(a4)
23009c46:	04f58123          	sb	a5,66(a1)
23009c4a:	4785                	li	a5,1
23009c4c:	a26d                	j	23009df6 <_printf_i+0x226>
23009c4e:	419c                	lw	a5,0(a1)
23009c50:	4308                	lw	a0,0(a4)
23009c52:	0807f613          	andi	a2,a5,128
23009c56:	00450593          	addi	a1,a0,4
23009c5a:	c20d                	beqz	a2,23009c7c <_printf_i+0xac>
23009c5c:	411c                	lw	a5,0(a0)
23009c5e:	c30c                	sw	a1,0(a4)
23009c60:	0007d863          	bgez	a5,23009c70 <_printf_i+0xa0>
23009c64:	02d00713          	li	a4,45
23009c68:	40f007b3          	neg	a5,a5
23009c6c:	04e401a3          	sb	a4,67(s0)
23009c70:	00005617          	auipc	a2,0x5
23009c74:	49060613          	addi	a2,a2,1168 # 2300f100 <CSWTCH.19+0x1c>
23009c78:	4829                	li	a6,10
23009c7a:	a0a1                	j	23009cc2 <_printf_i+0xf2>
23009c7c:	0407f613          	andi	a2,a5,64
23009c80:	411c                	lw	a5,0(a0)
23009c82:	c30c                	sw	a1,0(a4)
23009c84:	de71                	beqz	a2,23009c60 <_printf_i+0x90>
23009c86:	07c2                	slli	a5,a5,0x10
23009c88:	87c1                	srai	a5,a5,0x10
23009c8a:	bfd9                	j	23009c60 <_printf_i+0x90>
23009c8c:	4190                	lw	a2,0(a1)
23009c8e:	431c                	lw	a5,0(a4)
23009c90:	08067513          	andi	a0,a2,128
23009c94:	00478593          	addi	a1,a5,4
23009c98:	c501                	beqz	a0,23009ca0 <_printf_i+0xd0>
23009c9a:	c30c                	sw	a1,0(a4)
23009c9c:	439c                	lw	a5,0(a5)
23009c9e:	a039                	j	23009cac <_printf_i+0xdc>
23009ca0:	04067613          	andi	a2,a2,64
23009ca4:	c30c                	sw	a1,0(a4)
23009ca6:	da7d                	beqz	a2,23009c9c <_printf_i+0xcc>
23009ca8:	0007d783          	lhu	a5,0(a5)
23009cac:	06f00713          	li	a4,111
23009cb0:	00005617          	auipc	a2,0x5
23009cb4:	45060613          	addi	a2,a2,1104 # 2300f100 <CSWTCH.19+0x1c>
23009cb8:	0ee80563          	beq	a6,a4,23009da2 <_printf_i+0x1d2>
23009cbc:	4829                	li	a6,10
23009cbe:	040401a3          	sb	zero,67(s0)
23009cc2:	4058                	lw	a4,4(s0)
23009cc4:	c418                	sw	a4,8(s0)
23009cc6:	00074563          	bltz	a4,23009cd0 <_printf_i+0x100>
23009cca:	400c                	lw	a1,0(s0)
23009ccc:	99ed                	andi	a1,a1,-5
23009cce:	c00c                	sw	a1,0(s0)
23009cd0:	e399                	bnez	a5,23009cd6 <_printf_i+0x106>
23009cd2:	8ab6                	mv	s5,a3
23009cd4:	cf19                	beqz	a4,23009cf2 <_printf_i+0x122>
23009cd6:	8ab6                	mv	s5,a3
23009cd8:	0307f733          	remu	a4,a5,a6
23009cdc:	1afd                	addi	s5,s5,-1
23009cde:	9732                	add	a4,a4,a2
23009ce0:	00074703          	lbu	a4,0(a4)
23009ce4:	00ea8023          	sb	a4,0(s5)
23009ce8:	873e                	mv	a4,a5
23009cea:	0307d7b3          	divu	a5,a5,a6
23009cee:	ff0775e3          	bgeu	a4,a6,23009cd8 <_printf_i+0x108>
23009cf2:	47a1                	li	a5,8
23009cf4:	00f81e63          	bne	a6,a5,23009d10 <_printf_i+0x140>
23009cf8:	401c                	lw	a5,0(s0)
23009cfa:	8b85                	andi	a5,a5,1
23009cfc:	cb91                	beqz	a5,23009d10 <_printf_i+0x140>
23009cfe:	4058                	lw	a4,4(s0)
23009d00:	481c                	lw	a5,16(s0)
23009d02:	00e7c763          	blt	a5,a4,23009d10 <_printf_i+0x140>
23009d06:	03000793          	li	a5,48
23009d0a:	fefa8fa3          	sb	a5,-1(s5)
23009d0e:	1afd                	addi	s5,s5,-1
23009d10:	415686b3          	sub	a3,a3,s5
23009d14:	c814                	sw	a3,16(s0)
23009d16:	874e                	mv	a4,s3
23009d18:	86ca                	mv	a3,s2
23009d1a:	0070                	addi	a2,sp,12
23009d1c:	85a2                	mv	a1,s0
23009d1e:	8526                	mv	a0,s1
23009d20:	da5ff0ef          	jal	ra,23009ac4 <_printf_common>
23009d24:	5a7d                	li	s4,-1
23009d26:	0d451c63          	bne	a0,s4,23009dfe <_printf_i+0x22e>
23009d2a:	557d                	li	a0,-1
23009d2c:	50b2                	lw	ra,44(sp)
23009d2e:	5422                	lw	s0,40(sp)
23009d30:	5492                	lw	s1,36(sp)
23009d32:	5902                	lw	s2,32(sp)
23009d34:	49f2                	lw	s3,28(sp)
23009d36:	4a62                	lw	s4,24(sp)
23009d38:	4ad2                	lw	s5,20(sp)
23009d3a:	4b42                	lw	s6,16(sp)
23009d3c:	6145                	addi	sp,sp,48
23009d3e:	8082                	ret
23009d40:	050582a3          	sb	a6,69(a1)
23009d44:	00005617          	auipc	a2,0x5
23009d48:	3bc60613          	addi	a2,a2,956 # 2300f100 <CSWTCH.19+0x1c>
23009d4c:	400c                	lw	a1,0(s0)
23009d4e:	4308                	lw	a0,0(a4)
23009d50:	0805f813          	andi	a6,a1,128
23009d54:	411c                	lw	a5,0(a0)
23009d56:	0511                	addi	a0,a0,4
23009d58:	02080d63          	beqz	a6,23009d92 <_printf_i+0x1c2>
23009d5c:	c308                	sw	a0,0(a4)
23009d5e:	0015f713          	andi	a4,a1,1
23009d62:	c701                	beqz	a4,23009d6a <_printf_i+0x19a>
23009d64:	0205e593          	ori	a1,a1,32
23009d68:	c00c                	sw	a1,0(s0)
23009d6a:	4841                	li	a6,16
23009d6c:	fba9                	bnez	a5,23009cbe <_printf_i+0xee>
23009d6e:	4018                	lw	a4,0(s0)
23009d70:	fdf77713          	andi	a4,a4,-33
23009d74:	c018                	sw	a4,0(s0)
23009d76:	b7a1                	j	23009cbe <_printf_i+0xee>
23009d78:	419c                	lw	a5,0(a1)
23009d7a:	0207e793          	ori	a5,a5,32
23009d7e:	c19c                	sw	a5,0(a1)
23009d80:	07800793          	li	a5,120
23009d84:	04f402a3          	sb	a5,69(s0)
23009d88:	00005617          	auipc	a2,0x5
23009d8c:	38c60613          	addi	a2,a2,908 # 2300f114 <CSWTCH.19+0x30>
23009d90:	bf75                	j	23009d4c <_printf_i+0x17c>
23009d92:	0405f813          	andi	a6,a1,64
23009d96:	c308                	sw	a0,0(a4)
23009d98:	fc0803e3          	beqz	a6,23009d5e <_printf_i+0x18e>
23009d9c:	07c2                	slli	a5,a5,0x10
23009d9e:	83c1                	srli	a5,a5,0x10
23009da0:	bf7d                	j	23009d5e <_printf_i+0x18e>
23009da2:	4821                	li	a6,8
23009da4:	bf29                	j	23009cbe <_printf_i+0xee>
23009da6:	4190                	lw	a2,0(a1)
23009da8:	431c                	lw	a5,0(a4)
23009daa:	49cc                	lw	a1,20(a1)
23009dac:	08067813          	andi	a6,a2,128
23009db0:	00478513          	addi	a0,a5,4
23009db4:	00080663          	beqz	a6,23009dc0 <_printf_i+0x1f0>
23009db8:	c308                	sw	a0,0(a4)
23009dba:	439c                	lw	a5,0(a5)
23009dbc:	c38c                	sw	a1,0(a5)
23009dbe:	a801                	j	23009dce <_printf_i+0x1fe>
23009dc0:	c308                	sw	a0,0(a4)
23009dc2:	04067613          	andi	a2,a2,64
23009dc6:	439c                	lw	a5,0(a5)
23009dc8:	da75                	beqz	a2,23009dbc <_printf_i+0x1ec>
23009dca:	00b79023          	sh	a1,0(a5)
23009dce:	00042823          	sw	zero,16(s0)
23009dd2:	8ab6                	mv	s5,a3
23009dd4:	b789                	j	23009d16 <_printf_i+0x146>
23009dd6:	431c                	lw	a5,0(a4)
23009dd8:	41d0                	lw	a2,4(a1)
23009dda:	4581                	li	a1,0
23009ddc:	00478693          	addi	a3,a5,4
23009de0:	c314                	sw	a3,0(a4)
23009de2:	0007aa83          	lw	s5,0(a5)
23009de6:	8556                	mv	a0,s5
23009de8:	688010ef          	jal	ra,2300b470 <memchr>
23009dec:	c501                	beqz	a0,23009df4 <_printf_i+0x224>
23009dee:	41550533          	sub	a0,a0,s5
23009df2:	c048                	sw	a0,4(s0)
23009df4:	405c                	lw	a5,4(s0)
23009df6:	c81c                	sw	a5,16(s0)
23009df8:	040401a3          	sb	zero,67(s0)
23009dfc:	bf29                	j	23009d16 <_printf_i+0x146>
23009dfe:	4814                	lw	a3,16(s0)
23009e00:	8656                	mv	a2,s5
23009e02:	85ca                	mv	a1,s2
23009e04:	8526                	mv	a0,s1
23009e06:	9982                	jalr	s3
23009e08:	f34501e3          	beq	a0,s4,23009d2a <_printf_i+0x15a>
23009e0c:	401c                	lw	a5,0(s0)
23009e0e:	8b89                	andi	a5,a5,2
23009e10:	e78d                	bnez	a5,23009e3a <_printf_i+0x26a>
23009e12:	47b2                	lw	a5,12(sp)
23009e14:	4448                	lw	a0,12(s0)
23009e16:	f0f55be3          	bge	a0,a5,23009d2c <_printf_i+0x15c>
23009e1a:	853e                	mv	a0,a5
23009e1c:	bf01                	j	23009d2c <_printf_i+0x15c>
23009e1e:	4685                	li	a3,1
23009e20:	8656                	mv	a2,s5
23009e22:	85ca                	mv	a1,s2
23009e24:	8526                	mv	a0,s1
23009e26:	9982                	jalr	s3
23009e28:	f16501e3          	beq	a0,s6,23009d2a <_printf_i+0x15a>
23009e2c:	0a05                	addi	s4,s4,1
23009e2e:	445c                	lw	a5,12(s0)
23009e30:	4732                	lw	a4,12(sp)
23009e32:	8f99                	sub	a5,a5,a4
23009e34:	fefa45e3          	blt	s4,a5,23009e1e <_printf_i+0x24e>
23009e38:	bfe9                	j	23009e12 <_printf_i+0x242>
23009e3a:	4a01                	li	s4,0
23009e3c:	01940a93          	addi	s5,s0,25
23009e40:	5b7d                	li	s6,-1
23009e42:	b7f5                	j	23009e2e <_printf_i+0x25e>

23009e44 <iprintf>:
23009e44:	715d                	addi	sp,sp,-80
23009e46:	d422                	sw	s0,40(sp)
23009e48:	d606                	sw	ra,44(sp)
23009e4a:	842a                	mv	s0,a0
23009e4c:	da2e                	sw	a1,52(sp)
23009e4e:	dc32                	sw	a2,56(sp)
23009e50:	de36                	sw	a3,60(sp)
23009e52:	c0ba                	sw	a4,64(sp)
23009e54:	c2be                	sw	a5,68(sp)
23009e56:	c4c2                	sw	a6,72(sp)
23009e58:	c6c6                	sw	a7,76(sp)
23009e5a:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
23009e5e:	c519                	beqz	a0,23009e6c <iprintf+0x28>
23009e60:	4d1c                	lw	a5,24(a0)
23009e62:	e789                	bnez	a5,23009e6c <iprintf+0x28>
23009e64:	c62a                	sw	a0,12(sp)
23009e66:	350010ef          	jal	ra,2300b1b6 <__sinit>
23009e6a:	4532                	lw	a0,12(sp)
23009e6c:	450c                	lw	a1,8(a0)
23009e6e:	1854                	addi	a3,sp,52
23009e70:	8622                	mv	a2,s0
23009e72:	ce36                	sw	a3,28(sp)
23009e74:	284020ef          	jal	ra,2300c0f8 <_vfiprintf_r>
23009e78:	50b2                	lw	ra,44(sp)
23009e7a:	5422                	lw	s0,40(sp)
23009e7c:	6161                	addi	sp,sp,80
23009e7e:	8082                	ret

23009e80 <_puts_r>:
23009e80:	1101                	addi	sp,sp,-32
23009e82:	ca26                	sw	s1,20(sp)
23009e84:	c84a                	sw	s2,16(sp)
23009e86:	ce06                	sw	ra,28(sp)
23009e88:	cc22                	sw	s0,24(sp)
23009e8a:	c64e                	sw	s3,12(sp)
23009e8c:	c452                	sw	s4,8(sp)
23009e8e:	84aa                	mv	s1,a0
23009e90:	892e                	mv	s2,a1
23009e92:	c509                	beqz	a0,23009e9c <_puts_r+0x1c>
23009e94:	4d1c                	lw	a5,24(a0)
23009e96:	e399                	bnez	a5,23009e9c <_puts_r+0x1c>
23009e98:	31e010ef          	jal	ra,2300b1b6 <__sinit>
23009e9c:	4c9c                	lw	a5,24(s1)
23009e9e:	4480                	lw	s0,8(s1)
23009ea0:	e781                	bnez	a5,23009ea8 <_puts_r+0x28>
23009ea2:	8526                	mv	a0,s1
23009ea4:	312010ef          	jal	ra,2300b1b6 <__sinit>
23009ea8:	00005797          	auipc	a5,0x5
23009eac:	3ec78793          	addi	a5,a5,1004 # 2300f294 <__sf_fake_stdin>
23009eb0:	02f41c63          	bne	s0,a5,23009ee8 <_puts_r+0x68>
23009eb4:	40c0                	lw	s0,4(s1)
23009eb6:	00c45783          	lhu	a5,12(s0)
23009eba:	8ba1                	andi	a5,a5,8
23009ebc:	c7b1                	beqz	a5,23009f08 <_puts_r+0x88>
23009ebe:	481c                	lw	a5,16(s0)
23009ec0:	c7a1                	beqz	a5,23009f08 <_puts_r+0x88>
23009ec2:	59fd                	li	s3,-1
23009ec4:	4a29                	li	s4,10
23009ec6:	441c                	lw	a5,8(s0)
23009ec8:	00094583          	lbu	a1,0(s2)
23009ecc:	17fd                	addi	a5,a5,-1
23009ece:	e9b1                	bnez	a1,23009f22 <_puts_r+0xa2>
23009ed0:	c41c                	sw	a5,8(s0)
23009ed2:	0607de63          	bgez	a5,23009f4e <_puts_r+0xce>
23009ed6:	8622                	mv	a2,s0
23009ed8:	45a9                	li	a1,10
23009eda:	8526                	mv	a0,s1
23009edc:	2a39                	jal	23009ffa <__swbuf_r>
23009ede:	57fd                	li	a5,-1
23009ee0:	02f50863          	beq	a0,a5,23009f10 <_puts_r+0x90>
23009ee4:	4529                	li	a0,10
23009ee6:	a035                	j	23009f12 <_puts_r+0x92>
23009ee8:	00005797          	auipc	a5,0x5
23009eec:	3cc78793          	addi	a5,a5,972 # 2300f2b4 <__sf_fake_stdout>
23009ef0:	00f41463          	bne	s0,a5,23009ef8 <_puts_r+0x78>
23009ef4:	4480                	lw	s0,8(s1)
23009ef6:	b7c1                	j	23009eb6 <_puts_r+0x36>
23009ef8:	00005797          	auipc	a5,0x5
23009efc:	37c78793          	addi	a5,a5,892 # 2300f274 <__sf_fake_stderr>
23009f00:	faf41be3          	bne	s0,a5,23009eb6 <_puts_r+0x36>
23009f04:	44c0                	lw	s0,12(s1)
23009f06:	bf45                	j	23009eb6 <_puts_r+0x36>
23009f08:	85a2                	mv	a1,s0
23009f0a:	8526                	mv	a0,s1
23009f0c:	2a55                	jal	2300a0c0 <__swsetup_r>
23009f0e:	d955                	beqz	a0,23009ec2 <_puts_r+0x42>
23009f10:	557d                	li	a0,-1
23009f12:	40f2                	lw	ra,28(sp)
23009f14:	4462                	lw	s0,24(sp)
23009f16:	44d2                	lw	s1,20(sp)
23009f18:	4942                	lw	s2,16(sp)
23009f1a:	49b2                	lw	s3,12(sp)
23009f1c:	4a22                	lw	s4,8(sp)
23009f1e:	6105                	addi	sp,sp,32
23009f20:	8082                	ret
23009f22:	c41c                	sw	a5,8(s0)
23009f24:	0905                	addi	s2,s2,1
23009f26:	0007d763          	bgez	a5,23009f34 <_puts_r+0xb4>
23009f2a:	4c18                	lw	a4,24(s0)
23009f2c:	00e7cb63          	blt	a5,a4,23009f42 <_puts_r+0xc2>
23009f30:	01458963          	beq	a1,s4,23009f42 <_puts_r+0xc2>
23009f34:	401c                	lw	a5,0(s0)
23009f36:	00178713          	addi	a4,a5,1
23009f3a:	c018                	sw	a4,0(s0)
23009f3c:	00b78023          	sb	a1,0(a5)
23009f40:	b759                	j	23009ec6 <_puts_r+0x46>
23009f42:	8622                	mv	a2,s0
23009f44:	8526                	mv	a0,s1
23009f46:	2855                	jal	23009ffa <__swbuf_r>
23009f48:	f7351fe3          	bne	a0,s3,23009ec6 <_puts_r+0x46>
23009f4c:	b7d1                	j	23009f10 <_puts_r+0x90>
23009f4e:	401c                	lw	a5,0(s0)
23009f50:	00178713          	addi	a4,a5,1
23009f54:	c018                	sw	a4,0(s0)
23009f56:	4729                	li	a4,10
23009f58:	00e78023          	sb	a4,0(a5)
23009f5c:	b761                	j	23009ee4 <_puts_r+0x64>

23009f5e <puts>:
23009f5e:	85aa                	mv	a1,a0
23009f60:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
23009f64:	f1dff06f          	j	23009e80 <_puts_r>

23009f68 <realloc>:
23009f68:	862e                	mv	a2,a1
23009f6a:	85aa                	mv	a1,a0
23009f6c:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
23009f70:	ce7f906f          	j	23003c56 <_realloc_r>

23009f74 <strlen>:
23009f74:	87aa                	mv	a5,a0
23009f76:	0007c703          	lbu	a4,0(a5)
23009f7a:	0785                	addi	a5,a5,1
23009f7c:	ff6d                	bnez	a4,23009f76 <strlen+0x2>
23009f7e:	40a78533          	sub	a0,a5,a0
23009f82:	157d                	addi	a0,a0,-1
23009f84:	8082                	ret

23009f86 <_vsniprintf_r>:
23009f86:	7119                	addi	sp,sp,-128
23009f88:	dca2                	sw	s0,120(sp)
23009f8a:	daa6                	sw	s1,116(sp)
23009f8c:	de86                	sw	ra,124(sp)
23009f8e:	d8ca                	sw	s2,112(sp)
23009f90:	84aa                	mv	s1,a0
23009f92:	8432                	mv	s0,a2
23009f94:	00065c63          	bgez	a2,23009fac <_vsniprintf_r+0x26>
23009f98:	08b00793          	li	a5,139
23009f9c:	c11c                	sw	a5,0(a0)
23009f9e:	557d                	li	a0,-1
23009fa0:	50f6                	lw	ra,124(sp)
23009fa2:	5466                	lw	s0,120(sp)
23009fa4:	54d6                	lw	s1,116(sp)
23009fa6:	5946                	lw	s2,112(sp)
23009fa8:	6109                	addi	sp,sp,128
23009faa:	8082                	ret
23009fac:	20800793          	li	a5,520
23009fb0:	00f11a23          	sh	a5,20(sp)
23009fb4:	c42e                	sw	a1,8(sp)
23009fb6:	cc2e                	sw	a1,24(sp)
23009fb8:	8636                	mv	a2,a3
23009fba:	4781                	li	a5,0
23009fbc:	86ba                	mv	a3,a4
23009fbe:	c019                	beqz	s0,23009fc4 <_vsniprintf_r+0x3e>
23009fc0:	fff40793          	addi	a5,s0,-1
23009fc4:	597d                	li	s2,-1
23009fc6:	002c                	addi	a1,sp,8
23009fc8:	8526                	mv	a0,s1
23009fca:	c83e                	sw	a5,16(sp)
23009fcc:	ce3e                	sw	a5,28(sp)
23009fce:	01211b23          	sh	s2,22(sp)
23009fd2:	63d010ef          	jal	ra,2300be0e <_svfiprintf_r>
23009fd6:	01255563          	bge	a0,s2,23009fe0 <_vsniprintf_r+0x5a>
23009fda:	08b00793          	li	a5,139
23009fde:	c09c                	sw	a5,0(s1)
23009fe0:	d061                	beqz	s0,23009fa0 <_vsniprintf_r+0x1a>
23009fe2:	47a2                	lw	a5,8(sp)
23009fe4:	00078023          	sb	zero,0(a5)
23009fe8:	bf65                	j	23009fa0 <_vsniprintf_r+0x1a>

23009fea <vsniprintf>:
23009fea:	8736                	mv	a4,a3
23009fec:	86b2                	mv	a3,a2
23009fee:	862e                	mv	a2,a1
23009ff0:	85aa                	mv	a1,a0
23009ff2:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
23009ff6:	f91ff06f          	j	23009f86 <_vsniprintf_r>

23009ffa <__swbuf_r>:
23009ffa:	1101                	addi	sp,sp,-32
23009ffc:	cc22                	sw	s0,24(sp)
23009ffe:	ca26                	sw	s1,20(sp)
2300a000:	c84a                	sw	s2,16(sp)
2300a002:	ce06                	sw	ra,28(sp)
2300a004:	c64e                	sw	s3,12(sp)
2300a006:	84aa                	mv	s1,a0
2300a008:	892e                	mv	s2,a1
2300a00a:	8432                	mv	s0,a2
2300a00c:	c509                	beqz	a0,2300a016 <__swbuf_r+0x1c>
2300a00e:	4d1c                	lw	a5,24(a0)
2300a010:	e399                	bnez	a5,2300a016 <__swbuf_r+0x1c>
2300a012:	1a4010ef          	jal	ra,2300b1b6 <__sinit>
2300a016:	00005797          	auipc	a5,0x5
2300a01a:	27e78793          	addi	a5,a5,638 # 2300f294 <__sf_fake_stdin>
2300a01e:	06f41b63          	bne	s0,a5,2300a094 <__swbuf_r+0x9a>
2300a022:	40c0                	lw	s0,4(s1)
2300a024:	4c1c                	lw	a5,24(s0)
2300a026:	c41c                	sw	a5,8(s0)
2300a028:	00c45783          	lhu	a5,12(s0)
2300a02c:	8ba1                	andi	a5,a5,8
2300a02e:	c3d9                	beqz	a5,2300a0b4 <__swbuf_r+0xba>
2300a030:	481c                	lw	a5,16(s0)
2300a032:	c3c9                	beqz	a5,2300a0b4 <__swbuf_r+0xba>
2300a034:	481c                	lw	a5,16(s0)
2300a036:	4008                	lw	a0,0(s0)
2300a038:	0ff97993          	zext.b	s3,s2
2300a03c:	0ff97913          	zext.b	s2,s2
2300a040:	8d1d                	sub	a0,a0,a5
2300a042:	485c                	lw	a5,20(s0)
2300a044:	00f54763          	blt	a0,a5,2300a052 <__swbuf_r+0x58>
2300a048:	85a2                	mv	a1,s0
2300a04a:	8526                	mv	a0,s1
2300a04c:	048010ef          	jal	ra,2300b094 <_fflush_r>
2300a050:	e535                	bnez	a0,2300a0bc <__swbuf_r+0xc2>
2300a052:	441c                	lw	a5,8(s0)
2300a054:	0505                	addi	a0,a0,1
2300a056:	17fd                	addi	a5,a5,-1
2300a058:	c41c                	sw	a5,8(s0)
2300a05a:	401c                	lw	a5,0(s0)
2300a05c:	00178713          	addi	a4,a5,1
2300a060:	c018                	sw	a4,0(s0)
2300a062:	01378023          	sb	s3,0(a5)
2300a066:	485c                	lw	a5,20(s0)
2300a068:	00a78963          	beq	a5,a0,2300a07a <__swbuf_r+0x80>
2300a06c:	00c45783          	lhu	a5,12(s0)
2300a070:	8b85                	andi	a5,a5,1
2300a072:	cb89                	beqz	a5,2300a084 <__swbuf_r+0x8a>
2300a074:	47a9                	li	a5,10
2300a076:	00f91763          	bne	s2,a5,2300a084 <__swbuf_r+0x8a>
2300a07a:	85a2                	mv	a1,s0
2300a07c:	8526                	mv	a0,s1
2300a07e:	016010ef          	jal	ra,2300b094 <_fflush_r>
2300a082:	ed0d                	bnez	a0,2300a0bc <__swbuf_r+0xc2>
2300a084:	40f2                	lw	ra,28(sp)
2300a086:	4462                	lw	s0,24(sp)
2300a088:	44d2                	lw	s1,20(sp)
2300a08a:	49b2                	lw	s3,12(sp)
2300a08c:	854a                	mv	a0,s2
2300a08e:	4942                	lw	s2,16(sp)
2300a090:	6105                	addi	sp,sp,32
2300a092:	8082                	ret
2300a094:	00005797          	auipc	a5,0x5
2300a098:	22078793          	addi	a5,a5,544 # 2300f2b4 <__sf_fake_stdout>
2300a09c:	00f41463          	bne	s0,a5,2300a0a4 <__swbuf_r+0xaa>
2300a0a0:	4480                	lw	s0,8(s1)
2300a0a2:	b749                	j	2300a024 <__swbuf_r+0x2a>
2300a0a4:	00005797          	auipc	a5,0x5
2300a0a8:	1d078793          	addi	a5,a5,464 # 2300f274 <__sf_fake_stderr>
2300a0ac:	f6f41ce3          	bne	s0,a5,2300a024 <__swbuf_r+0x2a>
2300a0b0:	44c0                	lw	s0,12(s1)
2300a0b2:	bf8d                	j	2300a024 <__swbuf_r+0x2a>
2300a0b4:	85a2                	mv	a1,s0
2300a0b6:	8526                	mv	a0,s1
2300a0b8:	2021                	jal	2300a0c0 <__swsetup_r>
2300a0ba:	dd2d                	beqz	a0,2300a034 <__swbuf_r+0x3a>
2300a0bc:	597d                	li	s2,-1
2300a0be:	b7d9                	j	2300a084 <__swbuf_r+0x8a>

2300a0c0 <__swsetup_r>:
2300a0c0:	1141                	addi	sp,sp,-16
2300a0c2:	c422                	sw	s0,8(sp)
2300a0c4:	c226                	sw	s1,4(sp)
2300a0c6:	c04a                	sw	s2,0(sp)
2300a0c8:	c606                	sw	ra,12(sp)
2300a0ca:	dcc1a483          	lw	s1,-564(gp) # 420165cc <_impure_ptr>
2300a0ce:	892a                	mv	s2,a0
2300a0d0:	842e                	mv	s0,a1
2300a0d2:	c491                	beqz	s1,2300a0de <__swsetup_r+0x1e>
2300a0d4:	4c9c                	lw	a5,24(s1)
2300a0d6:	e781                	bnez	a5,2300a0de <__swsetup_r+0x1e>
2300a0d8:	8526                	mv	a0,s1
2300a0da:	0dc010ef          	jal	ra,2300b1b6 <__sinit>
2300a0de:	00005797          	auipc	a5,0x5
2300a0e2:	1b678793          	addi	a5,a5,438 # 2300f294 <__sf_fake_stdin>
2300a0e6:	02f41763          	bne	s0,a5,2300a114 <__swsetup_r+0x54>
2300a0ea:	40c0                	lw	s0,4(s1)
2300a0ec:	00c41783          	lh	a5,12(s0)
2300a0f0:	01079713          	slli	a4,a5,0x10
2300a0f4:	0087f693          	andi	a3,a5,8
2300a0f8:	8341                	srli	a4,a4,0x10
2300a0fa:	eab5                	bnez	a3,2300a16e <__swsetup_r+0xae>
2300a0fc:	01077693          	andi	a3,a4,16
2300a100:	ea95                	bnez	a3,2300a134 <__swsetup_r+0x74>
2300a102:	4725                	li	a4,9
2300a104:	00e92023          	sw	a4,0(s2)
2300a108:	0407e793          	ori	a5,a5,64
2300a10c:	00f41623          	sh	a5,12(s0)
2300a110:	557d                	li	a0,-1
2300a112:	a045                	j	2300a1b2 <__swsetup_r+0xf2>
2300a114:	00005797          	auipc	a5,0x5
2300a118:	1a078793          	addi	a5,a5,416 # 2300f2b4 <__sf_fake_stdout>
2300a11c:	00f41463          	bne	s0,a5,2300a124 <__swsetup_r+0x64>
2300a120:	4480                	lw	s0,8(s1)
2300a122:	b7e9                	j	2300a0ec <__swsetup_r+0x2c>
2300a124:	00005797          	auipc	a5,0x5
2300a128:	15078793          	addi	a5,a5,336 # 2300f274 <__sf_fake_stderr>
2300a12c:	fcf410e3          	bne	s0,a5,2300a0ec <__swsetup_r+0x2c>
2300a130:	44c0                	lw	s0,12(s1)
2300a132:	bf6d                	j	2300a0ec <__swsetup_r+0x2c>
2300a134:	8b11                	andi	a4,a4,4
2300a136:	c715                	beqz	a4,2300a162 <__swsetup_r+0xa2>
2300a138:	584c                	lw	a1,52(s0)
2300a13a:	c991                	beqz	a1,2300a14e <__swsetup_r+0x8e>
2300a13c:	04440793          	addi	a5,s0,68
2300a140:	00f58563          	beq	a1,a5,2300a14a <__swsetup_r+0x8a>
2300a144:	854a                	mv	a0,s2
2300a146:	b5df90ef          	jal	ra,23003ca2 <_free_r>
2300a14a:	02042a23          	sw	zero,52(s0)
2300a14e:	00c45783          	lhu	a5,12(s0)
2300a152:	00042223          	sw	zero,4(s0)
2300a156:	fdb7f793          	andi	a5,a5,-37
2300a15a:	00f41623          	sh	a5,12(s0)
2300a15e:	481c                	lw	a5,16(s0)
2300a160:	c01c                	sw	a5,0(s0)
2300a162:	00c45783          	lhu	a5,12(s0)
2300a166:	0087e793          	ori	a5,a5,8
2300a16a:	00f41623          	sh	a5,12(s0)
2300a16e:	481c                	lw	a5,16(s0)
2300a170:	ef89                	bnez	a5,2300a18a <__swsetup_r+0xca>
2300a172:	00c45783          	lhu	a5,12(s0)
2300a176:	20000713          	li	a4,512
2300a17a:	2807f793          	andi	a5,a5,640
2300a17e:	00e78663          	beq	a5,a4,2300a18a <__swsetup_r+0xca>
2300a182:	85a2                	mv	a1,s0
2300a184:	854a                	mv	a0,s2
2300a186:	20e010ef          	jal	ra,2300b394 <__smakebuf_r>
2300a18a:	00c41783          	lh	a5,12(s0)
2300a18e:	01079713          	slli	a4,a5,0x10
2300a192:	0017f693          	andi	a3,a5,1
2300a196:	8341                	srli	a4,a4,0x10
2300a198:	c29d                	beqz	a3,2300a1be <__swsetup_r+0xfe>
2300a19a:	4854                	lw	a3,20(s0)
2300a19c:	00042423          	sw	zero,8(s0)
2300a1a0:	40d006b3          	neg	a3,a3
2300a1a4:	cc14                	sw	a3,24(s0)
2300a1a6:	4814                	lw	a3,16(s0)
2300a1a8:	4501                	li	a0,0
2300a1aa:	e681                	bnez	a3,2300a1b2 <__swsetup_r+0xf2>
2300a1ac:	08077713          	andi	a4,a4,128
2300a1b0:	ff21                	bnez	a4,2300a108 <__swsetup_r+0x48>
2300a1b2:	40b2                	lw	ra,12(sp)
2300a1b4:	4422                	lw	s0,8(sp)
2300a1b6:	4492                	lw	s1,4(sp)
2300a1b8:	4902                	lw	s2,0(sp)
2300a1ba:	0141                	addi	sp,sp,16
2300a1bc:	8082                	ret
2300a1be:	00277693          	andi	a3,a4,2
2300a1c2:	4601                	li	a2,0
2300a1c4:	e291                	bnez	a3,2300a1c8 <__swsetup_r+0x108>
2300a1c6:	4850                	lw	a2,20(s0)
2300a1c8:	c410                	sw	a2,8(s0)
2300a1ca:	bff1                	j	2300a1a6 <__swsetup_r+0xe6>

2300a1cc <quorem>:
2300a1cc:	1101                	addi	sp,sp,-32
2300a1ce:	cc22                	sw	s0,24(sp)
2300a1d0:	491c                	lw	a5,16(a0)
2300a1d2:	4980                	lw	s0,16(a1)
2300a1d4:	ce06                	sw	ra,28(sp)
2300a1d6:	ca26                	sw	s1,20(sp)
2300a1d8:	c84a                	sw	s2,16(sp)
2300a1da:	c64e                	sw	s3,12(sp)
2300a1dc:	c452                	sw	s4,8(sp)
2300a1de:	c256                	sw	s5,4(sp)
2300a1e0:	1087ca63          	blt	a5,s0,2300a2f4 <quorem+0x128>
2300a1e4:	147d                	addi	s0,s0,-1
2300a1e6:	00241613          	slli	a2,s0,0x2
2300a1ea:	01458a13          	addi	s4,a1,20
2300a1ee:	00ca0ab3          	add	s5,s4,a2
2300a1f2:	01450993          	addi	s3,a0,20
2300a1f6:	000aa783          	lw	a5,0(s5)
2300a1fa:	964e                	add	a2,a2,s3
2300a1fc:	4218                	lw	a4,0(a2)
2300a1fe:	0785                	addi	a5,a5,1
2300a200:	892a                	mv	s2,a0
2300a202:	02f754b3          	divu	s1,a4,a5
2300a206:	06f76263          	bltu	a4,a5,2300a26a <quorem+0x9e>
2300a20a:	6541                	lui	a0,0x10
2300a20c:	8852                	mv	a6,s4
2300a20e:	88ce                	mv	a7,s3
2300a210:	4301                	li	t1,0
2300a212:	4e01                	li	t3,0
2300a214:	157d                	addi	a0,a0,-1
2300a216:	00082683          	lw	a3,0(a6)
2300a21a:	0891                	addi	a7,a7,4
2300a21c:	0811                	addi	a6,a6,4
2300a21e:	00a6f7b3          	and	a5,a3,a0
2300a222:	82c1                	srli	a3,a3,0x10
2300a224:	029787b3          	mul	a5,a5,s1
2300a228:	029686b3          	mul	a3,a3,s1
2300a22c:	979a                	add	a5,a5,t1
2300a22e:	0107d713          	srli	a4,a5,0x10
2300a232:	8fe9                	and	a5,a5,a0
2300a234:	40fe07b3          	sub	a5,t3,a5
2300a238:	96ba                	add	a3,a3,a4
2300a23a:	ffc8a703          	lw	a4,-4(a7)
2300a23e:	0106d313          	srli	t1,a3,0x10
2300a242:	8ee9                	and	a3,a3,a0
2300a244:	00a77e33          	and	t3,a4,a0
2300a248:	97f2                	add	a5,a5,t3
2300a24a:	8341                	srli	a4,a4,0x10
2300a24c:	8f15                	sub	a4,a4,a3
2300a24e:	4107d693          	srai	a3,a5,0x10
2300a252:	9736                	add	a4,a4,a3
2300a254:	41075e13          	srai	t3,a4,0x10
2300a258:	8fe9                	and	a5,a5,a0
2300a25a:	0742                	slli	a4,a4,0x10
2300a25c:	8fd9                	or	a5,a5,a4
2300a25e:	fef8ae23          	sw	a5,-4(a7)
2300a262:	fb0afae3          	bgeu	s5,a6,2300a216 <quorem+0x4a>
2300a266:	421c                	lw	a5,0(a2)
2300a268:	c7bd                	beqz	a5,2300a2d6 <quorem+0x10a>
2300a26a:	854a                	mv	a0,s2
2300a26c:	035010ef          	jal	ra,2300baa0 <__mcmp>
2300a270:	04054663          	bltz	a0,2300a2bc <quorem+0xf0>
2300a274:	66c1                	lui	a3,0x10
2300a276:	0485                	addi	s1,s1,1
2300a278:	864e                	mv	a2,s3
2300a27a:	4581                	li	a1,0
2300a27c:	16fd                	addi	a3,a3,-1
2300a27e:	000a2503          	lw	a0,0(s4)
2300a282:	421c                	lw	a5,0(a2)
2300a284:	0611                	addi	a2,a2,4
2300a286:	00d57733          	and	a4,a0,a3
2300a28a:	8d99                	sub	a1,a1,a4
2300a28c:	00d7f733          	and	a4,a5,a3
2300a290:	972e                	add	a4,a4,a1
2300a292:	83c1                	srli	a5,a5,0x10
2300a294:	8141                	srli	a0,a0,0x10
2300a296:	41075593          	srai	a1,a4,0x10
2300a29a:	8f89                	sub	a5,a5,a0
2300a29c:	97ae                	add	a5,a5,a1
2300a29e:	4107d593          	srai	a1,a5,0x10
2300a2a2:	8f75                	and	a4,a4,a3
2300a2a4:	07c2                	slli	a5,a5,0x10
2300a2a6:	8fd9                	or	a5,a5,a4
2300a2a8:	0a11                	addi	s4,s4,4
2300a2aa:	fef62e23          	sw	a5,-4(a2)
2300a2ae:	fd4af8e3          	bgeu	s5,s4,2300a27e <quorem+0xb2>
2300a2b2:	00241793          	slli	a5,s0,0x2
2300a2b6:	97ce                	add	a5,a5,s3
2300a2b8:	4398                	lw	a4,0(a5)
2300a2ba:	c71d                	beqz	a4,2300a2e8 <quorem+0x11c>
2300a2bc:	8526                	mv	a0,s1
2300a2be:	40f2                	lw	ra,28(sp)
2300a2c0:	4462                	lw	s0,24(sp)
2300a2c2:	44d2                	lw	s1,20(sp)
2300a2c4:	4942                	lw	s2,16(sp)
2300a2c6:	49b2                	lw	s3,12(sp)
2300a2c8:	4a22                	lw	s4,8(sp)
2300a2ca:	4a92                	lw	s5,4(sp)
2300a2cc:	6105                	addi	sp,sp,32
2300a2ce:	8082                	ret
2300a2d0:	421c                	lw	a5,0(a2)
2300a2d2:	e789                	bnez	a5,2300a2dc <quorem+0x110>
2300a2d4:	147d                	addi	s0,s0,-1
2300a2d6:	1671                	addi	a2,a2,-4
2300a2d8:	fec9ece3          	bltu	s3,a2,2300a2d0 <quorem+0x104>
2300a2dc:	00892823          	sw	s0,16(s2)
2300a2e0:	b769                	j	2300a26a <quorem+0x9e>
2300a2e2:	4398                	lw	a4,0(a5)
2300a2e4:	e709                	bnez	a4,2300a2ee <quorem+0x122>
2300a2e6:	147d                	addi	s0,s0,-1
2300a2e8:	17f1                	addi	a5,a5,-4
2300a2ea:	fef9ece3          	bltu	s3,a5,2300a2e2 <quorem+0x116>
2300a2ee:	00892823          	sw	s0,16(s2)
2300a2f2:	b7e9                	j	2300a2bc <quorem+0xf0>
2300a2f4:	4501                	li	a0,0
2300a2f6:	b7e1                	j	2300a2be <quorem+0xf2>

2300a2f8 <_dtoa_r>:
2300a2f8:	7135                	addi	sp,sp,-160
2300a2fa:	dc3e                	sw	a5,56(sp)
2300a2fc:	515c                	lw	a5,36(a0)
2300a2fe:	cd22                	sw	s0,152(sp)
2300a300:	cb26                	sw	s1,148(sp)
2300a302:	c94a                	sw	s2,144(sp)
2300a304:	c74e                	sw	s3,140(sp)
2300a306:	c356                	sw	s5,132(sp)
2300a308:	c15a                	sw	s6,128(sp)
2300a30a:	cf06                	sw	ra,156(sp)
2300a30c:	c552                	sw	s4,136(sp)
2300a30e:	dede                	sw	s7,124(sp)
2300a310:	dce2                	sw	s8,120(sp)
2300a312:	dae6                	sw	s9,116(sp)
2300a314:	d8ea                	sw	s10,112(sp)
2300a316:	d6ee                	sw	s11,108(sp)
2300a318:	ca36                	sw	a3,20(sp)
2300a31a:	d03a                	sw	a4,32(sp)
2300a31c:	d246                	sw	a7,36(sp)
2300a31e:	84aa                	mv	s1,a0
2300a320:	8aae                	mv	s5,a1
2300a322:	8432                	mv	s0,a2
2300a324:	8942                	mv	s2,a6
2300a326:	89ae                	mv	s3,a1
2300a328:	8b32                	mv	s6,a2
2300a32a:	eb9d                	bnez	a5,2300a360 <_dtoa_r+0x68>
2300a32c:	4541                	li	a0,16
2300a32e:	846ff0ef          	jal	ra,23009374 <malloc>
2300a332:	d0c8                	sw	a0,36(s1)
2300a334:	ed11                	bnez	a0,2300a350 <_dtoa_r+0x58>
2300a336:	00005697          	auipc	a3,0x5
2300a33a:	e5a68693          	addi	a3,a3,-422 # 2300f190 <CSWTCH.19+0xac>
2300a33e:	4601                	li	a2,0
2300a340:	0ea00593          	li	a1,234
2300a344:	00005517          	auipc	a0,0x5
2300a348:	e6450513          	addi	a0,a0,-412 # 2300f1a8 <CSWTCH.19+0xc4>
2300a34c:	130020ef          	jal	ra,2300c47c <__assert_func>
2300a350:	00052223          	sw	zero,4(a0)
2300a354:	00052423          	sw	zero,8(a0)
2300a358:	00052023          	sw	zero,0(a0)
2300a35c:	00052623          	sw	zero,12(a0)
2300a360:	50dc                	lw	a5,36(s1)
2300a362:	438c                	lw	a1,0(a5)
2300a364:	cd89                	beqz	a1,2300a37e <_dtoa_r+0x86>
2300a366:	43d8                	lw	a4,4(a5)
2300a368:	4785                	li	a5,1
2300a36a:	8526                	mv	a0,s1
2300a36c:	00e797b3          	sll	a5,a5,a4
2300a370:	c59c                	sw	a5,8(a1)
2300a372:	c1d8                	sw	a4,4(a1)
2300a374:	1c4010ef          	jal	ra,2300b538 <_Bfree>
2300a378:	50dc                	lw	a5,36(s1)
2300a37a:	0007a023          	sw	zero,0(a5)
2300a37e:	04045263          	bgez	s0,2300a3c2 <_dtoa_r+0xca>
2300a382:	4785                	li	a5,1
2300a384:	0406                	slli	s0,s0,0x1
2300a386:	00f92023          	sw	a5,0(s2)
2300a38a:	00145b13          	srli	s6,s0,0x1
2300a38e:	7ff007b7          	lui	a5,0x7ff00
2300a392:	00fb7733          	and	a4,s6,a5
2300a396:	06f71463          	bne	a4,a5,2300a3fe <_dtoa_r+0x106>
2300a39a:	5762                	lw	a4,56(sp)
2300a39c:	6789                	lui	a5,0x2
2300a39e:	0b32                	slli	s6,s6,0xc
2300a3a0:	70f78793          	addi	a5,a5,1807 # 270f <StackSize+0x170f>
2300a3a4:	00cb5b13          	srli	s6,s6,0xc
2300a3a8:	c31c                	sw	a5,0(a4)
2300a3aa:	015b6ab3          	or	s5,s6,s5
2300a3ae:	340a82e3          	beqz	s5,2300aef2 <_dtoa_r+0xbfa>
2300a3b2:	5792                	lw	a5,36(sp)
2300a3b4:	eb91                	bnez	a5,2300a3c8 <_dtoa_r+0xd0>
2300a3b6:	00005797          	auipc	a5,0x5
2300a3ba:	dd678793          	addi	a5,a5,-554 # 2300f18c <CSWTCH.19+0xa8>
2300a3be:	c63e                	sw	a5,12(sp)
2300a3c0:	a839                	j	2300a3de <_dtoa_r+0xe6>
2300a3c2:	00092023          	sw	zero,0(s2)
2300a3c6:	b7e1                	j	2300a38e <_dtoa_r+0x96>
2300a3c8:	00005797          	auipc	a5,0x5
2300a3cc:	dc478793          	addi	a5,a5,-572 # 2300f18c <CSWTCH.19+0xa8>
2300a3d0:	c63e                	sw	a5,12(sp)
2300a3d2:	00005797          	auipc	a5,0x5
2300a3d6:	dbd78793          	addi	a5,a5,-579 # 2300f18f <CSWTCH.19+0xab>
2300a3da:	5712                	lw	a4,36(sp)
2300a3dc:	c31c                	sw	a5,0(a4)
2300a3de:	40fa                	lw	ra,156(sp)
2300a3e0:	446a                	lw	s0,152(sp)
2300a3e2:	4532                	lw	a0,12(sp)
2300a3e4:	44da                	lw	s1,148(sp)
2300a3e6:	494a                	lw	s2,144(sp)
2300a3e8:	49ba                	lw	s3,140(sp)
2300a3ea:	4a2a                	lw	s4,136(sp)
2300a3ec:	4a9a                	lw	s5,132(sp)
2300a3ee:	4b0a                	lw	s6,128(sp)
2300a3f0:	5bf6                	lw	s7,124(sp)
2300a3f2:	5c66                	lw	s8,120(sp)
2300a3f4:	5cd6                	lw	s9,116(sp)
2300a3f6:	5d46                	lw	s10,112(sp)
2300a3f8:	5db6                	lw	s11,108(sp)
2300a3fa:	610d                	addi	sp,sp,160
2300a3fc:	8082                	ret
2300a3fe:	4601                	li	a2,0
2300a400:	4681                	li	a3,0
2300a402:	8556                	mv	a0,s5
2300a404:	85da                	mv	a1,s6
2300a406:	d656                	sw	s5,44(sp)
2300a408:	d85a                	sw	s6,48(sp)
2300a40a:	9f2f70ef          	jal	ra,230015fc <__eqdf2>
2300a40e:	e105                	bnez	a0,2300a42e <_dtoa_r+0x136>
2300a410:	5762                	lw	a4,56(sp)
2300a412:	4785                	li	a5,1
2300a414:	c31c                	sw	a5,0(a4)
2300a416:	00005797          	auipc	a5,0x5
2300a41a:	ce678793          	addi	a5,a5,-794 # 2300f0fc <CSWTCH.19+0x18>
2300a41e:	c63e                	sw	a5,12(sp)
2300a420:	5792                	lw	a5,36(sp)
2300a422:	dfd5                	beqz	a5,2300a3de <_dtoa_r+0xe6>
2300a424:	00005797          	auipc	a5,0x5
2300a428:	cd978793          	addi	a5,a5,-807 # 2300f0fd <CSWTCH.19+0x19>
2300a42c:	b77d                	j	2300a3da <_dtoa_r+0xe2>
2300a42e:	08b8                	addi	a4,sp,88
2300a430:	08f4                	addi	a3,sp,92
2300a432:	865a                	mv	a2,s6
2300a434:	85d6                	mv	a1,s5
2300a436:	8526                	mv	a0,s1
2300a438:	014b5913          	srli	s2,s6,0x14
2300a43c:	7f8010ef          	jal	ra,2300bc34 <__d2b>
2300a440:	7ff97913          	andi	s2,s2,2047
2300a444:	4a66                	lw	s4,88(sp)
2300a446:	842a                	mv	s0,a0
2300a448:	12090663          	beqz	s2,2300a574 <_dtoa_r+0x27c>
2300a44c:	57c2                	lw	a5,48(sp)
2300a44e:	5532                	lw	a0,44(sp)
2300a450:	c0190913          	addi	s2,s2,-1023
2300a454:	00c79593          	slli	a1,a5,0xc
2300a458:	81b1                	srli	a1,a1,0xc
2300a45a:	3ff007b7          	lui	a5,0x3ff00
2300a45e:	8ddd                	or	a1,a1,a5
2300a460:	c082                	sw	zero,64(sp)
2300a462:	00005797          	auipc	a5,0x5
2300a466:	7ce78793          	addi	a5,a5,1998 # 2300fc30 <CSWTCH.20+0xc>
2300a46a:	4390                	lw	a2,0(a5)
2300a46c:	43d4                	lw	a3,4(a5)
2300a46e:	92bf70ef          	jal	ra,23001d98 <__subdf3>
2300a472:	00005797          	auipc	a5,0x5
2300a476:	7c678793          	addi	a5,a5,1990 # 2300fc38 <CSWTCH.20+0x14>
2300a47a:	4390                	lw	a2,0(a5)
2300a47c:	43d4                	lw	a3,4(a5)
2300a47e:	b7ef70ef          	jal	ra,230017fc <__muldf3>
2300a482:	00005797          	auipc	a5,0x5
2300a486:	7be78793          	addi	a5,a5,1982 # 2300fc40 <CSWTCH.20+0x1c>
2300a48a:	4390                	lw	a2,0(a5)
2300a48c:	43d4                	lw	a3,4(a5)
2300a48e:	a3af60ef          	jal	ra,230006c8 <__adddf3>
2300a492:	8baa                	mv	s7,a0
2300a494:	854a                	mv	a0,s2
2300a496:	8aae                	mv	s5,a1
2300a498:	af2f80ef          	jal	ra,2300278a <__floatsidf>
2300a49c:	00005797          	auipc	a5,0x5
2300a4a0:	7ac78793          	addi	a5,a5,1964 # 2300fc48 <CSWTCH.20+0x24>
2300a4a4:	4390                	lw	a2,0(a5)
2300a4a6:	43d4                	lw	a3,4(a5)
2300a4a8:	b54f70ef          	jal	ra,230017fc <__muldf3>
2300a4ac:	862a                	mv	a2,a0
2300a4ae:	86ae                	mv	a3,a1
2300a4b0:	855e                	mv	a0,s7
2300a4b2:	85d6                	mv	a1,s5
2300a4b4:	a14f60ef          	jal	ra,230006c8 <__adddf3>
2300a4b8:	8baa                	mv	s7,a0
2300a4ba:	8aae                	mv	s5,a1
2300a4bc:	a0af80ef          	jal	ra,230026c6 <__fixdfsi>
2300a4c0:	8daa                	mv	s11,a0
2300a4c2:	4601                	li	a2,0
2300a4c4:	4681                	li	a3,0
2300a4c6:	855e                	mv	a0,s7
2300a4c8:	85d6                	mv	a1,s5
2300a4ca:	a84f70ef          	jal	ra,2300174e <__ledf2>
2300a4ce:	00055b63          	bgez	a0,2300a4e4 <_dtoa_r+0x1ec>
2300a4d2:	856e                	mv	a0,s11
2300a4d4:	ab6f80ef          	jal	ra,2300278a <__floatsidf>
2300a4d8:	865e                	mv	a2,s7
2300a4da:	86d6                	mv	a3,s5
2300a4dc:	920f70ef          	jal	ra,230015fc <__eqdf2>
2300a4e0:	c111                	beqz	a0,2300a4e4 <_dtoa_r+0x1ec>
2300a4e2:	1dfd                	addi	s11,s11,-1
2300a4e4:	4705                	li	a4,1
2300a4e6:	47d9                	li	a5,22
2300a4e8:	da3a                	sw	a4,52(sp)
2300a4ea:	03b7e363          	bltu	a5,s11,2300a510 <_dtoa_r+0x218>
2300a4ee:	003d9713          	slli	a4,s11,0x3
2300a4f2:	00005797          	auipc	a5,0x5
2300a4f6:	ed678793          	addi	a5,a5,-298 # 2300f3c8 <__mprec_tens>
2300a4fa:	97ba                	add	a5,a5,a4
2300a4fc:	4390                	lw	a2,0(a5)
2300a4fe:	43d4                	lw	a3,4(a5)
2300a500:	5532                	lw	a0,44(sp)
2300a502:	55c2                	lw	a1,48(sp)
2300a504:	a4af70ef          	jal	ra,2300174e <__ledf2>
2300a508:	00055363          	bgez	a0,2300a50e <_dtoa_r+0x216>
2300a50c:	1dfd                	addi	s11,s11,-1
2300a50e:	da02                	sw	zero,52(sp)
2300a510:	412a0933          	sub	s2,s4,s2
2300a514:	fff90c13          	addi	s8,s2,-1
2300a518:	4b81                	li	s7,0
2300a51a:	000c5663          	bgez	s8,2300a526 <_dtoa_r+0x22e>
2300a51e:	4b85                	li	s7,1
2300a520:	412b8bb3          	sub	s7,s7,s2
2300a524:	4c01                	li	s8,0
2300a526:	080dc863          	bltz	s11,2300a5b6 <_dtoa_r+0x2be>
2300a52a:	9c6e                	add	s8,s8,s11
2300a52c:	d46e                	sw	s11,40(sp)
2300a52e:	4c81                	li	s9,0
2300a530:	4752                	lw	a4,20(sp)
2300a532:	47a5                	li	a5,9
2300a534:	0ee7e563          	bltu	a5,a4,2300a61e <_dtoa_r+0x326>
2300a538:	4795                	li	a5,5
2300a53a:	4905                	li	s2,1
2300a53c:	00e7d663          	bge	a5,a4,2300a548 <_dtoa_r+0x250>
2300a540:	ffc70793          	addi	a5,a4,-4
2300a544:	ca3e                	sw	a5,20(sp)
2300a546:	4901                	li	s2,0
2300a548:	4752                	lw	a4,20(sp)
2300a54a:	4791                	li	a5,4
2300a54c:	06f70b63          	beq	a4,a5,2300a5c2 <_dtoa_r+0x2ca>
2300a550:	4795                	li	a5,5
2300a552:	0af70a63          	beq	a4,a5,2300a606 <_dtoa_r+0x30e>
2300a556:	4789                	li	a5,2
2300a558:	0af70563          	beq	a4,a5,2300a602 <_dtoa_r+0x30a>
2300a55c:	478d                	li	a5,3
2300a55e:	ce02                	sw	zero,28(sp)
2300a560:	0af70563          	beq	a4,a5,2300a60a <_dtoa_r+0x312>
2300a564:	4785                	li	a5,1
2300a566:	ce3e                	sw	a5,28(sp)
2300a568:	57fd                	li	a5,-1
2300a56a:	c83e                	sw	a5,16(sp)
2300a56c:	5d7d                	li	s10,-1
2300a56e:	47c9                	li	a5,18
2300a570:	d002                	sw	zero,32(sp)
2300a572:	a095                	j	2300a5d6 <_dtoa_r+0x2de>
2300a574:	4976                	lw	s2,92(sp)
2300a576:	02000793          	li	a5,32
2300a57a:	9952                	add	s2,s2,s4
2300a57c:	43290593          	addi	a1,s2,1074
2300a580:	02b7d663          	bge	a5,a1,2300a5ac <_dtoa_r+0x2b4>
2300a584:	04000513          	li	a0,64
2300a588:	8d0d                	sub	a0,a0,a1
2300a58a:	41290593          	addi	a1,s2,1042
2300a58e:	00ab1533          	sll	a0,s6,a0
2300a592:	00badab3          	srl	s5,s5,a1
2300a596:	01556533          	or	a0,a0,s5
2300a59a:	a56f80ef          	jal	ra,230027f0 <__floatunsidf>
2300a59e:	fe1007b7          	lui	a5,0xfe100
2300a5a2:	95be                	add	a1,a1,a5
2300a5a4:	4785                	li	a5,1
2300a5a6:	197d                	addi	s2,s2,-1
2300a5a8:	c0be                	sw	a5,64(sp)
2300a5aa:	bd65                	j	2300a462 <_dtoa_r+0x16a>
2300a5ac:	40b78533          	sub	a0,a5,a1
2300a5b0:	00aa9533          	sll	a0,s5,a0
2300a5b4:	b7dd                	j	2300a59a <_dtoa_r+0x2a2>
2300a5b6:	41bb8bb3          	sub	s7,s7,s11
2300a5ba:	41b00cb3          	neg	s9,s11
2300a5be:	d402                	sw	zero,40(sp)
2300a5c0:	bf85                	j	2300a530 <_dtoa_r+0x238>
2300a5c2:	4785                	li	a5,1
2300a5c4:	ce3e                	sw	a5,28(sp)
2300a5c6:	5782                	lw	a5,32(sp)
2300a5c8:	04f04e63          	bgtz	a5,2300a624 <_dtoa_r+0x32c>
2300a5cc:	4785                	li	a5,1
2300a5ce:	4705                	li	a4,1
2300a5d0:	c83e                	sw	a5,16(sp)
2300a5d2:	4d05                	li	s10,1
2300a5d4:	d03a                	sw	a4,32(sp)
2300a5d6:	50d4                	lw	a3,36(s1)
2300a5d8:	4711                	li	a4,4
2300a5da:	0006a223          	sw	zero,4(a3)
2300a5de:	01470613          	addi	a2,a4,20
2300a5e2:	42cc                	lw	a1,4(a3)
2300a5e4:	04c7f463          	bgeu	a5,a2,2300a62c <_dtoa_r+0x334>
2300a5e8:	8526                	mv	a0,s1
2300a5ea:	6a1000ef          	jal	ra,2300b48a <_Balloc>
2300a5ee:	c62a                	sw	a0,12(sp)
2300a5f0:	e131                	bnez	a0,2300a634 <_dtoa_r+0x33c>
2300a5f2:	00005697          	auipc	a3,0x5
2300a5f6:	c6e68693          	addi	a3,a3,-914 # 2300f260 <CSWTCH.19+0x17c>
2300a5fa:	4601                	li	a2,0
2300a5fc:	1aa00593          	li	a1,426
2300a600:	b391                	j	2300a344 <_dtoa_r+0x4c>
2300a602:	ce02                	sw	zero,28(sp)
2300a604:	b7c9                	j	2300a5c6 <_dtoa_r+0x2ce>
2300a606:	4785                	li	a5,1
2300a608:	ce3e                	sw	a5,28(sp)
2300a60a:	5782                	lw	a5,32(sp)
2300a60c:	97ee                	add	a5,a5,s11
2300a60e:	c83e                	sw	a5,16(sp)
2300a610:	00178d13          	addi	s10,a5,1 # fe100001 <__HeapLimit+0xbc0d0001>
2300a614:	87ea                	mv	a5,s10
2300a616:	fda040e3          	bgtz	s10,2300a5d6 <_dtoa_r+0x2de>
2300a61a:	4785                	li	a5,1
2300a61c:	bf6d                	j	2300a5d6 <_dtoa_r+0x2de>
2300a61e:	4905                	li	s2,1
2300a620:	ca02                	sw	zero,20(sp)
2300a622:	b789                	j	2300a564 <_dtoa_r+0x26c>
2300a624:	5782                	lw	a5,32(sp)
2300a626:	c83e                	sw	a5,16(sp)
2300a628:	8d3e                	mv	s10,a5
2300a62a:	b775                	j	2300a5d6 <_dtoa_r+0x2de>
2300a62c:	0585                	addi	a1,a1,1
2300a62e:	c2cc                	sw	a1,4(a3)
2300a630:	0706                	slli	a4,a4,0x1
2300a632:	b775                	j	2300a5de <_dtoa_r+0x2e6>
2300a634:	50dc                	lw	a5,36(s1)
2300a636:	4732                	lw	a4,12(sp)
2300a638:	c398                	sw	a4,0(a5)
2300a63a:	47b9                	li	a5,14
2300a63c:	13a7e863          	bltu	a5,s10,2300a76c <_dtoa_r+0x474>
2300a640:	12090663          	beqz	s2,2300a76c <_dtoa_r+0x474>
2300a644:	1bb05a63          	blez	s11,2300a7f8 <_dtoa_r+0x500>
2300a648:	00fdf713          	andi	a4,s11,15
2300a64c:	00371793          	slli	a5,a4,0x3
2300a650:	00005717          	auipc	a4,0x5
2300a654:	d7870713          	addi	a4,a4,-648 # 2300f3c8 <__mprec_tens>
2300a658:	973e                	add	a4,a4,a5
2300a65a:	404dd913          	srai	s2,s11,0x4
2300a65e:	431c                	lw	a5,0(a4)
2300a660:	00472a83          	lw	s5,4(a4)
2300a664:	01097713          	andi	a4,s2,16
2300a668:	4a09                	li	s4,2
2300a66a:	c315                	beqz	a4,2300a68e <_dtoa_r+0x396>
2300a66c:	00005717          	auipc	a4,0x5
2300a670:	d3470713          	addi	a4,a4,-716 # 2300f3a0 <__mprec_bigtens>
2300a674:	5310                	lw	a2,32(a4)
2300a676:	5354                	lw	a3,36(a4)
2300a678:	5532                	lw	a0,44(sp)
2300a67a:	55c2                	lw	a1,48(sp)
2300a67c:	cc3e                	sw	a5,24(sp)
2300a67e:	00f97913          	andi	s2,s2,15
2300a682:	8f1f60ef          	jal	ra,23000f72 <__divdf3>
2300a686:	47e2                	lw	a5,24(sp)
2300a688:	89aa                	mv	s3,a0
2300a68a:	8b2e                	mv	s6,a1
2300a68c:	4a0d                	li	s4,3
2300a68e:	00005717          	auipc	a4,0x5
2300a692:	d1270713          	addi	a4,a4,-750 # 2300f3a0 <__mprec_bigtens>
2300a696:	12091f63          	bnez	s2,2300a7d4 <_dtoa_r+0x4dc>
2300a69a:	854e                	mv	a0,s3
2300a69c:	863e                	mv	a2,a5
2300a69e:	86d6                	mv	a3,s5
2300a6a0:	85da                	mv	a1,s6
2300a6a2:	8d1f60ef          	jal	ra,23000f72 <__divdf3>
2300a6a6:	89aa                	mv	s3,a0
2300a6a8:	8b2e                	mv	s6,a1
2300a6aa:	57d2                	lw	a5,52(sp)
2300a6ac:	1a078b63          	beqz	a5,2300a862 <_dtoa_r+0x56a>
2300a6b0:	00005797          	auipc	a5,0x5
2300a6b4:	5a078793          	addi	a5,a5,1440 # 2300fc50 <CSWTCH.20+0x2c>
2300a6b8:	4390                	lw	a2,0(a5)
2300a6ba:	43d4                	lw	a3,4(a5)
2300a6bc:	854e                	mv	a0,s3
2300a6be:	85da                	mv	a1,s6
2300a6c0:	88ef70ef          	jal	ra,2300174e <__ledf2>
2300a6c4:	18055f63          	bgez	a0,2300a862 <_dtoa_r+0x56a>
2300a6c8:	1a0d0063          	beqz	s10,2300a868 <_dtoa_r+0x570>
2300a6cc:	47c2                	lw	a5,16(sp)
2300a6ce:	08f05d63          	blez	a5,2300a768 <_dtoa_r+0x470>
2300a6d2:	fffd8793          	addi	a5,s11,-1
2300a6d6:	cc3e                	sw	a5,24(sp)
2300a6d8:	00005797          	auipc	a5,0x5
2300a6dc:	58078793          	addi	a5,a5,1408 # 2300fc58 <CSWTCH.20+0x34>
2300a6e0:	4390                	lw	a2,0(a5)
2300a6e2:	43d4                	lw	a3,4(a5)
2300a6e4:	854e                	mv	a0,s3
2300a6e6:	85da                	mv	a1,s6
2300a6e8:	914f70ef          	jal	ra,230017fc <__muldf3>
2300a6ec:	4842                	lw	a6,16(sp)
2300a6ee:	89aa                	mv	s3,a0
2300a6f0:	8b2e                	mv	s6,a1
2300a6f2:	0a05                	addi	s4,s4,1
2300a6f4:	8552                	mv	a0,s4
2300a6f6:	c4c2                	sw	a6,72(sp)
2300a6f8:	de5a                	sw	s6,60(sp)
2300a6fa:	c2ce                	sw	s3,68(sp)
2300a6fc:	88ef80ef          	jal	ra,2300278a <__floatsidf>
2300a700:	86da                	mv	a3,s6
2300a702:	864e                	mv	a2,s3
2300a704:	8f8f70ef          	jal	ra,230017fc <__muldf3>
2300a708:	00005697          	auipc	a3,0x5
2300a70c:	55868693          	addi	a3,a3,1368 # 2300fc60 <CSWTCH.20+0x3c>
2300a710:	4290                	lw	a2,0(a3)
2300a712:	42d4                	lw	a3,4(a3)
2300a714:	895a                	mv	s2,s6
2300a716:	8ace                	mv	s5,s3
2300a718:	fb1f50ef          	jal	ra,230006c8 <__adddf3>
2300a71c:	4826                	lw	a6,72(sp)
2300a71e:	fcc008b7          	lui	a7,0xfcc00
2300a722:	8b2a                	mv	s6,a0
2300a724:	00b88a33          	add	s4,a7,a1
2300a728:	14081363          	bnez	a6,2300a86e <_dtoa_r+0x576>
2300a72c:	00005697          	auipc	a3,0x5
2300a730:	53c68693          	addi	a3,a3,1340 # 2300fc68 <CSWTCH.20+0x44>
2300a734:	4290                	lw	a2,0(a3)
2300a736:	42d4                	lw	a3,4(a3)
2300a738:	854e                	mv	a0,s3
2300a73a:	85ca                	mv	a1,s2
2300a73c:	e5cf70ef          	jal	ra,23001d98 <__subdf3>
2300a740:	865a                	mv	a2,s6
2300a742:	86d2                	mv	a3,s4
2300a744:	89aa                	mv	s3,a0
2300a746:	892e                	mv	s2,a1
2300a748:	f59f60ef          	jal	ra,230016a0 <__gedf2>
2300a74c:	5aa04b63          	bgtz	a0,2300ad02 <_dtoa_r+0xa0a>
2300a750:	800007b7          	lui	a5,0x80000
2300a754:	0147c7b3          	xor	a5,a5,s4
2300a758:	865a                	mv	a2,s6
2300a75a:	86be                	mv	a3,a5
2300a75c:	854e                	mv	a0,s3
2300a75e:	85ca                	mv	a1,s2
2300a760:	feff60ef          	jal	ra,2300174e <__ledf2>
2300a764:	58054c63          	bltz	a0,2300acfc <_dtoa_r+0xa04>
2300a768:	59b2                	lw	s3,44(sp)
2300a76a:	5b42                	lw	s6,48(sp)
2300a76c:	47f6                	lw	a5,92(sp)
2300a76e:	3607c863          	bltz	a5,2300aade <_dtoa_r+0x7e6>
2300a772:	4739                	li	a4,14
2300a774:	37b74563          	blt	a4,s11,2300aade <_dtoa_r+0x7e6>
2300a778:	003d9713          	slli	a4,s11,0x3
2300a77c:	00005797          	auipc	a5,0x5
2300a780:	c4c78793          	addi	a5,a5,-948 # 2300f3c8 <__mprec_tens>
2300a784:	97ba                	add	a5,a5,a4
2300a786:	0007aa03          	lw	s4,0(a5)
2300a78a:	0047aa83          	lw	s5,4(a5)
2300a78e:	5782                	lw	a5,32(sp)
2300a790:	2607d163          	bgez	a5,2300a9f2 <_dtoa_r+0x6fa>
2300a794:	25a04f63          	bgtz	s10,2300a9f2 <_dtoa_r+0x6fa>
2300a798:	560d1263          	bnez	s10,2300acfc <_dtoa_r+0xa04>
2300a79c:	00005797          	auipc	a5,0x5
2300a7a0:	4cc78793          	addi	a5,a5,1228 # 2300fc68 <CSWTCH.20+0x44>
2300a7a4:	4390                	lw	a2,0(a5)
2300a7a6:	43d4                	lw	a3,4(a5)
2300a7a8:	8552                	mv	a0,s4
2300a7aa:	85d6                	mv	a1,s5
2300a7ac:	850f70ef          	jal	ra,230017fc <__muldf3>
2300a7b0:	864e                	mv	a2,s3
2300a7b2:	86da                	mv	a3,s6
2300a7b4:	eedf60ef          	jal	ra,230016a0 <__gedf2>
2300a7b8:	4a01                	li	s4,0
2300a7ba:	4901                	li	s2,0
2300a7bc:	50055863          	bgez	a0,2300accc <_dtoa_r+0x9d4>
2300a7c0:	47b2                	lw	a5,12(sp)
2300a7c2:	4732                	lw	a4,12(sp)
2300a7c4:	0d85                	addi	s11,s11,1
2300a7c6:	00178993          	addi	s3,a5,1
2300a7ca:	03100793          	li	a5,49
2300a7ce:	00f70023          	sb	a5,0(a4)
2300a7d2:	a309                	j	2300acd4 <_dtoa_r+0x9dc>
2300a7d4:	00197693          	andi	a3,s2,1
2300a7d8:	ce81                	beqz	a3,2300a7f0 <_dtoa_r+0x4f8>
2300a7da:	4310                	lw	a2,0(a4)
2300a7dc:	4354                	lw	a3,4(a4)
2300a7de:	853e                	mv	a0,a5
2300a7e0:	85d6                	mv	a1,s5
2300a7e2:	cc3a                	sw	a4,24(sp)
2300a7e4:	818f70ef          	jal	ra,230017fc <__muldf3>
2300a7e8:	4762                	lw	a4,24(sp)
2300a7ea:	0a05                	addi	s4,s4,1
2300a7ec:	87aa                	mv	a5,a0
2300a7ee:	8aae                	mv	s5,a1
2300a7f0:	40195913          	srai	s2,s2,0x1
2300a7f4:	0721                	addi	a4,a4,8
2300a7f6:	b545                	j	2300a696 <_dtoa_r+0x39e>
2300a7f8:	4a09                	li	s4,2
2300a7fa:	ea0d88e3          	beqz	s11,2300a6aa <_dtoa_r+0x3b2>
2300a7fe:	41b00933          	neg	s2,s11
2300a802:	00f97793          	andi	a5,s2,15
2300a806:	00379713          	slli	a4,a5,0x3
2300a80a:	00005797          	auipc	a5,0x5
2300a80e:	bbe78793          	addi	a5,a5,-1090 # 2300f3c8 <__mprec_tens>
2300a812:	97ba                	add	a5,a5,a4
2300a814:	4390                	lw	a2,0(a5)
2300a816:	43d4                	lw	a3,4(a5)
2300a818:	5532                	lw	a0,44(sp)
2300a81a:	55c2                	lw	a1,48(sp)
2300a81c:	40495913          	srai	s2,s2,0x4
2300a820:	00005a97          	auipc	s5,0x5
2300a824:	b80a8a93          	addi	s5,s5,-1152 # 2300f3a0 <__mprec_bigtens>
2300a828:	fd5f60ef          	jal	ra,230017fc <__muldf3>
2300a82c:	87aa                	mv	a5,a0
2300a82e:	89aa                	mv	s3,a0
2300a830:	8b2e                	mv	s6,a1
2300a832:	4701                	li	a4,0
2300a834:	00091663          	bnez	s2,2300a840 <_dtoa_r+0x548>
2300a838:	e60709e3          	beqz	a4,2300a6aa <_dtoa_r+0x3b2>
2300a83c:	89be                	mv	s3,a5
2300a83e:	b5ad                	j	2300a6a8 <_dtoa_r+0x3b0>
2300a840:	00197693          	andi	a3,s2,1
2300a844:	ca99                	beqz	a3,2300a85a <_dtoa_r+0x562>
2300a846:	000aa603          	lw	a2,0(s5)
2300a84a:	004aa683          	lw	a3,4(s5)
2300a84e:	853e                	mv	a0,a5
2300a850:	0a05                	addi	s4,s4,1
2300a852:	fabf60ef          	jal	ra,230017fc <__muldf3>
2300a856:	87aa                	mv	a5,a0
2300a858:	4705                	li	a4,1
2300a85a:	40195913          	srai	s2,s2,0x1
2300a85e:	0aa1                	addi	s5,s5,8
2300a860:	bfd1                	j	2300a834 <_dtoa_r+0x53c>
2300a862:	cc6e                	sw	s11,24(sp)
2300a864:	886a                	mv	a6,s10
2300a866:	b579                	j	2300a6f4 <_dtoa_r+0x3fc>
2300a868:	cc6e                	sw	s11,24(sp)
2300a86a:	4801                	li	a6,0
2300a86c:	b561                	j	2300a6f4 <_dtoa_r+0x3fc>
2300a86e:	fff80793          	addi	a5,a6,-1
2300a872:	00379713          	slli	a4,a5,0x3
2300a876:	00005797          	auipc	a5,0x5
2300a87a:	b5278793          	addi	a5,a5,-1198 # 2300f3c8 <__mprec_tens>
2300a87e:	97ba                	add	a5,a5,a4
2300a880:	4390                	lw	a2,0(a5)
2300a882:	43d4                	lw	a3,4(a5)
2300a884:	47b2                	lw	a5,12(sp)
2300a886:	97c2                	add	a5,a5,a6
2300a888:	de3e                	sw	a5,60(sp)
2300a88a:	47f2                	lw	a5,28(sp)
2300a88c:	cbc5                	beqz	a5,2300a93c <_dtoa_r+0x644>
2300a88e:	00005797          	auipc	a5,0x5
2300a892:	3e278793          	addi	a5,a5,994 # 2300fc70 <CSWTCH.20+0x4c>
2300a896:	43cc                	lw	a1,4(a5)
2300a898:	c2aa                	sw	a0,68(sp)
2300a89a:	4388                	lw	a0,0(a5)
2300a89c:	ed6f60ef          	jal	ra,23000f72 <__divdf3>
2300a8a0:	865a                	mv	a2,s6
2300a8a2:	86d2                	mv	a3,s4
2300a8a4:	cf4f70ef          	jal	ra,23001d98 <__subdf3>
2300a8a8:	49b2                	lw	s3,12(sp)
2300a8aa:	8a2a                	mv	s4,a0
2300a8ac:	8b2e                	mv	s6,a1
2300a8ae:	85ca                	mv	a1,s2
2300a8b0:	8556                	mv	a0,s5
2300a8b2:	e15f70ef          	jal	ra,230026c6 <__fixdfsi>
2300a8b6:	c2aa                	sw	a0,68(sp)
2300a8b8:	ed3f70ef          	jal	ra,2300278a <__floatsidf>
2300a8bc:	862a                	mv	a2,a0
2300a8be:	86ae                	mv	a3,a1
2300a8c0:	8556                	mv	a0,s5
2300a8c2:	85ca                	mv	a1,s2
2300a8c4:	cd4f70ef          	jal	ra,23001d98 <__subdf3>
2300a8c8:	4796                	lw	a5,68(sp)
2300a8ca:	0985                	addi	s3,s3,1
2300a8cc:	8652                	mv	a2,s4
2300a8ce:	03078793          	addi	a5,a5,48
2300a8d2:	fef98fa3          	sb	a5,-1(s3)
2300a8d6:	86da                	mv	a3,s6
2300a8d8:	892a                	mv	s2,a0
2300a8da:	8aae                	mv	s5,a1
2300a8dc:	e73f60ef          	jal	ra,2300174e <__ledf2>
2300a8e0:	0e054c63          	bltz	a0,2300a9d8 <_dtoa_r+0x6e0>
2300a8e4:	00005797          	auipc	a5,0x5
2300a8e8:	36c78793          	addi	a5,a5,876 # 2300fc50 <CSWTCH.20+0x2c>
2300a8ec:	4388                	lw	a0,0(a5)
2300a8ee:	43cc                	lw	a1,4(a5)
2300a8f0:	864a                	mv	a2,s2
2300a8f2:	86d6                	mv	a3,s5
2300a8f4:	ca4f70ef          	jal	ra,23001d98 <__subdf3>
2300a8f8:	8652                	mv	a2,s4
2300a8fa:	86da                	mv	a3,s6
2300a8fc:	e53f60ef          	jal	ra,2300174e <__ledf2>
2300a900:	18054763          	bltz	a0,2300aa8e <_dtoa_r+0x796>
2300a904:	57f2                	lw	a5,60(sp)
2300a906:	e6f981e3          	beq	s3,a5,2300a768 <_dtoa_r+0x470>
2300a90a:	00005797          	auipc	a5,0x5
2300a90e:	34e78793          	addi	a5,a5,846 # 2300fc58 <CSWTCH.20+0x34>
2300a912:	4390                	lw	a2,0(a5)
2300a914:	43d4                	lw	a3,4(a5)
2300a916:	8552                	mv	a0,s4
2300a918:	85da                	mv	a1,s6
2300a91a:	ee3f60ef          	jal	ra,230017fc <__muldf3>
2300a91e:	00005797          	auipc	a5,0x5
2300a922:	33a78793          	addi	a5,a5,826 # 2300fc58 <CSWTCH.20+0x34>
2300a926:	4390                	lw	a2,0(a5)
2300a928:	43d4                	lw	a3,4(a5)
2300a92a:	8a2a                	mv	s4,a0
2300a92c:	8b2e                	mv	s6,a1
2300a92e:	854a                	mv	a0,s2
2300a930:	85d6                	mv	a1,s5
2300a932:	ecbf60ef          	jal	ra,230017fc <__muldf3>
2300a936:	8aaa                	mv	s5,a0
2300a938:	892e                	mv	s2,a1
2300a93a:	bf95                	j	2300a8ae <_dtoa_r+0x5b6>
2300a93c:	85d2                	mv	a1,s4
2300a93e:	ebff60ef          	jal	ra,230017fc <__muldf3>
2300a942:	57f2                	lw	a5,60(sp)
2300a944:	49b2                	lw	s3,12(sp)
2300a946:	c4aa                	sw	a0,72(sp)
2300a948:	8b2e                	mv	s6,a1
2300a94a:	c2be                	sw	a5,68(sp)
2300a94c:	85ca                	mv	a1,s2
2300a94e:	8556                	mv	a0,s5
2300a950:	d77f70ef          	jal	ra,230026c6 <__fixdfsi>
2300a954:	c6aa                	sw	a0,76(sp)
2300a956:	e35f70ef          	jal	ra,2300278a <__floatsidf>
2300a95a:	862a                	mv	a2,a0
2300a95c:	86ae                	mv	a3,a1
2300a95e:	8556                	mv	a0,s5
2300a960:	85ca                	mv	a1,s2
2300a962:	c36f70ef          	jal	ra,23001d98 <__subdf3>
2300a966:	47b6                	lw	a5,76(sp)
2300a968:	0985                	addi	s3,s3,1
2300a96a:	8a2a                	mv	s4,a0
2300a96c:	03078793          	addi	a5,a5,48
2300a970:	fef98fa3          	sb	a5,-1(s3)
2300a974:	57f2                	lw	a5,60(sp)
2300a976:	892e                	mv	s2,a1
2300a978:	06f99263          	bne	s3,a5,2300a9dc <_dtoa_r+0x6e4>
2300a97c:	00005a97          	auipc	s5,0x5
2300a980:	2f4a8a93          	addi	s5,s5,756 # 2300fc70 <CSWTCH.20+0x4c>
2300a984:	000aa603          	lw	a2,0(s5)
2300a988:	004aa683          	lw	a3,4(s5)
2300a98c:	4526                	lw	a0,72(sp)
2300a98e:	85da                	mv	a1,s6
2300a990:	d39f50ef          	jal	ra,230006c8 <__adddf3>
2300a994:	862a                	mv	a2,a0
2300a996:	86ae                	mv	a3,a1
2300a998:	8552                	mv	a0,s4
2300a99a:	85ca                	mv	a1,s2
2300a99c:	d05f60ef          	jal	ra,230016a0 <__gedf2>
2300a9a0:	0ea04763          	bgtz	a0,2300aa8e <_dtoa_r+0x796>
2300a9a4:	4626                	lw	a2,72(sp)
2300a9a6:	000aa503          	lw	a0,0(s5)
2300a9aa:	004aa583          	lw	a1,4(s5)
2300a9ae:	86da                	mv	a3,s6
2300a9b0:	be8f70ef          	jal	ra,23001d98 <__subdf3>
2300a9b4:	862a                	mv	a2,a0
2300a9b6:	86ae                	mv	a3,a1
2300a9b8:	8552                	mv	a0,s4
2300a9ba:	85ca                	mv	a1,s2
2300a9bc:	d93f60ef          	jal	ra,2300174e <__ledf2>
2300a9c0:	da0554e3          	bgez	a0,2300a768 <_dtoa_r+0x470>
2300a9c4:	03000793          	li	a5,48
2300a9c8:	4996                	lw	s3,68(sp)
2300a9ca:	fff98713          	addi	a4,s3,-1
2300a9ce:	c2ba                	sw	a4,68(sp)
2300a9d0:	fff9c703          	lbu	a4,-1(s3)
2300a9d4:	fef70ae3          	beq	a4,a5,2300a9c8 <_dtoa_r+0x6d0>
2300a9d8:	4de2                	lw	s11,24(sp)
2300a9da:	a849                	j	2300aa6c <_dtoa_r+0x774>
2300a9dc:	00005797          	auipc	a5,0x5
2300a9e0:	27c78793          	addi	a5,a5,636 # 2300fc58 <CSWTCH.20+0x34>
2300a9e4:	4390                	lw	a2,0(a5)
2300a9e6:	43d4                	lw	a3,4(a5)
2300a9e8:	e15f60ef          	jal	ra,230017fc <__muldf3>
2300a9ec:	8aaa                	mv	s5,a0
2300a9ee:	892e                	mv	s2,a1
2300a9f0:	bfb1                	j	2300a94c <_dtoa_r+0x654>
2300a9f2:	47b2                	lw	a5,12(sp)
2300a9f4:	8c5a                	mv	s8,s6
2300a9f6:	8cce                	mv	s9,s3
2300a9f8:	00178b13          	addi	s6,a5,1
2300a9fc:	9d3e                	add	s10,s10,a5
2300a9fe:	00005b97          	auipc	s7,0x5
2300aa02:	25ab8b93          	addi	s7,s7,602 # 2300fc58 <CSWTCH.20+0x34>
2300aa06:	8652                	mv	a2,s4
2300aa08:	86d6                	mv	a3,s5
2300aa0a:	8566                	mv	a0,s9
2300aa0c:	85e2                	mv	a1,s8
2300aa0e:	d64f60ef          	jal	ra,23000f72 <__divdf3>
2300aa12:	cb5f70ef          	jal	ra,230026c6 <__fixdfsi>
2300aa16:	892a                	mv	s2,a0
2300aa18:	d73f70ef          	jal	ra,2300278a <__floatsidf>
2300aa1c:	8652                	mv	a2,s4
2300aa1e:	86d6                	mv	a3,s5
2300aa20:	dddf60ef          	jal	ra,230017fc <__muldf3>
2300aa24:	86ae                	mv	a3,a1
2300aa26:	862a                	mv	a2,a0
2300aa28:	85e2                	mv	a1,s8
2300aa2a:	8566                	mv	a0,s9
2300aa2c:	b6cf70ef          	jal	ra,23001d98 <__subdf3>
2300aa30:	03090693          	addi	a3,s2,48
2300aa34:	fedb0fa3          	sb	a3,-1(s6)
2300aa38:	89da                	mv	s3,s6
2300aa3a:	096d1363          	bne	s10,s6,2300aac0 <_dtoa_r+0x7c8>
2300aa3e:	862a                	mv	a2,a0
2300aa40:	86ae                	mv	a3,a1
2300aa42:	c87f50ef          	jal	ra,230006c8 <__adddf3>
2300aa46:	8652                	mv	a2,s4
2300aa48:	86d6                	mv	a3,s5
2300aa4a:	8baa                	mv	s7,a0
2300aa4c:	8b2e                	mv	s6,a1
2300aa4e:	c53f60ef          	jal	ra,230016a0 <__gedf2>
2300aa52:	02a04d63          	bgtz	a0,2300aa8c <_dtoa_r+0x794>
2300aa56:	8652                	mv	a2,s4
2300aa58:	86d6                	mv	a3,s5
2300aa5a:	855e                	mv	a0,s7
2300aa5c:	85da                	mv	a1,s6
2300aa5e:	b9ff60ef          	jal	ra,230015fc <__eqdf2>
2300aa62:	e509                	bnez	a0,2300aa6c <_dtoa_r+0x774>
2300aa64:	00197913          	andi	s2,s2,1
2300aa68:	02091263          	bnez	s2,2300aa8c <_dtoa_r+0x794>
2300aa6c:	8526                	mv	a0,s1
2300aa6e:	85a2                	mv	a1,s0
2300aa70:	2c9000ef          	jal	ra,2300b538 <_Bfree>
2300aa74:	57e2                	lw	a5,56(sp)
2300aa76:	00098023          	sb	zero,0(s3)
2300aa7a:	001d8513          	addi	a0,s11,1
2300aa7e:	c388                	sw	a0,0(a5)
2300aa80:	5792                	lw	a5,36(sp)
2300aa82:	94078ee3          	beqz	a5,2300a3de <_dtoa_r+0xe6>
2300aa86:	0137a023          	sw	s3,0(a5)
2300aa8a:	ba91                	j	2300a3de <_dtoa_r+0xe6>
2300aa8c:	cc6e                	sw	s11,24(sp)
2300aa8e:	87ce                	mv	a5,s3
2300aa90:	03900713          	li	a4,57
2300aa94:	89be                	mv	s3,a5
2300aa96:	fff7c683          	lbu	a3,-1(a5)
2300aa9a:	17fd                	addi	a5,a5,-1
2300aa9c:	00e69c63          	bne	a3,a4,2300aab4 <_dtoa_r+0x7bc>
2300aaa0:	46b2                	lw	a3,12(sp)
2300aaa2:	fef699e3          	bne	a3,a5,2300aa94 <_dtoa_r+0x79c>
2300aaa6:	4762                	lw	a4,24(sp)
2300aaa8:	0705                	addi	a4,a4,1
2300aaaa:	cc3a                	sw	a4,24(sp)
2300aaac:	03000713          	li	a4,48
2300aab0:	00e68023          	sb	a4,0(a3)
2300aab4:	0007c703          	lbu	a4,0(a5)
2300aab8:	0705                	addi	a4,a4,1
2300aaba:	00e78023          	sb	a4,0(a5)
2300aabe:	bf29                	j	2300a9d8 <_dtoa_r+0x6e0>
2300aac0:	000ba603          	lw	a2,0(s7)
2300aac4:	004ba683          	lw	a3,4(s7)
2300aac8:	0b05                	addi	s6,s6,1
2300aaca:	d33f60ef          	jal	ra,230017fc <__muldf3>
2300aace:	4601                	li	a2,0
2300aad0:	4681                	li	a3,0
2300aad2:	8caa                	mv	s9,a0
2300aad4:	8c2e                	mv	s8,a1
2300aad6:	b27f60ef          	jal	ra,230015fc <__eqdf2>
2300aada:	f515                	bnez	a0,2300aa06 <_dtoa_r+0x70e>
2300aadc:	bf41                	j	2300aa6c <_dtoa_r+0x774>
2300aade:	4772                	lw	a4,28(sp)
2300aae0:	10070063          	beqz	a4,2300abe0 <_dtoa_r+0x8e8>
2300aae4:	46d2                	lw	a3,20(sp)
2300aae6:	4705                	li	a4,1
2300aae8:	0cd74563          	blt	a4,a3,2300abb2 <_dtoa_r+0x8ba>
2300aaec:	4706                	lw	a4,64(sp)
2300aaee:	43378793          	addi	a5,a5,1075
2300aaf2:	e709                	bnez	a4,2300aafc <_dtoa_r+0x804>
2300aaf4:	4766                	lw	a4,88(sp)
2300aaf6:	03600793          	li	a5,54
2300aafa:	8f99                	sub	a5,a5,a4
2300aafc:	8a66                	mv	s4,s9
2300aafe:	8ade                	mv	s5,s7
2300ab00:	4585                	li	a1,1
2300ab02:	8526                	mv	a0,s1
2300ab04:	9bbe                	add	s7,s7,a5
2300ab06:	9c3e                	add	s8,s8,a5
2300ab08:	403000ef          	jal	ra,2300b70a <__i2b>
2300ab0c:	892a                	mv	s2,a0
2300ab0e:	01505e63          	blez	s5,2300ab2a <_dtoa_r+0x832>
2300ab12:	01805c63          	blez	s8,2300ab2a <_dtoa_r+0x832>
2300ab16:	87d6                	mv	a5,s5
2300ab18:	015c5363          	bge	s8,s5,2300ab1e <_dtoa_r+0x826>
2300ab1c:	87e2                	mv	a5,s8
2300ab1e:	40fb8bb3          	sub	s7,s7,a5
2300ab22:	40fa8ab3          	sub	s5,s5,a5
2300ab26:	40fc0c33          	sub	s8,s8,a5
2300ab2a:	040c8163          	beqz	s9,2300ab6c <_dtoa_r+0x874>
2300ab2e:	47f2                	lw	a5,28(sp)
2300ab30:	cfc5                	beqz	a5,2300abe8 <_dtoa_r+0x8f0>
2300ab32:	03405463          	blez	s4,2300ab5a <_dtoa_r+0x862>
2300ab36:	85ca                	mv	a1,s2
2300ab38:	8652                	mv	a2,s4
2300ab3a:	8526                	mv	a0,s1
2300ab3c:	587000ef          	jal	ra,2300b8c2 <__pow5mult>
2300ab40:	8622                	mv	a2,s0
2300ab42:	85aa                	mv	a1,a0
2300ab44:	892a                	mv	s2,a0
2300ab46:	8526                	mv	a0,s1
2300ab48:	3fb000ef          	jal	ra,2300b742 <__multiply>
2300ab4c:	cc2a                	sw	a0,24(sp)
2300ab4e:	85a2                	mv	a1,s0
2300ab50:	8526                	mv	a0,s1
2300ab52:	1e7000ef          	jal	ra,2300b538 <_Bfree>
2300ab56:	47e2                	lw	a5,24(sp)
2300ab58:	843e                	mv	s0,a5
2300ab5a:	414c8633          	sub	a2,s9,s4
2300ab5e:	014c8763          	beq	s9,s4,2300ab6c <_dtoa_r+0x874>
2300ab62:	85a2                	mv	a1,s0
2300ab64:	8526                	mv	a0,s1
2300ab66:	55d000ef          	jal	ra,2300b8c2 <__pow5mult>
2300ab6a:	842a                	mv	s0,a0
2300ab6c:	4585                	li	a1,1
2300ab6e:	8526                	mv	a0,s1
2300ab70:	39b000ef          	jal	ra,2300b70a <__i2b>
2300ab74:	57a2                	lw	a5,40(sp)
2300ab76:	8a2a                	mv	s4,a0
2300ab78:	06f05a63          	blez	a5,2300abec <_dtoa_r+0x8f4>
2300ab7c:	863e                	mv	a2,a5
2300ab7e:	85aa                	mv	a1,a0
2300ab80:	8526                	mv	a0,s1
2300ab82:	541000ef          	jal	ra,2300b8c2 <__pow5mult>
2300ab86:	4752                	lw	a4,20(sp)
2300ab88:	4785                	li	a5,1
2300ab8a:	8a2a                	mv	s4,a0
2300ab8c:	4c81                	li	s9,0
2300ab8e:	06e7c763          	blt	a5,a4,2300abfc <_dtoa_r+0x904>
2300ab92:	4c81                	li	s9,0
2300ab94:	06099163          	bnez	s3,2300abf6 <_dtoa_r+0x8fe>
2300ab98:	00cb1793          	slli	a5,s6,0xc
2300ab9c:	efa9                	bnez	a5,2300abf6 <_dtoa_r+0x8fe>
2300ab9e:	7ff005b7          	lui	a1,0x7ff00
2300aba2:	00bb7b33          	and	s6,s6,a1
2300aba6:	040b0863          	beqz	s6,2300abf6 <_dtoa_r+0x8fe>
2300abaa:	0b85                	addi	s7,s7,1
2300abac:	0c05                	addi	s8,s8,1
2300abae:	4c85                	li	s9,1
2300abb0:	a099                	j	2300abf6 <_dtoa_r+0x8fe>
2300abb2:	fffd0a13          	addi	s4,s10,-1
2300abb6:	014cca63          	blt	s9,s4,2300abca <_dtoa_r+0x8d2>
2300abba:	414c8a33          	sub	s4,s9,s4
2300abbe:	000d5e63          	bgez	s10,2300abda <_dtoa_r+0x8e2>
2300abc2:	41ab8ab3          	sub	s5,s7,s10
2300abc6:	4781                	li	a5,0
2300abc8:	bf25                	j	2300ab00 <_dtoa_r+0x808>
2300abca:	57a2                	lw	a5,40(sp)
2300abcc:	419a0cb3          	sub	s9,s4,s9
2300abd0:	97e6                	add	a5,a5,s9
2300abd2:	d43e                	sw	a5,40(sp)
2300abd4:	8cd2                	mv	s9,s4
2300abd6:	4a01                	li	s4,0
2300abd8:	b7dd                	j	2300abbe <_dtoa_r+0x8c6>
2300abda:	8ade                	mv	s5,s7
2300abdc:	87ea                	mv	a5,s10
2300abde:	b70d                	j	2300ab00 <_dtoa_r+0x808>
2300abe0:	8a66                	mv	s4,s9
2300abe2:	8ade                	mv	s5,s7
2300abe4:	4901                	li	s2,0
2300abe6:	b725                	j	2300ab0e <_dtoa_r+0x816>
2300abe8:	8666                	mv	a2,s9
2300abea:	bfa5                	j	2300ab62 <_dtoa_r+0x86a>
2300abec:	4752                	lw	a4,20(sp)
2300abee:	4785                	li	a5,1
2300abf0:	4c81                	li	s9,0
2300abf2:	fae7d0e3          	bge	a5,a4,2300ab92 <_dtoa_r+0x89a>
2300abf6:	57a2                	lw	a5,40(sp)
2300abf8:	4505                	li	a0,1
2300abfa:	cf89                	beqz	a5,2300ac14 <_dtoa_r+0x91c>
2300abfc:	010a2783          	lw	a5,16(s4)
2300ac00:	078d                	addi	a5,a5,3
2300ac02:	078a                	slli	a5,a5,0x2
2300ac04:	97d2                	add	a5,a5,s4
2300ac06:	43c8                	lw	a0,4(a5)
2300ac08:	253000ef          	jal	ra,2300b65a <__hi0bits>
2300ac0c:	02000793          	li	a5,32
2300ac10:	40a78533          	sub	a0,a5,a0
2300ac14:	9562                	add	a0,a0,s8
2300ac16:	897d                	andi	a0,a0,31
2300ac18:	c151                	beqz	a0,2300ac9c <_dtoa_r+0x9a4>
2300ac1a:	02000793          	li	a5,32
2300ac1e:	8f89                	sub	a5,a5,a0
2300ac20:	4711                	li	a4,4
2300ac22:	06f75a63          	bge	a4,a5,2300ac96 <_dtoa_r+0x99e>
2300ac26:	47f1                	li	a5,28
2300ac28:	40a78533          	sub	a0,a5,a0
2300ac2c:	9baa                	add	s7,s7,a0
2300ac2e:	9aaa                	add	s5,s5,a0
2300ac30:	9c2a                	add	s8,s8,a0
2300ac32:	01705863          	blez	s7,2300ac42 <_dtoa_r+0x94a>
2300ac36:	85a2                	mv	a1,s0
2300ac38:	865e                	mv	a2,s7
2300ac3a:	8526                	mv	a0,s1
2300ac3c:	561000ef          	jal	ra,2300b99c <__lshift>
2300ac40:	842a                	mv	s0,a0
2300ac42:	01805863          	blez	s8,2300ac52 <_dtoa_r+0x95a>
2300ac46:	85d2                	mv	a1,s4
2300ac48:	8662                	mv	a2,s8
2300ac4a:	8526                	mv	a0,s1
2300ac4c:	551000ef          	jal	ra,2300b99c <__lshift>
2300ac50:	8a2a                	mv	s4,a0
2300ac52:	57d2                	lw	a5,52(sp)
2300ac54:	c7b1                	beqz	a5,2300aca0 <_dtoa_r+0x9a8>
2300ac56:	85d2                	mv	a1,s4
2300ac58:	8522                	mv	a0,s0
2300ac5a:	647000ef          	jal	ra,2300baa0 <__mcmp>
2300ac5e:	04055163          	bgez	a0,2300aca0 <_dtoa_r+0x9a8>
2300ac62:	85a2                	mv	a1,s0
2300ac64:	4681                	li	a3,0
2300ac66:	4629                	li	a2,10
2300ac68:	8526                	mv	a0,s1
2300ac6a:	131000ef          	jal	ra,2300b59a <__multadd>
2300ac6e:	47f2                	lw	a5,28(sp)
2300ac70:	1dfd                	addi	s11,s11,-1
2300ac72:	842a                	mv	s0,a0
2300ac74:	28078d63          	beqz	a5,2300af0e <_dtoa_r+0xc16>
2300ac78:	85ca                	mv	a1,s2
2300ac7a:	4681                	li	a3,0
2300ac7c:	4629                	li	a2,10
2300ac7e:	8526                	mv	a0,s1
2300ac80:	11b000ef          	jal	ra,2300b59a <__multadd>
2300ac84:	47c2                	lw	a5,16(sp)
2300ac86:	892a                	mv	s2,a0
2300ac88:	08f04563          	bgtz	a5,2300ad12 <_dtoa_r+0xa1a>
2300ac8c:	4752                	lw	a4,20(sp)
2300ac8e:	4789                	li	a5,2
2300ac90:	00e7cf63          	blt	a5,a4,2300acae <_dtoa_r+0x9b6>
2300ac94:	a8bd                	j	2300ad12 <_dtoa_r+0xa1a>
2300ac96:	f8e78ee3          	beq	a5,a4,2300ac32 <_dtoa_r+0x93a>
2300ac9a:	853e                	mv	a0,a5
2300ac9c:	0571                	addi	a0,a0,28
2300ac9e:	b779                	j	2300ac2c <_dtoa_r+0x934>
2300aca0:	07a04563          	bgtz	s10,2300ad0a <_dtoa_r+0xa12>
2300aca4:	4752                	lw	a4,20(sp)
2300aca6:	4789                	li	a5,2
2300aca8:	06e7d163          	bge	a5,a4,2300ad0a <_dtoa_r+0xa12>
2300acac:	c86a                	sw	s10,16(sp)
2300acae:	47c2                	lw	a5,16(sp)
2300acb0:	ef91                	bnez	a5,2300accc <_dtoa_r+0x9d4>
2300acb2:	85d2                	mv	a1,s4
2300acb4:	4681                	li	a3,0
2300acb6:	4615                	li	a2,5
2300acb8:	8526                	mv	a0,s1
2300acba:	0e1000ef          	jal	ra,2300b59a <__multadd>
2300acbe:	8a2a                	mv	s4,a0
2300acc0:	85aa                	mv	a1,a0
2300acc2:	8522                	mv	a0,s0
2300acc4:	5dd000ef          	jal	ra,2300baa0 <__mcmp>
2300acc8:	aea04ce3          	bgtz	a0,2300a7c0 <_dtoa_r+0x4c8>
2300accc:	5782                	lw	a5,32(sp)
2300acce:	49b2                	lw	s3,12(sp)
2300acd0:	fff7cd93          	not	s11,a5
2300acd4:	4b01                	li	s6,0
2300acd6:	85d2                	mv	a1,s4
2300acd8:	8526                	mv	a0,s1
2300acda:	05f000ef          	jal	ra,2300b538 <_Bfree>
2300acde:	d80907e3          	beqz	s2,2300aa6c <_dtoa_r+0x774>
2300ace2:	000b0863          	beqz	s6,2300acf2 <_dtoa_r+0x9fa>
2300ace6:	012b0663          	beq	s6,s2,2300acf2 <_dtoa_r+0x9fa>
2300acea:	85da                	mv	a1,s6
2300acec:	8526                	mv	a0,s1
2300acee:	04b000ef          	jal	ra,2300b538 <_Bfree>
2300acf2:	85ca                	mv	a1,s2
2300acf4:	8526                	mv	a0,s1
2300acf6:	043000ef          	jal	ra,2300b538 <_Bfree>
2300acfa:	bb8d                	j	2300aa6c <_dtoa_r+0x774>
2300acfc:	4a01                	li	s4,0
2300acfe:	4901                	li	s2,0
2300ad00:	b7f1                	j	2300accc <_dtoa_r+0x9d4>
2300ad02:	4de2                	lw	s11,24(sp)
2300ad04:	4a01                	li	s4,0
2300ad06:	4901                	li	s2,0
2300ad08:	bc65                	j	2300a7c0 <_dtoa_r+0x4c8>
2300ad0a:	47f2                	lw	a5,28(sp)
2300ad0c:	c86a                	sw	s10,16(sp)
2300ad0e:	20078763          	beqz	a5,2300af1c <_dtoa_r+0xc24>
2300ad12:	01505863          	blez	s5,2300ad22 <_dtoa_r+0xa2a>
2300ad16:	85ca                	mv	a1,s2
2300ad18:	8656                	mv	a2,s5
2300ad1a:	8526                	mv	a0,s1
2300ad1c:	481000ef          	jal	ra,2300b99c <__lshift>
2300ad20:	892a                	mv	s2,a0
2300ad22:	854a                	mv	a0,s2
2300ad24:	040c8063          	beqz	s9,2300ad64 <_dtoa_r+0xa6c>
2300ad28:	00492583          	lw	a1,4(s2)
2300ad2c:	8526                	mv	a0,s1
2300ad2e:	75c000ef          	jal	ra,2300b48a <_Balloc>
2300ad32:	8aaa                	mv	s5,a0
2300ad34:	e911                	bnez	a0,2300ad48 <_dtoa_r+0xa50>
2300ad36:	00004697          	auipc	a3,0x4
2300ad3a:	52a68693          	addi	a3,a3,1322 # 2300f260 <CSWTCH.19+0x17c>
2300ad3e:	4601                	li	a2,0
2300ad40:	2ea00593          	li	a1,746
2300ad44:	e00ff06f          	j	2300a344 <_dtoa_r+0x4c>
2300ad48:	01092603          	lw	a2,16(s2)
2300ad4c:	00c90593          	addi	a1,s2,12
2300ad50:	0531                	addi	a0,a0,12
2300ad52:	0609                	addi	a2,a2,2
2300ad54:	060a                	slli	a2,a2,0x2
2300ad56:	e32fe0ef          	jal	ra,23009388 <memcpy>
2300ad5a:	4605                	li	a2,1
2300ad5c:	85d6                	mv	a1,s5
2300ad5e:	8526                	mv	a0,s1
2300ad60:	43d000ef          	jal	ra,2300b99c <__lshift>
2300ad64:	47b2                	lw	a5,12(sp)
2300ad66:	4742                	lw	a4,16(sp)
2300ad68:	8b4a                	mv	s6,s2
2300ad6a:	00178c13          	addi	s8,a5,1
2300ad6e:	97ba                	add	a5,a5,a4
2300ad70:	cc3e                	sw	a5,24(sp)
2300ad72:	0019f793          	andi	a5,s3,1
2300ad76:	892a                	mv	s2,a0
2300ad78:	c83e                	sw	a5,16(sp)
2300ad7a:	85d2                	mv	a1,s4
2300ad7c:	8522                	mv	a0,s0
2300ad7e:	c4eff0ef          	jal	ra,2300a1cc <quorem>
2300ad82:	85da                	mv	a1,s6
2300ad84:	8caa                	mv	s9,a0
2300ad86:	03050a93          	addi	s5,a0,48
2300ad8a:	8522                	mv	a0,s0
2300ad8c:	515000ef          	jal	ra,2300baa0 <__mcmp>
2300ad90:	85d2                	mv	a1,s4
2300ad92:	8baa                	mv	s7,a0
2300ad94:	864a                	mv	a2,s2
2300ad96:	8526                	mv	a0,s1
2300ad98:	53f000ef          	jal	ra,2300bad6 <__mdiff>
2300ad9c:	4554                	lw	a3,12(a0)
2300ad9e:	fffc0d13          	addi	s10,s8,-1
2300ada2:	85aa                	mv	a1,a0
2300ada4:	4705                	li	a4,1
2300ada6:	e699                	bnez	a3,2300adb4 <_dtoa_r+0xabc>
2300ada8:	ce2a                	sw	a0,28(sp)
2300adaa:	8522                	mv	a0,s0
2300adac:	4f5000ef          	jal	ra,2300baa0 <__mcmp>
2300adb0:	45f2                	lw	a1,28(sp)
2300adb2:	872a                	mv	a4,a0
2300adb4:	8526                	mv	a0,s1
2300adb6:	ce3a                	sw	a4,28(sp)
2300adb8:	780000ef          	jal	ra,2300b538 <_Bfree>
2300adbc:	47d2                	lw	a5,20(sp)
2300adbe:	4772                	lw	a4,28(sp)
2300adc0:	89e2                	mv	s3,s8
2300adc2:	00e7e6b3          	or	a3,a5,a4
2300adc6:	47c2                	lw	a5,16(sp)
2300adc8:	8edd                	or	a3,a3,a5
2300adca:	ee81                	bnez	a3,2300ade2 <_dtoa_r+0xaea>
2300adcc:	03900713          	li	a4,57
2300add0:	04ea8863          	beq	s5,a4,2300ae20 <_dtoa_r+0xb28>
2300add4:	01705463          	blez	s7,2300addc <_dtoa_r+0xae4>
2300add8:	031c8a93          	addi	s5,s9,49
2300addc:	015d0023          	sb	s5,0(s10)
2300ade0:	bddd                	j	2300acd6 <_dtoa_r+0x9de>
2300ade2:	000bca63          	bltz	s7,2300adf6 <_dtoa_r+0xafe>
2300ade6:	47d2                	lw	a5,20(sp)
2300ade8:	0177ebb3          	or	s7,a5,s7
2300adec:	47c2                	lw	a5,16(sp)
2300adee:	00fbebb3          	or	s7,s7,a5
2300adf2:	040b9863          	bnez	s7,2300ae42 <_dtoa_r+0xb4a>
2300adf6:	fee053e3          	blez	a4,2300addc <_dtoa_r+0xae4>
2300adfa:	85a2                	mv	a1,s0
2300adfc:	4605                	li	a2,1
2300adfe:	8526                	mv	a0,s1
2300ae00:	39d000ef          	jal	ra,2300b99c <__lshift>
2300ae04:	85d2                	mv	a1,s4
2300ae06:	842a                	mv	s0,a0
2300ae08:	499000ef          	jal	ra,2300baa0 <__mcmp>
2300ae0c:	00a04663          	bgtz	a0,2300ae18 <_dtoa_r+0xb20>
2300ae10:	f571                	bnez	a0,2300addc <_dtoa_r+0xae4>
2300ae12:	001af713          	andi	a4,s5,1
2300ae16:	d379                	beqz	a4,2300addc <_dtoa_r+0xae4>
2300ae18:	03900713          	li	a4,57
2300ae1c:	faea9ee3          	bne	s5,a4,2300add8 <_dtoa_r+0xae0>
2300ae20:	03900793          	li	a5,57
2300ae24:	00fd0023          	sb	a5,0(s10)
2300ae28:	87ce                	mv	a5,s3
2300ae2a:	03900693          	li	a3,57
2300ae2e:	89be                	mv	s3,a5
2300ae30:	fff9c703          	lbu	a4,-1(s3)
2300ae34:	17fd                	addi	a5,a5,-1
2300ae36:	0ad70563          	beq	a4,a3,2300aee0 <_dtoa_r+0xbe8>
2300ae3a:	0705                	addi	a4,a4,1
2300ae3c:	00e78023          	sb	a4,0(a5)
2300ae40:	bd59                	j	2300acd6 <_dtoa_r+0x9de>
2300ae42:	00e05b63          	blez	a4,2300ae58 <_dtoa_r+0xb60>
2300ae46:	03900713          	li	a4,57
2300ae4a:	fcea8be3          	beq	s5,a4,2300ae20 <_dtoa_r+0xb28>
2300ae4e:	001a8793          	addi	a5,s5,1
2300ae52:	00fd0023          	sb	a5,0(s10)
2300ae56:	b541                	j	2300acd6 <_dtoa_r+0x9de>
2300ae58:	47e2                	lw	a5,24(sp)
2300ae5a:	ff5c0fa3          	sb	s5,-1(s8)
2300ae5e:	05878863          	beq	a5,s8,2300aeae <_dtoa_r+0xbb6>
2300ae62:	85a2                	mv	a1,s0
2300ae64:	4681                	li	a3,0
2300ae66:	4629                	li	a2,10
2300ae68:	8526                	mv	a0,s1
2300ae6a:	730000ef          	jal	ra,2300b59a <__multadd>
2300ae6e:	842a                	mv	s0,a0
2300ae70:	4681                	li	a3,0
2300ae72:	4629                	li	a2,10
2300ae74:	85da                	mv	a1,s6
2300ae76:	8526                	mv	a0,s1
2300ae78:	012b1863          	bne	s6,s2,2300ae88 <_dtoa_r+0xb90>
2300ae7c:	71e000ef          	jal	ra,2300b59a <__multadd>
2300ae80:	8b2a                	mv	s6,a0
2300ae82:	892a                	mv	s2,a0
2300ae84:	0c05                	addi	s8,s8,1
2300ae86:	bdd5                	j	2300ad7a <_dtoa_r+0xa82>
2300ae88:	712000ef          	jal	ra,2300b59a <__multadd>
2300ae8c:	85ca                	mv	a1,s2
2300ae8e:	8b2a                	mv	s6,a0
2300ae90:	4681                	li	a3,0
2300ae92:	4629                	li	a2,10
2300ae94:	8526                	mv	a0,s1
2300ae96:	704000ef          	jal	ra,2300b59a <__multadd>
2300ae9a:	892a                	mv	s2,a0
2300ae9c:	b7e5                	j	2300ae84 <_dtoa_r+0xb8c>
2300ae9e:	47c2                	lw	a5,16(sp)
2300aea0:	4985                	li	s3,1
2300aea2:	00f05363          	blez	a5,2300aea8 <_dtoa_r+0xbb0>
2300aea6:	89be                	mv	s3,a5
2300aea8:	47b2                	lw	a5,12(sp)
2300aeaa:	4b01                	li	s6,0
2300aeac:	99be                	add	s3,s3,a5
2300aeae:	85a2                	mv	a1,s0
2300aeb0:	4605                	li	a2,1
2300aeb2:	8526                	mv	a0,s1
2300aeb4:	2e9000ef          	jal	ra,2300b99c <__lshift>
2300aeb8:	85d2                	mv	a1,s4
2300aeba:	842a                	mv	s0,a0
2300aebc:	3e5000ef          	jal	ra,2300baa0 <__mcmp>
2300aec0:	f6a044e3          	bgtz	a0,2300ae28 <_dtoa_r+0xb30>
2300aec4:	e501                	bnez	a0,2300aecc <_dtoa_r+0xbd4>
2300aec6:	001af793          	andi	a5,s5,1
2300aeca:	ffb9                	bnez	a5,2300ae28 <_dtoa_r+0xb30>
2300aecc:	87ce                	mv	a5,s3
2300aece:	03000713          	li	a4,48
2300aed2:	89be                	mv	s3,a5
2300aed4:	fff7c683          	lbu	a3,-1(a5)
2300aed8:	17fd                	addi	a5,a5,-1
2300aeda:	fee68ce3          	beq	a3,a4,2300aed2 <_dtoa_r+0xbda>
2300aede:	bbe5                	j	2300acd6 <_dtoa_r+0x9de>
2300aee0:	4732                	lw	a4,12(sp)
2300aee2:	f4f716e3          	bne	a4,a5,2300ae2e <_dtoa_r+0xb36>
2300aee6:	03100793          	li	a5,49
2300aeea:	0d85                	addi	s11,s11,1
2300aeec:	00f70023          	sb	a5,0(a4)
2300aef0:	b3dd                	j	2300acd6 <_dtoa_r+0x9de>
2300aef2:	5712                	lw	a4,36(sp)
2300aef4:	00004797          	auipc	a5,0x4
2300aef8:	28c78793          	addi	a5,a5,652 # 2300f180 <CSWTCH.19+0x9c>
2300aefc:	c63e                	sw	a5,12(sp)
2300aefe:	00004797          	auipc	a5,0x4
2300af02:	28a78793          	addi	a5,a5,650 # 2300f188 <CSWTCH.19+0xa4>
2300af06:	cc071a63          	bnez	a4,2300a3da <_dtoa_r+0xe2>
2300af0a:	cd4ff06f          	j	2300a3de <_dtoa_r+0xe6>
2300af0e:	47c2                	lw	a5,16(sp)
2300af10:	00f04663          	bgtz	a5,2300af1c <_dtoa_r+0xc24>
2300af14:	4752                	lw	a4,20(sp)
2300af16:	4789                	li	a5,2
2300af18:	d8e7cbe3          	blt	a5,a4,2300acae <_dtoa_r+0x9b6>
2300af1c:	4981                	li	s3,0
2300af1e:	85d2                	mv	a1,s4
2300af20:	8522                	mv	a0,s0
2300af22:	aaaff0ef          	jal	ra,2300a1cc <quorem>
2300af26:	47b2                	lw	a5,12(sp)
2300af28:	03050a93          	addi	s5,a0,48
2300af2c:	01378733          	add	a4,a5,s3
2300af30:	47c2                	lw	a5,16(sp)
2300af32:	01570023          	sb	s5,0(a4)
2300af36:	0985                	addi	s3,s3,1
2300af38:	f6f9d3e3          	bge	s3,a5,2300ae9e <_dtoa_r+0xba6>
2300af3c:	85a2                	mv	a1,s0
2300af3e:	4681                	li	a3,0
2300af40:	4629                	li	a2,10
2300af42:	8526                	mv	a0,s1
2300af44:	656000ef          	jal	ra,2300b59a <__multadd>
2300af48:	842a                	mv	s0,a0
2300af4a:	bfd1                	j	2300af1e <_dtoa_r+0xc26>

2300af4c <__sflush_r>:
2300af4c:	00c5d783          	lhu	a5,12(a1) # 7ff0000c <__HeapLimit+0x3ded000c>
2300af50:	1101                	addi	sp,sp,-32
2300af52:	cc22                	sw	s0,24(sp)
2300af54:	ca26                	sw	s1,20(sp)
2300af56:	ce06                	sw	ra,28(sp)
2300af58:	c84a                	sw	s2,16(sp)
2300af5a:	c64e                	sw	s3,12(sp)
2300af5c:	0087f713          	andi	a4,a5,8
2300af60:	84aa                	mv	s1,a0
2300af62:	842e                	mv	s0,a1
2300af64:	e37d                	bnez	a4,2300b04a <__sflush_r+0xfe>
2300af66:	41d8                	lw	a4,4(a1)
2300af68:	00e04763          	bgtz	a4,2300af76 <__sflush_r+0x2a>
2300af6c:	41b8                	lw	a4,64(a1)
2300af6e:	00e04463          	bgtz	a4,2300af76 <__sflush_r+0x2a>
2300af72:	4501                	li	a0,0
2300af74:	a87d                	j	2300b032 <__sflush_r+0xe6>
2300af76:	5458                	lw	a4,44(s0)
2300af78:	df6d                	beqz	a4,2300af72 <__sflush_r+0x26>
2300af7a:	6685                	lui	a3,0x1
2300af7c:	0004a903          	lw	s2,0(s1)
2300af80:	8ff5                	and	a5,a5,a3
2300af82:	0004a023          	sw	zero,0(s1)
2300af86:	cfad                	beqz	a5,2300b000 <__sflush_r+0xb4>
2300af88:	4868                	lw	a0,84(s0)
2300af8a:	00c45783          	lhu	a5,12(s0)
2300af8e:	8b91                	andi	a5,a5,4
2300af90:	c799                	beqz	a5,2300af9e <__sflush_r+0x52>
2300af92:	405c                	lw	a5,4(s0)
2300af94:	8d1d                	sub	a0,a0,a5
2300af96:	585c                	lw	a5,52(s0)
2300af98:	c399                	beqz	a5,2300af9e <__sflush_r+0x52>
2300af9a:	403c                	lw	a5,64(s0)
2300af9c:	8d1d                	sub	a0,a0,a5
2300af9e:	545c                	lw	a5,44(s0)
2300afa0:	500c                	lw	a1,32(s0)
2300afa2:	862a                	mv	a2,a0
2300afa4:	4681                	li	a3,0
2300afa6:	8526                	mv	a0,s1
2300afa8:	9782                	jalr	a5
2300afaa:	57fd                	li	a5,-1
2300afac:	00c45703          	lhu	a4,12(s0)
2300afb0:	00f51d63          	bne	a0,a5,2300afca <__sflush_r+0x7e>
2300afb4:	4094                	lw	a3,0(s1)
2300afb6:	47f5                	li	a5,29
2300afb8:	08d7e463          	bltu	a5,a3,2300b040 <__sflush_r+0xf4>
2300afbc:	204007b7          	lui	a5,0x20400
2300afc0:	0785                	addi	a5,a5,1
2300afc2:	00d7d7b3          	srl	a5,a5,a3
2300afc6:	8b85                	andi	a5,a5,1
2300afc8:	cfa5                	beqz	a5,2300b040 <__sflush_r+0xf4>
2300afca:	481c                	lw	a5,16(s0)
2300afcc:	00042223          	sw	zero,4(s0)
2300afd0:	c01c                	sw	a5,0(s0)
2300afd2:	6785                	lui	a5,0x1
2300afd4:	8f7d                	and	a4,a4,a5
2300afd6:	c719                	beqz	a4,2300afe4 <__sflush_r+0x98>
2300afd8:	57fd                	li	a5,-1
2300afda:	00f51463          	bne	a0,a5,2300afe2 <__sflush_r+0x96>
2300afde:	409c                	lw	a5,0(s1)
2300afe0:	e391                	bnez	a5,2300afe4 <__sflush_r+0x98>
2300afe2:	c868                	sw	a0,84(s0)
2300afe4:	584c                	lw	a1,52(s0)
2300afe6:	0124a023          	sw	s2,0(s1)
2300afea:	d5c1                	beqz	a1,2300af72 <__sflush_r+0x26>
2300afec:	04440793          	addi	a5,s0,68
2300aff0:	00f58563          	beq	a1,a5,2300affa <__sflush_r+0xae>
2300aff4:	8526                	mv	a0,s1
2300aff6:	cadf80ef          	jal	ra,23003ca2 <_free_r>
2300affa:	02042a23          	sw	zero,52(s0)
2300affe:	bf95                	j	2300af72 <__sflush_r+0x26>
2300b000:	500c                	lw	a1,32(s0)
2300b002:	4685                	li	a3,1
2300b004:	4601                	li	a2,0
2300b006:	8526                	mv	a0,s1
2300b008:	9702                	jalr	a4
2300b00a:	57fd                	li	a5,-1
2300b00c:	f6f51fe3          	bne	a0,a5,2300af8a <__sflush_r+0x3e>
2300b010:	409c                	lw	a5,0(s1)
2300b012:	dfa5                	beqz	a5,2300af8a <__sflush_r+0x3e>
2300b014:	4775                	li	a4,29
2300b016:	00e78563          	beq	a5,a4,2300b020 <__sflush_r+0xd4>
2300b01a:	4759                	li	a4,22
2300b01c:	00e79563          	bne	a5,a4,2300b026 <__sflush_r+0xda>
2300b020:	0124a023          	sw	s2,0(s1)
2300b024:	b7b9                	j	2300af72 <__sflush_r+0x26>
2300b026:	00c45783          	lhu	a5,12(s0)
2300b02a:	0407e793          	ori	a5,a5,64
2300b02e:	00f41623          	sh	a5,12(s0)
2300b032:	40f2                	lw	ra,28(sp)
2300b034:	4462                	lw	s0,24(sp)
2300b036:	44d2                	lw	s1,20(sp)
2300b038:	4942                	lw	s2,16(sp)
2300b03a:	49b2                	lw	s3,12(sp)
2300b03c:	6105                	addi	sp,sp,32
2300b03e:	8082                	ret
2300b040:	04076713          	ori	a4,a4,64
2300b044:	00e41623          	sh	a4,12(s0)
2300b048:	b7ed                	j	2300b032 <__sflush_r+0xe6>
2300b04a:	0105a983          	lw	s3,16(a1)
2300b04e:	f20982e3          	beqz	s3,2300af72 <__sflush_r+0x26>
2300b052:	0005a903          	lw	s2,0(a1)
2300b056:	8b8d                	andi	a5,a5,3
2300b058:	0135a023          	sw	s3,0(a1)
2300b05c:	41390933          	sub	s2,s2,s3
2300b060:	4701                	li	a4,0
2300b062:	e391                	bnez	a5,2300b066 <__sflush_r+0x11a>
2300b064:	49d8                	lw	a4,20(a1)
2300b066:	c418                	sw	a4,8(s0)
2300b068:	f12055e3          	blez	s2,2300af72 <__sflush_r+0x26>
2300b06c:	541c                	lw	a5,40(s0)
2300b06e:	500c                	lw	a1,32(s0)
2300b070:	86ca                	mv	a3,s2
2300b072:	864e                	mv	a2,s3
2300b074:	8526                	mv	a0,s1
2300b076:	9782                	jalr	a5
2300b078:	00a04a63          	bgtz	a0,2300b08c <__sflush_r+0x140>
2300b07c:	00c45783          	lhu	a5,12(s0)
2300b080:	557d                	li	a0,-1
2300b082:	0407e793          	ori	a5,a5,64
2300b086:	00f41623          	sh	a5,12(s0)
2300b08a:	b765                	j	2300b032 <__sflush_r+0xe6>
2300b08c:	99aa                	add	s3,s3,a0
2300b08e:	40a90933          	sub	s2,s2,a0
2300b092:	bfd9                	j	2300b068 <__sflush_r+0x11c>

2300b094 <_fflush_r>:
2300b094:	499c                	lw	a5,16(a1)
2300b096:	c3a5                	beqz	a5,2300b0f6 <_fflush_r+0x62>
2300b098:	1101                	addi	sp,sp,-32
2300b09a:	cc22                	sw	s0,24(sp)
2300b09c:	ce06                	sw	ra,28(sp)
2300b09e:	842a                	mv	s0,a0
2300b0a0:	c511                	beqz	a0,2300b0ac <_fflush_r+0x18>
2300b0a2:	4d1c                	lw	a5,24(a0)
2300b0a4:	e781                	bnez	a5,2300b0ac <_fflush_r+0x18>
2300b0a6:	c62e                	sw	a1,12(sp)
2300b0a8:	2239                	jal	2300b1b6 <__sinit>
2300b0aa:	45b2                	lw	a1,12(sp)
2300b0ac:	00004797          	auipc	a5,0x4
2300b0b0:	1e878793          	addi	a5,a5,488 # 2300f294 <__sf_fake_stdin>
2300b0b4:	00f59c63          	bne	a1,a5,2300b0cc <_fflush_r+0x38>
2300b0b8:	404c                	lw	a1,4(s0)
2300b0ba:	00c59783          	lh	a5,12(a1)
2300b0be:	c79d                	beqz	a5,2300b0ec <_fflush_r+0x58>
2300b0c0:	8522                	mv	a0,s0
2300b0c2:	4462                	lw	s0,24(sp)
2300b0c4:	40f2                	lw	ra,28(sp)
2300b0c6:	6105                	addi	sp,sp,32
2300b0c8:	e85ff06f          	j	2300af4c <__sflush_r>
2300b0cc:	00004797          	auipc	a5,0x4
2300b0d0:	1e878793          	addi	a5,a5,488 # 2300f2b4 <__sf_fake_stdout>
2300b0d4:	00f59463          	bne	a1,a5,2300b0dc <_fflush_r+0x48>
2300b0d8:	440c                	lw	a1,8(s0)
2300b0da:	b7c5                	j	2300b0ba <_fflush_r+0x26>
2300b0dc:	00004797          	auipc	a5,0x4
2300b0e0:	19878793          	addi	a5,a5,408 # 2300f274 <__sf_fake_stderr>
2300b0e4:	fcf59be3          	bne	a1,a5,2300b0ba <_fflush_r+0x26>
2300b0e8:	444c                	lw	a1,12(s0)
2300b0ea:	bfc1                	j	2300b0ba <_fflush_r+0x26>
2300b0ec:	40f2                	lw	ra,28(sp)
2300b0ee:	4462                	lw	s0,24(sp)
2300b0f0:	4501                	li	a0,0
2300b0f2:	6105                	addi	sp,sp,32
2300b0f4:	8082                	ret
2300b0f6:	4501                	li	a0,0
2300b0f8:	8082                	ret

2300b0fa <std>:
2300b0fa:	1141                	addi	sp,sp,-16
2300b0fc:	c422                	sw	s0,8(sp)
2300b0fe:	c606                	sw	ra,12(sp)
2300b100:	842a                	mv	s0,a0
2300b102:	00b51623          	sh	a1,12(a0)
2300b106:	00c51723          	sh	a2,14(a0)
2300b10a:	00052023          	sw	zero,0(a0)
2300b10e:	00052223          	sw	zero,4(a0)
2300b112:	00052423          	sw	zero,8(a0)
2300b116:	06052223          	sw	zero,100(a0)
2300b11a:	00052823          	sw	zero,16(a0)
2300b11e:	00052a23          	sw	zero,20(a0)
2300b122:	00052c23          	sw	zero,24(a0)
2300b126:	4621                	li	a2,8
2300b128:	4581                	li	a1,0
2300b12a:	05c50513          	addi	a0,a0,92
2300b12e:	956f50ef          	jal	ra,23000284 <memset>
2300b132:	00001797          	auipc	a5,0x1
2300b136:	26678793          	addi	a5,a5,614 # 2300c398 <__sread>
2300b13a:	d05c                	sw	a5,36(s0)
2300b13c:	00001797          	auipc	a5,0x1
2300b140:	28e78793          	addi	a5,a5,654 # 2300c3ca <__swrite>
2300b144:	d41c                	sw	a5,40(s0)
2300b146:	00001797          	auipc	a5,0x1
2300b14a:	2d678793          	addi	a5,a5,726 # 2300c41c <__sseek>
2300b14e:	d45c                	sw	a5,44(s0)
2300b150:	00001797          	auipc	a5,0x1
2300b154:	30478793          	addi	a5,a5,772 # 2300c454 <__sclose>
2300b158:	40b2                	lw	ra,12(sp)
2300b15a:	d000                	sw	s0,32(s0)
2300b15c:	d81c                	sw	a5,48(s0)
2300b15e:	4422                	lw	s0,8(sp)
2300b160:	0141                	addi	sp,sp,16
2300b162:	8082                	ret

2300b164 <_cleanup_r>:
2300b164:	00000597          	auipc	a1,0x0
2300b168:	f3058593          	addi	a1,a1,-208 # 2300b094 <_fflush_r>
2300b16c:	aab1                	j	2300b2c8 <_fwalk_reent>

2300b16e <__sfmoreglue>:
2300b16e:	1141                	addi	sp,sp,-16
2300b170:	c226                	sw	s1,4(sp)
2300b172:	06800613          	li	a2,104
2300b176:	fff58493          	addi	s1,a1,-1
2300b17a:	02c484b3          	mul	s1,s1,a2
2300b17e:	c04a                	sw	s2,0(sp)
2300b180:	892e                	mv	s2,a1
2300b182:	c422                	sw	s0,8(sp)
2300b184:	c606                	sw	ra,12(sp)
2300b186:	07448593          	addi	a1,s1,116
2300b18a:	aa7f80ef          	jal	ra,23003c30 <_malloc_r>
2300b18e:	842a                	mv	s0,a0
2300b190:	cd01                	beqz	a0,2300b1a8 <__sfmoreglue+0x3a>
2300b192:	00052023          	sw	zero,0(a0)
2300b196:	01252223          	sw	s2,4(a0)
2300b19a:	0531                	addi	a0,a0,12
2300b19c:	c408                	sw	a0,8(s0)
2300b19e:	06848613          	addi	a2,s1,104
2300b1a2:	4581                	li	a1,0
2300b1a4:	8e0f50ef          	jal	ra,23000284 <memset>
2300b1a8:	40b2                	lw	ra,12(sp)
2300b1aa:	8522                	mv	a0,s0
2300b1ac:	4422                	lw	s0,8(sp)
2300b1ae:	4492                	lw	s1,4(sp)
2300b1b0:	4902                	lw	s2,0(sp)
2300b1b2:	0141                	addi	sp,sp,16
2300b1b4:	8082                	ret

2300b1b6 <__sinit>:
2300b1b6:	4d1c                	lw	a5,24(a0)
2300b1b8:	e7b5                	bnez	a5,2300b224 <__sinit+0x6e>
2300b1ba:	1141                	addi	sp,sp,-16
2300b1bc:	c422                	sw	s0,8(sp)
2300b1be:	c606                	sw	ra,12(sp)
2300b1c0:	00000797          	auipc	a5,0x0
2300b1c4:	fa478793          	addi	a5,a5,-92 # 2300b164 <_cleanup_r>
2300b1c8:	d51c                	sw	a5,40(a0)
2300b1ca:	04052423          	sw	zero,72(a0)
2300b1ce:	04052623          	sw	zero,76(a0)
2300b1d2:	04052823          	sw	zero,80(a0)
2300b1d6:	00005797          	auipc	a5,0x5
2300b1da:	aa27a783          	lw	a5,-1374(a5) # 2300fc78 <_global_impure_ptr>
2300b1de:	842a                	mv	s0,a0
2300b1e0:	00f51463          	bne	a0,a5,2300b1e8 <__sinit+0x32>
2300b1e4:	4785                	li	a5,1
2300b1e6:	cd1c                	sw	a5,24(a0)
2300b1e8:	8522                	mv	a0,s0
2300b1ea:	2835                	jal	2300b226 <__sfp>
2300b1ec:	c048                	sw	a0,4(s0)
2300b1ee:	8522                	mv	a0,s0
2300b1f0:	281d                	jal	2300b226 <__sfp>
2300b1f2:	c408                	sw	a0,8(s0)
2300b1f4:	8522                	mv	a0,s0
2300b1f6:	2805                	jal	2300b226 <__sfp>
2300b1f8:	c448                	sw	a0,12(s0)
2300b1fa:	4048                	lw	a0,4(s0)
2300b1fc:	4601                	li	a2,0
2300b1fe:	4591                	li	a1,4
2300b200:	efbff0ef          	jal	ra,2300b0fa <std>
2300b204:	4408                	lw	a0,8(s0)
2300b206:	4605                	li	a2,1
2300b208:	45a5                	li	a1,9
2300b20a:	ef1ff0ef          	jal	ra,2300b0fa <std>
2300b20e:	4448                	lw	a0,12(s0)
2300b210:	4609                	li	a2,2
2300b212:	45c9                	li	a1,18
2300b214:	ee7ff0ef          	jal	ra,2300b0fa <std>
2300b218:	4785                	li	a5,1
2300b21a:	40b2                	lw	ra,12(sp)
2300b21c:	cc1c                	sw	a5,24(s0)
2300b21e:	4422                	lw	s0,8(sp)
2300b220:	0141                	addi	sp,sp,16
2300b222:	8082                	ret
2300b224:	8082                	ret

2300b226 <__sfp>:
2300b226:	1141                	addi	sp,sp,-16
2300b228:	c226                	sw	s1,4(sp)
2300b22a:	00005497          	auipc	s1,0x5
2300b22e:	a4e4a483          	lw	s1,-1458(s1) # 2300fc78 <_global_impure_ptr>
2300b232:	4c9c                	lw	a5,24(s1)
2300b234:	c04a                	sw	s2,0(sp)
2300b236:	c606                	sw	ra,12(sp)
2300b238:	c422                	sw	s0,8(sp)
2300b23a:	892a                	mv	s2,a0
2300b23c:	e781                	bnez	a5,2300b244 <__sfp+0x1e>
2300b23e:	8526                	mv	a0,s1
2300b240:	f77ff0ef          	jal	ra,2300b1b6 <__sinit>
2300b244:	04848493          	addi	s1,s1,72
2300b248:	4480                	lw	s0,8(s1)
2300b24a:	40dc                	lw	a5,4(s1)
2300b24c:	17fd                	addi	a5,a5,-1
2300b24e:	0007d663          	bgez	a5,2300b25a <__sfp+0x34>
2300b252:	409c                	lw	a5,0(s1)
2300b254:	cfb9                	beqz	a5,2300b2b2 <__sfp+0x8c>
2300b256:	4084                	lw	s1,0(s1)
2300b258:	bfc5                	j	2300b248 <__sfp+0x22>
2300b25a:	00c41703          	lh	a4,12(s0)
2300b25e:	e739                	bnez	a4,2300b2ac <__sfp+0x86>
2300b260:	77c1                	lui	a5,0xffff0
2300b262:	0785                	addi	a5,a5,1
2300b264:	06042223          	sw	zero,100(s0)
2300b268:	00042023          	sw	zero,0(s0)
2300b26c:	00042223          	sw	zero,4(s0)
2300b270:	00042423          	sw	zero,8(s0)
2300b274:	c45c                	sw	a5,12(s0)
2300b276:	00042823          	sw	zero,16(s0)
2300b27a:	00042a23          	sw	zero,20(s0)
2300b27e:	00042c23          	sw	zero,24(s0)
2300b282:	4621                	li	a2,8
2300b284:	4581                	li	a1,0
2300b286:	05c40513          	addi	a0,s0,92
2300b28a:	ffbf40ef          	jal	ra,23000284 <memset>
2300b28e:	02042a23          	sw	zero,52(s0)
2300b292:	02042c23          	sw	zero,56(s0)
2300b296:	04042423          	sw	zero,72(s0)
2300b29a:	04042623          	sw	zero,76(s0)
2300b29e:	40b2                	lw	ra,12(sp)
2300b2a0:	8522                	mv	a0,s0
2300b2a2:	4422                	lw	s0,8(sp)
2300b2a4:	4492                	lw	s1,4(sp)
2300b2a6:	4902                	lw	s2,0(sp)
2300b2a8:	0141                	addi	sp,sp,16
2300b2aa:	8082                	ret
2300b2ac:	06840413          	addi	s0,s0,104
2300b2b0:	bf71                	j	2300b24c <__sfp+0x26>
2300b2b2:	4591                	li	a1,4
2300b2b4:	854a                	mv	a0,s2
2300b2b6:	eb9ff0ef          	jal	ra,2300b16e <__sfmoreglue>
2300b2ba:	c088                	sw	a0,0(s1)
2300b2bc:	842a                	mv	s0,a0
2300b2be:	fd41                	bnez	a0,2300b256 <__sfp+0x30>
2300b2c0:	47b1                	li	a5,12
2300b2c2:	00f92023          	sw	a5,0(s2)
2300b2c6:	bfe1                	j	2300b29e <__sfp+0x78>

2300b2c8 <_fwalk_reent>:
2300b2c8:	7179                	addi	sp,sp,-48
2300b2ca:	d422                	sw	s0,40(sp)
2300b2cc:	d04a                	sw	s2,32(sp)
2300b2ce:	ce4e                	sw	s3,28(sp)
2300b2d0:	cc52                	sw	s4,24(sp)
2300b2d2:	c85a                	sw	s6,16(sp)
2300b2d4:	c65e                	sw	s7,12(sp)
2300b2d6:	d606                	sw	ra,44(sp)
2300b2d8:	d226                	sw	s1,36(sp)
2300b2da:	ca56                	sw	s5,20(sp)
2300b2dc:	892a                	mv	s2,a0
2300b2de:	8a2e                	mv	s4,a1
2300b2e0:	04850413          	addi	s0,a0,72
2300b2e4:	4981                	li	s3,0
2300b2e6:	4b05                	li	s6,1
2300b2e8:	5bfd                	li	s7,-1
2300b2ea:	4404                	lw	s1,8(s0)
2300b2ec:	00442a83          	lw	s5,4(s0)
2300b2f0:	1afd                	addi	s5,s5,-1
2300b2f2:	020ad063          	bgez	s5,2300b312 <_fwalk_reent+0x4a>
2300b2f6:	4000                	lw	s0,0(s0)
2300b2f8:	f86d                	bnez	s0,2300b2ea <_fwalk_reent+0x22>
2300b2fa:	50b2                	lw	ra,44(sp)
2300b2fc:	5422                	lw	s0,40(sp)
2300b2fe:	5492                	lw	s1,36(sp)
2300b300:	5902                	lw	s2,32(sp)
2300b302:	4a62                	lw	s4,24(sp)
2300b304:	4ad2                	lw	s5,20(sp)
2300b306:	4b42                	lw	s6,16(sp)
2300b308:	4bb2                	lw	s7,12(sp)
2300b30a:	854e                	mv	a0,s3
2300b30c:	49f2                	lw	s3,28(sp)
2300b30e:	6145                	addi	sp,sp,48
2300b310:	8082                	ret
2300b312:	00c4d783          	lhu	a5,12(s1)
2300b316:	00fb7b63          	bgeu	s6,a5,2300b32c <_fwalk_reent+0x64>
2300b31a:	00e49783          	lh	a5,14(s1)
2300b31e:	01778763          	beq	a5,s7,2300b32c <_fwalk_reent+0x64>
2300b322:	85a6                	mv	a1,s1
2300b324:	854a                	mv	a0,s2
2300b326:	9a02                	jalr	s4
2300b328:	00a9e9b3          	or	s3,s3,a0
2300b32c:	06848493          	addi	s1,s1,104
2300b330:	b7c1                	j	2300b2f0 <_fwalk_reent+0x28>

2300b332 <_localeconv_r>:
2300b332:	d2818513          	addi	a0,gp,-728 # 42016528 <__global_locale+0xf0>
2300b336:	8082                	ret

2300b338 <__swhatbuf_r>:
2300b338:	7159                	addi	sp,sp,-112
2300b33a:	d0ca                	sw	s2,96(sp)
2300b33c:	892e                	mv	s2,a1
2300b33e:	00e59583          	lh	a1,14(a1)
2300b342:	d4a2                	sw	s0,104(sp)
2300b344:	d2a6                	sw	s1,100(sp)
2300b346:	d686                	sw	ra,108(sp)
2300b348:	8432                	mv	s0,a2
2300b34a:	84b6                	mv	s1,a3
2300b34c:	0005dc63          	bgez	a1,2300b364 <__swhatbuf_r+0x2c>
2300b350:	00c91783          	lh	a5,12(s2)
2300b354:	0004a023          	sw	zero,0(s1)
2300b358:	0807f793          	andi	a5,a5,128
2300b35c:	e395                	bnez	a5,2300b380 <__swhatbuf_r+0x48>
2300b35e:	40000793          	li	a5,1024
2300b362:	a00d                	j	2300b384 <__swhatbuf_r+0x4c>
2300b364:	0030                	addi	a2,sp,8
2300b366:	85df80ef          	jal	ra,23003bc2 <_fstat_r>
2300b36a:	fe0543e3          	bltz	a0,2300b350 <__swhatbuf_r+0x18>
2300b36e:	4732                	lw	a4,12(sp)
2300b370:	67bd                	lui	a5,0xf
2300b372:	8ff9                	and	a5,a5,a4
2300b374:	7779                	lui	a4,0xffffe
2300b376:	97ba                	add	a5,a5,a4
2300b378:	0017b793          	seqz	a5,a5
2300b37c:	c09c                	sw	a5,0(s1)
2300b37e:	b7c5                	j	2300b35e <__swhatbuf_r+0x26>
2300b380:	04000793          	li	a5,64
2300b384:	50b6                	lw	ra,108(sp)
2300b386:	c01c                	sw	a5,0(s0)
2300b388:	5426                	lw	s0,104(sp)
2300b38a:	5496                	lw	s1,100(sp)
2300b38c:	5906                	lw	s2,96(sp)
2300b38e:	4501                	li	a0,0
2300b390:	6165                	addi	sp,sp,112
2300b392:	8082                	ret

2300b394 <__smakebuf_r>:
2300b394:	00c5d783          	lhu	a5,12(a1)
2300b398:	1101                	addi	sp,sp,-32
2300b39a:	cc22                	sw	s0,24(sp)
2300b39c:	ce06                	sw	ra,28(sp)
2300b39e:	ca26                	sw	s1,20(sp)
2300b3a0:	c84a                	sw	s2,16(sp)
2300b3a2:	8b89                	andi	a5,a5,2
2300b3a4:	842e                	mv	s0,a1
2300b3a6:	cf89                	beqz	a5,2300b3c0 <__smakebuf_r+0x2c>
2300b3a8:	04740793          	addi	a5,s0,71
2300b3ac:	c01c                	sw	a5,0(s0)
2300b3ae:	c81c                	sw	a5,16(s0)
2300b3b0:	4785                	li	a5,1
2300b3b2:	c85c                	sw	a5,20(s0)
2300b3b4:	40f2                	lw	ra,28(sp)
2300b3b6:	4462                	lw	s0,24(sp)
2300b3b8:	44d2                	lw	s1,20(sp)
2300b3ba:	4942                	lw	s2,16(sp)
2300b3bc:	6105                	addi	sp,sp,32
2300b3be:	8082                	ret
2300b3c0:	0074                	addi	a3,sp,12
2300b3c2:	0030                	addi	a2,sp,8
2300b3c4:	892a                	mv	s2,a0
2300b3c6:	f73ff0ef          	jal	ra,2300b338 <__swhatbuf_r>
2300b3ca:	45a2                	lw	a1,8(sp)
2300b3cc:	84aa                	mv	s1,a0
2300b3ce:	854a                	mv	a0,s2
2300b3d0:	861f80ef          	jal	ra,23003c30 <_malloc_r>
2300b3d4:	ed01                	bnez	a0,2300b3ec <__smakebuf_r+0x58>
2300b3d6:	00c41783          	lh	a5,12(s0)
2300b3da:	2007f713          	andi	a4,a5,512
2300b3de:	fb79                	bnez	a4,2300b3b4 <__smakebuf_r+0x20>
2300b3e0:	9bf1                	andi	a5,a5,-4
2300b3e2:	0027e793          	ori	a5,a5,2
2300b3e6:	00f41623          	sh	a5,12(s0)
2300b3ea:	bf7d                	j	2300b3a8 <__smakebuf_r+0x14>
2300b3ec:	00000797          	auipc	a5,0x0
2300b3f0:	d7878793          	addi	a5,a5,-648 # 2300b164 <_cleanup_r>
2300b3f4:	02f92423          	sw	a5,40(s2)
2300b3f8:	00c45783          	lhu	a5,12(s0)
2300b3fc:	c008                	sw	a0,0(s0)
2300b3fe:	c808                	sw	a0,16(s0)
2300b400:	0807e793          	ori	a5,a5,128
2300b404:	00f41623          	sh	a5,12(s0)
2300b408:	47a2                	lw	a5,8(sp)
2300b40a:	c85c                	sw	a5,20(s0)
2300b40c:	47b2                	lw	a5,12(sp)
2300b40e:	cf91                	beqz	a5,2300b42a <__smakebuf_r+0x96>
2300b410:	00e41583          	lh	a1,14(s0)
2300b414:	854a                	mv	a0,s2
2300b416:	fb6f80ef          	jal	ra,23003bcc <_isatty_r>
2300b41a:	c901                	beqz	a0,2300b42a <__smakebuf_r+0x96>
2300b41c:	00c45783          	lhu	a5,12(s0)
2300b420:	9bf1                	andi	a5,a5,-4
2300b422:	0017e793          	ori	a5,a5,1
2300b426:	00f41623          	sh	a5,12(s0)
2300b42a:	00c45503          	lhu	a0,12(s0)
2300b42e:	8cc9                	or	s1,s1,a0
2300b430:	00941623          	sh	s1,12(s0)
2300b434:	b741                	j	2300b3b4 <__smakebuf_r+0x20>

2300b436 <__ascii_mbtowc>:
2300b436:	e185                	bnez	a1,2300b456 <__ascii_mbtowc+0x20>
2300b438:	1141                	addi	sp,sp,-16
2300b43a:	006c                	addi	a1,sp,12
2300b43c:	4501                	li	a0,0
2300b43e:	ca11                	beqz	a2,2300b452 <__ascii_mbtowc+0x1c>
2300b440:	5579                	li	a0,-2
2300b442:	ca81                	beqz	a3,2300b452 <__ascii_mbtowc+0x1c>
2300b444:	00064783          	lbu	a5,0(a2)
2300b448:	c19c                	sw	a5,0(a1)
2300b44a:	00064503          	lbu	a0,0(a2)
2300b44e:	00a03533          	snez	a0,a0
2300b452:	0141                	addi	sp,sp,16
2300b454:	8082                	ret
2300b456:	4501                	li	a0,0
2300b458:	ca19                	beqz	a2,2300b46e <__ascii_mbtowc+0x38>
2300b45a:	5579                	li	a0,-2
2300b45c:	ca89                	beqz	a3,2300b46e <__ascii_mbtowc+0x38>
2300b45e:	00064783          	lbu	a5,0(a2)
2300b462:	c19c                	sw	a5,0(a1)
2300b464:	00064503          	lbu	a0,0(a2)
2300b468:	00a03533          	snez	a0,a0
2300b46c:	8082                	ret
2300b46e:	8082                	ret

2300b470 <memchr>:
2300b470:	0ff5f593          	zext.b	a1,a1
2300b474:	962a                	add	a2,a2,a0
2300b476:	00c51463          	bne	a0,a2,2300b47e <memchr+0xe>
2300b47a:	4501                	li	a0,0
2300b47c:	8082                	ret
2300b47e:	00054783          	lbu	a5,0(a0)
2300b482:	feb78de3          	beq	a5,a1,2300b47c <memchr+0xc>
2300b486:	0505                	addi	a0,a0,1
2300b488:	b7fd                	j	2300b476 <memchr+0x6>

2300b48a <_Balloc>:
2300b48a:	515c                	lw	a5,36(a0)
2300b48c:	1141                	addi	sp,sp,-16
2300b48e:	c422                	sw	s0,8(sp)
2300b490:	c226                	sw	s1,4(sp)
2300b492:	c606                	sw	ra,12(sp)
2300b494:	c04a                	sw	s2,0(sp)
2300b496:	842a                	mv	s0,a0
2300b498:	84ae                	mv	s1,a1
2300b49a:	eb9d                	bnez	a5,2300b4d0 <_Balloc+0x46>
2300b49c:	4541                	li	a0,16
2300b49e:	ed7fd0ef          	jal	ra,23009374 <malloc>
2300b4a2:	d048                	sw	a0,36(s0)
2300b4a4:	ed11                	bnez	a0,2300b4c0 <_Balloc+0x36>
2300b4a6:	00004697          	auipc	a3,0x4
2300b4aa:	cea68693          	addi	a3,a3,-790 # 2300f190 <CSWTCH.19+0xac>
2300b4ae:	4601                	li	a2,0
2300b4b0:	06600593          	li	a1,102
2300b4b4:	00004517          	auipc	a0,0x4
2300b4b8:	e3050513          	addi	a0,a0,-464 # 2300f2e4 <__sf_fake_stdout+0x30>
2300b4bc:	7c1000ef          	jal	ra,2300c47c <__assert_func>
2300b4c0:	00052223          	sw	zero,4(a0)
2300b4c4:	00052423          	sw	zero,8(a0)
2300b4c8:	00052023          	sw	zero,0(a0)
2300b4cc:	00052623          	sw	zero,12(a0)
2300b4d0:	02442903          	lw	s2,36(s0)
2300b4d4:	00c92783          	lw	a5,12(s2)
2300b4d8:	c79d                	beqz	a5,2300b506 <_Balloc+0x7c>
2300b4da:	5058                	lw	a4,36(s0)
2300b4dc:	00249793          	slli	a5,s1,0x2
2300b4e0:	4758                	lw	a4,12(a4)
2300b4e2:	97ba                	add	a5,a5,a4
2300b4e4:	4388                	lw	a0,0(a5)
2300b4e6:	e131                	bnez	a0,2300b52a <_Balloc+0xa0>
2300b4e8:	4905                	li	s2,1
2300b4ea:	00991933          	sll	s2,s2,s1
2300b4ee:	00590613          	addi	a2,s2,5
2300b4f2:	060a                	slli	a2,a2,0x2
2300b4f4:	4585                	li	a1,1
2300b4f6:	8522                	mv	a0,s0
2300b4f8:	f84f80ef          	jal	ra,23003c7c <_calloc_r>
2300b4fc:	c105                	beqz	a0,2300b51c <_Balloc+0x92>
2300b4fe:	c144                	sw	s1,4(a0)
2300b500:	01252423          	sw	s2,8(a0)
2300b504:	a02d                	j	2300b52e <_Balloc+0xa4>
2300b506:	02100613          	li	a2,33
2300b50a:	4591                	li	a1,4
2300b50c:	8522                	mv	a0,s0
2300b50e:	f6ef80ef          	jal	ra,23003c7c <_calloc_r>
2300b512:	505c                	lw	a5,36(s0)
2300b514:	00a92623          	sw	a0,12(s2)
2300b518:	47dc                	lw	a5,12(a5)
2300b51a:	f3e1                	bnez	a5,2300b4da <_Balloc+0x50>
2300b51c:	4501                	li	a0,0
2300b51e:	40b2                	lw	ra,12(sp)
2300b520:	4422                	lw	s0,8(sp)
2300b522:	4492                	lw	s1,4(sp)
2300b524:	4902                	lw	s2,0(sp)
2300b526:	0141                	addi	sp,sp,16
2300b528:	8082                	ret
2300b52a:	4118                	lw	a4,0(a0)
2300b52c:	c398                	sw	a4,0(a5)
2300b52e:	00052823          	sw	zero,16(a0)
2300b532:	00052623          	sw	zero,12(a0)
2300b536:	b7e5                	j	2300b51e <_Balloc+0x94>

2300b538 <_Bfree>:
2300b538:	515c                	lw	a5,36(a0)
2300b53a:	1141                	addi	sp,sp,-16
2300b53c:	c422                	sw	s0,8(sp)
2300b53e:	c226                	sw	s1,4(sp)
2300b540:	c606                	sw	ra,12(sp)
2300b542:	84aa                	mv	s1,a0
2300b544:	842e                	mv	s0,a1
2300b546:	eb9d                	bnez	a5,2300b57c <_Bfree+0x44>
2300b548:	4541                	li	a0,16
2300b54a:	e2bfd0ef          	jal	ra,23009374 <malloc>
2300b54e:	d0c8                	sw	a0,36(s1)
2300b550:	ed11                	bnez	a0,2300b56c <_Bfree+0x34>
2300b552:	00004697          	auipc	a3,0x4
2300b556:	c3e68693          	addi	a3,a3,-962 # 2300f190 <CSWTCH.19+0xac>
2300b55a:	4601                	li	a2,0
2300b55c:	08a00593          	li	a1,138
2300b560:	00004517          	auipc	a0,0x4
2300b564:	d8450513          	addi	a0,a0,-636 # 2300f2e4 <__sf_fake_stdout+0x30>
2300b568:	715000ef          	jal	ra,2300c47c <__assert_func>
2300b56c:	00052223          	sw	zero,4(a0)
2300b570:	00052423          	sw	zero,8(a0)
2300b574:	00052023          	sw	zero,0(a0)
2300b578:	00052623          	sw	zero,12(a0)
2300b57c:	c811                	beqz	s0,2300b590 <_Bfree+0x58>
2300b57e:	50d4                	lw	a3,36(s1)
2300b580:	405c                	lw	a5,4(s0)
2300b582:	00279713          	slli	a4,a5,0x2
2300b586:	46dc                	lw	a5,12(a3)
2300b588:	97ba                	add	a5,a5,a4
2300b58a:	4398                	lw	a4,0(a5)
2300b58c:	c018                	sw	a4,0(s0)
2300b58e:	c380                	sw	s0,0(a5)
2300b590:	40b2                	lw	ra,12(sp)
2300b592:	4422                	lw	s0,8(sp)
2300b594:	4492                	lw	s1,4(sp)
2300b596:	0141                	addi	sp,sp,16
2300b598:	8082                	ret

2300b59a <__multadd>:
2300b59a:	1101                	addi	sp,sp,-32
2300b59c:	cc22                	sw	s0,24(sp)
2300b59e:	c84a                	sw	s2,16(sp)
2300b5a0:	c64e                	sw	s3,12(sp)
2300b5a2:	0105a903          	lw	s2,16(a1)
2300b5a6:	842e                	mv	s0,a1
2300b5a8:	89b6                	mv	s3,a3
2300b5aa:	01458693          	addi	a3,a1,20
2300b5ae:	65c1                	lui	a1,0x10
2300b5b0:	ca26                	sw	s1,20(sp)
2300b5b2:	ce06                	sw	ra,28(sp)
2300b5b4:	84aa                	mv	s1,a0
2300b5b6:	c452                	sw	s4,8(sp)
2300b5b8:	4501                	li	a0,0
2300b5ba:	15fd                	addi	a1,a1,-1
2300b5bc:	429c                	lw	a5,0(a3)
2300b5be:	0691                	addi	a3,a3,4
2300b5c0:	0505                	addi	a0,a0,1
2300b5c2:	00b7f733          	and	a4,a5,a1
2300b5c6:	02c70733          	mul	a4,a4,a2
2300b5ca:	83c1                	srli	a5,a5,0x10
2300b5cc:	02c787b3          	mul	a5,a5,a2
2300b5d0:	974e                	add	a4,a4,s3
2300b5d2:	01075813          	srli	a6,a4,0x10
2300b5d6:	8f6d                	and	a4,a4,a1
2300b5d8:	97c2                	add	a5,a5,a6
2300b5da:	0107d993          	srli	s3,a5,0x10
2300b5de:	07c2                	slli	a5,a5,0x10
2300b5e0:	97ba                	add	a5,a5,a4
2300b5e2:	fef6ae23          	sw	a5,-4(a3)
2300b5e6:	fd254be3          	blt	a0,s2,2300b5bc <__multadd+0x22>
2300b5ea:	04098f63          	beqz	s3,2300b648 <__multadd+0xae>
2300b5ee:	441c                	lw	a5,8(s0)
2300b5f0:	04f94363          	blt	s2,a5,2300b636 <__multadd+0x9c>
2300b5f4:	404c                	lw	a1,4(s0)
2300b5f6:	8526                	mv	a0,s1
2300b5f8:	0585                	addi	a1,a1,1
2300b5fa:	e91ff0ef          	jal	ra,2300b48a <_Balloc>
2300b5fe:	8a2a                	mv	s4,a0
2300b600:	ed11                	bnez	a0,2300b61c <__multadd+0x82>
2300b602:	00004697          	auipc	a3,0x4
2300b606:	c5e68693          	addi	a3,a3,-930 # 2300f260 <CSWTCH.19+0x17c>
2300b60a:	4601                	li	a2,0
2300b60c:	0b500593          	li	a1,181
2300b610:	00004517          	auipc	a0,0x4
2300b614:	cd450513          	addi	a0,a0,-812 # 2300f2e4 <__sf_fake_stdout+0x30>
2300b618:	665000ef          	jal	ra,2300c47c <__assert_func>
2300b61c:	4810                	lw	a2,16(s0)
2300b61e:	00c40593          	addi	a1,s0,12
2300b622:	0531                	addi	a0,a0,12
2300b624:	0609                	addi	a2,a2,2
2300b626:	060a                	slli	a2,a2,0x2
2300b628:	d61fd0ef          	jal	ra,23009388 <memcpy>
2300b62c:	85a2                	mv	a1,s0
2300b62e:	8526                	mv	a0,s1
2300b630:	f09ff0ef          	jal	ra,2300b538 <_Bfree>
2300b634:	8452                	mv	s0,s4
2300b636:	00490793          	addi	a5,s2,4
2300b63a:	078a                	slli	a5,a5,0x2
2300b63c:	97a2                	add	a5,a5,s0
2300b63e:	0137a223          	sw	s3,4(a5)
2300b642:	0905                	addi	s2,s2,1
2300b644:	01242823          	sw	s2,16(s0)
2300b648:	40f2                	lw	ra,28(sp)
2300b64a:	8522                	mv	a0,s0
2300b64c:	4462                	lw	s0,24(sp)
2300b64e:	44d2                	lw	s1,20(sp)
2300b650:	4942                	lw	s2,16(sp)
2300b652:	49b2                	lw	s3,12(sp)
2300b654:	4a22                	lw	s4,8(sp)
2300b656:	6105                	addi	sp,sp,32
2300b658:	8082                	ret

2300b65a <__hi0bits>:
2300b65a:	7741                	lui	a4,0xffff0
2300b65c:	8f69                	and	a4,a4,a0
2300b65e:	87aa                	mv	a5,a0
2300b660:	4501                	li	a0,0
2300b662:	e319                	bnez	a4,2300b668 <__hi0bits+0xe>
2300b664:	07c2                	slli	a5,a5,0x10
2300b666:	4541                	li	a0,16
2300b668:	ff000737          	lui	a4,0xff000
2300b66c:	8f7d                	and	a4,a4,a5
2300b66e:	e319                	bnez	a4,2300b674 <__hi0bits+0x1a>
2300b670:	0521                	addi	a0,a0,8
2300b672:	07a2                	slli	a5,a5,0x8
2300b674:	f0000737          	lui	a4,0xf0000
2300b678:	8f7d                	and	a4,a4,a5
2300b67a:	e319                	bnez	a4,2300b680 <__hi0bits+0x26>
2300b67c:	0511                	addi	a0,a0,4
2300b67e:	0792                	slli	a5,a5,0x4
2300b680:	c0000737          	lui	a4,0xc0000
2300b684:	8f7d                	and	a4,a4,a5
2300b686:	e319                	bnez	a4,2300b68c <__hi0bits+0x32>
2300b688:	0509                	addi	a0,a0,2
2300b68a:	078a                	slli	a5,a5,0x2
2300b68c:	0007c963          	bltz	a5,2300b69e <__hi0bits+0x44>
2300b690:	40000737          	lui	a4,0x40000
2300b694:	8ff9                	and	a5,a5,a4
2300b696:	0505                	addi	a0,a0,1
2300b698:	e399                	bnez	a5,2300b69e <__hi0bits+0x44>
2300b69a:	02000513          	li	a0,32
2300b69e:	8082                	ret

2300b6a0 <__lo0bits>:
2300b6a0:	411c                	lw	a5,0(a0)
2300b6a2:	872a                	mv	a4,a0
2300b6a4:	0077f693          	andi	a3,a5,7
2300b6a8:	c285                	beqz	a3,2300b6c8 <__lo0bits+0x28>
2300b6aa:	0017f693          	andi	a3,a5,1
2300b6ae:	4501                	li	a0,0
2300b6b0:	eea1                	bnez	a3,2300b708 <__lo0bits+0x68>
2300b6b2:	0027f693          	andi	a3,a5,2
2300b6b6:	c689                	beqz	a3,2300b6c0 <__lo0bits+0x20>
2300b6b8:	8385                	srli	a5,a5,0x1
2300b6ba:	c31c                	sw	a5,0(a4)
2300b6bc:	4505                	li	a0,1
2300b6be:	8082                	ret
2300b6c0:	8389                	srli	a5,a5,0x2
2300b6c2:	c31c                	sw	a5,0(a4)
2300b6c4:	4509                	li	a0,2
2300b6c6:	8082                	ret
2300b6c8:	01079693          	slli	a3,a5,0x10
2300b6cc:	82c1                	srli	a3,a3,0x10
2300b6ce:	4501                	li	a0,0
2300b6d0:	e299                	bnez	a3,2300b6d6 <__lo0bits+0x36>
2300b6d2:	83c1                	srli	a5,a5,0x10
2300b6d4:	4541                	li	a0,16
2300b6d6:	0ff7f693          	zext.b	a3,a5
2300b6da:	e299                	bnez	a3,2300b6e0 <__lo0bits+0x40>
2300b6dc:	0521                	addi	a0,a0,8
2300b6de:	83a1                	srli	a5,a5,0x8
2300b6e0:	00f7f693          	andi	a3,a5,15
2300b6e4:	e299                	bnez	a3,2300b6ea <__lo0bits+0x4a>
2300b6e6:	0511                	addi	a0,a0,4
2300b6e8:	8391                	srli	a5,a5,0x4
2300b6ea:	0037f693          	andi	a3,a5,3
2300b6ee:	e299                	bnez	a3,2300b6f4 <__lo0bits+0x54>
2300b6f0:	0509                	addi	a0,a0,2
2300b6f2:	8389                	srli	a5,a5,0x2
2300b6f4:	0017f693          	andi	a3,a5,1
2300b6f8:	e681                	bnez	a3,2300b700 <__lo0bits+0x60>
2300b6fa:	8385                	srli	a5,a5,0x1
2300b6fc:	0505                	addi	a0,a0,1
2300b6fe:	c399                	beqz	a5,2300b704 <__lo0bits+0x64>
2300b700:	c31c                	sw	a5,0(a4)
2300b702:	8082                	ret
2300b704:	02000513          	li	a0,32
2300b708:	8082                	ret

2300b70a <__i2b>:
2300b70a:	1141                	addi	sp,sp,-16
2300b70c:	c422                	sw	s0,8(sp)
2300b70e:	842e                	mv	s0,a1
2300b710:	4585                	li	a1,1
2300b712:	c606                	sw	ra,12(sp)
2300b714:	d77ff0ef          	jal	ra,2300b48a <_Balloc>
2300b718:	ed11                	bnez	a0,2300b734 <__i2b+0x2a>
2300b71a:	00004697          	auipc	a3,0x4
2300b71e:	b4668693          	addi	a3,a3,-1210 # 2300f260 <CSWTCH.19+0x17c>
2300b722:	4601                	li	a2,0
2300b724:	14000593          	li	a1,320
2300b728:	00004517          	auipc	a0,0x4
2300b72c:	bbc50513          	addi	a0,a0,-1092 # 2300f2e4 <__sf_fake_stdout+0x30>
2300b730:	54d000ef          	jal	ra,2300c47c <__assert_func>
2300b734:	40b2                	lw	ra,12(sp)
2300b736:	c940                	sw	s0,20(a0)
2300b738:	4422                	lw	s0,8(sp)
2300b73a:	4705                	li	a4,1
2300b73c:	c918                	sw	a4,16(a0)
2300b73e:	0141                	addi	sp,sp,16
2300b740:	8082                	ret

2300b742 <__multiply>:
2300b742:	4998                	lw	a4,16(a1)
2300b744:	4a1c                	lw	a5,16(a2)
2300b746:	1101                	addi	sp,sp,-32
2300b748:	cc22                	sw	s0,24(sp)
2300b74a:	c84a                	sw	s2,16(sp)
2300b74c:	ce06                	sw	ra,28(sp)
2300b74e:	ca26                	sw	s1,20(sp)
2300b750:	c64e                	sw	s3,12(sp)
2300b752:	c452                	sw	s4,8(sp)
2300b754:	842e                	mv	s0,a1
2300b756:	8932                	mv	s2,a2
2300b758:	00f75463          	bge	a4,a5,2300b760 <__multiply+0x1e>
2300b75c:	8432                	mv	s0,a2
2300b75e:	892e                	mv	s2,a1
2300b760:	01042a03          	lw	s4,16(s0)
2300b764:	01092983          	lw	s3,16(s2)
2300b768:	441c                	lw	a5,8(s0)
2300b76a:	404c                	lw	a1,4(s0)
2300b76c:	013a04b3          	add	s1,s4,s3
2300b770:	0097d363          	bge	a5,s1,2300b776 <__multiply+0x34>
2300b774:	0585                	addi	a1,a1,1
2300b776:	d15ff0ef          	jal	ra,2300b48a <_Balloc>
2300b77a:	ed11                	bnez	a0,2300b796 <__multiply+0x54>
2300b77c:	00004697          	auipc	a3,0x4
2300b780:	ae468693          	addi	a3,a3,-1308 # 2300f260 <CSWTCH.19+0x17c>
2300b784:	4601                	li	a2,0
2300b786:	15d00593          	li	a1,349
2300b78a:	00004517          	auipc	a0,0x4
2300b78e:	b5a50513          	addi	a0,a0,-1190 # 2300f2e4 <__sf_fake_stdout+0x30>
2300b792:	4eb000ef          	jal	ra,2300c47c <__assert_func>
2300b796:	01450693          	addi	a3,a0,20
2300b79a:	00249813          	slli	a6,s1,0x2
2300b79e:	9836                	add	a6,a6,a3
2300b7a0:	87b6                	mv	a5,a3
2300b7a2:	0507ea63          	bltu	a5,a6,2300b7f6 <__multiply+0xb4>
2300b7a6:	01440313          	addi	t1,s0,20
2300b7aa:	002a1593          	slli	a1,s4,0x2
2300b7ae:	01490613          	addi	a2,s2,20
2300b7b2:	00299893          	slli	a7,s3,0x2
2300b7b6:	959a                	add	a1,a1,t1
2300b7b8:	01540793          	addi	a5,s0,21
2300b7bc:	98b2                	add	a7,a7,a2
2300b7be:	4e11                	li	t3,4
2300b7c0:	00f5e863          	bltu	a1,a5,2300b7d0 <__multiply+0x8e>
2300b7c4:	40858433          	sub	s0,a1,s0
2300b7c8:	142d                	addi	s0,s0,-21
2300b7ca:	9871                	andi	s0,s0,-4
2300b7cc:	00440e13          	addi	t3,s0,4
2300b7d0:	6ec1                	lui	t4,0x10
2300b7d2:	1efd                	addi	t4,t4,-1
2300b7d4:	03166563          	bltu	a2,a7,2300b7fe <__multiply+0xbc>
2300b7d8:	00905663          	blez	s1,2300b7e4 <__multiply+0xa2>
2300b7dc:	ffc82783          	lw	a5,-4(a6)
2300b7e0:	1871                	addi	a6,a6,-4
2300b7e2:	cff1                	beqz	a5,2300b8be <__multiply+0x17c>
2300b7e4:	40f2                	lw	ra,28(sp)
2300b7e6:	4462                	lw	s0,24(sp)
2300b7e8:	c904                	sw	s1,16(a0)
2300b7ea:	4942                	lw	s2,16(sp)
2300b7ec:	44d2                	lw	s1,20(sp)
2300b7ee:	49b2                	lw	s3,12(sp)
2300b7f0:	4a22                	lw	s4,8(sp)
2300b7f2:	6105                	addi	sp,sp,32
2300b7f4:	8082                	ret
2300b7f6:	0007a023          	sw	zero,0(a5)
2300b7fa:	0791                	addi	a5,a5,4
2300b7fc:	b75d                	j	2300b7a2 <__multiply+0x60>
2300b7fe:	00062f83          	lw	t6,0(a2)
2300b802:	01dfffb3          	and	t6,t6,t4
2300b806:	040f8b63          	beqz	t6,2300b85c <__multiply+0x11a>
2300b80a:	83b6                	mv	t2,a3
2300b80c:	829a                	mv	t0,t1
2300b80e:	4901                	li	s2,0
2300b810:	0002a703          	lw	a4,0(t0)
2300b814:	0003a403          	lw	s0,0(t2) # 10000 <StackSize+0xf000>
2300b818:	0391                	addi	t2,t2,4
2300b81a:	01d77f33          	and	t5,a4,t4
2300b81e:	03ff0f33          	mul	t5,t5,t6
2300b822:	01d477b3          	and	a5,s0,t4
2300b826:	8041                	srli	s0,s0,0x10
2300b828:	0291                	addi	t0,t0,4
2300b82a:	9f3e                	add	t5,t5,a5
2300b82c:	01075793          	srli	a5,a4,0x10
2300b830:	03f787b3          	mul	a5,a5,t6
2300b834:	9f4a                	add	t5,t5,s2
2300b836:	010f5713          	srli	a4,t5,0x10
2300b83a:	01df7f33          	and	t5,t5,t4
2300b83e:	97a2                	add	a5,a5,s0
2300b840:	97ba                	add	a5,a5,a4
2300b842:	0107d913          	srli	s2,a5,0x10
2300b846:	07c2                	slli	a5,a5,0x10
2300b848:	01e7e7b3          	or	a5,a5,t5
2300b84c:	fef3ae23          	sw	a5,-4(t2)
2300b850:	fcb2e0e3          	bltu	t0,a1,2300b810 <__multiply+0xce>
2300b854:	01c687b3          	add	a5,a3,t3
2300b858:	0127a023          	sw	s2,0(a5)
2300b85c:	00265383          	lhu	t2,2(a2)
2300b860:	04038c63          	beqz	t2,2300b8b8 <__multiply+0x176>
2300b864:	429c                	lw	a5,0(a3)
2300b866:	8fb6                	mv	t6,a3
2300b868:	8f1a                	mv	t5,t1
2300b86a:	4281                	li	t0,0
2300b86c:	000f2703          	lw	a4,0(t5)
2300b870:	002fd403          	lhu	s0,2(t6)
2300b874:	01d7f7b3          	and	a5,a5,t4
2300b878:	01d77733          	and	a4,a4,t4
2300b87c:	02770733          	mul	a4,a4,t2
2300b880:	0f91                	addi	t6,t6,4
2300b882:	0f11                	addi	t5,t5,4
2300b884:	9722                	add	a4,a4,s0
2300b886:	9716                	add	a4,a4,t0
2300b888:	01071293          	slli	t0,a4,0x10
2300b88c:	00f2e7b3          	or	a5,t0,a5
2300b890:	feffae23          	sw	a5,-4(t6)
2300b894:	ffef5783          	lhu	a5,-2(t5)
2300b898:	000fa283          	lw	t0,0(t6)
2300b89c:	8341                	srli	a4,a4,0x10
2300b89e:	027787b3          	mul	a5,a5,t2
2300b8a2:	01d2f2b3          	and	t0,t0,t4
2300b8a6:	9796                	add	a5,a5,t0
2300b8a8:	97ba                	add	a5,a5,a4
2300b8aa:	0107d293          	srli	t0,a5,0x10
2300b8ae:	fabf6fe3          	bltu	t5,a1,2300b86c <__multiply+0x12a>
2300b8b2:	01c68733          	add	a4,a3,t3
2300b8b6:	c31c                	sw	a5,0(a4)
2300b8b8:	0611                	addi	a2,a2,4
2300b8ba:	0691                	addi	a3,a3,4
2300b8bc:	bf21                	j	2300b7d4 <__multiply+0x92>
2300b8be:	14fd                	addi	s1,s1,-1
2300b8c0:	bf21                	j	2300b7d8 <__multiply+0x96>

2300b8c2 <__pow5mult>:
2300b8c2:	1101                	addi	sp,sp,-32
2300b8c4:	ca26                	sw	s1,20(sp)
2300b8c6:	c84a                	sw	s2,16(sp)
2300b8c8:	c64e                	sw	s3,12(sp)
2300b8ca:	ce06                	sw	ra,28(sp)
2300b8cc:	cc22                	sw	s0,24(sp)
2300b8ce:	c452                	sw	s4,8(sp)
2300b8d0:	00367793          	andi	a5,a2,3
2300b8d4:	892a                	mv	s2,a0
2300b8d6:	84b2                	mv	s1,a2
2300b8d8:	89ae                	mv	s3,a1
2300b8da:	cf89                	beqz	a5,2300b8f4 <__pow5mult+0x32>
2300b8dc:	17fd                	addi	a5,a5,-1
2300b8de:	00004717          	auipc	a4,0x4
2300b8e2:	bb270713          	addi	a4,a4,-1102 # 2300f490 <p05.0>
2300b8e6:	078a                	slli	a5,a5,0x2
2300b8e8:	97ba                	add	a5,a5,a4
2300b8ea:	4390                	lw	a2,0(a5)
2300b8ec:	4681                	li	a3,0
2300b8ee:	cadff0ef          	jal	ra,2300b59a <__multadd>
2300b8f2:	89aa                	mv	s3,a0
2300b8f4:	8489                	srai	s1,s1,0x2
2300b8f6:	c8d1                	beqz	s1,2300b98a <__pow5mult+0xc8>
2300b8f8:	02492783          	lw	a5,36(s2)
2300b8fc:	ef85                	bnez	a5,2300b934 <__pow5mult+0x72>
2300b8fe:	4541                	li	a0,16
2300b900:	a75fd0ef          	jal	ra,23009374 <malloc>
2300b904:	02a92223          	sw	a0,36(s2)
2300b908:	ed11                	bnez	a0,2300b924 <__pow5mult+0x62>
2300b90a:	00004697          	auipc	a3,0x4
2300b90e:	88668693          	addi	a3,a3,-1914 # 2300f190 <CSWTCH.19+0xac>
2300b912:	4601                	li	a2,0
2300b914:	1ae00593          	li	a1,430
2300b918:	00004517          	auipc	a0,0x4
2300b91c:	9cc50513          	addi	a0,a0,-1588 # 2300f2e4 <__sf_fake_stdout+0x30>
2300b920:	35d000ef          	jal	ra,2300c47c <__assert_func>
2300b924:	00052223          	sw	zero,4(a0)
2300b928:	00052423          	sw	zero,8(a0)
2300b92c:	00052023          	sw	zero,0(a0)
2300b930:	00052623          	sw	zero,12(a0)
2300b934:	02492a03          	lw	s4,36(s2)
2300b938:	008a2403          	lw	s0,8(s4)
2300b93c:	e819                	bnez	s0,2300b952 <__pow5mult+0x90>
2300b93e:	27100593          	li	a1,625
2300b942:	854a                	mv	a0,s2
2300b944:	dc7ff0ef          	jal	ra,2300b70a <__i2b>
2300b948:	00aa2423          	sw	a0,8(s4)
2300b94c:	842a                	mv	s0,a0
2300b94e:	00052023          	sw	zero,0(a0)
2300b952:	0014f793          	andi	a5,s1,1
2300b956:	cf81                	beqz	a5,2300b96e <__pow5mult+0xac>
2300b958:	85ce                	mv	a1,s3
2300b95a:	8622                	mv	a2,s0
2300b95c:	854a                	mv	a0,s2
2300b95e:	de5ff0ef          	jal	ra,2300b742 <__multiply>
2300b962:	8a2a                	mv	s4,a0
2300b964:	85ce                	mv	a1,s3
2300b966:	854a                	mv	a0,s2
2300b968:	bd1ff0ef          	jal	ra,2300b538 <_Bfree>
2300b96c:	89d2                	mv	s3,s4
2300b96e:	8485                	srai	s1,s1,0x1
2300b970:	cc89                	beqz	s1,2300b98a <__pow5mult+0xc8>
2300b972:	4008                	lw	a0,0(s0)
2300b974:	e909                	bnez	a0,2300b986 <__pow5mult+0xc4>
2300b976:	8622                	mv	a2,s0
2300b978:	85a2                	mv	a1,s0
2300b97a:	854a                	mv	a0,s2
2300b97c:	dc7ff0ef          	jal	ra,2300b742 <__multiply>
2300b980:	c008                	sw	a0,0(s0)
2300b982:	00052023          	sw	zero,0(a0)
2300b986:	842a                	mv	s0,a0
2300b988:	b7e9                	j	2300b952 <__pow5mult+0x90>
2300b98a:	40f2                	lw	ra,28(sp)
2300b98c:	4462                	lw	s0,24(sp)
2300b98e:	44d2                	lw	s1,20(sp)
2300b990:	4942                	lw	s2,16(sp)
2300b992:	4a22                	lw	s4,8(sp)
2300b994:	854e                	mv	a0,s3
2300b996:	49b2                	lw	s3,12(sp)
2300b998:	6105                	addi	sp,sp,32
2300b99a:	8082                	ret

2300b99c <__lshift>:
2300b99c:	1101                	addi	sp,sp,-32
2300b99e:	cc22                	sw	s0,24(sp)
2300b9a0:	842e                	mv	s0,a1
2300b9a2:	c05a                	sw	s6,0(sp)
2300b9a4:	01042b03          	lw	s6,16(s0)
2300b9a8:	ca26                	sw	s1,20(sp)
2300b9aa:	41cc                	lw	a1,4(a1)
2300b9ac:	40565493          	srai	s1,a2,0x5
2300b9b0:	441c                	lw	a5,8(s0)
2300b9b2:	9b26                	add	s6,s6,s1
2300b9b4:	c84a                	sw	s2,16(sp)
2300b9b6:	c452                	sw	s4,8(sp)
2300b9b8:	c256                	sw	s5,4(sp)
2300b9ba:	ce06                	sw	ra,28(sp)
2300b9bc:	c64e                	sw	s3,12(sp)
2300b9be:	8aaa                	mv	s5,a0
2300b9c0:	8932                	mv	s2,a2
2300b9c2:	001b0a13          	addi	s4,s6,1
2300b9c6:	0347c463          	blt	a5,s4,2300b9ee <__lshift+0x52>
2300b9ca:	8556                	mv	a0,s5
2300b9cc:	abfff0ef          	jal	ra,2300b48a <_Balloc>
2300b9d0:	89aa                	mv	s3,a0
2300b9d2:	e10d                	bnez	a0,2300b9f4 <__lshift+0x58>
2300b9d4:	00004697          	auipc	a3,0x4
2300b9d8:	88c68693          	addi	a3,a3,-1908 # 2300f260 <CSWTCH.19+0x17c>
2300b9dc:	4601                	li	a2,0
2300b9de:	1d900593          	li	a1,473
2300b9e2:	00004517          	auipc	a0,0x4
2300b9e6:	90250513          	addi	a0,a0,-1790 # 2300f2e4 <__sf_fake_stdout+0x30>
2300b9ea:	293000ef          	jal	ra,2300c47c <__assert_func>
2300b9ee:	0585                	addi	a1,a1,1
2300b9f0:	0786                	slli	a5,a5,0x1
2300b9f2:	bfd1                	j	2300b9c6 <__lshift+0x2a>
2300b9f4:	01450793          	addi	a5,a0,20
2300b9f8:	86be                	mv	a3,a5
2300b9fa:	4701                	li	a4,0
2300b9fc:	0691                	addi	a3,a3,4
2300b9fe:	08974563          	blt	a4,s1,2300ba88 <__lshift+0xec>
2300ba02:	0004d363          	bgez	s1,2300ba08 <__lshift+0x6c>
2300ba06:	4481                	li	s1,0
2300ba08:	048a                	slli	s1,s1,0x2
2300ba0a:	009786b3          	add	a3,a5,s1
2300ba0e:	481c                	lw	a5,16(s0)
2300ba10:	01440713          	addi	a4,s0,20
2300ba14:	01f97613          	andi	a2,s2,31
2300ba18:	078a                	slli	a5,a5,0x2
2300ba1a:	97ba                	add	a5,a5,a4
2300ba1c:	ca35                	beqz	a2,2300ba90 <__lshift+0xf4>
2300ba1e:	02000813          	li	a6,32
2300ba22:	40c80833          	sub	a6,a6,a2
2300ba26:	88b6                	mv	a7,a3
2300ba28:	4581                	li	a1,0
2300ba2a:	4308                	lw	a0,0(a4)
2300ba2c:	0891                	addi	a7,a7,4
2300ba2e:	0711                	addi	a4,a4,4
2300ba30:	00c51533          	sll	a0,a0,a2
2300ba34:	8dc9                	or	a1,a1,a0
2300ba36:	feb8ae23          	sw	a1,-4(a7) # fcbffffc <__HeapLimit+0xbabcfffc>
2300ba3a:	ffc72583          	lw	a1,-4(a4)
2300ba3e:	0105d5b3          	srl	a1,a1,a6
2300ba42:	fef764e3          	bltu	a4,a5,2300ba2a <__lshift+0x8e>
2300ba46:	01540713          	addi	a4,s0,21
2300ba4a:	4611                	li	a2,4
2300ba4c:	00e7e763          	bltu	a5,a4,2300ba5a <__lshift+0xbe>
2300ba50:	8f81                	sub	a5,a5,s0
2300ba52:	17ad                	addi	a5,a5,-21
2300ba54:	9bf1                	andi	a5,a5,-4
2300ba56:	00478613          	addi	a2,a5,4
2300ba5a:	96b2                	add	a3,a3,a2
2300ba5c:	c28c                	sw	a1,0(a3)
2300ba5e:	c199                	beqz	a1,2300ba64 <__lshift+0xc8>
2300ba60:	002b0a13          	addi	s4,s6,2
2300ba64:	1a7d                	addi	s4,s4,-1
2300ba66:	0149a823          	sw	s4,16(s3)
2300ba6a:	8556                	mv	a0,s5
2300ba6c:	85a2                	mv	a1,s0
2300ba6e:	acbff0ef          	jal	ra,2300b538 <_Bfree>
2300ba72:	40f2                	lw	ra,28(sp)
2300ba74:	4462                	lw	s0,24(sp)
2300ba76:	44d2                	lw	s1,20(sp)
2300ba78:	4942                	lw	s2,16(sp)
2300ba7a:	4a22                	lw	s4,8(sp)
2300ba7c:	4a92                	lw	s5,4(sp)
2300ba7e:	4b02                	lw	s6,0(sp)
2300ba80:	854e                	mv	a0,s3
2300ba82:	49b2                	lw	s3,12(sp)
2300ba84:	6105                	addi	sp,sp,32
2300ba86:	8082                	ret
2300ba88:	fe06ae23          	sw	zero,-4(a3)
2300ba8c:	0705                	addi	a4,a4,1
2300ba8e:	b7bd                	j	2300b9fc <__lshift+0x60>
2300ba90:	4310                	lw	a2,0(a4)
2300ba92:	0711                	addi	a4,a4,4
2300ba94:	0691                	addi	a3,a3,4
2300ba96:	fec6ae23          	sw	a2,-4(a3)
2300ba9a:	fef76be3          	bltu	a4,a5,2300ba90 <__lshift+0xf4>
2300ba9e:	b7d9                	j	2300ba64 <__lshift+0xc8>

2300baa0 <__mcmp>:
2300baa0:	4914                	lw	a3,16(a0)
2300baa2:	4998                	lw	a4,16(a1)
2300baa4:	87aa                	mv	a5,a0
2300baa6:	40e68533          	sub	a0,a3,a4
2300baaa:	02e69563          	bne	a3,a4,2300bad4 <__mcmp+0x34>
2300baae:	070a                	slli	a4,a4,0x2
2300bab0:	07d1                	addi	a5,a5,20
2300bab2:	05d1                	addi	a1,a1,20
2300bab4:	00e786b3          	add	a3,a5,a4
2300bab8:	95ba                	add	a1,a1,a4
2300baba:	16f1                	addi	a3,a3,-4
2300babc:	15f1                	addi	a1,a1,-4
2300babe:	4290                	lw	a2,0(a3)
2300bac0:	4198                	lw	a4,0(a1)
2300bac2:	00e60763          	beq	a2,a4,2300bad0 <__mcmp+0x30>
2300bac6:	557d                	li	a0,-1
2300bac8:	00e66663          	bltu	a2,a4,2300bad4 <__mcmp+0x34>
2300bacc:	4505                	li	a0,1
2300bace:	8082                	ret
2300bad0:	fed7e5e3          	bltu	a5,a3,2300baba <__mcmp+0x1a>
2300bad4:	8082                	ret

2300bad6 <__mdiff>:
2300bad6:	1101                	addi	sp,sp,-32
2300bad8:	cc22                	sw	s0,24(sp)
2300bada:	842e                	mv	s0,a1
2300badc:	c84a                	sw	s2,16(sp)
2300bade:	85b2                	mv	a1,a2
2300bae0:	892a                	mv	s2,a0
2300bae2:	8522                	mv	a0,s0
2300bae4:	ca26                	sw	s1,20(sp)
2300bae6:	ce06                	sw	ra,28(sp)
2300bae8:	c64e                	sw	s3,12(sp)
2300baea:	84b2                	mv	s1,a2
2300baec:	fb5ff0ef          	jal	ra,2300baa0 <__mcmp>
2300baf0:	ed15                	bnez	a0,2300bb2c <__mdiff+0x56>
2300baf2:	4581                	li	a1,0
2300baf4:	854a                	mv	a0,s2
2300baf6:	995ff0ef          	jal	ra,2300b48a <_Balloc>
2300bafa:	ed11                	bnez	a0,2300bb16 <__mdiff+0x40>
2300bafc:	00003697          	auipc	a3,0x3
2300bb00:	76468693          	addi	a3,a3,1892 # 2300f260 <CSWTCH.19+0x17c>
2300bb04:	4601                	li	a2,0
2300bb06:	23200593          	li	a1,562
2300bb0a:	00003517          	auipc	a0,0x3
2300bb0e:	7da50513          	addi	a0,a0,2010 # 2300f2e4 <__sf_fake_stdout+0x30>
2300bb12:	16b000ef          	jal	ra,2300c47c <__assert_func>
2300bb16:	4785                	li	a5,1
2300bb18:	c91c                	sw	a5,16(a0)
2300bb1a:	00052a23          	sw	zero,20(a0)
2300bb1e:	40f2                	lw	ra,28(sp)
2300bb20:	4462                	lw	s0,24(sp)
2300bb22:	44d2                	lw	s1,20(sp)
2300bb24:	4942                	lw	s2,16(sp)
2300bb26:	49b2                	lw	s3,12(sp)
2300bb28:	6105                	addi	sp,sp,32
2300bb2a:	8082                	ret
2300bb2c:	4985                	li	s3,1
2300bb2e:	00054663          	bltz	a0,2300bb3a <__mdiff+0x64>
2300bb32:	87a6                	mv	a5,s1
2300bb34:	4981                	li	s3,0
2300bb36:	84a2                	mv	s1,s0
2300bb38:	843e                	mv	s0,a5
2300bb3a:	40cc                	lw	a1,4(s1)
2300bb3c:	854a                	mv	a0,s2
2300bb3e:	94dff0ef          	jal	ra,2300b48a <_Balloc>
2300bb42:	e909                	bnez	a0,2300bb54 <__mdiff+0x7e>
2300bb44:	00003697          	auipc	a3,0x3
2300bb48:	71c68693          	addi	a3,a3,1820 # 2300f260 <CSWTCH.19+0x17c>
2300bb4c:	4601                	li	a2,0
2300bb4e:	24000593          	li	a1,576
2300bb52:	bf65                	j	2300bb0a <__mdiff+0x34>
2300bb54:	0104a803          	lw	a6,16(s1)
2300bb58:	4818                	lw	a4,16(s0)
2300bb5a:	01448893          	addi	a7,s1,20
2300bb5e:	00281693          	slli	a3,a6,0x2
2300bb62:	01440793          	addi	a5,s0,20
2300bb66:	070a                	slli	a4,a4,0x2
2300bb68:	6ec1                	lui	t4,0x10
2300bb6a:	01352623          	sw	s3,12(a0)
2300bb6e:	96c6                	add	a3,a3,a7
2300bb70:	97ba                	add	a5,a5,a4
2300bb72:	01450613          	addi	a2,a0,20
2300bb76:	4e51                	li	t3,20
2300bb78:	4301                	li	t1,0
2300bb7a:	1efd                	addi	t4,t4,-1
2300bb7c:	01c48733          	add	a4,s1,t3
2300bb80:	4318                	lw	a4,0(a4)
2300bb82:	01c405b3          	add	a1,s0,t3
2300bb86:	0005af03          	lw	t5,0(a1) # 10000 <StackSize+0xf000>
2300bb8a:	01d775b3          	and	a1,a4,t4
2300bb8e:	959a                	add	a1,a1,t1
2300bb90:	01df7333          	and	t1,t5,t4
2300bb94:	406585b3          	sub	a1,a1,t1
2300bb98:	010f5f13          	srli	t5,t5,0x10
2300bb9c:	8341                	srli	a4,a4,0x10
2300bb9e:	4105d313          	srai	t1,a1,0x10
2300bba2:	41e70733          	sub	a4,a4,t5
2300bba6:	971a                	add	a4,a4,t1
2300bba8:	41075313          	srai	t1,a4,0x10
2300bbac:	01d5f5b3          	and	a1,a1,t4
2300bbb0:	0742                	slli	a4,a4,0x10
2300bbb2:	01c50f33          	add	t5,a0,t3
2300bbb6:	8f4d                	or	a4,a4,a1
2300bbb8:	0e11                	addi	t3,t3,4
2300bbba:	00ef2023          	sw	a4,0(t5)
2300bbbe:	008e0733          	add	a4,t3,s0
2300bbc2:	faf76de3          	bltu	a4,a5,2300bb7c <__mdiff+0xa6>
2300bbc6:	01540593          	addi	a1,s0,21
2300bbca:	4711                	li	a4,4
2300bbcc:	00b7e763          	bltu	a5,a1,2300bbda <__mdiff+0x104>
2300bbd0:	8f81                	sub	a5,a5,s0
2300bbd2:	17ad                	addi	a5,a5,-21
2300bbd4:	9bf1                	andi	a5,a5,-4
2300bbd6:	00478713          	addi	a4,a5,4
2300bbda:	98ba                	add	a7,a7,a4
2300bbdc:	6e41                	lui	t3,0x10
2300bbde:	9732                	add	a4,a4,a2
2300bbe0:	8eba                	mv	t4,a4
2300bbe2:	85c6                	mv	a1,a7
2300bbe4:	1e7d                	addi	t3,t3,-1
2300bbe6:	02d5e263          	bltu	a1,a3,2300bc0a <__mdiff+0x134>
2300bbea:	ffd88613          	addi	a2,a7,-3
2300bbee:	4781                	li	a5,0
2300bbf0:	00c6e663          	bltu	a3,a2,2300bbfc <__mdiff+0x126>
2300bbf4:	068d                	addi	a3,a3,3
2300bbf6:	411687b3          	sub	a5,a3,a7
2300bbfa:	9bf1                	andi	a5,a5,-4
2300bbfc:	97ba                	add	a5,a5,a4
2300bbfe:	17f1                	addi	a5,a5,-4
2300bc00:	4398                	lw	a4,0(a5)
2300bc02:	c71d                	beqz	a4,2300bc30 <__mdiff+0x15a>
2300bc04:	01052823          	sw	a6,16(a0)
2300bc08:	bf19                	j	2300bb1e <__mdiff+0x48>
2300bc0a:	419c                	lw	a5,0(a1)
2300bc0c:	0e91                	addi	t4,t4,4
2300bc0e:	0591                	addi	a1,a1,4
2300bc10:	01c7f633          	and	a2,a5,t3
2300bc14:	961a                	add	a2,a2,t1
2300bc16:	41065313          	srai	t1,a2,0x10
2300bc1a:	83c1                	srli	a5,a5,0x10
2300bc1c:	979a                	add	a5,a5,t1
2300bc1e:	4107d313          	srai	t1,a5,0x10
2300bc22:	01c67633          	and	a2,a2,t3
2300bc26:	07c2                	slli	a5,a5,0x10
2300bc28:	8fd1                	or	a5,a5,a2
2300bc2a:	fefeae23          	sw	a5,-4(t4) # fffc <StackSize+0xeffc>
2300bc2e:	bf65                	j	2300bbe6 <__mdiff+0x110>
2300bc30:	187d                	addi	a6,a6,-1
2300bc32:	b7f1                	j	2300bbfe <__mdiff+0x128>

2300bc34 <__d2b>:
2300bc34:	7179                	addi	sp,sp,-48
2300bc36:	d226                	sw	s1,36(sp)
2300bc38:	84ae                	mv	s1,a1
2300bc3a:	4585                	li	a1,1
2300bc3c:	d422                	sw	s0,40(sp)
2300bc3e:	d04a                	sw	s2,32(sp)
2300bc40:	ce4e                	sw	s3,28(sp)
2300bc42:	d606                	sw	ra,44(sp)
2300bc44:	cc52                	sw	s4,24(sp)
2300bc46:	8432                	mv	s0,a2
2300bc48:	89b6                	mv	s3,a3
2300bc4a:	893a                	mv	s2,a4
2300bc4c:	83fff0ef          	jal	ra,2300b48a <_Balloc>
2300bc50:	ed11                	bnez	a0,2300bc6c <__d2b+0x38>
2300bc52:	00003697          	auipc	a3,0x3
2300bc56:	60e68693          	addi	a3,a3,1550 # 2300f260 <CSWTCH.19+0x17c>
2300bc5a:	4601                	li	a2,0
2300bc5c:	30a00593          	li	a1,778
2300bc60:	00003517          	auipc	a0,0x3
2300bc64:	68450513          	addi	a0,a0,1668 # 2300f2e4 <__sf_fake_stdout+0x30>
2300bc68:	015000ef          	jal	ra,2300c47c <__assert_func>
2300bc6c:	00100737          	lui	a4,0x100
2300bc70:	fff70793          	addi	a5,a4,-1 # fffff <StackSize+0xfefff>
2300bc74:	8fe1                	and	a5,a5,s0
2300bc76:	8051                	srli	s0,s0,0x14
2300bc78:	7ff47413          	andi	s0,s0,2047
2300bc7c:	8a2a                	mv	s4,a0
2300bc7e:	e035                	bnez	s0,2300bce2 <__d2b+0xae>
2300bc80:	c63e                	sw	a5,12(sp)
2300bc82:	c4ad                	beqz	s1,2300bcec <__d2b+0xb8>
2300bc84:	0028                	addi	a0,sp,8
2300bc86:	c426                	sw	s1,8(sp)
2300bc88:	a19ff0ef          	jal	ra,2300b6a0 <__lo0bits>
2300bc8c:	46a2                	lw	a3,8(sp)
2300bc8e:	cd21                	beqz	a0,2300bce6 <__d2b+0xb2>
2300bc90:	4732                	lw	a4,12(sp)
2300bc92:	02000793          	li	a5,32
2300bc96:	8f89                	sub	a5,a5,a0
2300bc98:	00f717b3          	sll	a5,a4,a5
2300bc9c:	8fd5                	or	a5,a5,a3
2300bc9e:	00a75733          	srl	a4,a4,a0
2300bca2:	00fa2a23          	sw	a5,20(s4)
2300bca6:	c63a                	sw	a4,12(sp)
2300bca8:	44b2                	lw	s1,12(sp)
2300bcaa:	009a2c23          	sw	s1,24(s4)
2300bcae:	009034b3          	snez	s1,s1
2300bcb2:	0485                	addi	s1,s1,1
2300bcb4:	009a2823          	sw	s1,16(s4)
2300bcb8:	c439                	beqz	s0,2300bd06 <__d2b+0xd2>
2300bcba:	bcd40413          	addi	s0,s0,-1075
2300bcbe:	942a                	add	s0,s0,a0
2300bcc0:	03500793          	li	a5,53
2300bcc4:	0089a023          	sw	s0,0(s3)
2300bcc8:	40a78533          	sub	a0,a5,a0
2300bccc:	00a92023          	sw	a0,0(s2)
2300bcd0:	50b2                	lw	ra,44(sp)
2300bcd2:	5422                	lw	s0,40(sp)
2300bcd4:	5492                	lw	s1,36(sp)
2300bcd6:	5902                	lw	s2,32(sp)
2300bcd8:	49f2                	lw	s3,28(sp)
2300bcda:	8552                	mv	a0,s4
2300bcdc:	4a62                	lw	s4,24(sp)
2300bcde:	6145                	addi	sp,sp,48
2300bce0:	8082                	ret
2300bce2:	8fd9                	or	a5,a5,a4
2300bce4:	bf71                	j	2300bc80 <__d2b+0x4c>
2300bce6:	00da2a23          	sw	a3,20(s4)
2300bcea:	bf7d                	j	2300bca8 <__d2b+0x74>
2300bcec:	0068                	addi	a0,sp,12
2300bcee:	9b3ff0ef          	jal	ra,2300b6a0 <__lo0bits>
2300bcf2:	47b2                	lw	a5,12(sp)
2300bcf4:	02050513          	addi	a0,a0,32
2300bcf8:	4485                	li	s1,1
2300bcfa:	00fa2a23          	sw	a5,20(s4)
2300bcfe:	4785                	li	a5,1
2300bd00:	00fa2823          	sw	a5,16(s4)
2300bd04:	bf55                	j	2300bcb8 <__d2b+0x84>
2300bd06:	bce50793          	addi	a5,a0,-1074
2300bd0a:	00f9a023          	sw	a5,0(s3)
2300bd0e:	00249793          	slli	a5,s1,0x2
2300bd12:	97d2                	add	a5,a5,s4
2300bd14:	4b88                	lw	a0,16(a5)
2300bd16:	0496                	slli	s1,s1,0x5
2300bd18:	943ff0ef          	jal	ra,2300b65a <__hi0bits>
2300bd1c:	8c89                	sub	s1,s1,a0
2300bd1e:	00992023          	sw	s1,0(s2)
2300bd22:	b77d                	j	2300bcd0 <__d2b+0x9c>

2300bd24 <__ssputs_r>:
2300bd24:	1101                	addi	sp,sp,-32
2300bd26:	c84a                	sw	s2,16(sp)
2300bd28:	0085a903          	lw	s2,8(a1)
2300bd2c:	cc22                	sw	s0,24(sp)
2300bd2e:	c64e                	sw	s3,12(sp)
2300bd30:	c452                	sw	s4,8(sp)
2300bd32:	ce06                	sw	ra,28(sp)
2300bd34:	ca26                	sw	s1,20(sp)
2300bd36:	c256                	sw	s5,4(sp)
2300bd38:	c05a                	sw	s6,0(sp)
2300bd3a:	842e                	mv	s0,a1
2300bd3c:	8a32                	mv	s4,a2
2300bd3e:	89b6                	mv	s3,a3
2300bd40:	0926ee63          	bltu	a3,s2,2300bddc <__ssputs_r+0xb8>
2300bd44:	00c5d783          	lhu	a5,12(a1)
2300bd48:	4807f713          	andi	a4,a5,1152
2300bd4c:	c751                	beqz	a4,2300bdd8 <__ssputs_r+0xb4>
2300bd4e:	4004                	lw	s1,0(s0)
2300bd50:	498c                	lw	a1,16(a1)
2300bd52:	4858                	lw	a4,20(s0)
2300bd54:	8b2a                	mv	s6,a0
2300bd56:	40b48ab3          	sub	s5,s1,a1
2300bd5a:	448d                	li	s1,3
2300bd5c:	02e484b3          	mul	s1,s1,a4
2300bd60:	4709                	li	a4,2
2300bd62:	02e4c4b3          	div	s1,s1,a4
2300bd66:	00168713          	addi	a4,a3,1
2300bd6a:	9756                	add	a4,a4,s5
2300bd6c:	00e4f363          	bgeu	s1,a4,2300bd72 <__ssputs_r+0x4e>
2300bd70:	84ba                	mv	s1,a4
2300bd72:	4007f793          	andi	a5,a5,1024
2300bd76:	c3c9                	beqz	a5,2300bdf8 <__ssputs_r+0xd4>
2300bd78:	85a6                	mv	a1,s1
2300bd7a:	855a                	mv	a0,s6
2300bd7c:	eb5f70ef          	jal	ra,23003c30 <_malloc_r>
2300bd80:	892a                	mv	s2,a0
2300bd82:	e50d                	bnez	a0,2300bdac <__ssputs_r+0x88>
2300bd84:	47b1                	li	a5,12
2300bd86:	00fb2023          	sw	a5,0(s6)
2300bd8a:	00c45783          	lhu	a5,12(s0)
2300bd8e:	557d                	li	a0,-1
2300bd90:	0407e793          	ori	a5,a5,64
2300bd94:	00f41623          	sh	a5,12(s0)
2300bd98:	40f2                	lw	ra,28(sp)
2300bd9a:	4462                	lw	s0,24(sp)
2300bd9c:	44d2                	lw	s1,20(sp)
2300bd9e:	4942                	lw	s2,16(sp)
2300bda0:	49b2                	lw	s3,12(sp)
2300bda2:	4a22                	lw	s4,8(sp)
2300bda4:	4a92                	lw	s5,4(sp)
2300bda6:	4b02                	lw	s6,0(sp)
2300bda8:	6105                	addi	sp,sp,32
2300bdaa:	8082                	ret
2300bdac:	480c                	lw	a1,16(s0)
2300bdae:	8656                	mv	a2,s5
2300bdb0:	dd8fd0ef          	jal	ra,23009388 <memcpy>
2300bdb4:	00c45783          	lhu	a5,12(s0)
2300bdb8:	b7f7f793          	andi	a5,a5,-1153
2300bdbc:	0807e793          	ori	a5,a5,128
2300bdc0:	00f41623          	sh	a5,12(s0)
2300bdc4:	01242823          	sw	s2,16(s0)
2300bdc8:	c844                	sw	s1,20(s0)
2300bdca:	9956                	add	s2,s2,s5
2300bdcc:	415484b3          	sub	s1,s1,s5
2300bdd0:	01242023          	sw	s2,0(s0)
2300bdd4:	c404                	sw	s1,8(s0)
2300bdd6:	894e                	mv	s2,s3
2300bdd8:	0129f363          	bgeu	s3,s2,2300bdde <__ssputs_r+0xba>
2300bddc:	894e                	mv	s2,s3
2300bdde:	4008                	lw	a0,0(s0)
2300bde0:	864a                	mv	a2,s2
2300bde2:	85d2                	mv	a1,s4
2300bde4:	2dd5                	jal	2300c4d8 <memmove>
2300bde6:	441c                	lw	a5,8(s0)
2300bde8:	4501                	li	a0,0
2300bdea:	412787b3          	sub	a5,a5,s2
2300bdee:	c41c                	sw	a5,8(s0)
2300bdf0:	401c                	lw	a5,0(s0)
2300bdf2:	97ca                	add	a5,a5,s2
2300bdf4:	c01c                	sw	a5,0(s0)
2300bdf6:	b74d                	j	2300bd98 <__ssputs_r+0x74>
2300bdf8:	8626                	mv	a2,s1
2300bdfa:	855a                	mv	a0,s6
2300bdfc:	e5bf70ef          	jal	ra,23003c56 <_realloc_r>
2300be00:	892a                	mv	s2,a0
2300be02:	f169                	bnez	a0,2300bdc4 <__ssputs_r+0xa0>
2300be04:	480c                	lw	a1,16(s0)
2300be06:	855a                	mv	a0,s6
2300be08:	e9bf70ef          	jal	ra,23003ca2 <_free_r>
2300be0c:	bfa5                	j	2300bd84 <__ssputs_r+0x60>

2300be0e <_svfiprintf_r>:
2300be0e:	00c5d783          	lhu	a5,12(a1)
2300be12:	7135                	addi	sp,sp,-160
2300be14:	cd22                	sw	s0,152(sp)
2300be16:	cb26                	sw	s1,148(sp)
2300be18:	c94a                	sw	s2,144(sp)
2300be1a:	c552                	sw	s4,136(sp)
2300be1c:	cf06                	sw	ra,156(sp)
2300be1e:	c74e                	sw	s3,140(sp)
2300be20:	c356                	sw	s5,132(sp)
2300be22:	c15a                	sw	s6,128(sp)
2300be24:	dede                	sw	s7,124(sp)
2300be26:	dce2                	sw	s8,120(sp)
2300be28:	dae6                	sw	s9,116(sp)
2300be2a:	0807f793          	andi	a5,a5,128
2300be2e:	8a2a                	mv	s4,a0
2300be30:	892e                	mv	s2,a1
2300be32:	84b2                	mv	s1,a2
2300be34:	8436                	mv	s0,a3
2300be36:	c3a9                	beqz	a5,2300be78 <_svfiprintf_r+0x6a>
2300be38:	499c                	lw	a5,16(a1)
2300be3a:	ef9d                	bnez	a5,2300be78 <_svfiprintf_r+0x6a>
2300be3c:	04000593          	li	a1,64
2300be40:	df1f70ef          	jal	ra,23003c30 <_malloc_r>
2300be44:	00a92023          	sw	a0,0(s2)
2300be48:	00a92823          	sw	a0,16(s2)
2300be4c:	e115                	bnez	a0,2300be70 <_svfiprintf_r+0x62>
2300be4e:	47b1                	li	a5,12
2300be50:	00fa2023          	sw	a5,0(s4)
2300be54:	557d                	li	a0,-1
2300be56:	40fa                	lw	ra,156(sp)
2300be58:	446a                	lw	s0,152(sp)
2300be5a:	44da                	lw	s1,148(sp)
2300be5c:	494a                	lw	s2,144(sp)
2300be5e:	49ba                	lw	s3,140(sp)
2300be60:	4a2a                	lw	s4,136(sp)
2300be62:	4a9a                	lw	s5,132(sp)
2300be64:	4b0a                	lw	s6,128(sp)
2300be66:	5bf6                	lw	s7,124(sp)
2300be68:	5c66                	lw	s8,120(sp)
2300be6a:	5cd6                	lw	s9,116(sp)
2300be6c:	610d                	addi	sp,sp,160
2300be6e:	8082                	ret
2300be70:	04000793          	li	a5,64
2300be74:	00f92a23          	sw	a5,20(s2)
2300be78:	02000793          	li	a5,32
2300be7c:	02f104a3          	sb	a5,41(sp)
2300be80:	03000793          	li	a5,48
2300be84:	d202                	sw	zero,36(sp)
2300be86:	02f10523          	sb	a5,42(sp)
2300be8a:	c622                	sw	s0,12(sp)
2300be8c:	02500b93          	li	s7,37
2300be90:	00003a97          	auipc	s5,0x3
2300be94:	60ca8a93          	addi	s5,s5,1548 # 2300f49c <p05.0+0xc>
2300be98:	4c05                	li	s8,1
2300be9a:	4b29                	li	s6,10
2300be9c:	8426                	mv	s0,s1
2300be9e:	00044783          	lbu	a5,0(s0)
2300bea2:	c399                	beqz	a5,2300bea8 <_svfiprintf_r+0x9a>
2300bea4:	09779d63          	bne	a5,s7,2300bf3e <_svfiprintf_r+0x130>
2300bea8:	40940cb3          	sub	s9,s0,s1
2300beac:	00940e63          	beq	s0,s1,2300bec8 <_svfiprintf_r+0xba>
2300beb0:	86e6                	mv	a3,s9
2300beb2:	8626                	mv	a2,s1
2300beb4:	85ca                	mv	a1,s2
2300beb6:	8552                	mv	a0,s4
2300beb8:	e6dff0ef          	jal	ra,2300bd24 <__ssputs_r>
2300bebc:	57fd                	li	a5,-1
2300bebe:	1af50263          	beq	a0,a5,2300c062 <_svfiprintf_r+0x254>
2300bec2:	5792                	lw	a5,36(sp)
2300bec4:	97e6                	add	a5,a5,s9
2300bec6:	d23e                	sw	a5,36(sp)
2300bec8:	00044783          	lbu	a5,0(s0)
2300becc:	18078b63          	beqz	a5,2300c062 <_svfiprintf_r+0x254>
2300bed0:	57fd                	li	a5,-1
2300bed2:	00140493          	addi	s1,s0,1
2300bed6:	c802                	sw	zero,16(sp)
2300bed8:	ce02                	sw	zero,28(sp)
2300beda:	ca3e                	sw	a5,20(sp)
2300bedc:	cc02                	sw	zero,24(sp)
2300bede:	040109a3          	sb	zero,83(sp)
2300bee2:	d482                	sw	zero,104(sp)
2300bee4:	0004c583          	lbu	a1,0(s1)
2300bee8:	4615                	li	a2,5
2300beea:	8556                	mv	a0,s5
2300beec:	d84ff0ef          	jal	ra,2300b470 <memchr>
2300bef0:	47c2                	lw	a5,16(sp)
2300bef2:	00148413          	addi	s0,s1,1
2300bef6:	e531                	bnez	a0,2300bf42 <_svfiprintf_r+0x134>
2300bef8:	0107f713          	andi	a4,a5,16
2300befc:	c709                	beqz	a4,2300bf06 <_svfiprintf_r+0xf8>
2300befe:	02000713          	li	a4,32
2300bf02:	04e109a3          	sb	a4,83(sp)
2300bf06:	0087f713          	andi	a4,a5,8
2300bf0a:	c709                	beqz	a4,2300bf14 <_svfiprintf_r+0x106>
2300bf0c:	02b00713          	li	a4,43
2300bf10:	04e109a3          	sb	a4,83(sp)
2300bf14:	0004c683          	lbu	a3,0(s1)
2300bf18:	02a00713          	li	a4,42
2300bf1c:	02e68b63          	beq	a3,a4,2300bf52 <_svfiprintf_r+0x144>
2300bf20:	47f2                	lw	a5,28(sp)
2300bf22:	8426                	mv	s0,s1
2300bf24:	4681                	li	a3,0
2300bf26:	4625                	li	a2,9
2300bf28:	00044703          	lbu	a4,0(s0)
2300bf2c:	00140593          	addi	a1,s0,1
2300bf30:	fd070713          	addi	a4,a4,-48
2300bf34:	06e67463          	bgeu	a2,a4,2300bf9c <_svfiprintf_r+0x18e>
2300bf38:	c68d                	beqz	a3,2300bf62 <_svfiprintf_r+0x154>
2300bf3a:	ce3e                	sw	a5,28(sp)
2300bf3c:	a01d                	j	2300bf62 <_svfiprintf_r+0x154>
2300bf3e:	0405                	addi	s0,s0,1
2300bf40:	bfb9                	j	2300be9e <_svfiprintf_r+0x90>
2300bf42:	41550533          	sub	a0,a0,s5
2300bf46:	00ac1533          	sll	a0,s8,a0
2300bf4a:	8fc9                	or	a5,a5,a0
2300bf4c:	c83e                	sw	a5,16(sp)
2300bf4e:	84a2                	mv	s1,s0
2300bf50:	bf51                	j	2300bee4 <_svfiprintf_r+0xd6>
2300bf52:	4732                	lw	a4,12(sp)
2300bf54:	00470693          	addi	a3,a4,4
2300bf58:	4318                	lw	a4,0(a4)
2300bf5a:	c636                	sw	a3,12(sp)
2300bf5c:	02074963          	bltz	a4,2300bf8e <_svfiprintf_r+0x180>
2300bf60:	ce3a                	sw	a4,28(sp)
2300bf62:	00044703          	lbu	a4,0(s0)
2300bf66:	02e00793          	li	a5,46
2300bf6a:	04f71f63          	bne	a4,a5,2300bfc8 <_svfiprintf_r+0x1ba>
2300bf6e:	00144703          	lbu	a4,1(s0)
2300bf72:	02a00793          	li	a5,42
2300bf76:	02f71b63          	bne	a4,a5,2300bfac <_svfiprintf_r+0x19e>
2300bf7a:	47b2                	lw	a5,12(sp)
2300bf7c:	0409                	addi	s0,s0,2
2300bf7e:	00478713          	addi	a4,a5,4
2300bf82:	439c                	lw	a5,0(a5)
2300bf84:	c63a                	sw	a4,12(sp)
2300bf86:	0207c163          	bltz	a5,2300bfa8 <_svfiprintf_r+0x19a>
2300bf8a:	ca3e                	sw	a5,20(sp)
2300bf8c:	a835                	j	2300bfc8 <_svfiprintf_r+0x1ba>
2300bf8e:	40e00733          	neg	a4,a4
2300bf92:	0027e793          	ori	a5,a5,2
2300bf96:	ce3a                	sw	a4,28(sp)
2300bf98:	c83e                	sw	a5,16(sp)
2300bf9a:	b7e1                	j	2300bf62 <_svfiprintf_r+0x154>
2300bf9c:	036787b3          	mul	a5,a5,s6
2300bfa0:	842e                	mv	s0,a1
2300bfa2:	4685                	li	a3,1
2300bfa4:	97ba                	add	a5,a5,a4
2300bfa6:	b749                	j	2300bf28 <_svfiprintf_r+0x11a>
2300bfa8:	57fd                	li	a5,-1
2300bfaa:	b7c5                	j	2300bf8a <_svfiprintf_r+0x17c>
2300bfac:	0405                	addi	s0,s0,1
2300bfae:	ca02                	sw	zero,20(sp)
2300bfb0:	4681                	li	a3,0
2300bfb2:	4781                	li	a5,0
2300bfb4:	4625                	li	a2,9
2300bfb6:	00044703          	lbu	a4,0(s0)
2300bfba:	00140593          	addi	a1,s0,1
2300bfbe:	fd070713          	addi	a4,a4,-48
2300bfc2:	06e67863          	bgeu	a2,a4,2300c032 <_svfiprintf_r+0x224>
2300bfc6:	f2f1                	bnez	a3,2300bf8a <_svfiprintf_r+0x17c>
2300bfc8:	00044583          	lbu	a1,0(s0)
2300bfcc:	460d                	li	a2,3
2300bfce:	00003517          	auipc	a0,0x3
2300bfd2:	4d650513          	addi	a0,a0,1238 # 2300f4a4 <p05.0+0x14>
2300bfd6:	c9aff0ef          	jal	ra,2300b470 <memchr>
2300bfda:	cd11                	beqz	a0,2300bff6 <_svfiprintf_r+0x1e8>
2300bfdc:	00003797          	auipc	a5,0x3
2300bfe0:	4c878793          	addi	a5,a5,1224 # 2300f4a4 <p05.0+0x14>
2300bfe4:	8d1d                	sub	a0,a0,a5
2300bfe6:	04000793          	li	a5,64
2300bfea:	00a797b3          	sll	a5,a5,a0
2300bfee:	4542                	lw	a0,16(sp)
2300bff0:	0405                	addi	s0,s0,1
2300bff2:	8d5d                	or	a0,a0,a5
2300bff4:	c82a                	sw	a0,16(sp)
2300bff6:	00044583          	lbu	a1,0(s0)
2300bffa:	4619                	li	a2,6
2300bffc:	00003517          	auipc	a0,0x3
2300c000:	4ac50513          	addi	a0,a0,1196 # 2300f4a8 <p05.0+0x18>
2300c004:	00140493          	addi	s1,s0,1
2300c008:	02b10423          	sb	a1,40(sp)
2300c00c:	c64ff0ef          	jal	ra,2300b470 <memchr>
2300c010:	c135                	beqz	a0,2300c074 <_svfiprintf_r+0x266>
2300c012:	ffffd797          	auipc	a5,0xffffd
2300c016:	5da78793          	addi	a5,a5,1498 # 230095ec <_printf_float>
2300c01a:	e795                	bnez	a5,2300c046 <_svfiprintf_r+0x238>
2300c01c:	4742                	lw	a4,16(sp)
2300c01e:	47b2                	lw	a5,12(sp)
2300c020:	10077713          	andi	a4,a4,256
2300c024:	cf09                	beqz	a4,2300c03e <_svfiprintf_r+0x230>
2300c026:	0791                	addi	a5,a5,4
2300c028:	c63e                	sw	a5,12(sp)
2300c02a:	5792                	lw	a5,36(sp)
2300c02c:	97ce                	add	a5,a5,s3
2300c02e:	d23e                	sw	a5,36(sp)
2300c030:	b5b5                	j	2300be9c <_svfiprintf_r+0x8e>
2300c032:	036787b3          	mul	a5,a5,s6
2300c036:	842e                	mv	s0,a1
2300c038:	4685                	li	a3,1
2300c03a:	97ba                	add	a5,a5,a4
2300c03c:	bfad                	j	2300bfb6 <_svfiprintf_r+0x1a8>
2300c03e:	079d                	addi	a5,a5,7
2300c040:	9be1                	andi	a5,a5,-8
2300c042:	07a1                	addi	a5,a5,8
2300c044:	b7d5                	j	2300c028 <_svfiprintf_r+0x21a>
2300c046:	0078                	addi	a4,sp,12
2300c048:	00000697          	auipc	a3,0x0
2300c04c:	cdc68693          	addi	a3,a3,-804 # 2300bd24 <__ssputs_r>
2300c050:	864a                	mv	a2,s2
2300c052:	080c                	addi	a1,sp,16
2300c054:	8552                	mv	a0,s4
2300c056:	d96fd0ef          	jal	ra,230095ec <_printf_float>
2300c05a:	57fd                	li	a5,-1
2300c05c:	89aa                	mv	s3,a0
2300c05e:	fcf516e3          	bne	a0,a5,2300c02a <_svfiprintf_r+0x21c>
2300c062:	00c95783          	lhu	a5,12(s2)
2300c066:	557d                	li	a0,-1
2300c068:	0407f793          	andi	a5,a5,64
2300c06c:	de0795e3          	bnez	a5,2300be56 <_svfiprintf_r+0x48>
2300c070:	5512                	lw	a0,36(sp)
2300c072:	b3d5                	j	2300be56 <_svfiprintf_r+0x48>
2300c074:	0078                	addi	a4,sp,12
2300c076:	00000697          	auipc	a3,0x0
2300c07a:	cae68693          	addi	a3,a3,-850 # 2300bd24 <__ssputs_r>
2300c07e:	864a                	mv	a2,s2
2300c080:	080c                	addi	a1,sp,16
2300c082:	8552                	mv	a0,s4
2300c084:	b4dfd0ef          	jal	ra,23009bd0 <_printf_i>
2300c088:	bfc9                	j	2300c05a <_svfiprintf_r+0x24c>

2300c08a <__sfputc_r>:
2300c08a:	461c                	lw	a5,8(a2)
2300c08c:	17fd                	addi	a5,a5,-1
2300c08e:	c61c                	sw	a5,8(a2)
2300c090:	0007da63          	bgez	a5,2300c0a4 <__sfputc_r+0x1a>
2300c094:	4e18                	lw	a4,24(a2)
2300c096:	00e7c563          	blt	a5,a4,2300c0a0 <__sfputc_r+0x16>
2300c09a:	47a9                	li	a5,10
2300c09c:	00f59463          	bne	a1,a5,2300c0a4 <__sfputc_r+0x1a>
2300c0a0:	f5bfd06f          	j	23009ffa <__swbuf_r>
2300c0a4:	421c                	lw	a5,0(a2)
2300c0a6:	852e                	mv	a0,a1
2300c0a8:	00178713          	addi	a4,a5,1
2300c0ac:	c218                	sw	a4,0(a2)
2300c0ae:	00b78023          	sb	a1,0(a5)
2300c0b2:	8082                	ret

2300c0b4 <__sfputs_r>:
2300c0b4:	1101                	addi	sp,sp,-32
2300c0b6:	cc22                	sw	s0,24(sp)
2300c0b8:	ca26                	sw	s1,20(sp)
2300c0ba:	c84a                	sw	s2,16(sp)
2300c0bc:	c64e                	sw	s3,12(sp)
2300c0be:	c452                	sw	s4,8(sp)
2300c0c0:	ce06                	sw	ra,28(sp)
2300c0c2:	892a                	mv	s2,a0
2300c0c4:	89ae                	mv	s3,a1
2300c0c6:	8432                	mv	s0,a2
2300c0c8:	00d604b3          	add	s1,a2,a3
2300c0cc:	5a7d                	li	s4,-1
2300c0ce:	00941463          	bne	s0,s1,2300c0d6 <__sfputs_r+0x22>
2300c0d2:	4501                	li	a0,0
2300c0d4:	a811                	j	2300c0e8 <__sfputs_r+0x34>
2300c0d6:	00044583          	lbu	a1,0(s0)
2300c0da:	864e                	mv	a2,s3
2300c0dc:	854a                	mv	a0,s2
2300c0de:	fadff0ef          	jal	ra,2300c08a <__sfputc_r>
2300c0e2:	0405                	addi	s0,s0,1
2300c0e4:	ff4515e3          	bne	a0,s4,2300c0ce <__sfputs_r+0x1a>
2300c0e8:	40f2                	lw	ra,28(sp)
2300c0ea:	4462                	lw	s0,24(sp)
2300c0ec:	44d2                	lw	s1,20(sp)
2300c0ee:	4942                	lw	s2,16(sp)
2300c0f0:	49b2                	lw	s3,12(sp)
2300c0f2:	4a22                	lw	s4,8(sp)
2300c0f4:	6105                	addi	sp,sp,32
2300c0f6:	8082                	ret

2300c0f8 <_vfiprintf_r>:
2300c0f8:	7135                	addi	sp,sp,-160
2300c0fa:	cd22                	sw	s0,152(sp)
2300c0fc:	cb26                	sw	s1,148(sp)
2300c0fe:	c94a                	sw	s2,144(sp)
2300c100:	c74e                	sw	s3,140(sp)
2300c102:	cf06                	sw	ra,156(sp)
2300c104:	c552                	sw	s4,136(sp)
2300c106:	c356                	sw	s5,132(sp)
2300c108:	c15a                	sw	s6,128(sp)
2300c10a:	dede                	sw	s7,124(sp)
2300c10c:	dce2                	sw	s8,120(sp)
2300c10e:	dae6                	sw	s9,116(sp)
2300c110:	89aa                	mv	s3,a0
2300c112:	84ae                	mv	s1,a1
2300c114:	8932                	mv	s2,a2
2300c116:	8436                	mv	s0,a3
2300c118:	c509                	beqz	a0,2300c122 <_vfiprintf_r+0x2a>
2300c11a:	4d1c                	lw	a5,24(a0)
2300c11c:	e399                	bnez	a5,2300c122 <_vfiprintf_r+0x2a>
2300c11e:	898ff0ef          	jal	ra,2300b1b6 <__sinit>
2300c122:	00003797          	auipc	a5,0x3
2300c126:	17278793          	addi	a5,a5,370 # 2300f294 <__sf_fake_stdin>
2300c12a:	0cf49d63          	bne	s1,a5,2300c204 <_vfiprintf_r+0x10c>
2300c12e:	0049a483          	lw	s1,4(s3)
2300c132:	00c4d783          	lhu	a5,12(s1)
2300c136:	8ba1                	andi	a5,a5,8
2300c138:	cbe5                	beqz	a5,2300c228 <_vfiprintf_r+0x130>
2300c13a:	489c                	lw	a5,16(s1)
2300c13c:	c7f5                	beqz	a5,2300c228 <_vfiprintf_r+0x130>
2300c13e:	02000793          	li	a5,32
2300c142:	02f104a3          	sb	a5,41(sp)
2300c146:	03000793          	li	a5,48
2300c14a:	d202                	sw	zero,36(sp)
2300c14c:	02f10523          	sb	a5,42(sp)
2300c150:	c622                	sw	s0,12(sp)
2300c152:	02500b93          	li	s7,37
2300c156:	00003a97          	auipc	s5,0x3
2300c15a:	346a8a93          	addi	s5,s5,838 # 2300f49c <p05.0+0xc>
2300c15e:	4c05                	li	s8,1
2300c160:	4b29                	li	s6,10
2300c162:	844a                	mv	s0,s2
2300c164:	00044783          	lbu	a5,0(s0)
2300c168:	c399                	beqz	a5,2300c16e <_vfiprintf_r+0x76>
2300c16a:	0f779263          	bne	a5,s7,2300c24e <_vfiprintf_r+0x156>
2300c16e:	41240cb3          	sub	s9,s0,s2
2300c172:	01240e63          	beq	s0,s2,2300c18e <_vfiprintf_r+0x96>
2300c176:	86e6                	mv	a3,s9
2300c178:	864a                	mv	a2,s2
2300c17a:	85a6                	mv	a1,s1
2300c17c:	854e                	mv	a0,s3
2300c17e:	f37ff0ef          	jal	ra,2300c0b4 <__sfputs_r>
2300c182:	57fd                	li	a5,-1
2300c184:	1ef50763          	beq	a0,a5,2300c372 <_vfiprintf_r+0x27a>
2300c188:	5792                	lw	a5,36(sp)
2300c18a:	97e6                	add	a5,a5,s9
2300c18c:	d23e                	sw	a5,36(sp)
2300c18e:	00044783          	lbu	a5,0(s0)
2300c192:	1e078063          	beqz	a5,2300c372 <_vfiprintf_r+0x27a>
2300c196:	57fd                	li	a5,-1
2300c198:	00140913          	addi	s2,s0,1
2300c19c:	c802                	sw	zero,16(sp)
2300c19e:	ce02                	sw	zero,28(sp)
2300c1a0:	ca3e                	sw	a5,20(sp)
2300c1a2:	cc02                	sw	zero,24(sp)
2300c1a4:	040109a3          	sb	zero,83(sp)
2300c1a8:	d482                	sw	zero,104(sp)
2300c1aa:	00094583          	lbu	a1,0(s2)
2300c1ae:	4615                	li	a2,5
2300c1b0:	8556                	mv	a0,s5
2300c1b2:	abeff0ef          	jal	ra,2300b470 <memchr>
2300c1b6:	47c2                	lw	a5,16(sp)
2300c1b8:	00190413          	addi	s0,s2,1
2300c1bc:	e959                	bnez	a0,2300c252 <_vfiprintf_r+0x15a>
2300c1be:	0107f713          	andi	a4,a5,16
2300c1c2:	c709                	beqz	a4,2300c1cc <_vfiprintf_r+0xd4>
2300c1c4:	02000713          	li	a4,32
2300c1c8:	04e109a3          	sb	a4,83(sp)
2300c1cc:	0087f713          	andi	a4,a5,8
2300c1d0:	c709                	beqz	a4,2300c1da <_vfiprintf_r+0xe2>
2300c1d2:	02b00713          	li	a4,43
2300c1d6:	04e109a3          	sb	a4,83(sp)
2300c1da:	00094683          	lbu	a3,0(s2)
2300c1de:	02a00713          	li	a4,42
2300c1e2:	08e68063          	beq	a3,a4,2300c262 <_vfiprintf_r+0x16a>
2300c1e6:	47f2                	lw	a5,28(sp)
2300c1e8:	844a                	mv	s0,s2
2300c1ea:	4681                	li	a3,0
2300c1ec:	4625                	li	a2,9
2300c1ee:	00044703          	lbu	a4,0(s0)
2300c1f2:	00140593          	addi	a1,s0,1
2300c1f6:	fd070713          	addi	a4,a4,-48
2300c1fa:	0ae67963          	bgeu	a2,a4,2300c2ac <_vfiprintf_r+0x1b4>
2300c1fe:	cab5                	beqz	a3,2300c272 <_vfiprintf_r+0x17a>
2300c200:	ce3e                	sw	a5,28(sp)
2300c202:	a885                	j	2300c272 <_vfiprintf_r+0x17a>
2300c204:	00003797          	auipc	a5,0x3
2300c208:	0b078793          	addi	a5,a5,176 # 2300f2b4 <__sf_fake_stdout>
2300c20c:	00f49563          	bne	s1,a5,2300c216 <_vfiprintf_r+0x11e>
2300c210:	0089a483          	lw	s1,8(s3)
2300c214:	bf39                	j	2300c132 <_vfiprintf_r+0x3a>
2300c216:	00003797          	auipc	a5,0x3
2300c21a:	05e78793          	addi	a5,a5,94 # 2300f274 <__sf_fake_stderr>
2300c21e:	f0f49ae3          	bne	s1,a5,2300c132 <_vfiprintf_r+0x3a>
2300c222:	00c9a483          	lw	s1,12(s3)
2300c226:	b731                	j	2300c132 <_vfiprintf_r+0x3a>
2300c228:	85a6                	mv	a1,s1
2300c22a:	854e                	mv	a0,s3
2300c22c:	e95fd0ef          	jal	ra,2300a0c0 <__swsetup_r>
2300c230:	d519                	beqz	a0,2300c13e <_vfiprintf_r+0x46>
2300c232:	557d                	li	a0,-1
2300c234:	40fa                	lw	ra,156(sp)
2300c236:	446a                	lw	s0,152(sp)
2300c238:	44da                	lw	s1,148(sp)
2300c23a:	494a                	lw	s2,144(sp)
2300c23c:	49ba                	lw	s3,140(sp)
2300c23e:	4a2a                	lw	s4,136(sp)
2300c240:	4a9a                	lw	s5,132(sp)
2300c242:	4b0a                	lw	s6,128(sp)
2300c244:	5bf6                	lw	s7,124(sp)
2300c246:	5c66                	lw	s8,120(sp)
2300c248:	5cd6                	lw	s9,116(sp)
2300c24a:	610d                	addi	sp,sp,160
2300c24c:	8082                	ret
2300c24e:	0405                	addi	s0,s0,1
2300c250:	bf11                	j	2300c164 <_vfiprintf_r+0x6c>
2300c252:	41550533          	sub	a0,a0,s5
2300c256:	00ac1533          	sll	a0,s8,a0
2300c25a:	8fc9                	or	a5,a5,a0
2300c25c:	c83e                	sw	a5,16(sp)
2300c25e:	8922                	mv	s2,s0
2300c260:	b7a9                	j	2300c1aa <_vfiprintf_r+0xb2>
2300c262:	4732                	lw	a4,12(sp)
2300c264:	00470693          	addi	a3,a4,4
2300c268:	4318                	lw	a4,0(a4)
2300c26a:	c636                	sw	a3,12(sp)
2300c26c:	02074963          	bltz	a4,2300c29e <_vfiprintf_r+0x1a6>
2300c270:	ce3a                	sw	a4,28(sp)
2300c272:	00044703          	lbu	a4,0(s0)
2300c276:	02e00793          	li	a5,46
2300c27a:	04f71f63          	bne	a4,a5,2300c2d8 <_vfiprintf_r+0x1e0>
2300c27e:	00144703          	lbu	a4,1(s0)
2300c282:	02a00793          	li	a5,42
2300c286:	02f71b63          	bne	a4,a5,2300c2bc <_vfiprintf_r+0x1c4>
2300c28a:	47b2                	lw	a5,12(sp)
2300c28c:	0409                	addi	s0,s0,2
2300c28e:	00478713          	addi	a4,a5,4
2300c292:	439c                	lw	a5,0(a5)
2300c294:	c63a                	sw	a4,12(sp)
2300c296:	0207c163          	bltz	a5,2300c2b8 <_vfiprintf_r+0x1c0>
2300c29a:	ca3e                	sw	a5,20(sp)
2300c29c:	a835                	j	2300c2d8 <_vfiprintf_r+0x1e0>
2300c29e:	40e00733          	neg	a4,a4
2300c2a2:	0027e793          	ori	a5,a5,2
2300c2a6:	ce3a                	sw	a4,28(sp)
2300c2a8:	c83e                	sw	a5,16(sp)
2300c2aa:	b7e1                	j	2300c272 <_vfiprintf_r+0x17a>
2300c2ac:	036787b3          	mul	a5,a5,s6
2300c2b0:	842e                	mv	s0,a1
2300c2b2:	4685                	li	a3,1
2300c2b4:	97ba                	add	a5,a5,a4
2300c2b6:	bf25                	j	2300c1ee <_vfiprintf_r+0xf6>
2300c2b8:	57fd                	li	a5,-1
2300c2ba:	b7c5                	j	2300c29a <_vfiprintf_r+0x1a2>
2300c2bc:	0405                	addi	s0,s0,1
2300c2be:	ca02                	sw	zero,20(sp)
2300c2c0:	4681                	li	a3,0
2300c2c2:	4781                	li	a5,0
2300c2c4:	4625                	li	a2,9
2300c2c6:	00044703          	lbu	a4,0(s0)
2300c2ca:	00140593          	addi	a1,s0,1
2300c2ce:	fd070713          	addi	a4,a4,-48
2300c2d2:	06e67863          	bgeu	a2,a4,2300c342 <_vfiprintf_r+0x24a>
2300c2d6:	f2f1                	bnez	a3,2300c29a <_vfiprintf_r+0x1a2>
2300c2d8:	00044583          	lbu	a1,0(s0)
2300c2dc:	460d                	li	a2,3
2300c2de:	00003517          	auipc	a0,0x3
2300c2e2:	1c650513          	addi	a0,a0,454 # 2300f4a4 <p05.0+0x14>
2300c2e6:	98aff0ef          	jal	ra,2300b470 <memchr>
2300c2ea:	cd11                	beqz	a0,2300c306 <_vfiprintf_r+0x20e>
2300c2ec:	00003797          	auipc	a5,0x3
2300c2f0:	1b878793          	addi	a5,a5,440 # 2300f4a4 <p05.0+0x14>
2300c2f4:	8d1d                	sub	a0,a0,a5
2300c2f6:	04000793          	li	a5,64
2300c2fa:	00a797b3          	sll	a5,a5,a0
2300c2fe:	4542                	lw	a0,16(sp)
2300c300:	0405                	addi	s0,s0,1
2300c302:	8d5d                	or	a0,a0,a5
2300c304:	c82a                	sw	a0,16(sp)
2300c306:	00044583          	lbu	a1,0(s0)
2300c30a:	4619                	li	a2,6
2300c30c:	00003517          	auipc	a0,0x3
2300c310:	19c50513          	addi	a0,a0,412 # 2300f4a8 <p05.0+0x18>
2300c314:	00140913          	addi	s2,s0,1
2300c318:	02b10423          	sb	a1,40(sp)
2300c31c:	954ff0ef          	jal	ra,2300b470 <memchr>
2300c320:	c12d                	beqz	a0,2300c382 <_vfiprintf_r+0x28a>
2300c322:	ffffd797          	auipc	a5,0xffffd
2300c326:	2ca78793          	addi	a5,a5,714 # 230095ec <_printf_float>
2300c32a:	e795                	bnez	a5,2300c356 <_vfiprintf_r+0x25e>
2300c32c:	4742                	lw	a4,16(sp)
2300c32e:	47b2                	lw	a5,12(sp)
2300c330:	10077713          	andi	a4,a4,256
2300c334:	cf09                	beqz	a4,2300c34e <_vfiprintf_r+0x256>
2300c336:	0791                	addi	a5,a5,4
2300c338:	c63e                	sw	a5,12(sp)
2300c33a:	5792                	lw	a5,36(sp)
2300c33c:	97d2                	add	a5,a5,s4
2300c33e:	d23e                	sw	a5,36(sp)
2300c340:	b50d                	j	2300c162 <_vfiprintf_r+0x6a>
2300c342:	036787b3          	mul	a5,a5,s6
2300c346:	842e                	mv	s0,a1
2300c348:	4685                	li	a3,1
2300c34a:	97ba                	add	a5,a5,a4
2300c34c:	bfad                	j	2300c2c6 <_vfiprintf_r+0x1ce>
2300c34e:	079d                	addi	a5,a5,7
2300c350:	9be1                	andi	a5,a5,-8
2300c352:	07a1                	addi	a5,a5,8
2300c354:	b7d5                	j	2300c338 <_vfiprintf_r+0x240>
2300c356:	0078                	addi	a4,sp,12
2300c358:	00000697          	auipc	a3,0x0
2300c35c:	d5c68693          	addi	a3,a3,-676 # 2300c0b4 <__sfputs_r>
2300c360:	8626                	mv	a2,s1
2300c362:	080c                	addi	a1,sp,16
2300c364:	854e                	mv	a0,s3
2300c366:	a86fd0ef          	jal	ra,230095ec <_printf_float>
2300c36a:	57fd                	li	a5,-1
2300c36c:	8a2a                	mv	s4,a0
2300c36e:	fcf516e3          	bne	a0,a5,2300c33a <_vfiprintf_r+0x242>
2300c372:	00c4d783          	lhu	a5,12(s1)
2300c376:	0407f793          	andi	a5,a5,64
2300c37a:	ea079ce3          	bnez	a5,2300c232 <_vfiprintf_r+0x13a>
2300c37e:	5512                	lw	a0,36(sp)
2300c380:	bd55                	j	2300c234 <_vfiprintf_r+0x13c>
2300c382:	0078                	addi	a4,sp,12
2300c384:	00000697          	auipc	a3,0x0
2300c388:	d3068693          	addi	a3,a3,-720 # 2300c0b4 <__sfputs_r>
2300c38c:	8626                	mv	a2,s1
2300c38e:	080c                	addi	a1,sp,16
2300c390:	854e                	mv	a0,s3
2300c392:	83ffd0ef          	jal	ra,23009bd0 <_printf_i>
2300c396:	bfd1                	j	2300c36a <_vfiprintf_r+0x272>

2300c398 <__sread>:
2300c398:	1141                	addi	sp,sp,-16
2300c39a:	c422                	sw	s0,8(sp)
2300c39c:	842e                	mv	s0,a1
2300c39e:	00e59583          	lh	a1,14(a1)
2300c3a2:	c606                	sw	ra,12(sp)
2300c3a4:	851f70ef          	jal	ra,23003bf4 <_read_r>
2300c3a8:	00054963          	bltz	a0,2300c3ba <__sread+0x22>
2300c3ac:	487c                	lw	a5,84(s0)
2300c3ae:	97aa                	add	a5,a5,a0
2300c3b0:	c87c                	sw	a5,84(s0)
2300c3b2:	40b2                	lw	ra,12(sp)
2300c3b4:	4422                	lw	s0,8(sp)
2300c3b6:	0141                	addi	sp,sp,16
2300c3b8:	8082                	ret
2300c3ba:	00c45783          	lhu	a5,12(s0)
2300c3be:	777d                	lui	a4,0xfffff
2300c3c0:	177d                	addi	a4,a4,-1
2300c3c2:	8ff9                	and	a5,a5,a4
2300c3c4:	00f41623          	sh	a5,12(s0)
2300c3c8:	b7ed                	j	2300c3b2 <__sread+0x1a>

2300c3ca <__swrite>:
2300c3ca:	00c5d783          	lhu	a5,12(a1)
2300c3ce:	1101                	addi	sp,sp,-32
2300c3d0:	cc22                	sw	s0,24(sp)
2300c3d2:	ca26                	sw	s1,20(sp)
2300c3d4:	c84a                	sw	s2,16(sp)
2300c3d6:	c64e                	sw	s3,12(sp)
2300c3d8:	ce06                	sw	ra,28(sp)
2300c3da:	1007f793          	andi	a5,a5,256
2300c3de:	84aa                	mv	s1,a0
2300c3e0:	842e                	mv	s0,a1
2300c3e2:	8932                	mv	s2,a2
2300c3e4:	89b6                	mv	s3,a3
2300c3e6:	c799                	beqz	a5,2300c3f4 <__swrite+0x2a>
2300c3e8:	00e59583          	lh	a1,14(a1)
2300c3ec:	4689                	li	a3,2
2300c3ee:	4601                	li	a2,0
2300c3f0:	ff0f70ef          	jal	ra,23003be0 <_lseek_r>
2300c3f4:	00c45783          	lhu	a5,12(s0)
2300c3f8:	777d                	lui	a4,0xfffff
2300c3fa:	177d                	addi	a4,a4,-1
2300c3fc:	8ff9                	and	a5,a5,a4
2300c3fe:	00e41583          	lh	a1,14(s0)
2300c402:	00f41623          	sh	a5,12(s0)
2300c406:	4462                	lw	s0,24(sp)
2300c408:	40f2                	lw	ra,28(sp)
2300c40a:	86ce                	mv	a3,s3
2300c40c:	864a                	mv	a2,s2
2300c40e:	49b2                	lw	s3,12(sp)
2300c410:	4942                	lw	s2,16(sp)
2300c412:	8526                	mv	a0,s1
2300c414:	44d2                	lw	s1,20(sp)
2300c416:	6105                	addi	sp,sp,32
2300c418:	fe6f706f          	j	23003bfe <_write_r>

2300c41c <__sseek>:
2300c41c:	1141                	addi	sp,sp,-16
2300c41e:	c422                	sw	s0,8(sp)
2300c420:	842e                	mv	s0,a1
2300c422:	00e59583          	lh	a1,14(a1)
2300c426:	c606                	sw	ra,12(sp)
2300c428:	fb8f70ef          	jal	ra,23003be0 <_lseek_r>
2300c42c:	57fd                	li	a5,-1
2300c42e:	00c45703          	lhu	a4,12(s0)
2300c432:	00f51b63          	bne	a0,a5,2300c448 <__sseek+0x2c>
2300c436:	77fd                	lui	a5,0xfffff
2300c438:	17fd                	addi	a5,a5,-1
2300c43a:	8ff9                	and	a5,a5,a4
2300c43c:	00f41623          	sh	a5,12(s0)
2300c440:	40b2                	lw	ra,12(sp)
2300c442:	4422                	lw	s0,8(sp)
2300c444:	0141                	addi	sp,sp,16
2300c446:	8082                	ret
2300c448:	6785                	lui	a5,0x1
2300c44a:	8fd9                	or	a5,a5,a4
2300c44c:	00f41623          	sh	a5,12(s0)
2300c450:	c868                	sw	a0,84(s0)
2300c452:	b7fd                	j	2300c440 <__sseek+0x24>

2300c454 <__sclose>:
2300c454:	00e59583          	lh	a1,14(a1)
2300c458:	f92f706f          	j	23003bea <_close_r>

2300c45c <__ascii_wctomb>:
2300c45c:	cd91                	beqz	a1,2300c478 <__ascii_wctomb+0x1c>
2300c45e:	0ff00793          	li	a5,255
2300c462:	00c7f763          	bgeu	a5,a2,2300c470 <__ascii_wctomb+0x14>
2300c466:	08a00793          	li	a5,138
2300c46a:	c11c                	sw	a5,0(a0)
2300c46c:	557d                	li	a0,-1
2300c46e:	8082                	ret
2300c470:	00c58023          	sb	a2,0(a1)
2300c474:	4505                	li	a0,1
2300c476:	8082                	ret
2300c478:	4501                	li	a0,0
2300c47a:	8082                	ret

2300c47c <__assert_func>:
2300c47c:	1141                	addi	sp,sp,-16
2300c47e:	dcc1a783          	lw	a5,-564(gp) # 420165cc <_impure_ptr>
2300c482:	8832                	mv	a6,a2
2300c484:	c606                	sw	ra,12(sp)
2300c486:	88aa                	mv	a7,a0
2300c488:	872e                	mv	a4,a1
2300c48a:	47c8                	lw	a0,12(a5)
2300c48c:	8636                	mv	a2,a3
2300c48e:	00003797          	auipc	a5,0x3
2300c492:	02278793          	addi	a5,a5,34 # 2300f4b0 <p05.0+0x20>
2300c496:	00081763          	bnez	a6,2300c4a4 <__assert_func+0x28>
2300c49a:	00003797          	auipc	a5,0x3
2300c49e:	85678793          	addi	a5,a5,-1962 # 2300ecf0 <st7735s_init_cmds+0x2b0>
2300c4a2:	883e                	mv	a6,a5
2300c4a4:	86c6                	mv	a3,a7
2300c4a6:	00003597          	auipc	a1,0x3
2300c4aa:	01a58593          	addi	a1,a1,26 # 2300f4c0 <p05.0+0x30>
2300c4ae:	2011                	jal	2300c4b2 <fiprintf>
2300c4b0:	288d                	jal	2300c522 <abort>

2300c4b2 <fiprintf>:
2300c4b2:	7139                	addi	sp,sp,-64
2300c4b4:	d432                	sw	a2,40(sp)
2300c4b6:	d636                	sw	a3,44(sp)
2300c4b8:	862e                	mv	a2,a1
2300c4ba:	1034                	addi	a3,sp,40
2300c4bc:	85aa                	mv	a1,a0
2300c4be:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
2300c4c2:	ce06                	sw	ra,28(sp)
2300c4c4:	d83a                	sw	a4,48(sp)
2300c4c6:	da3e                	sw	a5,52(sp)
2300c4c8:	dc42                	sw	a6,56(sp)
2300c4ca:	de46                	sw	a7,60(sp)
2300c4cc:	c636                	sw	a3,12(sp)
2300c4ce:	c2bff0ef          	jal	ra,2300c0f8 <_vfiprintf_r>
2300c4d2:	40f2                	lw	ra,28(sp)
2300c4d4:	6121                	addi	sp,sp,64
2300c4d6:	8082                	ret

2300c4d8 <memmove>:
2300c4d8:	04a5f363          	bgeu	a1,a0,2300c51e <memmove+0x46>
2300c4dc:	00c586b3          	add	a3,a1,a2
2300c4e0:	02d57f63          	bgeu	a0,a3,2300c51e <memmove+0x46>
2300c4e4:	fff64593          	not	a1,a2
2300c4e8:	4781                	li	a5,0
2300c4ea:	17fd                	addi	a5,a5,-1
2300c4ec:	00f59363          	bne	a1,a5,2300c4f2 <memmove+0x1a>
2300c4f0:	8082                	ret
2300c4f2:	00f68733          	add	a4,a3,a5
2300c4f6:	00074803          	lbu	a6,0(a4) # fffff000 <__HeapLimit+0xbdfcf000>
2300c4fa:	00f60733          	add	a4,a2,a5
2300c4fe:	972a                	add	a4,a4,a0
2300c500:	01070023          	sb	a6,0(a4)
2300c504:	b7dd                	j	2300c4ea <memmove+0x12>
2300c506:	00f58733          	add	a4,a1,a5
2300c50a:	00074683          	lbu	a3,0(a4)
2300c50e:	00f50733          	add	a4,a0,a5
2300c512:	0785                	addi	a5,a5,1
2300c514:	00d70023          	sb	a3,0(a4)
2300c518:	fef617e3          	bne	a2,a5,2300c506 <memmove+0x2e>
2300c51c:	8082                	ret
2300c51e:	4781                	li	a5,0
2300c520:	bfe5                	j	2300c518 <memmove+0x40>

2300c522 <abort>:
2300c522:	1141                	addi	sp,sp,-16
2300c524:	4519                	li	a0,6
2300c526:	c606                	sw	ra,12(sp)
2300c528:	20bd                	jal	2300c596 <raise>
2300c52a:	4505                	li	a0,1
2300c52c:	f7ef70ef          	jal	ra,23003caa <_exit>

2300c530 <_raise_r>:
2300c530:	1101                	addi	sp,sp,-32
2300c532:	cc22                	sw	s0,24(sp)
2300c534:	ce06                	sw	ra,28(sp)
2300c536:	47fd                	li	a5,31
2300c538:	842a                	mv	s0,a0
2300c53a:	00b7f963          	bgeu	a5,a1,2300c54c <_raise_r+0x1c>
2300c53e:	47d9                	li	a5,22
2300c540:	c11c                	sw	a5,0(a0)
2300c542:	557d                	li	a0,-1
2300c544:	40f2                	lw	ra,28(sp)
2300c546:	4462                	lw	s0,24(sp)
2300c548:	6105                	addi	sp,sp,32
2300c54a:	8082                	ret
2300c54c:	417c                	lw	a5,68(a0)
2300c54e:	862e                	mv	a2,a1
2300c550:	c791                	beqz	a5,2300c55c <_raise_r+0x2c>
2300c552:	00259713          	slli	a4,a1,0x2
2300c556:	97ba                	add	a5,a5,a4
2300c558:	4398                	lw	a4,0(a5)
2300c55a:	ef09                	bnez	a4,2300c574 <_raise_r+0x44>
2300c55c:	8522                	mv	a0,s0
2300c55e:	c632                	sw	a2,12(sp)
2300c560:	e5ef70ef          	jal	ra,23003bbe <_getpid_r>
2300c564:	85aa                	mv	a1,a0
2300c566:	8522                	mv	a0,s0
2300c568:	4462                	lw	s0,24(sp)
2300c56a:	4632                	lw	a2,12(sp)
2300c56c:	40f2                	lw	ra,28(sp)
2300c56e:	6105                	addi	sp,sp,32
2300c570:	e66f706f          	j	23003bd6 <_kill_r>
2300c574:	4685                	li	a3,1
2300c576:	4501                	li	a0,0
2300c578:	fcd706e3          	beq	a4,a3,2300c544 <_raise_r+0x14>
2300c57c:	56fd                	li	a3,-1
2300c57e:	00d71663          	bne	a4,a3,2300c58a <_raise_r+0x5a>
2300c582:	47d9                	li	a5,22
2300c584:	c01c                	sw	a5,0(s0)
2300c586:	4505                	li	a0,1
2300c588:	bf75                	j	2300c544 <_raise_r+0x14>
2300c58a:	852e                	mv	a0,a1
2300c58c:	0007a023          	sw	zero,0(a5)
2300c590:	9702                	jalr	a4
2300c592:	4501                	li	a0,0
2300c594:	bf45                	j	2300c544 <_raise_r+0x14>

2300c596 <raise>:
2300c596:	85aa                	mv	a1,a0
2300c598:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
2300c59c:	f95ff06f          	j	2300c530 <_raise_r>

2300c5a0 <usbd_cdc_acm_bulk_out>:
#endif
    0x00
};

static void usbd_cdc_acm_bulk_out(uint8_t ep)
{
2300c5a0:	711d                	addi	sp,sp,-96
    uint32_t actual_read_length = 0;
    uint8_t out_buffer[64];

    if (usbd_ep_read(ep, out_buffer, 64, &actual_read_length) < 0) {
2300c5a2:	0074                	addi	a3,sp,12
2300c5a4:	04000613          	li	a2,64
2300c5a8:	080c                	addi	a1,sp,16
{
2300c5aa:	c8ca                	sw	s2,80(sp)
2300c5ac:	ce86                	sw	ra,92(sp)
2300c5ae:	cca2                	sw	s0,88(sp)
2300c5b0:	caa6                	sw	s1,84(sp)
2300c5b2:	892a                	mv	s2,a0
    uint32_t actual_read_length = 0;
2300c5b4:	c602                	sw	zero,12(sp)
    if (usbd_ep_read(ep, out_buffer, 64, &actual_read_length) < 0) {
2300c5b6:	2a81                	jal	2300c706 <usbd_ep_read>
2300c5b8:	02054a63          	bltz	a0,2300c5ec <usbd_cdc_acm_bulk_out+0x4c>
        MSG("Read DATA Packet failed\r\n");
        usbd_ep_set_stall(ep);
        return;
    }
    for (uint32_t i = 0; i < actual_read_length; i++) {
2300c5bc:	47b2                	lw	a5,12(sp)
2300c5be:	0800                	addi	s0,sp,16
2300c5c0:	4481                	li	s1,0
2300c5c2:	cb91                	beqz	a5,2300c5d6 <usbd_cdc_acm_bulk_out+0x36>
        shell_handler(out_buffer[i]);
2300c5c4:	00044503          	lbu	a0,0(s0)
    for (uint32_t i = 0; i < actual_read_length; i++) {
2300c5c8:	0485                	addi	s1,s1,1
2300c5ca:	0405                	addi	s0,s0,1
        shell_handler(out_buffer[i]);
2300c5cc:	103010ef          	jal	ra,2300dece <shell_handler>
    for (uint32_t i = 0; i < actual_read_length; i++) {
2300c5d0:	47b2                	lw	a5,12(sp)
2300c5d2:	fef4e9e3          	bltu	s1,a5,2300c5c4 <usbd_cdc_acm_bulk_out+0x24>
    }
    usbd_ep_read(ep, NULL, 0, NULL);
2300c5d6:	854a                	mv	a0,s2
2300c5d8:	4681                	li	a3,0
2300c5da:	4601                	li	a2,0
2300c5dc:	4581                	li	a1,0
2300c5de:	2225                	jal	2300c706 <usbd_ep_read>
}
2300c5e0:	40f6                	lw	ra,92(sp)
2300c5e2:	4466                	lw	s0,88(sp)
2300c5e4:	44d6                	lw	s1,84(sp)
2300c5e6:	4946                	lw	s2,80(sp)
2300c5e8:	6125                	addi	sp,sp,96
2300c5ea:	8082                	ret
        MSG("Read DATA Packet failed\r\n");
2300c5ec:	2300f537          	lui	a0,0x2300f
2300c5f0:	5f450513          	addi	a0,a0,1524 # 2300f5f4 <_ctype_+0x104>
2300c5f4:	b82f70ef          	jal	ra,23003976 <bflb_platform_printf>
        usbd_ep_set_stall(ep);
2300c5f8:	854a                	mv	a0,s2
2300c5fa:	28f1                	jal	2300c6d6 <usbd_ep_set_stall>
}
2300c5fc:	40f6                	lw	ra,92(sp)
2300c5fe:	4466                	lw	s0,88(sp)
2300c600:	44d6                	lw	s1,84(sp)
2300c602:	4946                	lw	s2,80(sp)
2300c604:	6125                	addi	sp,sp,96
2300c606:	8082                	ret

2300c608 <usb_stdio_init>:
static usbd_endpoint_t cdc_out_ep = { .ep_addr = CDC_OUT_EP, .ep_cb = usbd_cdc_acm_bulk_out };

static usbd_endpoint_t cdc_in_ep = { .ep_addr = CDC_IN_EP, .ep_cb = NULL };

void usb_stdio_init()
{
2300c608:	1141                	addi	sp,sp,-16
2300c60a:	c606                	sw	ra,12(sp)
2300c60c:	c422                	sw	s0,8(sp)
2300c60e:	c226                	sw	s1,4(sp)
    shell_init();
2300c610:	68b010ef          	jal	ra,2300e49a <shell_init>
    shell_set_print(printf);
2300c614:	2300a537          	lui	a0,0x2300a
2300c618:	e4450513          	addi	a0,a0,-444 # 23009e44 <iprintf>
2300c61c:	667010ef          	jal	ra,2300e482 <shell_set_print>

    usbd_desc_register(cdc_descriptor);
2300c620:	23000537          	lui	a0,0x23000
2300c624:	1d450513          	addi	a0,a0,468 # 230001d4 <cdc_descriptor>
2300c628:	3a4010ef          	jal	ra,2300d9cc <usbd_desc_register>

    usbd_cdc_add_acm_interface(&cdc_class, &cdc_cmd_intf);
2300c62c:	4a418593          	addi	a1,gp,1188 # 42016ca4 <cdc_cmd_intf>
2300c630:	49818513          	addi	a0,gp,1176 # 42016c98 <cdc_class>
2300c634:	169000ef          	jal	ra,2300cf9c <usbd_cdc_add_acm_interface>
    usbd_cdc_add_acm_interface(&cdc_class, &cdc_data_intf);
2300c638:	4c018593          	addi	a1,gp,1216 # 42016cc0 <cdc_data_intf>
2300c63c:	49818513          	addi	a0,gp,1176 # 42016c98 <cdc_class>
2300c640:	15d000ef          	jal	ra,2300cf9c <usbd_cdc_add_acm_interface>
    usbd_interface_add_endpoint(&cdc_data_intf, &cdc_out_ep);
2300c644:	db018593          	addi	a1,gp,-592 # 420165b0 <cdc_out_ep>
2300c648:	4c018513          	addi	a0,gp,1216 # 42016cc0 <cdc_data_intf>
2300c64c:	3ca010ef          	jal	ra,2300da16 <usbd_interface_add_endpoint>
    usbd_interface_add_endpoint(&cdc_data_intf, &cdc_in_ep);
2300c650:	da418593          	addi	a1,gp,-604 # 420165a4 <cdc_in_ep>
2300c654:	4c018513          	addi	a0,gp,1216 # 42016cc0 <cdc_data_intf>
2300c658:	3be010ef          	jal	ra,2300da16 <usbd_interface_add_endpoint>

    extern struct device *usb_dc_init(void);
    struct device *usb_fs = usb_dc_init();
2300c65c:	201d                	jal	2300c682 <usb_dc_init>

    if (usb_fs) {
2300c65e:	c511                	beqz	a0,2300c66a <usb_stdio_init+0x62>
        device_control(usb_fs, DEVICE_CTRL_SET_INT, (void *)(USB_EP1_DATA_OUT_IT));
2300c660:	6605                	lui	a2,0x1
2300c662:	80060613          	addi	a2,a2,-2048 # 800 <__heap_min_size+0x400>
2300c666:	4585                	li	a1,1
2300c668:	2ac9                	jal	2300c83a <device_control>
    }

    while (!usb_device_is_configured()) {
2300c66a:	3bc010ef          	jal	ra,2300da26 <usb_device_is_configured>
2300c66e:	dd75                	beqz	a0,2300c66a <usb_stdio_init+0x62>
    }
}
2300c670:	40b2                	lw	ra,12(sp)
2300c672:	4422                	lw	s0,8(sp)
2300c674:	4492                	lw	s1,4(sp)
2300c676:	0141                	addi	sp,sp,16
2300c678:	8082                	ret

2300c67a <usb_dc_event_callback>:

struct device *usb;

static void usb_dc_event_callback(struct device *dev, void *args, uint32_t size, uint32_t state)
{
    usbd_event_notify_handler(state, args);
2300c67a:	0ff6f513          	zext.b	a0,a3
2300c67e:	0e00106f          	j	2300d75e <usbd_event_notify_handler>

2300c682 <usb_dc_init>:
}

struct device *usb_dc_init(void)
{
2300c682:	1141                	addi	sp,sp,-16
2300c684:	c422                	sw	s0,8(sp)
    usb_dc_register(USB_INDEX, "usb");
2300c686:	2300f437          	lui	s0,0x2300f
2300c68a:	cf440593          	addi	a1,s0,-780 # 2300ecf4 <st7735s_init_cmds+0x2b4>
2300c68e:	4501                	li	a0,0
{
2300c690:	c606                	sw	ra,12(sp)
    usb_dc_register(USB_INDEX, "usb");
2300c692:	92bf90ef          	jal	ra,23005fbc <usb_dc_register>
    usb = device_find("usb");
2300c696:	cf440513          	addi	a0,s0,-780
2300c69a:	28e9                	jal	2300c774 <device_find>
2300c69c:	42017437          	lui	s0,0x42017
    device_set_callback(usb, usb_dc_event_callback);
2300c6a0:	2300c5b7          	lui	a1,0x2300c
    usb = device_find("usb");
2300c6a4:	03440413          	addi	s0,s0,52 # 42017034 <usb>
    device_set_callback(usb, usb_dc_event_callback);
2300c6a8:	67a58593          	addi	a1,a1,1658 # 2300c67a <usb_dc_event_callback>
    usb = device_find("usb");
2300c6ac:	c008                	sw	a0,0(s0)
    device_set_callback(usb, usb_dc_event_callback);
2300c6ae:	2a65                	jal	2300c866 <device_set_callback>
    device_open(usb, 0);
2300c6b0:	4008                	lw	a0,0(s0)
2300c6b2:	4581                	li	a1,0
2300c6b4:	2a09                	jal	2300c7c6 <device_open>
    return usb;
}
2300c6b6:	4008                	lw	a0,0(s0)
2300c6b8:	40b2                	lw	ra,12(sp)
2300c6ba:	4422                	lw	s0,8(sp)
2300c6bc:	0141                	addi	sp,sp,16
2300c6be:	8082                	ret

2300c6c0 <usbd_set_address>:

int usbd_set_address(const uint8_t addr)
{
    return usb_dc_set_dev_address(addr);
2300c6c0:	945f906f          	j	23006004 <usb_dc_set_dev_address>

2300c6c4 <usbd_ep_open>:
}

int usbd_ep_open(const struct usbd_endpoint_cfg *ep_cfg)
{
    return usb_dc_ep_open(usb, (const struct usb_dc_ep_cfg *)ep_cfg);
2300c6c4:	420177b7          	lui	a5,0x42017
{
2300c6c8:	85aa                	mv	a1,a0
    return usb_dc_ep_open(usb, (const struct usb_dc_ep_cfg *)ep_cfg);
2300c6ca:	0347a503          	lw	a0,52(a5) # 42017034 <usb>
2300c6ce:	947f906f          	j	23006014 <usb_dc_ep_open>

2300c6d2 <usbd_ep_close>:
}
int usbd_ep_close(const uint8_t ep)
{
    return usb_dc_ep_close(ep);
2300c6d2:	a4df906f          	j	2300611e <usb_dc_ep_close>

2300c6d6 <usbd_ep_set_stall>:
}
int usbd_ep_set_stall(const uint8_t ep)
{
    return usb_dc_ep_set_stall(ep);
2300c6d6:	a4df906f          	j	23006122 <usb_dc_ep_set_stall>

2300c6da <usbd_ep_clear_stall>:
}
int usbd_ep_clear_stall(const uint8_t ep)
{
    return usb_dc_ep_clear_stall(ep);
2300c6da:	b57f906f          	j	23006230 <usb_dc_ep_clear_stall>

2300c6de <usbd_ep_is_stalled>:
}
int usbd_ep_is_stalled(const uint8_t ep, uint8_t *stalled)
{
    return usb_dc_ep_is_stalled(usb, ep, stalled);
2300c6de:	42017737          	lui	a4,0x42017
{
2300c6e2:	87aa                	mv	a5,a0
    return usb_dc_ep_is_stalled(usb, ep, stalled);
2300c6e4:	03472503          	lw	a0,52(a4) # 42017034 <usb>
{
2300c6e8:	862e                	mv	a2,a1
    return usb_dc_ep_is_stalled(usb, ep, stalled);
2300c6ea:	85be                	mv	a1,a5
2300c6ec:	c6ff906f          	j	2300635a <usb_dc_ep_is_stalled>

2300c6f0 <usbd_ep_write>:
}

int usbd_ep_write(const uint8_t ep, const uint8_t *data, uint32_t data_len, uint32_t *ret_bytes)
{
    return usb_dc_ep_write(usb, ep, data, data_len, ret_bytes);
2300c6f0:	42017737          	lui	a4,0x42017
{
2300c6f4:	87aa                	mv	a5,a0
    return usb_dc_ep_write(usb, ep, data, data_len, ret_bytes);
2300c6f6:	03472503          	lw	a0,52(a4) # 42017034 <usb>
{
2300c6fa:	8736                	mv	a4,a3
    return usb_dc_ep_write(usb, ep, data, data_len, ret_bytes);
2300c6fc:	86b2                	mv	a3,a2
2300c6fe:	862e                	mv	a2,a1
2300c700:	85be                	mv	a1,a5
2300c702:	cb9f906f          	j	230063ba <usb_dc_ep_write>

2300c706 <usbd_ep_read>:
}

int usbd_ep_read(const uint8_t ep, uint8_t *data, uint32_t max_data_len, uint32_t *read_bytes)
{
    return usb_dc_ep_read(usb, ep, data, max_data_len, read_bytes);
2300c706:	42017737          	lui	a4,0x42017
{
2300c70a:	87aa                	mv	a5,a0
    return usb_dc_ep_read(usb, ep, data, max_data_len, read_bytes);
2300c70c:	03472503          	lw	a0,52(a4) # 42017034 <usb>
{
2300c710:	8736                	mv	a4,a3
    return usb_dc_ep_read(usb, ep, data, max_data_len, read_bytes);
2300c712:	86b2                	mv	a3,a2
2300c714:	862e                	mv	a2,a1
2300c716:	85be                	mv	a1,a5
2300c718:	dcdf906f          	j	230064e4 <usb_dc_ep_read>

2300c71c <device_register>:
 * @param flags the capabilities flag of device
 *
 * @return the error code, DEVICE_EOK on initialization successfully.
 */
int device_register(struct device *dev, const char *name)
{
2300c71c:	1141                	addi	sp,sp,-16
2300c71e:	c422                	sw	s0,8(sp)
    dlist_t *node;

    dlist_for_each(node, &device_head)
2300c720:	dbc18413          	addi	s0,gp,-580 # 420165bc <device_head>
2300c724:	401c                	lw	a5,0(s0)
{
2300c726:	c606                	sw	ra,12(sp)
2300c728:	86aa                	mv	a3,a0
    dlist_for_each(node, &device_head)
2300c72a:	00878e63          	beq	a5,s0,2300c746 <device_register+0x2a>
    {
        struct device *dev_obj;
        dev_obj = dlist_entry(node, struct device, list);
2300c72e:	fec78713          	addi	a4,a5,-20

        if (dev_obj == dev) {
2300c732:	00e51563          	bne	a0,a4,2300c73c <device_register+0x20>
2300c736:	a815                	j	2300c76a <device_register+0x4e>
2300c738:	02e68963          	beq	a3,a4,2300c76a <device_register+0x4e>
    dlist_for_each(node, &device_head)
2300c73c:	439c                	lw	a5,0(a5)
        dev_obj = dlist_entry(node, struct device, list);
2300c73e:	fec78713          	addi	a4,a5,-20
    dlist_for_each(node, &device_head)
2300c742:	fe879be3          	bne	a5,s0,2300c738 <device_register+0x1c>
            return -DEVICE_EEXIST;
        }
    }

    strcpy(dev->name, name);
2300c746:	8536                	mv	a0,a3
2300c748:	5f1010ef          	jal	ra,2300e538 <strcpy>
 * @param l list to insert it
 * @param n new node to be inserted
 */
static inline void dlist_insert_after(dlist_t *l, dlist_t *n)
{
    l->next->prev = n;
2300c74c:	4018                	lw	a4,0(s0)

    dlist_insert_after(&device_head, &(dev->list));
2300c74e:	01450793          	addi	a5,a0,20
    n->next = l->next;

    l->next = n;
2300c752:	c01c                	sw	a5,0(s0)
    l->next->prev = n;
2300c754:	c35c                	sw	a5,4(a4)
    dev->status = DEVICE_REGISTERED;
2300c756:	4785                	li	a5,1
2300c758:	00f50e23          	sb	a5,28(a0)
    n->prev = l;
2300c75c:	cd00                	sw	s0,24(a0)
    return DEVICE_EOK;
}
2300c75e:	40b2                	lw	ra,12(sp)
2300c760:	4422                	lw	s0,8(sp)
    n->next = l->next;
2300c762:	c958                	sw	a4,20(a0)
    return DEVICE_EOK;
2300c764:	4501                	li	a0,0
}
2300c766:	0141                	addi	sp,sp,16
2300c768:	8082                	ret
2300c76a:	40b2                	lw	ra,12(sp)
2300c76c:	4422                	lw	s0,8(sp)
            return -DEVICE_EEXIST;
2300c76e:	553d                	li	a0,-17
}
2300c770:	0141                	addi	sp,sp,16
2300c772:	8082                	ret

2300c774 <device_find>:
 * @param name the device driver's name
 *
 * @return the registered device driver on successful, or NULL on failure.
 */
struct device *device_find(const char *name)
{
2300c774:	1101                	addi	sp,sp,-32
2300c776:	c84a                	sw	s2,16(sp)
    struct device *dev;
    dlist_t *node;

    dlist_for_each(node, &device_head)
2300c778:	dbc18913          	addi	s2,gp,-580 # 420165bc <device_head>
{
2300c77c:	cc22                	sw	s0,24(sp)
    dlist_for_each(node, &device_head)
2300c77e:	00092403          	lw	s0,0(s2)
{
2300c782:	ce06                	sw	ra,28(sp)
2300c784:	ca26                	sw	s1,20(sp)
2300c786:	c64e                	sw	s3,12(sp)
    dlist_for_each(node, &device_head)
2300c788:	03240763          	beq	s0,s2,2300c7b6 <device_find+0x42>
2300c78c:	89aa                	mv	s3,a0
2300c78e:	a021                	j	2300c796 <device_find+0x22>
2300c790:	4000                	lw	s0,0(s0)
2300c792:	03240263          	beq	s0,s2,2300c7b6 <device_find+0x42>
    {
        dev = dlist_entry(node, struct device, list);

        if (strncmp(dev->name, name, DEVICE_NAME_MAX) == 0) {
2300c796:	fec40493          	addi	s1,s0,-20
2300c79a:	4651                	li	a2,20
2300c79c:	85ce                	mv	a1,s3
2300c79e:	8526                	mv	a0,s1
2300c7a0:	5ab010ef          	jal	ra,2300e54a <strncmp>
2300c7a4:	f575                	bnez	a0,2300c790 <device_find+0x1c>
            return dev;
        }
    }
    return NULL;
}
2300c7a6:	40f2                	lw	ra,28(sp)
2300c7a8:	4462                	lw	s0,24(sp)
2300c7aa:	4942                	lw	s2,16(sp)
2300c7ac:	49b2                	lw	s3,12(sp)
        dev = dlist_entry(node, struct device, list);
2300c7ae:	8526                	mv	a0,s1
}
2300c7b0:	44d2                	lw	s1,20(sp)
2300c7b2:	6105                	addi	sp,sp,32
2300c7b4:	8082                	ret
2300c7b6:	40f2                	lw	ra,28(sp)
2300c7b8:	4462                	lw	s0,24(sp)
2300c7ba:	44d2                	lw	s1,20(sp)
2300c7bc:	4942                	lw	s2,16(sp)
2300c7be:	49b2                	lw	s3,12(sp)
    return NULL;
2300c7c0:	4501                	li	a0,0
}
2300c7c2:	6105                	addi	sp,sp,32
2300c7c4:	8082                	ret

2300c7c6 <device_open>:
int device_open(struct device *dev, uint16_t oflag)
{
#ifdef DEVICE_CHECK_PARAM
    int retval = DEVICE_EOK;

    if ((dev->status == DEVICE_REGISTERED) || (dev->status == DEVICE_CLOSED)) {
2300c7c6:	01c54783          	lbu	a5,28(a0)
2300c7ca:	4705                	li	a4,1
2300c7cc:	0fd7f793          	andi	a5,a5,253
2300c7d0:	00e78463          	beq	a5,a4,2300c7d8 <device_open+0x12>
            dev->oflag |= oflag;
        } else {
            retval = -DEVICE_EFAULT;
        }
    } else {
        retval = -DEVICE_EINVAL;
2300c7d4:	5529                	li	a0,-22

    return retval;
#else
    return dev_open(dev, oflag);
#endif
}
2300c7d6:	8082                	ret
        if (dev_open != NULL) {
2300c7d8:	511c                	lw	a5,32(a0)
{
2300c7da:	1141                	addi	sp,sp,-16
2300c7dc:	c422                	sw	s0,8(sp)
2300c7de:	c606                	sw	ra,12(sp)
2300c7e0:	c226                	sw	s1,4(sp)
2300c7e2:	842a                	mv	s0,a0
        if (dev_open != NULL) {
2300c7e4:	c385                	beqz	a5,2300c804 <device_open+0x3e>
2300c7e6:	84ae                	mv	s1,a1
            retval = dev_open(dev, oflag);
2300c7e8:	9782                	jalr	a5
            dev->oflag |= oflag;
2300c7ea:	01e45583          	lhu	a1,30(s0)
            dev->status = DEVICE_OPENED;
2300c7ee:	4789                	li	a5,2
2300c7f0:	00f40e23          	sb	a5,28(s0)
            dev->oflag |= oflag;
2300c7f4:	8dc5                	or	a1,a1,s1
2300c7f6:	00b41f23          	sh	a1,30(s0)
}
2300c7fa:	40b2                	lw	ra,12(sp)
2300c7fc:	4422                	lw	s0,8(sp)
2300c7fe:	4492                	lw	s1,4(sp)
2300c800:	0141                	addi	sp,sp,16
2300c802:	8082                	ret
            retval = -DEVICE_EFAULT;
2300c804:	5549                	li	a0,-14
    return retval;
2300c806:	bfd5                	j	2300c7fa <device_open+0x34>

2300c808 <device_close>:
int device_close(struct device *dev)
{
#ifdef DEVICE_CHECK_PARAM
    int retval = DEVICE_EOK;

    if (dev->status == DEVICE_OPENED) {
2300c808:	01c54703          	lbu	a4,28(a0)
2300c80c:	4789                	li	a5,2
2300c80e:	02f71263          	bne	a4,a5,2300c832 <device_close+0x2a>
        if (dev_close != NULL) {
2300c812:	515c                	lw	a5,36(a0)
{
2300c814:	1141                	addi	sp,sp,-16
2300c816:	c422                	sw	s0,8(sp)
2300c818:	c606                	sw	ra,12(sp)
2300c81a:	842a                	mv	s0,a0
        if (dev_close != NULL) {
2300c81c:	cf89                	beqz	a5,2300c836 <device_close+0x2e>
            retval = dev_close(dev);
2300c81e:	9782                	jalr	a5
            dev->status = DEVICE_CLOSED;
2300c820:	478d                	li	a5,3
2300c822:	00f40e23          	sb	a5,28(s0)
            dev->oflag = 0;
2300c826:	00041f23          	sh	zero,30(s0)

    return retval;
#else
    return dev_close(dev);
#endif
}
2300c82a:	40b2                	lw	ra,12(sp)
2300c82c:	4422                	lw	s0,8(sp)
2300c82e:	0141                	addi	sp,sp,16
2300c830:	8082                	ret
        retval = -DEVICE_EINVAL;
2300c832:	5529                	li	a0,-22
}
2300c834:	8082                	ret
            retval = -DEVICE_EFAULT;
2300c836:	5549                	li	a0,-14
    return retval;
2300c838:	bfcd                	j	2300c82a <device_close+0x22>

2300c83a <device_control>:
int device_control(struct device *dev, int cmd, void *args)
{
#ifdef DEVICE_CHECK_PARAM
    int retval = DEVICE_EOK;

    if (dev->status > DEVICE_UNREGISTER) {
2300c83a:	01c54703          	lbu	a4,28(a0)
2300c83e:	c701                	beqz	a4,2300c846 <device_control+0xc>
        if (dev_control != NULL) {
2300c840:	551c                	lw	a5,40(a0)
2300c842:	c781                	beqz	a5,2300c84a <device_control+0x10>
            retval = dev_control(dev, cmd, args);
2300c844:	8782                	jr	a5
        } else {
            retval = -DEVICE_EFAULT;
        }
    } else {
        retval = -DEVICE_EINVAL;
2300c846:	5529                	li	a0,-22
2300c848:	8082                	ret
            retval = -DEVICE_EFAULT;
2300c84a:	5549                	li	a0,-14

    return retval;
#else
    return dev_control(dev, cmd, args);
#endif
}
2300c84c:	8082                	ret

2300c84e <device_write>:
int device_write(struct device *dev, uint32_t pos, const void *buffer, uint32_t size)
{
#ifdef DEVICE_CHECK_PARAM
    int retval = DEVICE_EOK;

    if (dev->status == DEVICE_OPENED) {
2300c84e:	01c54803          	lbu	a6,28(a0)
2300c852:	4709                	li	a4,2
2300c854:	00e81563          	bne	a6,a4,2300c85e <device_write+0x10>
        if (dev_write != NULL) {
2300c858:	555c                	lw	a5,44(a0)
2300c85a:	c781                	beqz	a5,2300c862 <device_write+0x14>
            retval = dev_write(dev, pos, buffer, size);
2300c85c:	8782                	jr	a5
        } else {
            retval = -DEVICE_EFAULT;
        }
    } else {
        retval = -DEVICE_EINVAL;
2300c85e:	5529                	li	a0,-22
2300c860:	8082                	ret
            retval = -DEVICE_EFAULT;
2300c862:	5549                	li	a0,-14

    return retval;
#else
    return dev_write(dev, pos, buffer, size);
#endif
}
2300c864:	8082                	ret

2300c866 <device_set_callback>:
 */
int device_set_callback(struct device *dev, void (*callback)(struct device *dev, void *args, uint32_t size, uint32_t event))
{
    int retval = DEVICE_EOK;

    if (dev->status > DEVICE_UNREGISTER) {
2300c866:	01c54783          	lbu	a5,28(a0)
2300c86a:	c789                	beqz	a5,2300c874 <device_set_callback+0xe>
        if (callback != NULL) {
2300c86c:	c591                	beqz	a1,2300c878 <device_set_callback+0x12>
            dev->callback = callback;
2300c86e:	d94c                	sw	a1,52(a0)
    int retval = DEVICE_EOK;
2300c870:	4501                	li	a0,0
2300c872:	8082                	ret
        } else {
            retval = -DEVICE_EFAULT;
        }
    } else {
        retval = -DEVICE_EINVAL;
2300c874:	5529                	li	a0,-22
2300c876:	8082                	ret
            retval = -DEVICE_EFAULT;
2300c878:	5549                	li	a0,-14
    }

    return retval;
2300c87a:	8082                	ret

2300c87c <mmheap_align_alloc>:
void *mmheap_align_alloc(struct heap_info *pRoot, size_t align_size, size_t want_size)
{
    void *pReturn = NULL;
    struct heap_node *pPriv_Node, *pNow_Node;

    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300c87c:	411c                	lw	a5,0(a0)
{
2300c87e:	1141                	addi	sp,sp,-16
2300c880:	c422                	sw	s0,8(sp)
2300c882:	c226                	sw	s1,4(sp)
2300c884:	c04a                	sw	s2,0(sp)
2300c886:	c606                	sw	ra,12(sp)
2300c888:	892a                	mv	s2,a0
2300c88a:	842e                	mv	s0,a1
2300c88c:	84b2                	mv	s1,a2
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300c88e:	14078963          	beqz	a5,2300c9e0 <mmheap_align_alloc+0x164>
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300c892:	00492783          	lw	a5,4(s2)
2300c896:	10078463          	beqz	a5,2300c99e <mmheap_align_alloc+0x122>

    if (want_size == 0) {
2300c89a:	10048c63          	beqz	s1,2300c9b2 <mmheap_align_alloc+0x136>
        return NULL;
    }

    if ((want_size & MEM_MANAGE_ALLOCA_LABAL) != 0) {
2300c89e:	1804c963          	bltz	s1,2300ca30 <mmheap_align_alloc+0x1b4>
        MMHEAP_MALLOC_FAIL();
        return NULL;
    }

    if (align_size & (align_size - 1)) {
2300c8a2:	fff40793          	addi	a5,s0,-1
2300c8a6:	8fe1                	and	a5,a5,s0
2300c8a8:	14079e63          	bnez	a5,2300ca04 <mmheap_align_alloc+0x188>
    }

    MMHEAP_LOCK();
    if (want_size < MEM_MANAGE_MINUM_MEM_SIZE)
        want_size = MEM_MANAGE_MINUM_MEM_SIZE;
    if (align_size < MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT)
2300c8ac:	47a1                	li	a5,8
2300c8ae:	85a2                	mv	a1,s0
2300c8b0:	0af46063          	bltu	s0,a5,2300c950 <mmheap_align_alloc+0xd4>
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c8b4:	47c1                	li	a5,16
2300c8b6:	08f4eb63          	bltu	s1,a5,2300c94c <mmheap_align_alloc+0xd0>
        align_size = MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT;

    want_size = mmheap_align_up(want_size, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT);

    pPriv_Node = pRoot->pStart;
2300c8ba:	00092383          	lw	t2,0(s2)
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c8be:	049d                	addi	s1,s1,7
2300c8c0:	ff84f893          	andi	a7,s1,-8
    pNow_Node = pRoot->pStart->next_node;
2300c8c4:	0003a783          	lw	a5,0(t2)

    while (pNow_Node->next_node != NULL) {
2300c8c8:	4394                	lw	a3,0(a5)
2300c8ca:	18068d63          	beqz	a3,2300ca64 <mmheap_align_alloc+0x1e8>
2300c8ce:	00888e13          	addi	t3,a7,8
2300c8d2:	8e9e                	mv	t4,t2
    void *pReturn = NULL;
2300c8d4:	4501                	li	a0,0
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c8d6:	40b00f33          	neg	t5,a1
2300c8da:	fff58313          	addi	t1,a1,-1
            size_t use_align_size;
            size_t new_size;
            pReturn = (void *)mmheap_align_up((size_t)mmheap_addr_add(pNow_Node), align_size); /*Calculate the aligned address*/
            use_align_size = (uint8_t *)pReturn - (uint8_t *)mmheap_addr_add(pNow_Node);       /*Calculate the memory consumed by the alignment*/
            if (use_align_size != 0) {                                                         /*if Memory misalignment*/
                if (use_align_size < MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE) { /*The unaligned value is too small*/
2300c8de:	42dd                	li	t0,23
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c8e0:	01758813          	addi	a6,a1,23
2300c8e4:	a011                	j	2300c8e8 <mmheap_align_alloc+0x6c>
2300c8e6:	86ba                	mv	a3,a4
        if (pNow_Node->mem_size >= want_size + MEM_MANAGE_MEM_STRUCT_SIZE) {
2300c8e8:	43d0                	lw	a2,4(a5)
    return (void *)((const uint8_t *)mem_node + MEM_MANAGE_MEM_STRUCT_SIZE);
2300c8ea:	00878713          	addi	a4,a5,8
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c8ee:	00e305b3          	add	a1,t1,a4
        if (pNow_Node->mem_size >= want_size + MEM_MANAGE_MEM_STRUCT_SIZE) {
2300c8f2:	03c66663          	bltu	a2,t3,2300c91e <mmheap_align_alloc+0xa2>
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c8f6:	01e5f533          	and	a0,a1,t5
2300c8fa:	00e80fb3          	add	t6,a6,a4
            use_align_size = (uint8_t *)pReturn - (uint8_t *)mmheap_addr_add(pNow_Node);       /*Calculate the memory consumed by the alignment*/
2300c8fe:	40e505b3          	sub	a1,a0,a4
            if (use_align_size != 0) {                                                         /*if Memory misalignment*/
2300c902:	0ce50963          	beq	a0,a4,2300c9d4 <mmheap_align_alloc+0x158>
                if (use_align_size < MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE) { /*The unaligned value is too small*/
2300c906:	00b2e663          	bltu	t0,a1,2300c912 <mmheap_align_alloc+0x96>
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c90a:	01eff533          	and	a0,t6,t5
                    pReturn = (void *)mmheap_align_up(
                        (size_t)mmheap_addr_add(pNow_Node) + MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE, align_size);
                    use_align_size = (uint8_t *)pReturn - (uint8_t *)mmheap_addr_add(pNow_Node);
2300c90e:	40e505b3          	sub	a1,a0,a4
                }
                if (use_align_size <= pNow_Node->mem_size) {
                    new_size = pNow_Node->mem_size - use_align_size; /*Calculate the remaining memory size by removing the memory consumed by alignment*/
2300c912:	40b60733          	sub	a4,a2,a1
                if (use_align_size <= pNow_Node->mem_size) {
2300c916:	00b66463          	bltu	a2,a1,2300c91e <mmheap_align_alloc+0xa2>
                    if (new_size >= want_size) {                     /*Meet the conditions for distribution*/
2300c91a:	0d177c63          	bgeu	a4,a7,2300c9f2 <mmheap_align_alloc+0x176>
    while (pNow_Node->next_node != NULL) {
2300c91e:	4298                	lw	a4,0(a3)
2300c920:	8ebe                	mv	t4,a5
2300c922:	87b6                	mv	a5,a3
2300c924:	f369                	bnez	a4,2300c8e6 <mmheap_align_alloc+0x6a>
        }
        pPriv_Node = pNow_Node;
        pNow_Node = pNow_Node->next_node;
    }

    if (pNow_Node == pRoot->pEnd) {
2300c926:	00492583          	lw	a1,4(s2)
2300c92a:	12d58363          	beq	a1,a3,2300ca50 <mmheap_align_alloc+0x1d4>
        MMHEAP_UNLOCK();
        MMHEAP_MALLOC_FAIL();
        return NULL;
    }

    if (pNow_Node->mem_size >= MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE + want_size) {           /*Node memory is still available*/
2300c92e:	42d8                	lw	a4,4(a3)
2300c930:	01888793          	addi	a5,a7,24
2300c934:	02f77363          	bgeu	a4,a5,2300c95a <mmheap_align_alloc+0xde>
        pNew_Node->mem_size = pNow_Node->mem_size - want_size - MEM_MANAGE_MEM_STRUCT_SIZE;
        pNew_Node->next_node = NULL;
        pNow_Node->mem_size = want_size;
        mmheap_insert_node_to_freelist(pRoot, pNew_Node);
    }
    pNow_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300c938:	800007b7          	lui	a5,0x80000
2300c93c:	8f5d                	or	a4,a4,a5
2300c93e:	c2d8                	sw	a4,4(a3)
    MMHEAP_UNLOCK();
    return pReturn;
}
2300c940:	40b2                	lw	ra,12(sp)
2300c942:	4422                	lw	s0,8(sp)
2300c944:	4492                	lw	s1,4(sp)
2300c946:	4902                	lw	s2,0(sp)
2300c948:	0141                	addi	sp,sp,16
2300c94a:	8082                	ret
    return (data + align_byte - 1) & ~(align_byte - 1);
2300c94c:	44c1                	li	s1,16
2300c94e:	b7b5                	j	2300c8ba <mmheap_align_alloc+0x3e>
2300c950:	47c1                	li	a5,16
2300c952:	45a1                	li	a1,8
2300c954:	f6f4f3e3          	bgeu	s1,a5,2300c8ba <mmheap_align_alloc+0x3e>
2300c958:	bfd5                	j	2300c94c <mmheap_align_alloc+0xd0>
        struct heap_node *pNew_Node = (struct heap_node *)((uint8_t *)mmheap_addr_add(pNow_Node) + want_size); /*Calculate the address of the node that will be moved into the free chain table*/
2300c95a:	00888613          	addi	a2,a7,8
        pNew_Node->mem_size = pNow_Node->mem_size - want_size - MEM_MANAGE_MEM_STRUCT_SIZE;
2300c95e:	41170733          	sub	a4,a4,a7
        struct heap_node *pNew_Node = (struct heap_node *)((uint8_t *)mmheap_addr_add(pNow_Node) + want_size); /*Calculate the address of the node that will be moved into the free chain table*/
2300c962:	9636                	add	a2,a2,a3
        pNew_Node->mem_size = pNow_Node->mem_size - want_size - MEM_MANAGE_MEM_STRUCT_SIZE;
2300c964:	1761                	addi	a4,a4,-8
2300c966:	c258                	sw	a4,4(a2)
        pNew_Node->next_node = NULL;
2300c968:	00062023          	sw	zero,0(a2)
        pNow_Node->mem_size = want_size;
2300c96c:	0116a223          	sw	a7,4(a3)
    for (pPriv_Node = pRoot->pStart; pPriv_Node->next_node < pNode; pPriv_Node = pPriv_Node->next_node) {
2300c970:	879e                	mv	a5,t2
2300c972:	873e                	mv	a4,a5
2300c974:	439c                	lw	a5,0(a5)
2300c976:	fec7eee3          	bltu	a5,a2,2300c972 <mmheap_align_alloc+0xf6>
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300c97a:	00472e03          	lw	t3,4(a4)
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300c97e:	00462303          	lw	t1,4(a2)
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300c982:	008e0893          	addi	a7,t3,8 # 10008 <StackSize+0xf008>
2300c986:	98ba                	add	a7,a7,a4
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300c988:	00830813          	addi	a6,t1,8
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300c98c:	03160a63          	beq	a2,a7,2300c9c0 <mmheap_align_alloc+0x144>
        pPriv_Node->next_node = pNode;
2300c990:	c310                	sw	a2,0(a4)
    if ((uint8_t *)mmheap_addr_add(pNode) + pNode->mem_size == (uint8_t *)pNext_Node) {
2300c992:	9832                	add	a6,a6,a2
2300c994:	09078263          	beq	a5,a6,2300ca18 <mmheap_align_alloc+0x19c>
    pNow_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300c998:	42d8                	lw	a4,4(a3)
        pNode->next_node = pNext_Node;
2300c99a:	c21c                	sw	a5,0(a2)
2300c99c:	bf71                	j	2300c938 <mmheap_align_alloc+0xbc>
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300c99e:	2300f537          	lui	a0,0x2300f
2300c9a2:	08500593          	li	a1,133
2300c9a6:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
2300c9aa:	c9afd0ef          	jal	ra,23009e44 <iprintf>
    if (want_size == 0) {
2300c9ae:	ee0498e3          	bnez	s1,2300c89e <mmheap_align_alloc+0x22>
}
2300c9b2:	40b2                	lw	ra,12(sp)
2300c9b4:	4422                	lw	s0,8(sp)
2300c9b6:	4492                	lw	s1,4(sp)
2300c9b8:	4902                	lw	s2,0(sp)
        return NULL;
2300c9ba:	4501                	li	a0,0
}
2300c9bc:	0141                	addi	sp,sp,16
2300c9be:	8082                	ret
        if (pPriv_Node != pRoot->pStart) { /*can merge if not start block*/
2300c9c0:	08e38263          	beq	t2,a4,2300ca44 <mmheap_align_alloc+0x1c8>
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300c9c4:	010e0333          	add	t1,t3,a6
2300c9c8:	00672223          	sw	t1,4(a4)
            pNode = pPriv_Node;
2300c9cc:	00830813          	addi	a6,t1,8
2300c9d0:	863a                	mv	a2,a4
2300c9d2:	b7c1                	j	2300c992 <mmheap_align_alloc+0x116>
                pPriv_Node->next_node = pNow_Node->next_node;
2300c9d4:	00dea023          	sw	a3,0(t4)
                pNow_Node->next_node = NULL;
2300c9d8:	0007a023          	sw	zero,0(a5) # 80000000 <__HeapLimit+0x3dfd0000>
                break;
2300c9dc:	86be                	mv	a3,a5
2300c9de:	b7a1                	j	2300c926 <mmheap_align_alloc+0xaa>
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300c9e0:	2300f537          	lui	a0,0x2300f
2300c9e4:	08400593          	li	a1,132
2300c9e8:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
2300c9ec:	c58fd0ef          	jal	ra,23009e44 <iprintf>
2300c9f0:	b54d                	j	2300c892 <mmheap_align_alloc+0x16>
                        pNow_Node->mem_size -= new_size + MEM_MANAGE_MEM_STRUCT_SIZE; /*Split Node*/
2300c9f2:	15e1                	addi	a1,a1,-8
2300c9f4:	c3cc                	sw	a1,4(a5)
    return (struct heap_node *)((const uint8_t *)addr - MEM_MANAGE_MEM_STRUCT_SIZE);
2300c9f6:	ff850693          	addi	a3,a0,-8
                        pNew_Node->mem_size = new_size;                               /*The new node is also not in the free chain and does not need to be discharged from the free chain*/
2300c9fa:	fee52e23          	sw	a4,-4(a0)
                        pNew_Node->next_node = NULL;
2300c9fe:	fe052c23          	sw	zero,-8(a0)
                        break;
2300ca02:	b715                	j	2300c926 <mmheap_align_alloc+0xaa>
        MMHEAP_MALLOC_FAIL();
2300ca04:	2300f537          	lui	a0,0x2300f
2300ca08:	09100593          	li	a1,145
2300ca0c:	63450513          	addi	a0,a0,1588 # 2300f634 <_ctype_+0x144>
2300ca10:	c34fd0ef          	jal	ra,23009e44 <iprintf>
        return NULL;
2300ca14:	4501                	li	a0,0
2300ca16:	b72d                	j	2300c940 <mmheap_align_alloc+0xc4>
        if (pNext_Node != pRoot->pEnd) {
2300ca18:	02f58963          	beq	a1,a5,2300ca4a <mmheap_align_alloc+0x1ce>
            pNode->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNext_Node->mem_size;
2300ca1c:	43d8                	lw	a4,4(a5)
            pNode->next_node = pNext_Node->next_node;
2300ca1e:	438c                	lw	a1,0(a5)
            pNode->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNext_Node->mem_size;
2300ca20:	00870793          	addi	a5,a4,8
2300ca24:	933e                	add	t1,t1,a5
2300ca26:	00662223          	sw	t1,4(a2)
    pNow_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300ca2a:	42d8                	lw	a4,4(a3)
            pNode->next_node = pNext_Node->next_node;
2300ca2c:	c20c                	sw	a1,0(a2)
2300ca2e:	b729                	j	2300c938 <mmheap_align_alloc+0xbc>
        MMHEAP_MALLOC_FAIL();
2300ca30:	2300f537          	lui	a0,0x2300f
2300ca34:	08c00593          	li	a1,140
2300ca38:	63450513          	addi	a0,a0,1588 # 2300f634 <_ctype_+0x144>
2300ca3c:	c08fd0ef          	jal	ra,23009e44 <iprintf>
        return NULL;
2300ca40:	4501                	li	a0,0
2300ca42:	bdfd                	j	2300c940 <mmheap_align_alloc+0xc4>
            pRoot->pStart->next_node = pNode;
2300ca44:	00c3a023          	sw	a2,0(t2)
2300ca48:	b7a9                	j	2300c992 <mmheap_align_alloc+0x116>
    pNow_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300ca4a:	42d8                	lw	a4,4(a3)
            pNode->next_node = pRoot->pEnd;
2300ca4c:	c20c                	sw	a1,0(a2)
2300ca4e:	b5ed                	j	2300c938 <mmheap_align_alloc+0xbc>
        MMHEAP_MALLOC_FAIL();
2300ca50:	2300f537          	lui	a0,0x2300f
2300ca54:	0c300593          	li	a1,195
2300ca58:	63450513          	addi	a0,a0,1588 # 2300f634 <_ctype_+0x144>
2300ca5c:	be8fd0ef          	jal	ra,23009e44 <iprintf>
        return NULL;
2300ca60:	4501                	li	a0,0
2300ca62:	bdf9                	j	2300c940 <mmheap_align_alloc+0xc4>
    void *pReturn = NULL;
2300ca64:	4501                	li	a0,0
    while (pNow_Node->next_node != NULL) {
2300ca66:	86be                	mv	a3,a5
2300ca68:	bd7d                	j	2300c926 <mmheap_align_alloc+0xaa>

2300ca6a <mmheap_alloc>:
 * @param pRoot
 * @param want_size
 * @return void*
 */
void *mmheap_alloc(struct heap_info *pRoot, size_t want_size)
{
2300ca6a:	862e                	mv	a2,a1
    return mmheap_align_alloc(pRoot, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT, want_size);
2300ca6c:	45a1                	li	a1,8
2300ca6e:	e0fff06f          	j	2300c87c <mmheap_align_alloc>

2300ca72 <mmheap_calloc>:
 * @param num
 * @param size
 * @return void*
 */
void *mmheap_calloc(struct heap_info *pRoot, size_t num, size_t size)
{
2300ca72:	1141                	addi	sp,sp,-16
2300ca74:	c226                	sw	s1,4(sp)
    void *pReturn = NULL;

    pReturn = (void *)mmheap_alloc(pRoot, size * num);
2300ca76:	02b604b3          	mul	s1,a2,a1
    return mmheap_align_alloc(pRoot, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT, want_size);
2300ca7a:	45a1                	li	a1,8
{
2300ca7c:	c422                	sw	s0,8(sp)
2300ca7e:	c606                	sw	ra,12(sp)
    return mmheap_align_alloc(pRoot, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT, want_size);
2300ca80:	8626                	mv	a2,s1
2300ca82:	dfbff0ef          	jal	ra,2300c87c <mmheap_align_alloc>
2300ca86:	842a                	mv	s0,a0

    if (pReturn) {
2300ca88:	c509                	beqz	a0,2300ca92 <mmheap_calloc+0x20>
        memset(pReturn, 0, num * size);
2300ca8a:	8626                	mv	a2,s1
2300ca8c:	4581                	li	a1,0
2300ca8e:	ff6f30ef          	jal	ra,23000284 <memset>
    }

    return pReturn;
}
2300ca92:	40b2                	lw	ra,12(sp)
2300ca94:	8522                	mv	a0,s0
2300ca96:	4422                	lw	s0,8(sp)
2300ca98:	4492                	lw	s1,4(sp)
2300ca9a:	0141                	addi	sp,sp,16
2300ca9c:	8082                	ret

2300ca9e <mmheap_free>:
 * @param addr
 */
void mmheap_free(struct heap_info *pRoot, void *addr)
{
    struct heap_node *pFree_Node;
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300ca9e:	411c                	lw	a5,0(a0)
{
2300caa0:	1141                	addi	sp,sp,-16
2300caa2:	c422                	sw	s0,8(sp)
2300caa4:	c226                	sw	s1,4(sp)
2300caa6:	c606                	sw	ra,12(sp)
2300caa8:	84aa                	mv	s1,a0
2300caaa:	842e                	mv	s0,a1
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300caac:	c7dd                	beqz	a5,2300cb5a <mmheap_free+0xbc>
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300caae:	40dc                	lw	a5,4(s1)
2300cab0:	cba5                	beqz	a5,2300cb20 <mmheap_free+0x82>
    MMHEAP_LOCK();
    if (addr == NULL) {
2300cab2:	c035                	beqz	s0,2300cb16 <mmheap_free+0x78>
        MMHEAP_UNLOCK();
        return;
    }
    pFree_Node = mmheap_addr_sub(addr);

    if ((pFree_Node->mem_size & MEM_MANAGE_ALLOCA_LABAL) == 0) {
2300cab4:	ffc42783          	lw	a5,-4(s0)
        MMHEAP_UNLOCK();
        MMHEAP_ASSERT((pFree_Node->mem_size & MEM_MANAGE_ALLOCA_LABAL) != 0);
2300cab8:	15900593          	li	a1,345
    if ((pFree_Node->mem_size & MEM_MANAGE_ALLOCA_LABAL) == 0) {
2300cabc:	0007d763          	bgez	a5,2300caca <mmheap_free+0x2c>
        return;
    }

    if (pFree_Node->next_node != NULL) {
2300cac0:	ff842703          	lw	a4,-8(s0)
2300cac4:	cf09                	beqz	a4,2300cade <mmheap_free+0x40>
        MMHEAP_UNLOCK();
        MMHEAP_ASSERT(pFree_Node->next_node == NULL);
2300cac6:	15f00593          	li	a1,351
        return;
    }
    pFree_Node->mem_size &= ~MEM_MANAGE_ALLOCA_LABAL;
    mmheap_insert_node_to_freelist(pRoot, pFree_Node);
    MMHEAP_UNLOCK();
}
2300caca:	4422                	lw	s0,8(sp)
2300cacc:	40b2                	lw	ra,12(sp)
2300cace:	4492                	lw	s1,4(sp)
        MMHEAP_ASSERT(pFree_Node->next_node == NULL);
2300cad0:	2300f537          	lui	a0,0x2300f
2300cad4:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
}
2300cad8:	0141                	addi	sp,sp,16
        MMHEAP_ASSERT(pFree_Node->next_node == NULL);
2300cada:	b6afd06f          	j	23009e44 <iprintf>
    for (pPriv_Node = pRoot->pStart; pPriv_Node->next_node < pNode; pPriv_Node = pPriv_Node->next_node) {
2300cade:	0004a803          	lw	a6,0(s1)
    pFree_Node->mem_size &= ~MEM_MANAGE_ALLOCA_LABAL;
2300cae2:	0786                	slli	a5,a5,0x1
2300cae4:	0017d693          	srli	a3,a5,0x1
    return (struct heap_node *)((const uint8_t *)addr - MEM_MANAGE_MEM_STRUCT_SIZE);
2300cae8:	ff840713          	addi	a4,s0,-8
    pFree_Node->mem_size &= ~MEM_MANAGE_ALLOCA_LABAL;
2300caec:	fed42e23          	sw	a3,-4(s0)
    for (pPriv_Node = pRoot->pStart; pPriv_Node->next_node < pNode; pPriv_Node = pPriv_Node->next_node) {
2300caf0:	87c2                	mv	a5,a6
2300caf2:	863e                	mv	a2,a5
2300caf4:	439c                	lw	a5,0(a5)
2300caf6:	fee7eee3          	bltu	a5,a4,2300caf2 <mmheap_free+0x54>
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300cafa:	00462883          	lw	a7,4(a2)
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300cafe:	00868593          	addi	a1,a3,8
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300cb02:	00888513          	addi	a0,a7,8
2300cb06:	9532                	add	a0,a0,a2
2300cb08:	04a70063          	beq	a4,a0,2300cb48 <mmheap_free+0xaa>
        pPriv_Node->next_node = pNode;
2300cb0c:	c218                	sw	a4,0(a2)
    if ((uint8_t *)mmheap_addr_add(pNode) + pNode->mem_size == (uint8_t *)pNext_Node) {
2300cb0e:	95ba                	add	a1,a1,a4
2300cb10:	02b78163          	beq	a5,a1,2300cb32 <mmheap_free+0x94>
        pNode->next_node = pNext_Node;
2300cb14:	c31c                	sw	a5,0(a4)
}
2300cb16:	40b2                	lw	ra,12(sp)
2300cb18:	4422                	lw	s0,8(sp)
2300cb1a:	4492                	lw	s1,4(sp)
2300cb1c:	0141                	addi	sp,sp,16
2300cb1e:	8082                	ret
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300cb20:	2300f537          	lui	a0,0x2300f
2300cb24:	14f00593          	li	a1,335
2300cb28:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
2300cb2c:	b18fd0ef          	jal	ra,23009e44 <iprintf>
2300cb30:	b749                	j	2300cab2 <mmheap_free+0x14>
        if (pNext_Node != pRoot->pEnd) {
2300cb32:	40d0                	lw	a2,4(s1)
2300cb34:	fec780e3          	beq	a5,a2,2300cb14 <mmheap_free+0x76>
            pNode->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNext_Node->mem_size;
2300cb38:	43d0                	lw	a2,4(a5)
            pNode->next_node = pNext_Node->next_node;
2300cb3a:	438c                	lw	a1,0(a5)
            pNode->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNext_Node->mem_size;
2300cb3c:	00860793          	addi	a5,a2,8
2300cb40:	96be                	add	a3,a3,a5
2300cb42:	c354                	sw	a3,4(a4)
            pNode->next_node = pNext_Node->next_node;
2300cb44:	c30c                	sw	a1,0(a4)
2300cb46:	bfc1                	j	2300cb16 <mmheap_free+0x78>
        if (pPriv_Node != pRoot->pStart) { /*can merge if not start block*/
2300cb48:	02c80263          	beq	a6,a2,2300cb6c <mmheap_free+0xce>
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300cb4c:	00b886b3          	add	a3,a7,a1
2300cb50:	c254                	sw	a3,4(a2)
            pNode = pPriv_Node;
2300cb52:	00868593          	addi	a1,a3,8
2300cb56:	8732                	mv	a4,a2
2300cb58:	bf5d                	j	2300cb0e <mmheap_free+0x70>
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300cb5a:	2300f537          	lui	a0,0x2300f
2300cb5e:	14e00593          	li	a1,334
2300cb62:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
2300cb66:	adefd0ef          	jal	ra,23009e44 <iprintf>
2300cb6a:	b791                	j	2300caae <mmheap_free+0x10>
            pRoot->pStart->next_node = pNode;
2300cb6c:	00e82023          	sw	a4,0(a6)
2300cb70:	bf79                	j	2300cb0e <mmheap_free+0x70>

2300cb72 <mmheap_realloc>:
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300cb72:	411c                	lw	a5,0(a0)
{
2300cb74:	1141                	addi	sp,sp,-16
2300cb76:	c422                	sw	s0,8(sp)
2300cb78:	c226                	sw	s1,4(sp)
2300cb7a:	c04a                	sw	s2,0(sp)
2300cb7c:	c606                	sw	ra,12(sp)
2300cb7e:	84aa                	mv	s1,a0
2300cb80:	842e                	mv	s0,a1
2300cb82:	8932                	mv	s2,a2
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300cb84:	cbf1                	beqz	a5,2300cc58 <mmheap_realloc+0xe6>
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300cb86:	40dc                	lw	a5,4(s1)
2300cb88:	cfdd                	beqz	a5,2300cc46 <mmheap_realloc+0xd4>
    if (src_addr == NULL) {
2300cb8a:	10040263          	beqz	s0,2300cc8e <mmheap_realloc+0x11c>
    if (want_size == 0) {
2300cb8e:	10090a63          	beqz	s2,2300cca2 <mmheap_realloc+0x130>
    if ((want_size & MEM_MANAGE_ALLOCA_LABAL) != 0) {
2300cb92:	10094d63          	bltz	s2,2300ccac <mmheap_realloc+0x13a>
    if ((pSrc_Node->mem_size & MEM_MANAGE_ALLOCA_LABAL) == 0) {
2300cb96:	ffc42703          	lw	a4,-4(s0)
2300cb9a:	0c075863          	bgez	a4,2300cc6a <mmheap_realloc+0xf8>
    pSrc_Node->mem_size &= ~MEM_MANAGE_ALLOCA_LABAL;
2300cb9e:	800007b7          	lui	a5,0x80000
2300cba2:	fff7c693          	not	a3,a5
2300cba6:	8f75                	and	a4,a4,a3
2300cba8:	fee42e23          	sw	a4,-4(s0)
    if (pSrc_Node->mem_size >= want_size) {
2300cbac:	09277263          	bgeu	a4,s2,2300cc30 <mmheap_realloc+0xbe>
    for (pPriv_Node = pRoot->pStart; pPriv_Node->next_node < pSrc_Node; pPriv_Node = pPriv_Node->next_node) {
2300cbb0:	408c                	lw	a1,0(s1)
    return (struct heap_node *)((const uint8_t *)addr - MEM_MANAGE_MEM_STRUCT_SIZE);
2300cbb2:	ff840693          	addi	a3,s0,-8
    for (pPriv_Node = pRoot->pStart; pPriv_Node->next_node < pSrc_Node; pPriv_Node = pPriv_Node->next_node) {
2300cbb6:	87ae                	mv	a5,a1
2300cbb8:	863e                	mv	a2,a5
2300cbba:	439c                	lw	a5,0(a5)
2300cbbc:	fed7eee3          	bltu	a5,a3,2300cbb8 <mmheap_realloc+0x46>
    if (pNext_Node != pRoot->pEnd &&
2300cbc0:	40d4                	lw	a3,4(s1)
2300cbc2:	00d78663          	beq	a5,a3,2300cbce <mmheap_realloc+0x5c>
        ((uint8_t *)src_addr + pSrc_Node->mem_size == (uint8_t *)pNext_Node) &&
2300cbc6:	00e40533          	add	a0,s0,a4
    if (pNext_Node != pRoot->pEnd &&
2300cbca:	04a78163          	beq	a5,a0,2300cc0c <mmheap_realloc+0x9a>
        pReturn = mmheap_align_alloc(pRoot, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT, want_size);
2300cbce:	864a                	mv	a2,s2
2300cbd0:	45a1                	li	a1,8
2300cbd2:	8526                	mv	a0,s1
2300cbd4:	ca9ff0ef          	jal	ra,2300c87c <mmheap_align_alloc>
2300cbd8:	892a                	mv	s2,a0
        if (pReturn == NULL) {
2300cbda:	12050663          	beqz	a0,2300cd06 <mmheap_realloc+0x194>
        memcpy(pReturn, src_addr, pSrc_Node->mem_size);
2300cbde:	ffc42603          	lw	a2,-4(s0)
2300cbe2:	85a2                	mv	a1,s0
2300cbe4:	fa4fc0ef          	jal	ra,23009388 <memcpy>
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cbe8:	ffc42783          	lw	a5,-4(s0)
2300cbec:	80000737          	lui	a4,0x80000
        mmheap_free(pRoot, src_addr);
2300cbf0:	85a2                	mv	a1,s0
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cbf2:	8fd9                	or	a5,a5,a4
2300cbf4:	fef42e23          	sw	a5,-4(s0)
        mmheap_free(pRoot, src_addr);
2300cbf8:	8526                	mv	a0,s1
2300cbfa:	ea5ff0ef          	jal	ra,2300ca9e <mmheap_free>
}
2300cbfe:	40b2                	lw	ra,12(sp)
2300cc00:	4422                	lw	s0,8(sp)
2300cc02:	4492                	lw	s1,4(sp)
2300cc04:	854a                	mv	a0,s2
2300cc06:	4902                	lw	s2,0(sp)
2300cc08:	0141                	addi	sp,sp,16
2300cc0a:	8082                	ret
        (pSrc_Node->mem_size + pNext_Node->mem_size + MEM_MANAGE_MEM_STRUCT_SIZE >= want_size)) {
2300cc0c:	43c8                	lw	a0,4(a5)
2300cc0e:	0721                	addi	a4,a4,8
2300cc10:	972a                	add	a4,a4,a0
        ((uint8_t *)src_addr + pSrc_Node->mem_size == (uint8_t *)pNext_Node) &&
2300cc12:	fb276ee3          	bltu	a4,s2,2300cbce <mmheap_realloc+0x5c>
        pPriv_Node->next_node = pNext_Node->next_node;
2300cc16:	4388                	lw	a0,0(a5)
    return (data + align_byte - 1) & ~(align_byte - 1);
2300cc18:	00790793          	addi	a5,s2,7
2300cc1c:	9be1                	andi	a5,a5,-8
        pPriv_Node->next_node = pNext_Node->next_node;
2300cc1e:	c208                	sw	a0,0(a2)
        pSrc_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNext_Node->mem_size;
2300cc20:	fee42e23          	sw	a4,-4(s0)
        if (pSrc_Node->mem_size >= MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE + want_size) { /*Removing the remaining space allocated is enough to open new blocks*/
2300cc24:	01878613          	addi	a2,a5,24 # 80000018 <__HeapLimit+0x3dfd0018>
2300cc28:	08c77c63          	bgeu	a4,a2,2300ccc0 <mmheap_realloc+0x14e>
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cc2c:	800007b7          	lui	a5,0x80000
2300cc30:	8f5d                	or	a4,a4,a5
2300cc32:	8922                	mv	s2,s0
}
2300cc34:	40b2                	lw	ra,12(sp)
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cc36:	fee42e23          	sw	a4,-4(s0)
}
2300cc3a:	4422                	lw	s0,8(sp)
2300cc3c:	4492                	lw	s1,4(sp)
2300cc3e:	854a                	mv	a0,s2
2300cc40:	4902                	lw	s2,0(sp)
2300cc42:	0141                	addi	sp,sp,16
2300cc44:	8082                	ret
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300cc46:	2300f537          	lui	a0,0x2300f
2300cc4a:	0eb00593          	li	a1,235
2300cc4e:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
2300cc52:	9f2fd0ef          	jal	ra,23009e44 <iprintf>
2300cc56:	bf15                	j	2300cb8a <mmheap_realloc+0x18>
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300cc58:	2300f537          	lui	a0,0x2300f
2300cc5c:	0ea00593          	li	a1,234
2300cc60:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
2300cc64:	9e0fd0ef          	jal	ra,23009e44 <iprintf>
2300cc68:	bf39                	j	2300cb86 <mmheap_realloc+0x14>
        MMHEAP_ASSERT((pSrc_Node->mem_size & MEM_MANAGE_ALLOCA_LABAL) != 0);
2300cc6a:	2300f537          	lui	a0,0x2300f
2300cc6e:	0ff00593          	li	a1,255
2300cc72:	61050513          	addi	a0,a0,1552 # 2300f610 <_ctype_+0x120>
2300cc76:	9cefd0ef          	jal	ra,23009e44 <iprintf>
        MMHEAP_MALLOC_FAIL();
2300cc7a:	2300f537          	lui	a0,0x2300f
2300cc7e:	10000593          	li	a1,256
2300cc82:	63450513          	addi	a0,a0,1588 # 2300f634 <_ctype_+0x144>
2300cc86:	9befd0ef          	jal	ra,23009e44 <iprintf>
        return NULL;
2300cc8a:	4901                	li	s2,0
2300cc8c:	bf8d                	j	2300cbfe <mmheap_realloc+0x8c>
}
2300cc8e:	4422                	lw	s0,8(sp)
2300cc90:	40b2                	lw	ra,12(sp)
        return mmheap_align_alloc(pRoot, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT, want_size);
2300cc92:	864a                	mv	a2,s2
2300cc94:	8526                	mv	a0,s1
}
2300cc96:	4902                	lw	s2,0(sp)
2300cc98:	4492                	lw	s1,4(sp)
        return mmheap_align_alloc(pRoot, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT, want_size);
2300cc9a:	45a1                	li	a1,8
}
2300cc9c:	0141                	addi	sp,sp,16
        return mmheap_align_alloc(pRoot, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT, want_size);
2300cc9e:	bdfff06f          	j	2300c87c <mmheap_align_alloc>
        mmheap_free(pRoot, src_addr);
2300cca2:	85a2                	mv	a1,s0
2300cca4:	8526                	mv	a0,s1
2300cca6:	df9ff0ef          	jal	ra,2300ca9e <mmheap_free>
        return NULL;
2300ccaa:	bf91                	j	2300cbfe <mmheap_realloc+0x8c>
        MMHEAP_MALLOC_FAIL();
2300ccac:	2300f537          	lui	a0,0x2300f
2300ccb0:	0f700593          	li	a1,247
2300ccb4:	63450513          	addi	a0,a0,1588 # 2300f634 <_ctype_+0x144>
2300ccb8:	98cfd0ef          	jal	ra,23009e44 <iprintf>
        return NULL;
2300ccbc:	4901                	li	s2,0
2300ccbe:	b781                	j	2300cbfe <mmheap_realloc+0x8c>
            pNew_Node->mem_size = pSrc_Node->mem_size - want_size - MEM_MANAGE_MEM_STRUCT_SIZE;
2300ccc0:	8f1d                	sub	a4,a4,a5
            struct heap_node *pNew_Node = (struct heap_node *)((uint8_t *)mmheap_addr_add(pSrc_Node) + want_size);
2300ccc2:	00f40633          	add	a2,s0,a5
            pNew_Node->mem_size = pSrc_Node->mem_size - want_size - MEM_MANAGE_MEM_STRUCT_SIZE;
2300ccc6:	1761                	addi	a4,a4,-8
            pNew_Node->next_node = NULL;
2300ccc8:	00062023          	sw	zero,0(a2)
            pNew_Node->mem_size = pSrc_Node->mem_size - want_size - MEM_MANAGE_MEM_STRUCT_SIZE;
2300cccc:	c258                	sw	a4,4(a2)
            pSrc_Node->mem_size = want_size;
2300ccce:	fef42e23          	sw	a5,-4(s0)
    for (pPriv_Node = pRoot->pStart; pPriv_Node->next_node < pSrc_Node; pPriv_Node = pPriv_Node->next_node) {
2300ccd2:	87ae                	mv	a5,a1
    for (pPriv_Node = pRoot->pStart; pPriv_Node->next_node < pNode; pPriv_Node = pPriv_Node->next_node) {
2300ccd4:	873e                	mv	a4,a5
2300ccd6:	439c                	lw	a5,0(a5)
2300ccd8:	fec7eee3          	bltu	a5,a2,2300ccd4 <mmheap_realloc+0x162>
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300ccdc:	00472303          	lw	t1,4(a4) # 80000004 <__HeapLimit+0x3dfd0004>
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300cce0:	00462883          	lw	a7,4(a2)
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300cce4:	00830813          	addi	a6,t1,8
2300cce8:	983a                	add	a6,a6,a4
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300ccea:	00888513          	addi	a0,a7,8
    if ((uint8_t *)mmheap_addr_add(pPriv_Node) + pPriv_Node->mem_size == (uint8_t *)pNode) {
2300ccee:	05060b63          	beq	a2,a6,2300cd44 <mmheap_realloc+0x1d2>
        pPriv_Node->next_node = pNode;
2300ccf2:	c310                	sw	a2,0(a4)
    if ((uint8_t *)mmheap_addr_add(pNode) + pNode->mem_size == (uint8_t *)pNext_Node) {
2300ccf4:	9532                	add	a0,a0,a2
2300ccf6:	02a78863          	beq	a5,a0,2300cd26 <mmheap_realloc+0x1b4>
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300ccfa:	ffc42703          	lw	a4,-4(s0)
        pNode->next_node = pNext_Node;
2300ccfe:	c21c                	sw	a5,0(a2)
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cd00:	800007b7          	lui	a5,0x80000
2300cd04:	b735                	j	2300cc30 <mmheap_realloc+0xbe>
            pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cd06:	ffc42783          	lw	a5,-4(s0)
2300cd0a:	80000737          	lui	a4,0x80000
            MMHEAP_MALLOC_FAIL();
2300cd0e:	2300f537          	lui	a0,0x2300f
            pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cd12:	8fd9                	or	a5,a5,a4
2300cd14:	fef42e23          	sw	a5,-4(s0)
            MMHEAP_MALLOC_FAIL();
2300cd18:	12600593          	li	a1,294
2300cd1c:	63450513          	addi	a0,a0,1588 # 2300f634 <_ctype_+0x144>
2300cd20:	924fd0ef          	jal	ra,23009e44 <iprintf>
            return NULL;
2300cd24:	bde9                	j	2300cbfe <mmheap_realloc+0x8c>
        if (pNext_Node != pRoot->pEnd) {
2300cd26:	02f68963          	beq	a3,a5,2300cd58 <mmheap_realloc+0x1e6>
            pNode->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNext_Node->mem_size;
2300cd2a:	43d8                	lw	a4,4(a5)
            pNode->next_node = pNext_Node->next_node;
2300cd2c:	4394                	lw	a3,0(a5)
            pNode->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNext_Node->mem_size;
2300cd2e:	00870793          	addi	a5,a4,8 # 80000008 <__HeapLimit+0x3dfd0008>
2300cd32:	98be                	add	a7,a7,a5
2300cd34:	01162223          	sw	a7,4(a2)
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cd38:	ffc42703          	lw	a4,-4(s0)
2300cd3c:	800007b7          	lui	a5,0x80000
            pNode->next_node = pNext_Node->next_node;
2300cd40:	c214                	sw	a3,0(a2)
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cd42:	b5fd                	j	2300cc30 <mmheap_realloc+0xbe>
        if (pPriv_Node != pRoot->pStart) { /*can merge if not start block*/
2300cd44:	02e58063          	beq	a1,a4,2300cd64 <mmheap_realloc+0x1f2>
            pPriv_Node->mem_size += MEM_MANAGE_MEM_STRUCT_SIZE + pNode->mem_size;
2300cd48:	00a308b3          	add	a7,t1,a0
2300cd4c:	01172223          	sw	a7,4(a4)
            pNode = pPriv_Node;
2300cd50:	00888513          	addi	a0,a7,8
2300cd54:	863a                	mv	a2,a4
2300cd56:	bf79                	j	2300ccf4 <mmheap_realloc+0x182>
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cd58:	ffc42703          	lw	a4,-4(s0)
2300cd5c:	800007b7          	lui	a5,0x80000
            pNode->next_node = pRoot->pEnd;
2300cd60:	c214                	sw	a3,0(a2)
        pSrc_Node->mem_size |= MEM_MANAGE_ALLOCA_LABAL;
2300cd62:	b5f9                	j	2300cc30 <mmheap_realloc+0xbe>
            pRoot->pStart->next_node = pNode;
2300cd64:	c190                	sw	a2,0(a1)
2300cd66:	b779                	j	2300ccf4 <mmheap_realloc+0x182>

2300cd68 <mmheap_init>:

    pRoot->total_size = 0;
    pRoot->pEnd = NULL;
    pRoot->pStart = NULL;

    for (; pRegion->addr != NULL; pRegion++) {
2300cd68:	4198                	lw	a4,0(a1)
    pRoot->total_size = 0;
2300cd6a:	00052423          	sw	zero,8(a0)
    pRoot->pEnd = NULL;
2300cd6e:	00052223          	sw	zero,4(a0)
    pRoot->pStart = NULL;
2300cd72:	00052023          	sw	zero,0(a0)
    for (; pRegion->addr != NULL; pRegion++) {
2300cd76:	c765                	beqz	a4,2300ce5e <mmheap_init+0xf6>
{
2300cd78:	1141                	addi	sp,sp,-16
2300cd7a:	c422                	sw	s0,8(sp)
2300cd7c:	c606                	sw	ra,12(sp)
2300cd7e:	842a                	mv	s0,a0
2300cd80:	c226                	sw	s1,4(sp)
    for (; pRegion->addr != NULL; pRegion++) {
2300cd82:	4881                	li	a7,0
    struct heap_node *pPriv_node = NULL;
2300cd84:	4501                	li	a0,0
        align_addr = (struct heap_node *)mmheap_align_up((size_t)pRegion->addr, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT); /*Calculate the aligned address*/
        if ((uint8_t *)align_addr > pRegion->mem_size + (uint8_t *)pRegion->addr)                                   /*Alignment consumes more memory than the memory area*/
            continue;
        align_size = pRegion->mem_size - ((uint8_t *)align_addr - (uint8_t *)pRegion->addr); /*Calculate the size of memory left after alignment*/
        if (align_size < MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE)             /*if Aligning the remaining memory is too small*/
2300cd86:	485d                	li	a6,23
2300cd88:	a809                	j	2300cd9a <mmheap_init+0x32>
                pRoot->total_size = 0;
                pRoot->pStart->mem_size = 0;
            }
        } else {
            pPriv_node->next_node = align_addr;
            pRoot->total_size += align_size;
2300cd8a:	4418                	lw	a4,8(s0)
            pPriv_node->next_node = align_addr;
2300cd8c:	c11c                	sw	a5,0(a0)
            pRoot->total_size += align_size;
2300cd8e:	853e                	mv	a0,a5
2300cd90:	96ba                	add	a3,a3,a4
2300cd92:	c414                	sw	a3,8(s0)
    for (; pRegion->addr != NULL; pRegion++) {
2300cd94:	4598                	lw	a4,8(a1)
2300cd96:	05a1                	addi	a1,a1,8
2300cd98:	c739                	beqz	a4,2300cde6 <mmheap_init+0x7e>
        if ((uint8_t *)align_addr > pRegion->mem_size + (uint8_t *)pRegion->addr)                                   /*Alignment consumes more memory than the memory area*/
2300cd9a:	41d4                	lw	a3,4(a1)
    return (data + align_byte - 1) & ~(align_byte - 1);
2300cd9c:	00770793          	addi	a5,a4,7
2300cda0:	9be1                	andi	a5,a5,-8
        if ((uint8_t *)align_addr > pRegion->mem_size + (uint8_t *)pRegion->addr)                                   /*Alignment consumes more memory than the memory area*/
2300cda2:	00d70633          	add	a2,a4,a3
2300cda6:	fef667e3          	bltu	a2,a5,2300cd94 <mmheap_init+0x2c>
        align_size = pRegion->mem_size - ((uint8_t *)align_addr - (uint8_t *)pRegion->addr); /*Calculate the size of memory left after alignment*/
2300cdaa:	40e78733          	sub	a4,a5,a4
2300cdae:	40e68733          	sub	a4,a3,a4
        if (align_size < MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE)             /*if Aligning the remaining memory is too small*/
2300cdb2:	fee871e3          	bgeu	a6,a4,2300cd94 <mmheap_init+0x2c>
        align_size -= MEM_MANAGE_MEM_STRUCT_SIZE; /*Find the size of the memory block after removing the table header*/
2300cdb6:	ff870693          	addi	a3,a4,-8
        align_addr->mem_size = align_size;
2300cdba:	c3d4                	sw	a3,4(a5)
        align_addr->next_node = NULL;
2300cdbc:	0007a023          	sw	zero,0(a5) # 80000000 <__HeapLimit+0x3dfd0000>
        if (pRoot->pStart == NULL) {
2300cdc0:	fc0895e3          	bnez	a7,2300cd8a <mmheap_init+0x22>
            pRoot->pStart = align_addr;                                                                   /*set current addr for start*/
2300cdc4:	c01c                	sw	a5,0(s0)
            if (align_size >= MEM_MANAGE_MINUM_MEM_SIZE + MEM_MANAGE_MEM_STRUCT_SIZE) {                   /*If the remaining blocks are large enough*/
2300cdc6:	08d87563          	bgeu	a6,a3,2300ce50 <mmheap_init+0xe8>
                align_size -= MEM_MANAGE_MEM_STRUCT_SIZE;                                                 /*Remove the next block of table headers remaining memory size*/
2300cdca:	1741                	addi	a4,a4,-16
                align_addr = (struct heap_node *)((uint8_t *)pRoot->pStart + MEM_MANAGE_MEM_STRUCT_SIZE); //the next block addr
2300cdcc:	00878513          	addi	a0,a5,8
                align_addr->mem_size = align_size;
2300cdd0:	c7d8                	sw	a4,12(a5)
                align_addr->next_node = NULL;
2300cdd2:	0007a423          	sw	zero,8(a5)
                pRoot->pStart->next_node = align_addr;
2300cdd6:	c388                	sw	a0,0(a5)
                pRoot->pStart->mem_size = 0;
2300cdd8:	0007a223          	sw	zero,4(a5)
                pRoot->total_size = align_addr->mem_size;
2300cddc:	c418                	sw	a4,8(s0)
    for (; pRegion->addr != NULL; pRegion++) {
2300cdde:	4598                	lw	a4,8(a1)
2300cde0:	88be                	mv	a7,a5
2300cde2:	05a1                	addi	a1,a1,8
2300cde4:	fb5d                	bnez	a4,2300cd9a <mmheap_init+0x32>
        }
        pPriv_node = align_addr;
    }
    //At this point, pPriv_node is the last block, then place the end of the table at the end of the block, find the address to place the end block, end block is only convenient for traversal, so as small as possible, assigned to MEM_MANAGE_MEM_STRUCT_SIZE
    align_addr = (struct heap_node *)mmheap_align_down(
        (size_t)mmheap_addr_add(pPriv_node) + pPriv_node->mem_size - MEM_MANAGE_MEM_STRUCT_SIZE, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT);
2300cde6:	4150                	lw	a2,4(a0)
    return data & ~(align_byte - 1);
2300cde8:	4414                	lw	a3,8(s0)
    align_addr = (struct heap_node *)mmheap_align_down(
2300cdea:	00850793          	addi	a5,a0,8
2300cdee:	00c50733          	add	a4,a0,a2
    return data & ~(align_byte - 1);
2300cdf2:	9b61                	andi	a4,a4,-8
    align_size = (uint8_t *)align_addr - (uint8_t *)mmheap_addr_add(pPriv_node); /*Find the remaining size of the previous block after the end block is allocated*/
2300cdf4:	40f707b3          	sub	a5,a4,a5
    if (align_size >= MEM_MANAGE_MINUM_MEM_SIZE) {
2300cdf8:	45bd                	li	a1,15
2300cdfa:	8e91                	sub	a3,a3,a2
2300cdfc:	02f5f263          	bgeu	a1,a5,2300ce20 <mmheap_init+0xb8>
        pRoot->total_size -= pPriv_node->mem_size - align_size; /*Removing memory consumed by allocating end blocks*/
2300ce00:	96be                	add	a3,a3,a5
2300ce02:	c414                	sw	a3,8(s0)
        pRoot->pEnd = align_addr;                               /*Update the address at the end of the list*/
2300ce04:	c058                	sw	a4,4(s0)
        pPriv_node->next_node = align_addr;
2300ce06:	c118                	sw	a4,0(a0)
        pPriv_node->mem_size = align_size;
2300ce08:	c15c                	sw	a5,4(a0)
        align_addr->next_node = NULL;
2300ce0a:	00072023          	sw	zero,0(a4)
        align_addr->mem_size = 0; /*The end block is not involved in memory allocation, so a direct 0 is sufficient*/
2300ce0e:	00072223          	sw	zero,4(a4)
    } else {                      /*The last block is too small, directly as the end block*/
        pRoot->pEnd = pPriv_node;
        pRoot->total_size -= pPriv_node->mem_size;
    }
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300ce12:	00088b63          	beqz	a7,2300ce28 <mmheap_init+0xc0>
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
}
2300ce16:	40b2                	lw	ra,12(sp)
2300ce18:	4422                	lw	s0,8(sp)
2300ce1a:	4492                	lw	s1,4(sp)
2300ce1c:	0141                	addi	sp,sp,16
2300ce1e:	8082                	ret
        pRoot->pEnd = pPriv_node;
2300ce20:	c048                	sw	a0,4(s0)
        pRoot->total_size -= pPriv_node->mem_size;
2300ce22:	c414                	sw	a3,8(s0)
    MMHEAP_ASSERT(pRoot->pStart != NULL);
2300ce24:	fe0899e3          	bnez	a7,2300ce16 <mmheap_init+0xae>
2300ce28:	2300f4b7          	lui	s1,0x2300f
2300ce2c:	1a300593          	li	a1,419
2300ce30:	61048513          	addi	a0,s1,1552 # 2300f610 <_ctype_+0x120>
2300ce34:	810fd0ef          	jal	ra,23009e44 <iprintf>
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300ce38:	405c                	lw	a5,4(s0)
2300ce3a:	fff1                	bnez	a5,2300ce16 <mmheap_init+0xae>
}
2300ce3c:	4422                	lw	s0,8(sp)
2300ce3e:	40b2                	lw	ra,12(sp)
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300ce40:	61048513          	addi	a0,s1,1552
}
2300ce44:	4492                	lw	s1,4(sp)
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300ce46:	1a400593          	li	a1,420
}
2300ce4a:	0141                	addi	sp,sp,16
    MMHEAP_ASSERT(pRoot->pEnd != NULL);
2300ce4c:	ff9fc06f          	j	23009e44 <iprintf>
                pRoot->total_size = 0;
2300ce50:	00042423          	sw	zero,8(s0)
                pRoot->pStart->mem_size = 0;
2300ce54:	88be                	mv	a7,a5
2300ce56:	0007a223          	sw	zero,4(a5)
2300ce5a:	853e                	mv	a0,a5
2300ce5c:	bf25                	j	2300cd94 <mmheap_init+0x2c>
        (size_t)mmheap_addr_add(pPriv_node) + pPriv_node->mem_size - MEM_MANAGE_MEM_STRUCT_SIZE, MEM_MANAGE_ALIGNMENT_BYTE_DEFAULT);
2300ce5e:	00402783          	lw	a5,4(zero) # 4 <__metal_chicken_bit+0x4>
2300ce62:	9002                	ebreak

2300ce64 <memcopy_to_fifo>:
void memcopy_to_fifo(void *fifo_addr, uint8_t *data, uint32_t length)
{
    uint8_t *p = (uint8_t *)fifo_addr;
    uint8_t *q = data;

    while (length--) {
2300ce64:	ca09                	beqz	a2,2300ce76 <memcopy_to_fifo+0x12>
2300ce66:	962e                	add	a2,a2,a1
        *p = *q++;
2300ce68:	0005c783          	lbu	a5,0(a1)
2300ce6c:	0585                	addi	a1,a1,1
2300ce6e:	00f50023          	sb	a5,0(a0)
    while (length--) {
2300ce72:	fec59be3          	bne	a1,a2,2300ce68 <memcopy_to_fifo+0x4>
    }
}
2300ce76:	8082                	ret

2300ce78 <fifocopy_to_mem>:
void fifocopy_to_mem(void *fifo_addr, uint8_t *data, uint32_t length)
{
    uint8_t *p = (uint8_t *)fifo_addr;
    uint8_t *q = data;

    while (length--) {
2300ce78:	ca09                	beqz	a2,2300ce8a <fifocopy_to_mem+0x12>
2300ce7a:	962e                	add	a2,a2,a1
        *q++ = *p;
2300ce7c:	00054783          	lbu	a5,0(a0)
2300ce80:	0585                	addi	a1,a1,1
2300ce82:	fef58fa3          	sb	a5,-1(a1)
    while (length--) {
2300ce86:	fec59be3          	bne	a1,a2,2300ce7c <fifocopy_to_mem+0x4>
    }
}
2300ce8a:	8082                	ret

2300ce8c <cdc_notify_handler>:
    return 0;
}

static void cdc_notify_handler(uint8_t event, void *arg)
{
    switch (event) {
2300ce8c:	4785                	li	a5,1
2300ce8e:	00f50363          	beq	a0,a5,2300ce94 <cdc_notify_handler+0x8>
            break;

        default:
            break;
    }
}
2300ce92:	8082                	ret
    usbd_cdc_acm_cfg.line_coding.dwDTERate = 2000000;
2300ce94:	001e8737          	lui	a4,0x1e8
2300ce98:	4dc18793          	addi	a5,gp,1244 # 42016cdc <usbd_cdc_acm_cfg>
2300ce9c:	48070713          	addi	a4,a4,1152 # 1e8480 <StackSize+0x1e7480>
2300cea0:	c398                	sw	a4,0(a5)
    usbd_cdc_acm_cfg.line_coding.bDataBits = 8;
2300cea2:	4721                	li	a4,8
    usbd_cdc_acm_cfg.line_coding.bCharFormat = 0;
2300cea4:	00079223          	sh	zero,4(a5)
    usbd_cdc_acm_cfg.line_coding.bDataBits = 8;
2300cea8:	00e78323          	sb	a4,6(a5)
    usbd_cdc_acm_cfg.configured = false;
2300ceac:	00078523          	sb	zero,10(a5)
    usbd_cdc_acm_cfg.uart_first_init_flag = 0;
2300ceb0:	0007a623          	sw	zero,12(a5)
}
2300ceb4:	8082                	ret

2300ceb6 <usbd_cdc_acm_set_line_coding>:

__weak void usbd_cdc_acm_set_line_coding(uint32_t baudrate, uint8_t databits, uint8_t parity, uint8_t stopbits)
{
}
2300ceb6:	8082                	ret

2300ceb8 <usbd_cdc_acm_set_dtr>:
__weak void usbd_cdc_acm_set_dtr(bool dtr)
{
}
2300ceb8:	8082                	ret

2300ceba <usbd_cdc_acm_set_rts>:
2300ceba:	8082                	ret

2300cebc <cdc_acm_class_request_handler>:
    switch (setup->bRequest) {
2300cebc:	00154783          	lbu	a5,1(a0)
2300cec0:	02100713          	li	a4,33
2300cec4:	02e78963          	beq	a5,a4,2300cef6 <cdc_acm_class_request_handler+0x3a>
{
2300cec8:	1141                	addi	sp,sp,-16
2300ceca:	c606                	sw	ra,12(sp)
2300cecc:	c422                	sw	s0,8(sp)
    switch (setup->bRequest) {
2300cece:	02200713          	li	a4,34
2300ced2:	04e78463          	beq	a5,a4,2300cf1a <cdc_acm_class_request_handler+0x5e>
2300ced6:	02000713          	li	a4,32
2300ceda:	02e78563          	beq	a5,a4,2300cf04 <cdc_acm_class_request_handler+0x48>
            USBD_LOG_WRN("Unhandled CDC Class bRequest 0x%02x\r\n", setup->bRequest);
2300cede:	2300f537          	lui	a0,0x2300f
2300cee2:	65850513          	addi	a0,a0,1624 # 2300f658 <_ctype_+0x168>
2300cee6:	85be                	mv	a1,a5
2300cee8:	a8ff60ef          	jal	ra,23003976 <bflb_platform_printf>
}
2300ceec:	40b2                	lw	ra,12(sp)
2300ceee:	4422                	lw	s0,8(sp)
            return -1;
2300cef0:	557d                	li	a0,-1
}
2300cef2:	0141                	addi	sp,sp,16
2300cef4:	8082                	ret
            *data = (uint8_t *)(&usbd_cdc_acm_cfg.line_coding);
2300cef6:	4dc18793          	addi	a5,gp,1244 # 42016cdc <usbd_cdc_acm_cfg>
2300cefa:	c19c                	sw	a5,0(a1)
            *len = sizeof(usbd_cdc_acm_cfg.line_coding);
2300cefc:	479d                	li	a5,7
2300cefe:	c21c                	sw	a5,0(a2)
    return 0;
2300cf00:	4501                	li	a0,0
}
2300cf02:	8082                	ret
            if (usbd_cdc_acm_cfg.uart_first_init_flag == 0) {
2300cf04:	4dc18793          	addi	a5,gp,1244 # 42016cdc <usbd_cdc_acm_cfg>
2300cf08:	47d8                	lw	a4,12(a5)
2300cf0a:	ef15                	bnez	a4,2300cf46 <cdc_acm_class_request_handler+0x8a>
}
2300cf0c:	40b2                	lw	ra,12(sp)
2300cf0e:	4422                	lw	s0,8(sp)
                usbd_cdc_acm_cfg.uart_first_init_flag = 1;
2300cf10:	4705                	li	a4,1
2300cf12:	c7d8                	sw	a4,12(a5)
                return 0;
2300cf14:	4501                	li	a0,0
}
2300cf16:	0141                	addi	sp,sp,16
2300cf18:	8082                	ret
            usbd_cdc_acm_cfg.line_state = (uint8_t)setup->wValue;
2300cf1a:	00354403          	lbu	s0,3(a0)
2300cf1e:	00254503          	lbu	a0,2(a0)
2300cf22:	0422                	slli	s0,s0,0x8
2300cf24:	8c49                	or	s0,s0,a0
            usbd_cdc_acm_set_dtr(dtr);
2300cf26:	00147513          	andi	a0,s0,1
            usbd_cdc_acm_cfg.line_state = (uint8_t)setup->wValue;
2300cf2a:	4e8181a3          	sb	s0,1251(gp) # 42016ce3 <usbd_cdc_acm_cfg+0x7>
            usbd_cdc_acm_set_dtr(dtr);
2300cf2e:	f8bff0ef          	jal	ra,2300ceb8 <usbd_cdc_acm_set_dtr>
            bool rts = (setup->wValue & 0x02);
2300cf32:	00145513          	srli	a0,s0,0x1
            usbd_cdc_acm_set_rts(rts);
2300cf36:	8905                	andi	a0,a0,1
2300cf38:	f83ff0ef          	jal	ra,2300ceba <usbd_cdc_acm_set_rts>
}
2300cf3c:	40b2                	lw	ra,12(sp)
2300cf3e:	4422                	lw	s0,8(sp)
    return 0;
2300cf40:	4501                	li	a0,0
}
2300cf42:	0141                	addi	sp,sp,16
2300cf44:	8082                	ret
            memcpy(&usbd_cdc_acm_cfg.line_coding, *data, sizeof(usbd_cdc_acm_cfg.line_coding));
2300cf46:	4198                	lw	a4,0(a1)
2300cf48:	00074503          	lbu	a0,0(a4)
2300cf4c:	00174583          	lbu	a1,1(a4)
2300cf50:	00274603          	lbu	a2,2(a4)
2300cf54:	00374683          	lbu	a3,3(a4)
2300cf58:	00474883          	lbu	a7,4(a4)
2300cf5c:	00574803          	lbu	a6,5(a4)
2300cf60:	00674703          	lbu	a4,6(a4)
2300cf64:	00b780a3          	sb	a1,1(a5)
2300cf68:	00c78123          	sb	a2,2(a5)
2300cf6c:	00d781a3          	sb	a3,3(a5)
2300cf70:	00a78023          	sb	a0,0(a5)
            usbd_cdc_acm_set_line_coding(usbd_cdc_acm_cfg.line_coding.dwDTERate, usbd_cdc_acm_cfg.line_coding.bDataBits,
2300cf74:	4388                	lw	a0,0(a5)
2300cf76:	0ff8f693          	zext.b	a3,a7
2300cf7a:	0ff87613          	zext.b	a2,a6
2300cf7e:	0ff77593          	zext.b	a1,a4
            memcpy(&usbd_cdc_acm_cfg.line_coding, *data, sizeof(usbd_cdc_acm_cfg.line_coding));
2300cf82:	01178223          	sb	a7,4(a5)
2300cf86:	010782a3          	sb	a6,5(a5)
2300cf8a:	00e78323          	sb	a4,6(a5)
            usbd_cdc_acm_set_line_coding(usbd_cdc_acm_cfg.line_coding.dwDTERate, usbd_cdc_acm_cfg.line_coding.bDataBits,
2300cf8e:	f29ff0ef          	jal	ra,2300ceb6 <usbd_cdc_acm_set_line_coding>
}
2300cf92:	40b2                	lw	ra,12(sp)
2300cf94:	4422                	lw	s0,8(sp)
    return 0;
2300cf96:	4501                	li	a0,0
}
2300cf98:	0141                	addi	sp,sp,16
2300cf9a:	8082                	ret

2300cf9c <usbd_cdc_add_acm_interface>:

void usbd_cdc_add_acm_interface(usbd_class_t *class, usbd_interface_t *intf)
{
    static usbd_class_t *last_class = NULL;

    if (last_class != class) {
2300cf9c:	420177b7          	lui	a5,0x42017
2300cfa0:	03878793          	addi	a5,a5,56 # 42017038 <last_class.0>
2300cfa4:	4398                	lw	a4,0(a5)
{
2300cfa6:	1101                	addi	sp,sp,-32
2300cfa8:	cc26                	sw	s1,24(sp)
2300cfaa:	ce06                	sw	ra,28(sp)
2300cfac:	84aa                	mv	s1,a0
    if (last_class != class) {
2300cfae:	00a70763          	beq	a4,a0,2300cfbc <usbd_cdc_add_acm_interface+0x20>
2300cfb2:	c62e                	sw	a1,12(sp)
        last_class = class;
2300cfb4:	c388                	sw	a0,0(a5)
        usbd_class_register(class);
2300cfb6:	21d000ef          	jal	ra,2300d9d2 <usbd_class_register>
2300cfba:	45b2                	lw	a1,12(sp)
    }

    intf->class_handler = cdc_acm_class_request_handler;
2300cfbc:	2300d7b7          	lui	a5,0x2300d
2300cfc0:	ebc78793          	addi	a5,a5,-324 # 2300cebc <cdc_acm_class_request_handler>
2300cfc4:	c1dc                	sw	a5,4(a1)
    intf->custom_handler = NULL;
    intf->vendor_handler = NULL;
    intf->notify_handler = cdc_notify_handler;
2300cfc6:	2300d7b7          	lui	a5,0x2300d
    usbd_class_add_interface(class, intf);
}
2300cfca:	40f2                	lw	ra,28(sp)
    intf->notify_handler = cdc_notify_handler;
2300cfcc:	e8c78793          	addi	a5,a5,-372 # 2300ce8c <cdc_notify_handler>
    usbd_class_add_interface(class, intf);
2300cfd0:	8526                	mv	a0,s1
}
2300cfd2:	44e2                	lw	s1,24(sp)
    intf->custom_handler = NULL;
2300cfd4:	0005a623          	sw	zero,12(a1)
    intf->vendor_handler = NULL;
2300cfd8:	0005a423          	sw	zero,8(a1)
    intf->notify_handler = cdc_notify_handler;
2300cfdc:	c99c                	sw	a5,16(a1)
}
2300cfde:	6105                	addi	sp,sp,32
    usbd_class_add_interface(class, intf);
2300cfe0:	20d0006f          	j	2300d9ec <usbd_class_add_interface>

2300cfe4 <usbd_send_to_host.constprop.0>:
/**
 * @brief send data or status to host
 *
 * @return N/A
 */
static void usbd_send_to_host(uint16_t len)
2300cfe4:	1101                	addi	sp,sp,-32
2300cfe6:	cc22                	sw	s0,24(sp)
{
    uint32_t chunk = 0U;

    if (usbd_core_cfg.zlp_flag == false) {
2300cfe8:	4ec18413          	addi	s0,gp,1260 # 42016cec <usbd_core_cfg>
2300cfec:	01444783          	lbu	a5,20(s0)
static void usbd_send_to_host(uint16_t len)
2300cff0:	ce06                	sw	ra,28(sp)
    uint32_t chunk = 0U;
2300cff2:	c602                	sw	zero,12(sp)
    if (usbd_core_cfg.zlp_flag == false) {
2300cff4:	e3b1                	bnez	a5,2300d038 <usbd_send_to_host.constprop.0+0x54>
        chunk = usbd_core_cfg.ep0_data_buf_residue;
2300cff6:	4450                	lw	a2,12(s0)

        if (usbd_ep_write(USB_CONTROL_IN_EP0, usbd_core_cfg.ep0_data_buf, usbd_core_cfg.ep0_data_buf_residue, &chunk) < 0) {
2300cff8:	440c                	lw	a1,8(s0)
2300cffa:	0074                	addi	a3,sp,12
2300cffc:	08000513          	li	a0,128
        chunk = usbd_core_cfg.ep0_data_buf_residue;
2300d000:	c632                	sw	a2,12(sp)
        if (usbd_ep_write(USB_CONTROL_IN_EP0, usbd_core_cfg.ep0_data_buf, usbd_core_cfg.ep0_data_buf_residue, &chunk) < 0) {
2300d002:	eeeff0ef          	jal	ra,2300c6f0 <usbd_ep_write>
2300d006:	04054b63          	bltz	a0,2300d05c <usbd_send_to_host.constprop.0+0x78>
            USBD_LOG_ERR("USB write data failed\r\n");
            return;
        }

        usbd_core_cfg.ep0_data_buf += chunk;
2300d00a:	46b2                	lw	a3,12(sp)
2300d00c:	4418                	lw	a4,8(s0)
        usbd_core_cfg.ep0_data_buf_residue -= chunk;
2300d00e:	445c                	lw	a5,12(s0)
        usbd_core_cfg.ep0_data_buf += chunk;
2300d010:	9736                	add	a4,a4,a3
        usbd_core_cfg.ep0_data_buf_residue -= chunk;
2300d012:	8f95                	sub	a5,a5,a3
        usbd_core_cfg.ep0_data_buf += chunk;
2300d014:	c418                	sw	a4,8(s0)
        usbd_core_cfg.ep0_data_buf_residue -= chunk;
2300d016:	c45c                	sw	a5,12(s0)
        /*
         * Set ZLP flag when host asks for a bigger length and the
         * last chunk is wMaxPacketSize long, to indicate the last
         * packet.
         */
        if ((!usbd_core_cfg.ep0_data_buf_residue) && (usbd_core_cfg.ep0_data_buf_len >= USB_CTRL_EP_MPS) && !(usbd_core_cfg.ep0_data_buf_len % USB_CTRL_EP_MPS)) {
2300d018:	ef81                	bnez	a5,2300d030 <usbd_send_to_host.constprop.0+0x4c>
2300d01a:	481c                	lw	a5,16(s0)
2300d01c:	03f00713          	li	a4,63
2300d020:	00f77863          	bgeu	a4,a5,2300d030 <usbd_send_to_host.constprop.0+0x4c>
2300d024:	03f7f793          	andi	a5,a5,63
2300d028:	e781                	bnez	a5,2300d030 <usbd_send_to_host.constprop.0+0x4c>
            /* Transfers a zero-length packet next*/
            usbd_core_cfg.zlp_flag = true;
2300d02a:	4785                	li	a5,1
2300d02c:	00f40a23          	sb	a5,20(s0)
        if (usbd_ep_write(USB_CONTROL_IN_EP0, NULL, 0, NULL) < 0) {
            USBD_LOG_ERR("USB write zlp failed\r\n");
            return;
        }
    }
}
2300d030:	40f2                	lw	ra,28(sp)
2300d032:	4462                	lw	s0,24(sp)
2300d034:	6105                	addi	sp,sp,32
2300d036:	8082                	ret
        if (usbd_ep_write(USB_CONTROL_IN_EP0, NULL, 0, NULL) < 0) {
2300d038:	4681                	li	a3,0
2300d03a:	4601                	li	a2,0
2300d03c:	4581                	li	a1,0
2300d03e:	08000513          	li	a0,128
        usbd_core_cfg.zlp_flag = false;
2300d042:	00040a23          	sb	zero,20(s0)
        if (usbd_ep_write(USB_CONTROL_IN_EP0, NULL, 0, NULL) < 0) {
2300d046:	eaaff0ef          	jal	ra,2300c6f0 <usbd_ep_write>
2300d04a:	fe0553e3          	bgez	a0,2300d030 <usbd_send_to_host.constprop.0+0x4c>
            USBD_LOG_ERR("USB write zlp failed\r\n");
2300d04e:	2300f537          	lui	a0,0x2300f
2300d052:	69850513          	addi	a0,a0,1688 # 2300f698 <_ctype_+0x1a8>
2300d056:	921f60ef          	jal	ra,23003976 <bflb_platform_printf>
            return;
2300d05a:	bfd9                	j	2300d030 <usbd_send_to_host.constprop.0+0x4c>
            USBD_LOG_ERR("USB write data failed\r\n");
2300d05c:	2300f537          	lui	a0,0x2300f
2300d060:	68050513          	addi	a0,a0,1664 # 2300f680 <_ctype_+0x190>
2300d064:	913f60ef          	jal	ra,23003976 <bflb_platform_printf>
            return;
2300d068:	b7e1                	j	2300d030 <usbd_send_to_host.constprop.0+0x4c>

2300d06a <usbd_setup_request_handler.constprop.0>:
static bool usbd_setup_request_handler(struct usb_setup_packet *setup, uint8_t **data, uint32_t *len)
2300d06a:	711d                	addi	sp,sp,-96
2300d06c:	caa6                	sw	s1,84(sp)
2300d06e:	c8ca                	sw	s2,80(sp)
    uint8_t type = setup->bmRequestType_b.Type;
2300d070:	4ec18913          	addi	s2,gp,1260 # 42016cec <usbd_core_cfg>
2300d074:	00092783          	lw	a5,0(s2)
static bool usbd_setup_request_handler(struct usb_setup_packet *setup, uint8_t **data, uint32_t *len)
2300d078:	ce86                	sw	ra,92(sp)
2300d07a:	cca2                	sw	s0,88(sp)
    uint8_t type = setup->bmRequestType_b.Type;
2300d07c:	8395                	srli	a5,a5,0x5
static bool usbd_setup_request_handler(struct usb_setup_packet *setup, uint8_t **data, uint32_t *len)
2300d07e:	c6ce                	sw	s3,76(sp)
2300d080:	c4d2                	sw	s4,72(sp)
2300d082:	c2d6                	sw	s5,68(sp)
2300d084:	c0da                	sw	s6,64(sp)
2300d086:	de5e                	sw	s7,60(sp)
2300d088:	dc62                	sw	s8,56(sp)
2300d08a:	da66                	sw	s9,52(sp)
2300d08c:	d86a                	sw	s10,48(sp)
2300d08e:	d66e                	sw	s11,44(sp)
    uint8_t type = setup->bmRequestType_b.Type;
2300d090:	8b8d                	andi	a5,a5,3
    if (type == USB_REQUEST_STANDARD) {
2300d092:	c79d                	beqz	a5,2300d0c0 <usbd_setup_request_handler.constprop.0+0x56>
    } else if (type == USB_REQUEST_CLASS) {
2300d094:	4705                	li	a4,1
2300d096:	10e78563          	beq	a5,a4,2300d1a0 <usbd_setup_request_handler.constprop.0+0x136>
    } else if (type == USB_REQUEST_VENDOR) {
2300d09a:	4709                	li	a4,2
        return false;
2300d09c:	4501                	li	a0,0
    } else if (type == USB_REQUEST_VENDOR) {
2300d09e:	0ae78863          	beq	a5,a4,2300d14e <usbd_setup_request_handler.constprop.0+0xe4>
}
2300d0a2:	40f6                	lw	ra,92(sp)
2300d0a4:	4466                	lw	s0,88(sp)
2300d0a6:	44d6                	lw	s1,84(sp)
2300d0a8:	4946                	lw	s2,80(sp)
2300d0aa:	49b6                	lw	s3,76(sp)
2300d0ac:	4a26                	lw	s4,72(sp)
2300d0ae:	4a96                	lw	s5,68(sp)
2300d0b0:	4b06                	lw	s6,64(sp)
2300d0b2:	5bf2                	lw	s7,60(sp)
2300d0b4:	5c62                	lw	s8,56(sp)
2300d0b6:	5cd2                	lw	s9,52(sp)
2300d0b8:	5d42                	lw	s10,48(sp)
2300d0ba:	5db2                	lw	s11,44(sp)
2300d0bc:	6125                	addi	sp,sp,96
2300d0be:	8082                	ret
    if (setup->bmRequestType_b.Recipient != USB_REQUEST_TO_INTERFACE) {
2300d0c0:	00094783          	lbu	a5,0(s2)
2300d0c4:	4705                	li	a4,1
2300d0c6:	8bfd                	andi	a5,a5,31
2300d0c8:	02e79563          	bne	a5,a4,2300d0f2 <usbd_setup_request_handler.constprop.0+0x88>
    usb_slist_for_each(i, &usbd_class_head)
2300d0cc:	420177b7          	lui	a5,0x42017
2300d0d0:	04c7a583          	lw	a1,76(a5) # 4201704c <usbd_class_head>
2300d0d4:	cd99                	beqz	a1,2300d0f2 <usbd_setup_request_handler.constprop.0+0x88>
            if (intf->custom_handler && (intf->intf_num == (setup->wIndex & 0xFF))) {
2300d0d6:	00494603          	lbu	a2,4(s2)
        usb_slist_for_each(j, &class->intf_list)
2300d0da:	459c                	lw	a5,8(a1)
2300d0dc:	cb89                	beqz	a5,2300d0ee <usbd_setup_request_handler.constprop.0+0x84>
            if (intf->custom_handler && (intf->intf_num == (setup->wIndex & 0xFF))) {
2300d0de:	47d8                	lw	a4,12(a5)
2300d0e0:	c709                	beqz	a4,2300d0ea <usbd_setup_request_handler.constprop.0+0x80>
2300d0e2:	0147c683          	lbu	a3,20(a5)
2300d0e6:	04c68a63          	beq	a3,a2,2300d13a <usbd_setup_request_handler.constprop.0+0xd0>
        usb_slist_for_each(j, &class->intf_list)
2300d0ea:	439c                	lw	a5,0(a5)
2300d0ec:	fbed                	bnez	a5,2300d0de <usbd_setup_request_handler.constprop.0+0x74>
    usb_slist_for_each(i, &usbd_class_head)
2300d0ee:	418c                	lw	a1,0(a1)
2300d0f0:	f5ed                	bnez	a1,2300d0da <usbd_setup_request_handler.constprop.0+0x70>
    switch (setup->bmRequestType_b.Recipient) {
2300d0f2:	00092783          	lw	a5,0(s2)
2300d0f6:	4705                	li	a4,1
2300d0f8:	8bfd                	andi	a5,a5,31
2300d0fa:	26e78a63          	beq	a5,a4,2300d36e <usbd_setup_request_handler.constprop.0+0x304>
2300d0fe:	4689                	li	a3,2
2300d100:	1ed78863          	beq	a5,a3,2300d2f0 <usbd_setup_request_handler.constprop.0+0x286>
2300d104:	12078463          	beqz	a5,2300d22c <usbd_setup_request_handler.constprop.0+0x1c2>
            USBD_LOG_ERR("Handler Error %d\r\n", type);
2300d108:	4581                	li	a1,0
            USBD_LOG_ERR("Handler Error %d\r\n", type);
2300d10a:	2300f537          	lui	a0,0x2300f
2300d10e:	7e450513          	addi	a0,a0,2020 # 2300f7e4 <_ctype_+0x2f4>
2300d112:	865f60ef          	jal	ra,23003976 <bflb_platform_printf>
    USBD_LOG_INFO("Setup: "
2300d116:	00695783          	lhu	a5,6(s2)
2300d11a:	00495703          	lhu	a4,4(s2)
2300d11e:	00295683          	lhu	a3,2(s2)
2300d122:	00194603          	lbu	a2,1(s2)
2300d126:	00094583          	lbu	a1,0(s2)
2300d12a:	2300f537          	lui	a0,0x2300f
2300d12e:	7f850513          	addi	a0,a0,2040 # 2300f7f8 <_ctype_+0x308>
2300d132:	845f60ef          	jal	ra,23003976 <bflb_platform_printf>
            return false;
2300d136:	4501                	li	a0,0
}
2300d138:	b7ad                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
                return intf->custom_handler(setup, data, len);
2300d13a:	01090613          	addi	a2,s2,16
2300d13e:	00890593          	addi	a1,s2,8
2300d142:	4ec18513          	addi	a0,gp,1260 # 42016cec <usbd_core_cfg>
2300d146:	9702                	jalr	a4
        if (!usbd_custom_request_handler(setup, data, len)) {
2300d148:	f54d                	bnez	a0,2300d0f2 <usbd_setup_request_handler.constprop.0+0x88>
    return true;
2300d14a:	4505                	li	a0,1
2300d14c:	bf99                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    if (msosv1_desc) {
2300d14e:	42017437          	lui	s0,0x42017
2300d152:	04440413          	addi	s0,s0,68 # 42017044 <msosv1_desc>
2300d156:	401c                	lw	a5,0(s0)
2300d158:	cbc9                	beqz	a5,2300d1ea <usbd_setup_request_handler.constprop.0+0x180>
        if (setup->bRequest == msosv1_desc->vendor_code) {
2300d15a:	00194703          	lbu	a4,1(s2)
2300d15e:	0057c783          	lbu	a5,5(a5)
2300d162:	0ef70c63          	beq	a4,a5,2300d25a <usbd_setup_request_handler.constprop.0+0x1f0>
    usb_slist_for_each(i, &usbd_class_head)
2300d166:	420177b7          	lui	a5,0x42017
2300d16a:	04c7aa83          	lw	s5,76(a5) # 4201704c <usbd_class_head>
            if (intf->vendor_handler && !intf->vendor_handler(setup, data, len)) {
2300d16e:	01090a13          	addi	s4,s2,16
2300d172:	00890993          	addi	s3,s2,8
    usb_slist_for_each(i, &usbd_class_head)
2300d176:	020a8363          	beqz	s5,2300d19c <usbd_setup_request_handler.constprop.0+0x132>
        usb_slist_for_each(j, &class->intf_list)
2300d17a:	008aa403          	lw	s0,8(s5)
2300d17e:	c819                	beqz	s0,2300d194 <usbd_setup_request_handler.constprop.0+0x12a>
            if (intf->vendor_handler && !intf->vendor_handler(setup, data, len)) {
2300d180:	441c                	lw	a5,8(s0)
2300d182:	8652                	mv	a2,s4
2300d184:	85ce                	mv	a1,s3
2300d186:	4ec18513          	addi	a0,gp,1260 # 42016cec <usbd_core_cfg>
2300d18a:	c399                	beqz	a5,2300d190 <usbd_setup_request_handler.constprop.0+0x126>
2300d18c:	9782                	jalr	a5
2300d18e:	dd55                	beqz	a0,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
        usb_slist_for_each(j, &class->intf_list)
2300d190:	4000                	lw	s0,0(s0)
2300d192:	f47d                	bnez	s0,2300d180 <usbd_setup_request_handler.constprop.0+0x116>
    usb_slist_for_each(i, &usbd_class_head)
2300d194:	000aaa83          	lw	s5,0(s5)
2300d198:	fe0a91e3          	bnez	s5,2300d17a <usbd_setup_request_handler.constprop.0+0x110>
            USBD_LOG_ERR("Handler Error %d\r\n", type);
2300d19c:	4589                	li	a1,2
2300d19e:	b7b5                	j	2300d10a <usbd_setup_request_handler.constprop.0+0xa0>
    if (setup->bmRequestType_b.Recipient != USB_REQUEST_TO_INTERFACE) {
2300d1a0:	00094703          	lbu	a4,0(s2)
2300d1a4:	8b7d                	andi	a4,a4,31
2300d1a6:	02f71563          	bne	a4,a5,2300d1d0 <usbd_setup_request_handler.constprop.0+0x166>
    usb_slist_for_each(i, &usbd_class_head)
2300d1aa:	420177b7          	lui	a5,0x42017
2300d1ae:	04c7a583          	lw	a1,76(a5) # 4201704c <usbd_class_head>
2300d1b2:	cd99                	beqz	a1,2300d1d0 <usbd_setup_request_handler.constprop.0+0x166>
            if (intf->class_handler && (intf->intf_num == (setup->wIndex & 0xFF))) {
2300d1b4:	00494603          	lbu	a2,4(s2)
        usb_slist_for_each(j, &class->intf_list)
2300d1b8:	459c                	lw	a5,8(a1)
2300d1ba:	cb89                	beqz	a5,2300d1cc <usbd_setup_request_handler.constprop.0+0x162>
            if (intf->class_handler && (intf->intf_num == (setup->wIndex & 0xFF))) {
2300d1bc:	43d8                	lw	a4,4(a5)
2300d1be:	c709                	beqz	a4,2300d1c8 <usbd_setup_request_handler.constprop.0+0x15e>
2300d1c0:	0147c683          	lbu	a3,20(a5)
2300d1c4:	00c68863          	beq	a3,a2,2300d1d4 <usbd_setup_request_handler.constprop.0+0x16a>
        usb_slist_for_each(j, &class->intf_list)
2300d1c8:	439c                	lw	a5,0(a5)
2300d1ca:	fbed                	bnez	a5,2300d1bc <usbd_setup_request_handler.constprop.0+0x152>
    usb_slist_for_each(i, &usbd_class_head)
2300d1cc:	418c                	lw	a1,0(a1)
2300d1ce:	f5ed                	bnez	a1,2300d1b8 <usbd_setup_request_handler.constprop.0+0x14e>
            USBD_LOG_ERR("Handler Error %d\r\n", type);
2300d1d0:	4585                	li	a1,1
2300d1d2:	bf25                	j	2300d10a <usbd_setup_request_handler.constprop.0+0xa0>
                return intf->class_handler(setup, data, len);
2300d1d4:	01090613          	addi	a2,s2,16
2300d1d8:	00890593          	addi	a1,s2,8
2300d1dc:	4ec18513          	addi	a0,gp,1260 # 42016cec <usbd_core_cfg>
2300d1e0:	9702                	jalr	a4
        if (usbd_class_request_handler(setup, data, len) < 0) {
2300d1e2:	fe0547e3          	bltz	a0,2300d1d0 <usbd_setup_request_handler.constprop.0+0x166>
    return true;
2300d1e6:	4505                	li	a0,1
2300d1e8:	bd6d                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    } else if (msosv2_desc) {
2300d1ea:	42017437          	lui	s0,0x42017
2300d1ee:	04840413          	addi	s0,s0,72 # 42017048 <msosv2_desc>
2300d1f2:	401c                	lw	a5,0(s0)
2300d1f4:	dbad                	beqz	a5,2300d166 <usbd_setup_request_handler.constprop.0+0xfc>
        if (setup->bRequest == msosv2_desc->vendor_code) {
2300d1f6:	00194703          	lbu	a4,1(s2)
2300d1fa:	0067c783          	lbu	a5,6(a5)
2300d1fe:	f6f714e3          	bne	a4,a5,2300d166 <usbd_setup_request_handler.constprop.0+0xfc>
            switch (setup->wIndex) {
2300d202:	00495703          	lhu	a4,4(s2)
2300d206:	479d                	li	a5,7
2300d208:	06f71163          	bne	a4,a5,2300d26a <usbd_setup_request_handler.constprop.0+0x200>
                    USBD_LOG_INFO("GET MS OS 2.0 Descriptor\r\n");
2300d20c:	23010537          	lui	a0,0x23010
2300d210:	89c50513          	addi	a0,a0,-1892 # 2300f89c <_ctype_+0x3ac>
2300d214:	f62f60ef          	jal	ra,23003976 <bflb_platform_printf>
                    *data = (uint8_t *)msosv2_desc->compat_id;
2300d218:	401c                	lw	a5,0(s0)
    return true;
2300d21a:	4505                	li	a0,1
                    *data = (uint8_t *)msosv2_desc->compat_id;
2300d21c:	4398                	lw	a4,0(a5)
                    *len = msosv2_desc->compat_id_len;
2300d21e:	0047d783          	lhu	a5,4(a5)
                    *data = (uint8_t *)msosv2_desc->compat_id;
2300d222:	00e92423          	sw	a4,8(s2)
                    *len = msosv2_desc->compat_id_len;
2300d226:	00f92823          	sw	a5,16(s2)
                    return 0;
2300d22a:	bda5                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    switch (setup->bRequest) {
2300d22c:	00194583          	lbu	a1,1(s2)
2300d230:	4799                	li	a5,6
    uint16_t value = setup->wValue;
2300d232:	00295503          	lhu	a0,2(s2)
    switch (setup->bRequest) {
2300d236:	34f58363          	beq	a1,a5,2300d57c <usbd_setup_request_handler.constprop.0+0x512>
2300d23a:	06b7eb63          	bltu	a5,a1,2300d2b0 <usbd_setup_request_handler.constprop.0+0x246>
2300d23e:	478d                	li	a5,3
2300d240:	38f58063          	beq	a1,a5,2300d5c0 <usbd_setup_request_handler.constprop.0+0x556>
2300d244:	02b7fb63          	bgeu	a5,a1,2300d27a <usbd_setup_request_handler.constprop.0+0x210>
2300d248:	4795                	li	a5,5
2300d24a:	06f59e63          	bne	a1,a5,2300d2c6 <usbd_setup_request_handler.constprop.0+0x25c>
            usbd_set_address(value);
2300d24e:	0ff57513          	zext.b	a0,a0
2300d252:	c6eff0ef          	jal	ra,2300c6c0 <usbd_set_address>
    return true;
2300d256:	4505                	li	a0,1
2300d258:	b5a9                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
            switch (setup->wIndex) {
2300d25a:	00495783          	lhu	a5,4(s2)
2300d25e:	4711                	li	a4,4
2300d260:	18e78a63          	beq	a5,a4,2300d3f4 <usbd_setup_request_handler.constprop.0+0x38a>
2300d264:	4715                	li	a4,5
2300d266:	16e78763          	beq	a5,a4,2300d3d4 <usbd_setup_request_handler.constprop.0+0x36a>
                    USBD_LOG_ERR("unknown vendor code\r\n");
2300d26a:	23010537          	lui	a0,0x23010
2300d26e:	88450513          	addi	a0,a0,-1916 # 2300f884 <_ctype_+0x394>
2300d272:	f04f60ef          	jal	ra,23003976 <bflb_platform_printf>
            USBD_LOG_ERR("Handler Error %d\r\n", type);
2300d276:	4589                	li	a1,2
2300d278:	bd49                	j	2300d10a <usbd_setup_request_handler.constprop.0+0xa0>
    switch (setup->bRequest) {
2300d27a:	14058463          	beqz	a1,2300d3c2 <usbd_setup_request_handler.constprop.0+0x358>
2300d27e:	04e59463          	bne	a1,a4,2300d2c6 <usbd_setup_request_handler.constprop.0+0x25c>
            if (value == USB_FEATURE_REMOTE_WAKEUP) {
2300d282:	e8b513e3          	bne	a0,a1,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
}

static void usbd_class_event_notify_handler(uint8_t event, void *arg)
{
    usb_slist_t *i, *j;
    usb_slist_for_each(i, &usbd_class_head)
2300d286:	420177b7          	lui	a5,0x42017
2300d28a:	04c7a483          	lw	s1,76(a5) # 4201704c <usbd_class_head>
                usbd_core_cfg.remote_wakeup = 0;
2300d28e:	16091023          	sh	zero,352(s2)
    usb_slist_for_each(i, &usbd_class_head)
2300d292:	ea048ce3          	beqz	s1,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
    {
        usbd_class_t *class = usb_slist_entry(i, struct usbd_class, list);

        usb_slist_for_each(j, &class->intf_list)
2300d296:	4480                	lw	s0,8(s1)
2300d298:	c801                	beqz	s0,2300d2a8 <usbd_setup_request_handler.constprop.0+0x23e>
        {
            usbd_interface_t *intf = usb_slist_entry(j, struct usbd_interface, list);

            if (intf->notify_handler) {
2300d29a:	481c                	lw	a5,16(s0)
                intf->notify_handler(event, arg);
2300d29c:	4581                	li	a1,0
2300d29e:	4529                	li	a0,10
            if (intf->notify_handler) {
2300d2a0:	c391                	beqz	a5,2300d2a4 <usbd_setup_request_handler.constprop.0+0x23a>
                intf->notify_handler(event, arg);
2300d2a2:	9782                	jalr	a5
        usb_slist_for_each(j, &class->intf_list)
2300d2a4:	4000                	lw	s0,0(s0)
2300d2a6:	f875                	bnez	s0,2300d29a <usbd_setup_request_handler.constprop.0+0x230>
    usb_slist_for_each(i, &usbd_class_head)
2300d2a8:	4084                	lw	s1,0(s1)
2300d2aa:	f4f5                	bnez	s1,2300d296 <usbd_setup_request_handler.constprop.0+0x22c>
    return true;
2300d2ac:	4505                	li	a0,1
2300d2ae:	bbd5                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    switch (setup->bRequest) {
2300d2b0:	47a5                	li	a5,9
2300d2b2:	22f58863          	beq	a1,a5,2300d4e2 <usbd_setup_request_handler.constprop.0+0x478>
2300d2b6:	00b7ff63          	bgeu	a5,a1,2300d2d4 <usbd_setup_request_handler.constprop.0+0x26a>
2300d2ba:	ff658793          	addi	a5,a1,-10
2300d2be:	0ff7f793          	zext.b	a5,a5
2300d2c2:	e8f774e3          	bgeu	a4,a5,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
            USBD_LOG_ERR("Illegal device req 0x%02x\r\n", setup->bRequest);
2300d2c6:	2300f537          	lui	a0,0x2300f
2300d2ca:	74850513          	addi	a0,a0,1864 # 2300f748 <_ctype_+0x258>
2300d2ce:	ea8f60ef          	jal	ra,23003976 <bflb_platform_printf>
    return ret;
2300d2d2:	bd1d                	j	2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
    switch (setup->bRequest) {
2300d2d4:	479d                	li	a5,7
2300d2d6:	e2f589e3          	beq	a1,a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
2300d2da:	47a1                	li	a5,8
2300d2dc:	fef595e3          	bne	a1,a5,2300d2c6 <usbd_setup_request_handler.constprop.0+0x25c>
            *data = (uint8_t *)&usbd_core_cfg.configuration;
2300d2e0:	15e90793          	addi	a5,s2,350
2300d2e4:	00f92423          	sw	a5,8(s2)
            *len = 1;
2300d2e8:	00e92823          	sw	a4,16(s2)
    return true;
2300d2ec:	4505                	li	a0,1
2300d2ee:	bb55                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    switch (setup->bRequest) {
2300d2f0:	00194583          	lbu	a1,1(s2)
2300d2f4:	478d                	li	a5,3
    uint8_t ep = (uint8_t)setup->wIndex;
2300d2f6:	00494403          	lbu	s0,4(s2)
    switch (setup->bRequest) {
2300d2fa:	18f58c63          	beq	a1,a5,2300d492 <usbd_setup_request_handler.constprop.0+0x428>
2300d2fe:	04b7ee63          	bltu	a5,a1,2300d35a <usbd_setup_request_handler.constprop.0+0x2f0>
2300d302:	16058463          	beqz	a1,2300d46a <usbd_setup_request_handler.constprop.0+0x400>
2300d306:	04e59d63          	bne	a1,a4,2300d360 <usbd_setup_request_handler.constprop.0+0x2f6>
            if (setup->wValue == USB_FEATURE_ENDPOINT_STALL) {
2300d30a:	00295783          	lhu	a5,2(s2)
2300d30e:	de079de3          	bnez	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
                if (((ep & 0x7f) == 0) || is_device_configured()) {
2300d312:	07f47793          	andi	a5,s0,127
2300d316:	c789                	beqz	a5,2300d320 <usbd_setup_request_handler.constprop.0+0x2b6>
2300d318:	15e94783          	lbu	a5,350(s2)
2300d31c:	de0786e3          	beqz	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
                    USBD_LOG_ERR("ep:%x clear halt\r\n", ep);
2300d320:	2300f537          	lui	a0,0x2300f
2300d324:	85a2                	mv	a1,s0
2300d326:	7a450513          	addi	a0,a0,1956 # 2300f7a4 <_ctype_+0x2b4>
2300d32a:	e4cf60ef          	jal	ra,23003976 <bflb_platform_printf>
                    usbd_ep_clear_stall(ep);
2300d32e:	8522                	mv	a0,s0
2300d330:	baaff0ef          	jal	ra,2300c6da <usbd_ep_clear_stall>
    usb_slist_for_each(i, &usbd_class_head)
2300d334:	420177b7          	lui	a5,0x42017
2300d338:	04c7a483          	lw	s1,76(a5) # 4201704c <usbd_class_head>
2300d33c:	e00487e3          	beqz	s1,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
        usb_slist_for_each(j, &class->intf_list)
2300d340:	4480                	lw	s0,8(s1)
2300d342:	c801                	beqz	s0,2300d352 <usbd_setup_request_handler.constprop.0+0x2e8>
            if (intf->notify_handler) {
2300d344:	481c                	lw	a5,16(s0)
                intf->notify_handler(event, arg);
2300d346:	4581                	li	a1,0
2300d348:	4531                	li	a0,12
            if (intf->notify_handler) {
2300d34a:	c391                	beqz	a5,2300d34e <usbd_setup_request_handler.constprop.0+0x2e4>
                intf->notify_handler(event, arg);
2300d34c:	9782                	jalr	a5
        usb_slist_for_each(j, &class->intf_list)
2300d34e:	4000                	lw	s0,0(s0)
2300d350:	f875                	bnez	s0,2300d344 <usbd_setup_request_handler.constprop.0+0x2da>
    usb_slist_for_each(i, &usbd_class_head)
2300d352:	4084                	lw	s1,0(s1)
2300d354:	f4f5                	bnez	s1,2300d340 <usbd_setup_request_handler.constprop.0+0x2d6>
    return true;
2300d356:	4505                	li	a0,1
2300d358:	b3a9                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    switch (setup->bRequest) {
2300d35a:	47b1                	li	a5,12
2300d35c:	daf586e3          	beq	a1,a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
            USBD_LOG_ERR("Illegal ep req 0x%02x\r\n", setup->bRequest);
2300d360:	2300f537          	lui	a0,0x2300f
2300d364:	7cc50513          	addi	a0,a0,1996 # 2300f7cc <_ctype_+0x2dc>
2300d368:	e0ef60ef          	jal	ra,23003976 <bflb_platform_printf>
            return false;
2300d36c:	bb71                	j	2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
    if (!is_device_configured() ||
2300d36e:	15e94783          	lbu	a5,350(s2)
2300d372:	d8078be3          	beqz	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
    const uint8_t *p = (uint8_t *)usbd_core_cfg.descriptors;
2300d376:	01892403          	lw	s0,24(s2)
        (!is_interface_valid((uint8_t)setup->wIndex))) {
2300d37a:	00494983          	lbu	s3,4(s2)
    while (p[DESC_bLength] != 0U) {
2300d37e:	00044703          	lbu	a4,0(s0)
2300d382:	d80703e3          	beqz	a4,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
2300d386:	87a2                	mv	a5,s0
        if (p[DESC_bDescriptorType] == USB_DESCRIPTOR_TYPE_CONFIGURATION) {
2300d388:	4609                	li	a2,2
2300d38a:	a031                	j	2300d396 <usbd_setup_request_handler.constprop.0+0x32c>
        p += p[DESC_bLength];
2300d38c:	97ba                	add	a5,a5,a4
    while (p[DESC_bLength] != 0U) {
2300d38e:	0007c703          	lbu	a4,0(a5)
2300d392:	d6070be3          	beqz	a4,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
        if (p[DESC_bDescriptorType] == USB_DESCRIPTOR_TYPE_CONFIGURATION) {
2300d396:	0017c683          	lbu	a3,1(a5)
2300d39a:	fec699e3          	bne	a3,a2,2300d38c <usbd_setup_request_handler.constprop.0+0x322>
            if (interface < cfg_descr->bNumInterfaces) {
2300d39e:	0047c683          	lbu	a3,4(a5)
2300d3a2:	fed9f5e3          	bgeu	s3,a3,2300d38c <usbd_setup_request_handler.constprop.0+0x322>
    switch (setup->bRequest) {
2300d3a6:	00194583          	lbu	a1,1(s2)
2300d3aa:	47a9                	li	a5,10
2300d3ac:	2cf58963          	beq	a1,a5,2300d67e <usbd_setup_request_handler.constprop.0+0x614>
2300d3b0:	06b7e263          	bltu	a5,a1,2300d414 <usbd_setup_request_handler.constprop.0+0x3aa>
2300d3b4:	0fd5f793          	andi	a5,a1,253
2300d3b8:	4705                	li	a4,1
2300d3ba:	d4e787e3          	beq	a5,a4,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
2300d3be:	28059863          	bnez	a1,2300d64e <usbd_setup_request_handler.constprop.0+0x5e4>
            *data = (uint8_t *)&usbd_core_cfg.remote_wakeup;
2300d3c2:	16090793          	addi	a5,s2,352
2300d3c6:	00f92423          	sw	a5,8(s2)
            *len = 2;
2300d3ca:	4789                	li	a5,2
2300d3cc:	00f92823          	sw	a5,16(s2)
    return true;
2300d3d0:	4505                	li	a0,1
2300d3d2:	b9c1                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
                    USBD_LOG_INFO("get Compat id properties\r\n");
2300d3d4:	23010537          	lui	a0,0x23010
2300d3d8:	86850513          	addi	a0,a0,-1944 # 2300f868 <_ctype_+0x378>
2300d3dc:	d9af60ef          	jal	ra,23003976 <bflb_platform_printf>
                    *data = (uint8_t *)msosv1_desc->comp_id_property;
2300d3e0:	401c                	lw	a5,0(s0)
    return true;
2300d3e2:	4505                	li	a0,1
                    *data = (uint8_t *)msosv1_desc->comp_id_property;
2300d3e4:	4b98                	lw	a4,16(a5)
                    *len = msosv1_desc->comp_id_property_len;
2300d3e6:	0147d783          	lhu	a5,20(a5)
                    *data = (uint8_t *)msosv1_desc->comp_id_property;
2300d3ea:	00e92423          	sw	a4,8(s2)
                    *len = msosv1_desc->comp_id_property_len;
2300d3ee:	00f92823          	sw	a5,16(s2)
                    return 0;
2300d3f2:	b945                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
                    USBD_LOG_INFO("get Compat ID\r\n");
2300d3f4:	23010537          	lui	a0,0x23010
2300d3f8:	85850513          	addi	a0,a0,-1960 # 2300f858 <_ctype_+0x368>
2300d3fc:	d7af60ef          	jal	ra,23003976 <bflb_platform_printf>
                    *data = (uint8_t *)msosv1_desc->compat_id;
2300d400:	401c                	lw	a5,0(s0)
    return true;
2300d402:	4505                	li	a0,1
                    *data = (uint8_t *)msosv1_desc->compat_id;
2300d404:	4798                	lw	a4,8(a5)
                    *len = msosv1_desc->compat_id_len;
2300d406:	00c7d783          	lhu	a5,12(a5)
                    *data = (uint8_t *)msosv1_desc->compat_id;
2300d40a:	00e92423          	sw	a4,8(s2)
                    *len = msosv1_desc->compat_id_len;
2300d40e:	00f92823          	sw	a5,16(s2)
                    return 0;
2300d412:	b941                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    switch (setup->bRequest) {
2300d414:	47ad                	li	a5,11
2300d416:	22f59c63          	bne	a1,a5,2300d64e <usbd_setup_request_handler.constprop.0+0x5e4>
            usbd_set_interface(setup->wIndex, setup->wValue);
2300d41a:	00294b03          	lbu	s6,2(s2)
    const uint8_t *if_desc = NULL;
2300d41e:	4481                	li	s1,0
    uint8_t cur_alt_setting = 0xFF;
2300d420:	0ff00d93          	li	s11,255
    uint8_t cur_iface = 0xFF;
2300d424:	0ff00d13          	li	s10,255
        switch (p[DESC_bDescriptorType]) {
2300d428:	4a91                	li	s5,4
2300d42a:	4a15                	li	s4,5
    USBD_LOG_INFO("Open endpoint:0x%x type:%u mps:%u\r\n",
2300d42c:	2300fcb7          	lui	s9,0x2300f
    usbd_core_cfg.configured = true;
2300d430:	4c05                	li	s8,1
    USBD_LOG_INFO("Close endpoint:0x%x type:%u\r\n",
2300d432:	2300fbb7          	lui	s7,0x2300f
2300d436:	a821                	j	2300d44e <usbd_setup_request_handler.constprop.0+0x3e4>
        switch (p[DESC_bDescriptorType]) {
2300d438:	01479463          	bne	a5,s4,2300d440 <usbd_setup_request_handler.constprop.0+0x3d6>
                if (cur_iface == iface) {
2300d43c:	23a98063          	beq	s3,s10,2300d65c <usbd_setup_request_handler.constprop.0+0x5f2>
        p += p[DESC_bLength];
2300d440:	00044783          	lbu	a5,0(s0)
2300d444:	943e                	add	s0,s0,a5
    while (p[DESC_bLength] != 0U) {
2300d446:	00044783          	lbu	a5,0(s0)
2300d44a:	1c078c63          	beqz	a5,2300d622 <usbd_setup_request_handler.constprop.0+0x5b8>
        switch (p[DESC_bDescriptorType]) {
2300d44e:	00144783          	lbu	a5,1(s0)
2300d452:	ff5793e3          	bne	a5,s5,2300d438 <usbd_setup_request_handler.constprop.0+0x3ce>
                cur_iface = p[INTF_DESC_bInterfaceNumber];
2300d456:	00244d03          	lbu	s10,2(s0)
                cur_alt_setting = p[INTF_DESC_bAlternateSetting];
2300d45a:	00344d83          	lbu	s11,3(s0)
                if (cur_iface == iface &&
2300d45e:	ffa991e3          	bne	s3,s10,2300d440 <usbd_setup_request_handler.constprop.0+0x3d6>
2300d462:	fdbb1fe3          	bne	s6,s11,2300d440 <usbd_setup_request_handler.constprop.0+0x3d6>
2300d466:	84a2                	mv	s1,s0
2300d468:	bfe1                	j	2300d440 <usbd_setup_request_handler.constprop.0+0x3d6>
            if (((ep & 0x7f) == 0) || is_device_configured()) {
2300d46a:	07f47793          	andi	a5,s0,127
2300d46e:	c789                	beqz	a5,2300d478 <usbd_setup_request_handler.constprop.0+0x40e>
2300d470:	15e94783          	lbu	a5,350(s2)
2300d474:	c8078ae3          	beqz	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
                usbd_ep_is_stalled(ep, (uint8_t *)&usbd_core_cfg.remote_wakeup);
2300d478:	16090493          	addi	s1,s2,352
2300d47c:	85a6                	mv	a1,s1
2300d47e:	8522                	mv	a0,s0
2300d480:	a5eff0ef          	jal	ra,2300c6de <usbd_ep_is_stalled>
                *len = 2;
2300d484:	4789                	li	a5,2
                *data = (uint8_t *)&usbd_core_cfg.remote_wakeup;
2300d486:	00992423          	sw	s1,8(s2)
                *len = 2;
2300d48a:	00f92823          	sw	a5,16(s2)
    return true;
2300d48e:	4505                	li	a0,1
2300d490:	b909                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
            if (setup->wValue == USB_FEATURE_ENDPOINT_STALL) {
2300d492:	00295783          	lhu	a5,2(s2)
2300d496:	c60799e3          	bnez	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
                if (((ep & 0x7f) == 0) || is_device_configured()) {
2300d49a:	07f47793          	andi	a5,s0,127
2300d49e:	c789                	beqz	a5,2300d4a8 <usbd_setup_request_handler.constprop.0+0x43e>
2300d4a0:	15e94783          	lbu	a5,350(s2)
2300d4a4:	c60782e3          	beqz	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
                    USBD_LOG_ERR("ep:%x set halt\r\n", ep);
2300d4a8:	2300f537          	lui	a0,0x2300f
2300d4ac:	85a2                	mv	a1,s0
2300d4ae:	7b850513          	addi	a0,a0,1976 # 2300f7b8 <_ctype_+0x2c8>
2300d4b2:	cc4f60ef          	jal	ra,23003976 <bflb_platform_printf>
                    usbd_ep_set_stall(ep);
2300d4b6:	8522                	mv	a0,s0
2300d4b8:	a1eff0ef          	jal	ra,2300c6d6 <usbd_ep_set_stall>
    usb_slist_for_each(i, &usbd_class_head)
2300d4bc:	420177b7          	lui	a5,0x42017
2300d4c0:	04c7a483          	lw	s1,76(a5) # 4201704c <usbd_class_head>
2300d4c4:	c80483e3          	beqz	s1,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
        usb_slist_for_each(j, &class->intf_list)
2300d4c8:	4480                	lw	s0,8(s1)
2300d4ca:	c801                	beqz	s0,2300d4da <usbd_setup_request_handler.constprop.0+0x470>
            if (intf->notify_handler) {
2300d4cc:	481c                	lw	a5,16(s0)
                intf->notify_handler(event, arg);
2300d4ce:	4581                	li	a1,0
2300d4d0:	452d                	li	a0,11
            if (intf->notify_handler) {
2300d4d2:	c391                	beqz	a5,2300d4d6 <usbd_setup_request_handler.constprop.0+0x46c>
                intf->notify_handler(event, arg);
2300d4d4:	9782                	jalr	a5
        usb_slist_for_each(j, &class->intf_list)
2300d4d6:	4000                	lw	s0,0(s0)
2300d4d8:	f875                	bnez	s0,2300d4cc <usbd_setup_request_handler.constprop.0+0x462>
    usb_slist_for_each(i, &usbd_class_head)
2300d4da:	4084                	lw	s1,0(s1)
2300d4dc:	f4f5                	bnez	s1,2300d4c8 <usbd_setup_request_handler.constprop.0+0x45e>
    return true;
2300d4de:	4505                	li	a0,1
2300d4e0:	b6c9                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
            if (!usbd_set_configuration(value, 0)) {
2300d4e2:	0ff57493          	zext.b	s1,a0
    if (config_index == 0U) {
2300d4e6:	24048a63          	beqz	s1,2300d73a <usbd_setup_request_handler.constprop.0+0x6d0>
    uint8_t *p = (uint8_t *)usbd_core_cfg.descriptors;
2300d4ea:	01892403          	lw	s0,24(s2)
    bool found = false;
2300d4ee:	4701                	li	a4,0
    uint8_t cur_alt_setting = 0xFF;
2300d4f0:	0ff00b93          	li	s7,255
    while (p[DESC_bLength] != 0U) {
2300d4f4:	00044783          	lbu	a5,0(s0)
    uint8_t cur_config = 0xFF;
2300d4f8:	0ff00b13          	li	s6,255
    while (p[DESC_bLength] != 0U) {
2300d4fc:	c00786e3          	beqz	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
        switch (p[DESC_bDescriptorType]) {
2300d500:	4a91                	li	s5,4
2300d502:	4a15                	li	s4,5
    USBD_LOG_INFO("Open endpoint:0x%x type:%u mps:%u\r\n",
2300d504:	2300fcb7          	lui	s9,0x2300f
    usbd_core_cfg.configured = true;
2300d508:	4c05                	li	s8,1
        switch (p[DESC_bDescriptorType]) {
2300d50a:	4989                	li	s3,2
2300d50c:	a809                	j	2300d51e <usbd_setup_request_handler.constprop.0+0x4b4>
2300d50e:	07378163          	beq	a5,s3,2300d570 <usbd_setup_request_handler.constprop.0+0x506>
        p += p[DESC_bLength];
2300d512:	00044783          	lbu	a5,0(s0)
2300d516:	943e                	add	s0,s0,a5
    while (p[DESC_bLength] != 0U) {
2300d518:	00044783          	lbu	a5,0(s0)
2300d51c:	cbe9                	beqz	a5,2300d5ee <usbd_setup_request_handler.constprop.0+0x584>
        switch (p[DESC_bDescriptorType]) {
2300d51e:	00144783          	lbu	a5,1(s0)
2300d522:	05578463          	beq	a5,s5,2300d56a <usbd_setup_request_handler.constprop.0+0x500>
2300d526:	ff4794e3          	bne	a5,s4,2300d50e <usbd_setup_request_handler.constprop.0+0x4a4>
                if ((cur_config != config_index) ||
2300d52a:	ff6494e3          	bne	s1,s6,2300d512 <usbd_setup_request_handler.constprop.0+0x4a8>
2300d52e:	fe0b92e3          	bnez	s7,2300d512 <usbd_setup_request_handler.constprop.0+0x4a8>
    ep_cfg.ep_addr = ep_desc->bEndpointAddress;
2300d532:	00244583          	lbu	a1,2(s0)
    USBD_LOG_INFO("Open endpoint:0x%x type:%u mps:%u\r\n",
2300d536:	724c8513          	addi	a0,s9,1828 # 2300f724 <_ctype_+0x234>
    ep_cfg.ep_addr = ep_desc->bEndpointAddress;
2300d53a:	00b10c23          	sb	a1,24(sp)
    ep_cfg.ep_mps = ep_desc->wMaxPacketSize;
2300d53e:	00544783          	lbu	a5,5(s0)
2300d542:	00444683          	lbu	a3,4(s0)
2300d546:	07a2                	slli	a5,a5,0x8
2300d548:	8edd                	or	a3,a3,a5
2300d54a:	00d11d23          	sh	a3,26(sp)
    ep_cfg.ep_type = ep_desc->bmAttributes & USBD_EP_TYPE_MASK;
2300d54e:	00344603          	lbu	a2,3(s0)
2300d552:	8a0d                	andi	a2,a2,3
2300d554:	00c10e23          	sb	a2,28(sp)
    USBD_LOG_INFO("Open endpoint:0x%x type:%u mps:%u\r\n",
2300d558:	c1ef60ef          	jal	ra,23003976 <bflb_platform_printf>
    usbd_ep_open(&ep_cfg);
2300d55c:	0828                	addi	a0,sp,24
2300d55e:	966ff0ef          	jal	ra,2300c6c4 <usbd_ep_open>
                found = usbd_set_endpoint((struct usb_endpoint_descriptor *)p);
2300d562:	4705                	li	a4,1
    usbd_core_cfg.configured = true;
2300d564:	15890ea3          	sb	s8,349(s2)
                break;
2300d568:	b76d                	j	2300d512 <usbd_setup_request_handler.constprop.0+0x4a8>
                cur_alt_setting =
2300d56a:	00344b83          	lbu	s7,3(s0)
                break;
2300d56e:	b755                	j	2300d512 <usbd_setup_request_handler.constprop.0+0x4a8>
                cur_config = p[CONF_DESC_bConfigurationValue];
2300d570:	00544b03          	lbu	s6,5(s0)
                if (cur_config == config_index) {
2300d574:	f9649fe3          	bne	s1,s6,2300d512 <usbd_setup_request_handler.constprop.0+0x4a8>
                found = usbd_set_endpoint((struct usb_endpoint_descriptor *)p);
2300d578:	4705                	li	a4,1
2300d57a:	bf61                	j	2300d512 <usbd_setup_request_handler.constprop.0+0x4a8>
    type = GET_DESC_TYPE(type_index);
2300d57c:	00855593          	srli	a1,a0,0x8
    if ((type == USB_DESCRIPTOR_TYPE_STRING) && (index == USB_OSDESC_STRING_DESC_INDEX)) {
2300d580:	478d                	li	a5,3
    type = GET_DESC_TYPE(type_index);
2300d582:	882e                	mv	a6,a1
    index = GET_DESC_INDEX(type_index);
2300d584:	0ff57613          	zext.b	a2,a0
    if ((type == USB_DESCRIPTOR_TYPE_STRING) && (index == USB_OSDESC_STRING_DESC_INDEX)) {
2300d588:	10f58f63          	beq	a1,a5,2300d6a6 <usbd_setup_request_handler.constprop.0+0x63c>
    } else if (type == USB_DESCRIPTOR_TYPE_BINARY_OBJECT_STORE) {
2300d58c:	473d                	li	a4,15
2300d58e:	18e58263          	beq	a1,a4,2300d712 <usbd_setup_request_handler.constprop.0+0x6a8>
    else if ((type == USB_DESCRIPTOR_TYPE_INTERFACE) || (type == USB_DESCRIPTOR_TYPE_ENDPOINT) ||
2300d592:	b6b7ebe3          	bltu	a5,a1,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
    p = (uint8_t *)usbd_core_cfg.descriptors;
2300d596:	01892783          	lw	a5,24(s2)
    while (p[DESC_bLength] != 0U) {
2300d59a:	0007c703          	lbu	a4,0(a5)
2300d59e:	16070363          	beqz	a4,2300d704 <usbd_setup_request_handler.constprop.0+0x69a>
    cur_index = 0U;
2300d5a2:	4501                	li	a0,0
2300d5a4:	a031                	j	2300d5b0 <usbd_setup_request_handler.constprop.0+0x546>
        p += p[DESC_bLength];
2300d5a6:	97ba                	add	a5,a5,a4
    while (p[DESC_bLength] != 0U) {
2300d5a8:	0007c703          	lbu	a4,0(a5)
2300d5ac:	14070c63          	beqz	a4,2300d704 <usbd_setup_request_handler.constprop.0+0x69a>
        if (p[DESC_bDescriptorType] == type) {
2300d5b0:	0017c683          	lbu	a3,1(a5)
2300d5b4:	ff0699e3          	bne	a3,a6,2300d5a6 <usbd_setup_request_handler.constprop.0+0x53c>
            if (cur_index == index) {
2300d5b8:	0cc50c63          	beq	a0,a2,2300d690 <usbd_setup_request_handler.constprop.0+0x626>
            cur_index++;
2300d5bc:	0505                	addi	a0,a0,1
2300d5be:	b7e5                	j	2300d5a6 <usbd_setup_request_handler.constprop.0+0x53c>
            if (value == USB_FEATURE_REMOTE_WAKEUP) {
2300d5c0:	b4e514e3          	bne	a0,a4,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
    usb_slist_for_each(i, &usbd_class_head)
2300d5c4:	420177b7          	lui	a5,0x42017
2300d5c8:	04c7a483          	lw	s1,76(a5) # 4201704c <usbd_class_head>
                usbd_core_cfg.remote_wakeup = 1;
2300d5cc:	16a91023          	sh	a0,352(s2)
    usb_slist_for_each(i, &usbd_class_head)
2300d5d0:	b6048de3          	beqz	s1,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
        usb_slist_for_each(j, &class->intf_list)
2300d5d4:	4480                	lw	s0,8(s1)
2300d5d6:	c801                	beqz	s0,2300d5e6 <usbd_setup_request_handler.constprop.0+0x57c>
            if (intf->notify_handler) {
2300d5d8:	481c                	lw	a5,16(s0)
                intf->notify_handler(event, arg);
2300d5da:	4581                	li	a1,0
2300d5dc:	4525                	li	a0,9
            if (intf->notify_handler) {
2300d5de:	c391                	beqz	a5,2300d5e2 <usbd_setup_request_handler.constprop.0+0x578>
                intf->notify_handler(event, arg);
2300d5e0:	9782                	jalr	a5
        usb_slist_for_each(j, &class->intf_list)
2300d5e2:	4000                	lw	s0,0(s0)
2300d5e4:	f875                	bnez	s0,2300d5d8 <usbd_setup_request_handler.constprop.0+0x56e>
    usb_slist_for_each(i, &usbd_class_head)
2300d5e6:	4084                	lw	s1,0(s1)
2300d5e8:	f4f5                	bnez	s1,2300d5d4 <usbd_setup_request_handler.constprop.0+0x56a>
    return true;
2300d5ea:	4505                	li	a0,1
2300d5ec:	bc5d                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
            if (!usbd_set_configuration(value, 0)) {
2300d5ee:	b0070de3          	beqz	a4,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
    usb_slist_for_each(i, &usbd_class_head)
2300d5f2:	420177b7          	lui	a5,0x42017
2300d5f6:	04c7a983          	lw	s3,76(a5) # 4201704c <usbd_class_head>
                usbd_core_cfg.configuration = value;
2300d5fa:	14990f23          	sb	s1,350(s2)
    usb_slist_for_each(i, &usbd_class_head)
2300d5fe:	b40986e3          	beqz	s3,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
        usb_slist_for_each(j, &class->intf_list)
2300d602:	0089a403          	lw	s0,8(s3)
2300d606:	c801                	beqz	s0,2300d616 <usbd_setup_request_handler.constprop.0+0x5ac>
            if (intf->notify_handler) {
2300d608:	481c                	lw	a5,16(s0)
                intf->notify_handler(event, arg);
2300d60a:	4581                	li	a1,0
2300d60c:	4511                	li	a0,4
            if (intf->notify_handler) {
2300d60e:	c391                	beqz	a5,2300d612 <usbd_setup_request_handler.constprop.0+0x5a8>
                intf->notify_handler(event, arg);
2300d610:	9782                	jalr	a5
        usb_slist_for_each(j, &class->intf_list)
2300d612:	4000                	lw	s0,0(s0)
2300d614:	f875                	bnez	s0,2300d608 <usbd_setup_request_handler.constprop.0+0x59e>
    usb_slist_for_each(i, &usbd_class_head)
2300d616:	0009a983          	lw	s3,0(s3)
2300d61a:	fe0994e3          	bnez	s3,2300d602 <usbd_setup_request_handler.constprop.0+0x598>
    return true;
2300d61e:	4505                	li	a0,1
2300d620:	b449                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    usb_slist_for_each(i, &usbd_class_head)
2300d622:	420177b7          	lui	a5,0x42017
2300d626:	04c7a903          	lw	s2,76(a5) # 4201704c <usbd_class_head>
2300d62a:	b20900e3          	beqz	s2,2300d14a <usbd_setup_request_handler.constprop.0+0xe0>
        usb_slist_for_each(j, &class->intf_list)
2300d62e:	00892403          	lw	s0,8(s2)
2300d632:	c801                	beqz	s0,2300d642 <usbd_setup_request_handler.constprop.0+0x5d8>
            if (intf->notify_handler) {
2300d634:	481c                	lw	a5,16(s0)
                intf->notify_handler(event, arg);
2300d636:	85a6                	mv	a1,s1
2300d638:	4521                	li	a0,8
            if (intf->notify_handler) {
2300d63a:	c391                	beqz	a5,2300d63e <usbd_setup_request_handler.constprop.0+0x5d4>
                intf->notify_handler(event, arg);
2300d63c:	9782                	jalr	a5
        usb_slist_for_each(j, &class->intf_list)
2300d63e:	4000                	lw	s0,0(s0)
2300d640:	f875                	bnez	s0,2300d634 <usbd_setup_request_handler.constprop.0+0x5ca>
    usb_slist_for_each(i, &usbd_class_head)
2300d642:	00092903          	lw	s2,0(s2)
2300d646:	fe0914e3          	bnez	s2,2300d62e <usbd_setup_request_handler.constprop.0+0x5c4>
    return true;
2300d64a:	4505                	li	a0,1
2300d64c:	bc99                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
            USBD_LOG_ERR("Illegal interface req 0x%02x\r\n", setup->bRequest);
2300d64e:	2300f537          	lui	a0,0x2300f
2300d652:	78450513          	addi	a0,a0,1924 # 2300f784 <_ctype_+0x294>
2300d656:	b20f60ef          	jal	ra,23003976 <bflb_platform_printf>
            return false;
2300d65a:	b47d                	j	2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
    ep_cfg.ep_type = ep_desc->bmAttributes & USBD_EP_TYPE_MASK;
2300d65c:	00344603          	lbu	a2,3(s0)
                cur_iface = p[INTF_DESC_bInterfaceNumber];
2300d660:	00244583          	lbu	a1,2(s0)
    ep_cfg.ep_type = ep_desc->bmAttributes & USBD_EP_TYPE_MASK;
2300d664:	8a0d                	andi	a2,a2,3
                    if (cur_alt_setting != alt_setting) {
2300d666:	07bb0963          	beq	s6,s11,2300d6d8 <usbd_setup_request_handler.constprop.0+0x66e>
    USBD_LOG_INFO("Close endpoint:0x%x type:%u\r\n",
2300d66a:	764b8513          	addi	a0,s7,1892 # 2300f764 <_ctype_+0x274>
2300d66e:	c62e                	sw	a1,12(sp)
2300d670:	b06f60ef          	jal	ra,23003976 <bflb_platform_printf>
    usbd_ep_close(ep_cfg.ep_addr);
2300d674:	45b2                	lw	a1,12(sp)
2300d676:	852e                	mv	a0,a1
2300d678:	85aff0ef          	jal	ra,2300c6d2 <usbd_ep_close>
    return true;
2300d67c:	b3d1                	j	2300d440 <usbd_setup_request_handler.constprop.0+0x3d6>
            *data = (uint8_t *)&usbd_core_cfg.reserved;
2300d67e:	16290793          	addi	a5,s2,354
2300d682:	00f92423          	sw	a5,8(s2)
            *len = 1;
2300d686:	4785                	li	a5,1
2300d688:	00f92823          	sw	a5,16(s2)
    return true;
2300d68c:	4505                	li	a0,1
2300d68e:	bc11                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
        *data = p;
2300d690:	00f92423          	sw	a5,8(s2)
        if (type == USB_DESCRIPTOR_TYPE_CONFIGURATION) {
2300d694:	4709                	li	a4,2
2300d696:	0ae80963          	beq	a6,a4,2300d748 <usbd_setup_request_handler.constprop.0+0x6de>
            *len = p[DESC_bLength];
2300d69a:	0007c783          	lbu	a5,0(a5)
    return true;
2300d69e:	4505                	li	a0,1
            *len = p[DESC_bLength];
2300d6a0:	00f92823          	sw	a5,16(s2)
2300d6a4:	bafd                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    if ((type == USB_DESCRIPTOR_TYPE_STRING) && (index == USB_OSDESC_STRING_DESC_INDEX)) {
2300d6a6:	0ee00793          	li	a5,238
2300d6aa:	eef616e3          	bne	a2,a5,2300d596 <usbd_setup_request_handler.constprop.0+0x52c>
        USBD_LOG_INFO("read MS OS 2.0 descriptor string\r\n");
2300d6ae:	2300f537          	lui	a0,0x2300f
2300d6b2:	6b050513          	addi	a0,a0,1712 # 2300f6b0 <_ctype_+0x1c0>
2300d6b6:	ac0f60ef          	jal	ra,23003976 <bflb_platform_printf>
        if (!msosv1_desc) {
2300d6ba:	420177b7          	lui	a5,0x42017
2300d6be:	0447a783          	lw	a5,68(a5) # 42017044 <msosv1_desc>
2300d6c2:	a40783e3          	beqz	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
        *data = (uint8_t *)msosv1_desc->string;
2300d6c6:	4398                	lw	a4,0(a5)
    return true;
2300d6c8:	4505                	li	a0,1
        *data = (uint8_t *)msosv1_desc->string;
2300d6ca:	00e92423          	sw	a4,8(s2)
        *len = msosv1_desc->string_len;
2300d6ce:	0047c783          	lbu	a5,4(a5)
2300d6d2:	00f92823          	sw	a5,16(s2)
    return ret;
2300d6d6:	b2f1                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
    ep_cfg.ep_addr = ep_desc->bEndpointAddress;
2300d6d8:	00b10c23          	sb	a1,24(sp)
    ep_cfg.ep_mps = ep_desc->wMaxPacketSize;
2300d6dc:	00544683          	lbu	a3,5(s0)
2300d6e0:	00444783          	lbu	a5,4(s0)
    USBD_LOG_INFO("Open endpoint:0x%x type:%u mps:%u\r\n",
2300d6e4:	724c8513          	addi	a0,s9,1828
    ep_cfg.ep_mps = ep_desc->wMaxPacketSize;
2300d6e8:	06a2                	slli	a3,a3,0x8
2300d6ea:	8edd                	or	a3,a3,a5
2300d6ec:	00d11d23          	sh	a3,26(sp)
    ep_cfg.ep_type = ep_desc->bmAttributes & USBD_EP_TYPE_MASK;
2300d6f0:	00c10e23          	sb	a2,28(sp)
    USBD_LOG_INFO("Open endpoint:0x%x type:%u mps:%u\r\n",
2300d6f4:	a82f60ef          	jal	ra,23003976 <bflb_platform_printf>
    usbd_ep_open(&ep_cfg);
2300d6f8:	0828                	addi	a0,sp,24
2300d6fa:	fcbfe0ef          	jal	ra,2300c6c4 <usbd_ep_open>
    usbd_core_cfg.configured = true;
2300d6fe:	15890ea3          	sb	s8,349(s2)
    return true;
2300d702:	bb3d                	j	2300d440 <usbd_setup_request_handler.constprop.0+0x3d6>
        USBD_LOG_ERR("descriptor <type:%x,index:%x> not found!\r\n", type, index);
2300d704:	23010537          	lui	a0,0x23010
2300d708:	8b850513          	addi	a0,a0,-1864 # 2300f8b8 <_ctype_+0x3c8>
2300d70c:	a6af60ef          	jal	ra,23003976 <bflb_platform_printf>
    return ret;
2300d710:	bae5                	j	2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
        USBD_LOG_INFO("read BOS descriptor string\r\n");
2300d712:	2300f537          	lui	a0,0x2300f
2300d716:	6d450513          	addi	a0,a0,1748 # 2300f6d4 <_ctype_+0x1e4>
2300d71a:	a5cf60ef          	jal	ra,23003976 <bflb_platform_printf>
        if (!bos_desc) {
2300d71e:	420177b7          	lui	a5,0x42017
2300d722:	03c7a783          	lw	a5,60(a5) # 4201703c <bos_desc>
2300d726:	9e0781e3          	beqz	a5,2300d108 <usbd_setup_request_handler.constprop.0+0x9e>
        *data = bos_desc->string;
2300d72a:	4398                	lw	a4,0(a5)
        *len = bos_desc->string_len;
2300d72c:	43dc                	lw	a5,4(a5)
    return true;
2300d72e:	4505                	li	a0,1
        *data = bos_desc->string;
2300d730:	00e92423          	sw	a4,8(s2)
        *len = bos_desc->string_len;
2300d734:	00f92823          	sw	a5,16(s2)
    return ret;
2300d738:	b2ad                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>
        USBD_LOG_ERR("Device not configured - invalid configuration\r\n");
2300d73a:	2300f537          	lui	a0,0x2300f
2300d73e:	6f450513          	addi	a0,a0,1780 # 2300f6f4 <_ctype_+0x204>
2300d742:	a34f60ef          	jal	ra,23003976 <bflb_platform_printf>
        return true;
2300d746:	b575                	j	2300d5f2 <usbd_setup_request_handler.constprop.0+0x588>
            *len = (p[CONF_DESC_wTotalLength]) |
2300d748:	0037c703          	lbu	a4,3(a5)
2300d74c:	0027c683          	lbu	a3,2(a5)
    return true;
2300d750:	4505                	li	a0,1
            *len = (p[CONF_DESC_wTotalLength]) |
2300d752:	00871793          	slli	a5,a4,0x8
2300d756:	8fd5                	or	a5,a5,a3
2300d758:	00f92823          	sw	a5,16(s2)
2300d75c:	b299                	j	2300d0a2 <usbd_setup_request_handler.constprop.0+0x38>

2300d75e <usbd_event_notify_handler>:
    }
}

void usbd_event_notify_handler(uint8_t event, void *arg)
{
    switch (event) {
2300d75e:	47b9                	li	a5,14
2300d760:	1cf50463          	beq	a0,a5,2300d928 <usbd_event_notify_handler+0x1ca>
{
2300d764:	7179                	addi	sp,sp,-48
2300d766:	d04a                	sw	s2,32(sp)
2300d768:	ce4e                	sw	s3,28(sp)
2300d76a:	d606                	sw	ra,44(sp)
2300d76c:	d422                	sw	s0,40(sp)
2300d76e:	d226                	sw	s1,36(sp)
2300d770:	892a                	mv	s2,a0
2300d772:	89ae                	mv	s3,a1
    switch (event) {
2300d774:	08a7ef63          	bltu	a5,a0,2300d812 <usbd_event_notify_handler+0xb4>
2300d778:	47b5                	li	a5,13
2300d77a:	10f50a63          	beq	a0,a5,2300d88e <usbd_event_notify_handler+0x130>
2300d77e:	4785                	li	a5,1
2300d780:	16f51263          	bne	a0,a5,2300d8e4 <usbd_event_notify_handler+0x186>
        case USB_EVENT_RESET:
            usbd_set_address(0);
2300d784:	4501                	li	a0,0
2300d786:	f3bfe0ef          	jal	ra,2300c6c0 <usbd_set_address>
    usb_slist_for_each(i, &usbd_class_head)
2300d78a:	420177b7          	lui	a5,0x42017
2300d78e:	04c7a403          	lw	s0,76(a5) # 4201704c <usbd_class_head>
                        usbd_core_cfg.out_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d792:	4ec18893          	addi	a7,gp,1260 # 42016cec <usbd_core_cfg>
    usb_slist_for_each(i, &usbd_class_head)
2300d796:	85a2                	mv	a1,s0
2300d798:	c435                	beqz	s0,2300d804 <usbd_event_notify_handler+0xa6>
        usb_slist_for_each(j, &class->intf_list)
2300d79a:	0085a303          	lw	t1,8(a1)
2300d79e:	04030663          	beqz	t1,2300d7ea <usbd_event_notify_handler+0x8c>
            usb_slist_for_each(k, &intf->ep_list)
2300d7a2:	01832703          	lw	a4,24(t1)
2300d7a6:	e711                	bnez	a4,2300d7b2 <usbd_event_notify_handler+0x54>
2300d7a8:	a82d                	j	2300d7e2 <usbd_event_notify_handler+0x84>
                        usbd_core_cfg.out_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7aa:	01062623          	sw	a6,12(a2)
            usb_slist_for_each(k, &intf->ep_list)
2300d7ae:	4318                	lw	a4,0(a4)
2300d7b0:	cb0d                	beqz	a4,2300d7e2 <usbd_event_notify_handler+0x84>
                if (ept->ep_cb) {
2300d7b2:	00872803          	lw	a6,8(a4)
2300d7b6:	fe080ce3          	beqz	a6,2300d7ae <usbd_event_notify_handler+0x50>
                    if (ept->ep_addr & 0x80) {
2300d7ba:	00474683          	lbu	a3,4(a4)
                        usbd_core_cfg.in_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7be:	07f6f793          	andi	a5,a3,127
                        usbd_core_cfg.out_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7c2:	04c68613          	addi	a2,a3,76
                        usbd_core_cfg.in_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7c6:	04478793          	addi	a5,a5,68
                    if (ept->ep_addr & 0x80) {
2300d7ca:	06e2                	slli	a3,a3,0x18
                        usbd_core_cfg.out_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7cc:	060a                	slli	a2,a2,0x2
                        usbd_core_cfg.in_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7ce:	078a                	slli	a5,a5,0x2
                    if (ept->ep_addr & 0x80) {
2300d7d0:	86e1                	srai	a3,a3,0x18
                        usbd_core_cfg.out_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7d2:	9646                	add	a2,a2,a7
                        usbd_core_cfg.in_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7d4:	97c6                	add	a5,a5,a7
                    if (ept->ep_addr & 0x80) {
2300d7d6:	fc06dae3          	bgez	a3,2300d7aa <usbd_event_notify_handler+0x4c>
            usb_slist_for_each(k, &intf->ep_list)
2300d7da:	4318                	lw	a4,0(a4)
                        usbd_core_cfg.in_ep_cb[ept->ep_addr & 0x7f] = ept->ep_cb;
2300d7dc:	0107a623          	sw	a6,12(a5)
            usb_slist_for_each(k, &intf->ep_list)
2300d7e0:	fb69                	bnez	a4,2300d7b2 <usbd_event_notify_handler+0x54>
        usb_slist_for_each(j, &class->intf_list)
2300d7e2:	00032303          	lw	t1,0(t1)
2300d7e6:	fa031ee3          	bnez	t1,2300d7a2 <usbd_event_notify_handler+0x44>
    usb_slist_for_each(i, &usbd_class_head)
2300d7ea:	418c                	lw	a1,0(a1)
2300d7ec:	f5dd                	bnez	a1,2300d79a <usbd_event_notify_handler+0x3c>
        usb_slist_for_each(j, &class->intf_list)
2300d7ee:	4404                	lw	s1,8(s0)
2300d7f0:	c881                	beqz	s1,2300d800 <usbd_event_notify_handler+0xa2>
            if (intf->notify_handler) {
2300d7f2:	489c                	lw	a5,16(s1)
                intf->notify_handler(event, arg);
2300d7f4:	85ce                	mv	a1,s3
2300d7f6:	854a                	mv	a0,s2
            if (intf->notify_handler) {
2300d7f8:	c391                	beqz	a5,2300d7fc <usbd_event_notify_handler+0x9e>
                intf->notify_handler(event, arg);
2300d7fa:	9782                	jalr	a5
        usb_slist_for_each(j, &class->intf_list)
2300d7fc:	4084                	lw	s1,0(s1)
2300d7fe:	f8f5                	bnez	s1,2300d7f2 <usbd_event_notify_handler+0x94>
    usb_slist_for_each(i, &usbd_class_head)
2300d800:	4000                	lw	s0,0(s0)
2300d802:	f475                	bnez	s0,2300d7ee <usbd_event_notify_handler+0x90>

        default:
            USBD_LOG_ERR("USB unknown event: %d\r\n", event);
            break;
    }
}
2300d804:	50b2                	lw	ra,44(sp)
2300d806:	5422                	lw	s0,40(sp)
2300d808:	5492                	lw	s1,36(sp)
2300d80a:	5902                	lw	s2,32(sp)
2300d80c:	49f2                	lw	s3,28(sp)
2300d80e:	6145                	addi	sp,sp,48
2300d810:	8082                	ret
    switch (event) {
2300d812:	47c1                	li	a5,16
2300d814:	0cf50f63          	beq	a0,a5,2300d8f2 <usbd_event_notify_handler+0x194>
2300d818:	47c5                	li	a5,17
2300d81a:	02f51663          	bne	a0,a5,2300d846 <usbd_event_notify_handler+0xe8>
    if (usbd_core_cfg.out_ep_cb[ep & 0x7f]) {
2300d81e:	07f5f793          	andi	a5,a1,127
2300d822:	04c78793          	addi	a5,a5,76
2300d826:	00279713          	slli	a4,a5,0x2
2300d82a:	4ec18793          	addi	a5,gp,1260 # 42016cec <usbd_core_cfg>
2300d82e:	97ba                	add	a5,a5,a4
2300d830:	47dc                	lw	a5,12(a5)
            usbd_ep_out_handler((uint32_t)arg);
2300d832:	0ff9f513          	zext.b	a0,s3
    if (usbd_core_cfg.out_ep_cb[ep & 0x7f]) {
2300d836:	d7f9                	beqz	a5,2300d804 <usbd_event_notify_handler+0xa6>
}
2300d838:	5422                	lw	s0,40(sp)
2300d83a:	50b2                	lw	ra,44(sp)
2300d83c:	5492                	lw	s1,36(sp)
2300d83e:	5902                	lw	s2,32(sp)
2300d840:	49f2                	lw	s3,28(sp)
2300d842:	6145                	addi	sp,sp,48
        usbd_core_cfg.out_ep_cb[ep & 0x7f](ep);
2300d844:	8782                	jr	a5
    switch (event) {
2300d846:	47bd                	li	a5,15
2300d848:	0cf51363          	bne	a0,a5,2300d90e <usbd_event_notify_handler+0x1b0>
    if (usbd_core_cfg.ep0_data_buf_residue == 0) {
2300d84c:	4ec18413          	addi	s0,gp,1260 # 42016cec <usbd_core_cfg>
2300d850:	4450                	lw	a2,12(s0)
    uint32_t chunk = 0U;
2300d852:	c602                	sw	zero,12(sp)
    if (usbd_core_cfg.ep0_data_buf_residue == 0) {
2300d854:	0e060e63          	beqz	a2,2300d950 <usbd_event_notify_handler+0x1f2>
    usbd_core_cfg.ep0_data_buf = usbd_core_cfg.req_data;
2300d858:	01c40493          	addi	s1,s0,28
    if (usbd_ep_read(USB_CONTROL_OUT_EP0,
2300d85c:	0074                	addi	a3,sp,12
2300d85e:	85a6                	mv	a1,s1
2300d860:	4501                	li	a0,0
    usbd_core_cfg.ep0_data_buf = usbd_core_cfg.req_data;
2300d862:	c404                	sw	s1,8(s0)
    if (usbd_ep_read(USB_CONTROL_OUT_EP0,
2300d864:	ea3fe0ef          	jal	ra,2300c706 <usbd_ep_read>
2300d868:	0e054b63          	bltz	a0,2300d95e <usbd_event_notify_handler+0x200>
    usbd_core_cfg.ep0_data_buf += chunk;
2300d86c:	46b2                	lw	a3,12(sp)
2300d86e:	4418                	lw	a4,8(s0)
    usbd_core_cfg.ep0_data_buf_residue -= chunk;
2300d870:	445c                	lw	a5,12(s0)
    usbd_core_cfg.ep0_data_buf += chunk;
2300d872:	9736                	add	a4,a4,a3
    usbd_core_cfg.ep0_data_buf_residue -= chunk;
2300d874:	8f95                	sub	a5,a5,a3
    usbd_core_cfg.ep0_data_buf += chunk;
2300d876:	c418                	sw	a4,8(s0)
    usbd_core_cfg.ep0_data_buf_residue -= chunk;
2300d878:	c45c                	sw	a5,12(s0)
    if (usbd_core_cfg.ep0_data_buf_residue == 0) {
2300d87a:	0e079d63          	bnez	a5,2300d974 <usbd_event_notify_handler+0x216>
        usbd_core_cfg.ep0_data_buf = usbd_core_cfg.req_data;
2300d87e:	c404                	sw	s1,8(s0)
        if (!usbd_setup_request_handler(setup, &usbd_core_cfg.ep0_data_buf, &usbd_core_cfg.ep0_data_buf_len)) {
2300d880:	feaff0ef          	jal	ra,2300d06a <usbd_setup_request_handler.constprop.0>
2300d884:	12050963          	beqz	a0,2300d9b6 <usbd_event_notify_handler+0x258>
        usbd_send_to_host(setup->wLength);
2300d888:	f5cff0ef          	jal	ra,2300cfe4 <usbd_send_to_host.constprop.0>
2300d88c:	bfa5                	j	2300d804 <usbd_event_notify_handler+0xa6>
    if (usbd_ep_read(USB_CONTROL_OUT_EP0, (uint8_t *)setup,
2300d88e:	4ec18593          	addi	a1,gp,1260 # 42016cec <usbd_core_cfg>
2300d892:	4681                	li	a3,0
2300d894:	4621                	li	a2,8
2300d896:	4501                	li	a0,0
2300d898:	4ec18413          	addi	s0,gp,1260 # 42016cec <usbd_core_cfg>
2300d89c:	e6bfe0ef          	jal	ra,2300c706 <usbd_ep_read>
2300d8a0:	10054663          	bltz	a0,2300d9ac <usbd_event_notify_handler+0x24e>
    if (setup->wLength > USB_REQUEST_BUFFER_SIZE) {
2300d8a4:	00645783          	lhu	a5,6(s0)
2300d8a8:	10000713          	li	a4,256
2300d8ac:	08f77863          	bgeu	a4,a5,2300d93c <usbd_event_notify_handler+0x1de>
        if (setup->bmRequestType_b.Dir != USB_REQUEST_DEVICE_TO_HOST) {
2300d8b0:	00040703          	lb	a4,0(s0)
2300d8b4:	0e075763          	bgez	a4,2300d9a2 <usbd_event_notify_handler+0x244>
    usbd_core_cfg.ep0_data_buf_residue = setup->wLength;
2300d8b8:	c45c                	sw	a5,12(s0)
    usbd_core_cfg.ep0_data_buf_len = setup->wLength;
2300d8ba:	c81c                	sw	a5,16(s0)
    usbd_core_cfg.zlp_flag = false;
2300d8bc:	00040a23          	sb	zero,20(s0)
    if (!usbd_setup_request_handler(setup, &usbd_core_cfg.ep0_data_buf, &usbd_core_cfg.ep0_data_buf_len)) {
2300d8c0:	faaff0ef          	jal	ra,2300d06a <usbd_setup_request_handler.constprop.0>
2300d8c4:	cd5d                	beqz	a0,2300d982 <usbd_event_notify_handler+0x224>
    usbd_core_cfg.ep0_data_buf_residue = MIN(usbd_core_cfg.ep0_data_buf_len,
2300d8c6:	4818                	lw	a4,16(s0)
2300d8c8:	00645783          	lhu	a5,6(s0)
2300d8cc:	00f77363          	bgeu	a4,a5,2300d8d2 <usbd_event_notify_handler+0x174>
2300d8d0:	87ba                	mv	a5,a4
2300d8d2:	c45c                	sw	a5,12(s0)
}
2300d8d4:	5422                	lw	s0,40(sp)
2300d8d6:	50b2                	lw	ra,44(sp)
2300d8d8:	5492                	lw	s1,36(sp)
2300d8da:	5902                	lw	s2,32(sp)
2300d8dc:	49f2                	lw	s3,28(sp)
2300d8de:	6145                	addi	sp,sp,48
    usbd_send_to_host(setup->wLength);
2300d8e0:	f04ff06f          	j	2300cfe4 <usbd_send_to_host.constprop.0>
    usb_slist_for_each(i, &usbd_class_head)
2300d8e4:	420177b7          	lui	a5,0x42017
2300d8e8:	04c7a403          	lw	s0,76(a5) # 4201704c <usbd_class_head>
2300d8ec:	f00411e3          	bnez	s0,2300d7ee <usbd_event_notify_handler+0x90>
2300d8f0:	bf11                	j	2300d804 <usbd_event_notify_handler+0xa6>
    if (usbd_core_cfg.in_ep_cb[ep & 0x7f]) {
2300d8f2:	07f5f793          	andi	a5,a1,127
2300d8f6:	04478793          	addi	a5,a5,68
    if (usbd_core_cfg.out_ep_cb[ep & 0x7f]) {
2300d8fa:	00279713          	slli	a4,a5,0x2
2300d8fe:	4ec18793          	addi	a5,gp,1260 # 42016cec <usbd_core_cfg>
2300d902:	97ba                	add	a5,a5,a4
2300d904:	47dc                	lw	a5,12(a5)
            usbd_ep_out_handler((uint32_t)arg);
2300d906:	0ff9f513          	zext.b	a0,s3
    if (usbd_core_cfg.out_ep_cb[ep & 0x7f]) {
2300d90a:	f79d                	bnez	a5,2300d838 <usbd_event_notify_handler+0xda>
2300d90c:	bde5                	j	2300d804 <usbd_event_notify_handler+0xa6>
}
2300d90e:	5422                	lw	s0,40(sp)
2300d910:	50b2                	lw	ra,44(sp)
2300d912:	5492                	lw	s1,36(sp)
2300d914:	5902                	lw	s2,32(sp)
2300d916:	49f2                	lw	s3,28(sp)
            USBD_LOG_ERR("USB unknown event: %d\r\n", event);
2300d918:	85aa                	mv	a1,a0
2300d91a:	23010537          	lui	a0,0x23010
2300d91e:	98c50513          	addi	a0,a0,-1652 # 2300f98c <_ctype_+0x49c>
}
2300d922:	6145                	addi	sp,sp,48
            USBD_LOG_ERR("USB unknown event: %d\r\n", event);
2300d924:	852f606f          	j	23003976 <bflb_platform_printf>
    if (usbd_core_cfg.ep0_data_buf_residue != 0 || usbd_core_cfg.zlp_flag == true) {
2300d928:	4ec18793          	addi	a5,gp,1260 # 42016cec <usbd_core_cfg>
2300d92c:	47d8                	lw	a4,12(a5)
2300d92e:	e701                	bnez	a4,2300d936 <usbd_event_notify_handler+0x1d8>
2300d930:	0147c783          	lbu	a5,20(a5)
2300d934:	c399                	beqz	a5,2300d93a <usbd_event_notify_handler+0x1dc>
        usbd_send_to_host(setup->wLength);
2300d936:	eaeff06f          	j	2300cfe4 <usbd_send_to_host.constprop.0>
2300d93a:	8082                	ret
    usbd_core_cfg.ep0_data_buf_residue = setup->wLength;
2300d93c:	c45c                	sw	a5,12(s0)
    usbd_core_cfg.ep0_data_buf_len = setup->wLength;
2300d93e:	c81c                	sw	a5,16(s0)
    usbd_core_cfg.zlp_flag = false;
2300d940:	00040a23          	sb	zero,20(s0)
    if (setup->wLength &&
2300d944:	dfb5                	beqz	a5,2300d8c0 <usbd_event_notify_handler+0x162>
2300d946:	00040783          	lb	a5,0(s0)
2300d94a:	ea07dde3          	bgez	a5,2300d804 <usbd_event_notify_handler+0xa6>
2300d94e:	bf8d                	j	2300d8c0 <usbd_event_notify_handler+0x162>
        if (usbd_ep_read(USB_CONTROL_OUT_EP0,
2300d950:	4681                	li	a3,0
2300d952:	4581                	li	a1,0
2300d954:	4501                	li	a0,0
2300d956:	db1fe0ef          	jal	ra,2300c706 <usbd_ep_read>
2300d95a:	ea0555e3          	bgez	a0,2300d804 <usbd_event_notify_handler+0xa6>
            USBD_LOG_ERR("Read DATA Packet failed\r\n");
2300d95e:	2300f537          	lui	a0,0x2300f
2300d962:	5f450513          	addi	a0,a0,1524 # 2300f5f4 <_ctype_+0x104>
2300d966:	810f60ef          	jal	ra,23003976 <bflb_platform_printf>
            usbd_ep_set_stall(USB_CONTROL_IN_EP0);
2300d96a:	08000513          	li	a0,128
2300d96e:	d69fe0ef          	jal	ra,2300c6d6 <usbd_ep_set_stall>
2300d972:	bd49                	j	2300d804 <usbd_event_notify_handler+0xa6>
        USBD_LOG_ERR("ep0_data_buf_residue is not zero\r\n");
2300d974:	23010537          	lui	a0,0x23010
2300d978:	96850513          	addi	a0,a0,-1688 # 2300f968 <_ctype_+0x478>
2300d97c:	ffbf50ef          	jal	ra,23003976 <bflb_platform_printf>
2300d980:	b551                	j	2300d804 <usbd_event_notify_handler+0xa6>
        USBD_LOG_ERR("usbd_setup_request_handler failed\r\n");
2300d982:	23010537          	lui	a0,0x23010
2300d986:	91c50513          	addi	a0,a0,-1764 # 2300f91c <_ctype_+0x42c>
            USBD_LOG_ERR("Request buffer too small\r\n");
2300d98a:	fedf50ef          	jal	ra,23003976 <bflb_platform_printf>
}
2300d98e:	5422                	lw	s0,40(sp)
2300d990:	50b2                	lw	ra,44(sp)
2300d992:	5492                	lw	s1,36(sp)
2300d994:	5902                	lw	s2,32(sp)
2300d996:	49f2                	lw	s3,28(sp)
            usbd_ep_set_stall(USB_CONTROL_IN_EP0);
2300d998:	08000513          	li	a0,128
}
2300d99c:	6145                	addi	sp,sp,48
            usbd_ep_set_stall(USB_CONTROL_IN_EP0);
2300d99e:	d39fe06f          	j	2300c6d6 <usbd_ep_set_stall>
            USBD_LOG_ERR("Request buffer too small\r\n");
2300d9a2:	23010537          	lui	a0,0x23010
2300d9a6:	90050513          	addi	a0,a0,-1792 # 2300f900 <_ctype_+0x410>
2300d9aa:	b7c5                	j	2300d98a <usbd_event_notify_handler+0x22c>
        USBD_LOG_ERR("Read Setup Packet failed\r\n");
2300d9ac:	23010537          	lui	a0,0x23010
2300d9b0:	8e450513          	addi	a0,a0,-1820 # 2300f8e4 <_ctype_+0x3f4>
2300d9b4:	bfd9                	j	2300d98a <usbd_event_notify_handler+0x22c>
            USBD_LOG_ERR("usbd_setup_request_handler1 failed\r\n");
2300d9b6:	23010537          	lui	a0,0x23010
2300d9ba:	94050513          	addi	a0,a0,-1728 # 2300f940 <_ctype_+0x450>
2300d9be:	fb9f50ef          	jal	ra,23003976 <bflb_platform_printf>
            usbd_ep_set_stall(USB_CONTROL_IN_EP0);
2300d9c2:	08000513          	li	a0,128
2300d9c6:	d11fe0ef          	jal	ra,2300c6d6 <usbd_ep_set_stall>
            return;
2300d9ca:	bd2d                	j	2300d804 <usbd_event_notify_handler+0xa6>

2300d9cc <usbd_desc_register>:

void usbd_desc_register(const uint8_t *desc)
{
    usbd_core_cfg.descriptors = desc;
2300d9cc:	50a1a223          	sw	a0,1284(gp) # 42016d04 <usbd_core_cfg+0x18>
}
2300d9d0:	8082                	ret

2300d9d2 <usbd_class_register>:
    l->next = n;
}

static inline void usb_slist_add_tail(usb_slist_t *l, usb_slist_t *n)
{
    while (l->next) {
2300d9d2:	420177b7          	lui	a5,0x42017
2300d9d6:	04c78793          	addi	a5,a5,76 # 4201704c <usbd_class_head>
2300d9da:	873e                	mv	a4,a5
2300d9dc:	439c                	lw	a5,0(a5)
2300d9de:	fff5                	bnez	a5,2300d9da <usbd_class_register+0x8>
        l = l->next;
    }

    /* append the node to the tail */
    l->next = n;
2300d9e0:	c308                	sw	a0,0(a4)
    n->next = NULL;
2300d9e2:	00052023          	sw	zero,0(a0)
    l->next = NULL;
2300d9e6:	00052423          	sw	zero,8(a0)

void usbd_class_register(usbd_class_t *class)
{
    usb_slist_add_tail(&usbd_class_head, &class->list);
    usb_slist_init(&class->intf_list);
}
2300d9ea:	8082                	ret

2300d9ec <usbd_class_add_interface>:

void usbd_class_add_interface(usbd_class_t *class, usbd_interface_t *intf)
{
    static uint8_t intf_offset = 0;
    intf->intf_num = intf_offset;
2300d9ec:	42017737          	lui	a4,0x42017
2300d9f0:	04070713          	addi	a4,a4,64 # 42017040 <intf_offset.0>
2300d9f4:	00074683          	lbu	a3,0(a4)
    usb_slist_add_tail(&class->intf_list, &intf->list);
2300d9f8:	0521                	addi	a0,a0,8
    intf->intf_num = intf_offset;
2300d9fa:	00d58a23          	sb	a3,20(a1)
    while (l->next) {
2300d9fe:	87aa                	mv	a5,a0
2300da00:	4108                	lw	a0,0(a0)
2300da02:	fd75                	bnez	a0,2300d9fe <usbd_class_add_interface+0x12>
    l->next = n;
2300da04:	c38c                	sw	a1,0(a5)
    usb_slist_init(&intf->ep_list);
    intf_offset++;
2300da06:	0685                	addi	a3,a3,1
    n->next = NULL;
2300da08:	0005a023          	sw	zero,0(a1)
    l->next = NULL;
2300da0c:	0005ac23          	sw	zero,24(a1)
2300da10:	00d70023          	sb	a3,0(a4)
}
2300da14:	8082                	ret

2300da16 <usbd_interface_add_endpoint>:

void usbd_interface_add_endpoint(usbd_interface_t *intf, usbd_endpoint_t *ep)
{
    usb_slist_add_tail(&intf->ep_list, &ep->list);
2300da16:	0561                	addi	a0,a0,24
    while (l->next) {
2300da18:	87aa                	mv	a5,a0
2300da1a:	4108                	lw	a0,0(a0)
2300da1c:	fd75                	bnez	a0,2300da18 <usbd_interface_add_endpoint+0x2>
    l->next = n;
2300da1e:	c38c                	sw	a1,0(a5)
    n->next = NULL;
2300da20:	0005a023          	sw	zero,0(a1)
}
2300da24:	8082                	ret

2300da26 <usb_device_is_configured>:

bool usb_device_is_configured(void)
{
    return usbd_core_cfg.configured;
}
2300da26:	6491c503          	lbu	a0,1609(gp) # 42016e49 <usbd_core_cfg+0x15d>
2300da2a:	8082                	ret

2300da2c <shell_help>:
struct shell _shell;
static struct shell *shell;
static char *shell_prompt_custom = NULL;

int shell_help(int argc, char **argv)
{
2300da2c:	1101                	addi	sp,sp,-32
2300da2e:	c452                	sw	s4,8(sp)
    SHELL_DGB("shell commands list:\r\n");
2300da30:	42017a37          	lui	s4,0x42017
2300da34:	060a0a13          	addi	s4,s4,96 # 42017060 <shell>
2300da38:	000a2783          	lw	a5,0(s4)
2300da3c:	23010537          	lui	a0,0x23010
{
2300da40:	cc22                	sw	s0,24(sp)
    SHELL_DGB("shell commands list:\r\n");
2300da42:	1387a783          	lw	a5,312(a5)
{
2300da46:	c64e                	sw	s3,12(sp)
2300da48:	ce06                	sw	ra,28(sp)
2300da4a:	ca26                	sw	s1,20(sp)
2300da4c:	c84a                	sw	s2,16(sp)
2300da4e:	c256                	sw	s5,4(sp)
2300da50:	c05a                	sw	s6,0(sp)
    SHELL_DGB("shell commands list:\r\n");
2300da52:	9a450513          	addi	a0,a0,-1628 # 2300f9a4 <_ctype_+0x4b4>
2300da56:	9782                	jalr	a5
    {
        struct shell_syscall *index;

        for (index = _syscall_table_begin; index < _syscall_table_end; index++) {
2300da58:	420179b7          	lui	s3,0x42017
2300da5c:	420177b7          	lui	a5,0x42017
2300da60:	05498993          	addi	s3,s3,84 # 42017054 <_syscall_table_end>
2300da64:	0507a403          	lw	s0,80(a5) # 42017050 <_syscall_table_begin>
2300da68:	0009a783          	lw	a5,0(s3)
2300da6c:	06f47163          	bgeu	s0,a5,2300dace <shell_help+0xa2>
            }

#if defined(SHELL_USING_DESCRIPTION)
            SHELL_DGB("%-16s - %s\r\n", &index->name[6], index->desc);
#else
            SHELL_DGB("%s\r\n", &index->name[6]);
2300da70:	000a2783          	lw	a5,0(s4)
2300da74:	23010b37          	lui	s6,0x23010
2300da78:	23010ab7          	lui	s5,0x23010
2300da7c:	1387a903          	lw	s2,312(a5)
            if (strncmp(index->name, "__cmd_", 6) != 0) {
2300da80:	4004                	lw	s1,0(s0)
2300da82:	9bcb0593          	addi	a1,s6,-1604 # 2300f9bc <_ctype_+0x4cc>
2300da86:	4619                	li	a2,6
2300da88:	8526                	mv	a0,s1
2300da8a:	2c1000ef          	jal	ra,2300e54a <strncmp>
2300da8e:	87aa                	mv	a5,a0
            SHELL_DGB("%s\r\n", &index->name[6]);
2300da90:	00648593          	addi	a1,s1,6
2300da94:	9c4a8513          	addi	a0,s5,-1596 # 2300f9c4 <_ctype_+0x4d4>
        for (index = _syscall_table_begin; index < _syscall_table_end; index++) {
2300da98:	0421                	addi	s0,s0,8
            if (strncmp(index->name, "__cmd_", 6) != 0) {
2300da9a:	e791                	bnez	a5,2300daa6 <shell_help+0x7a>
            SHELL_DGB("%s\r\n", &index->name[6]);
2300da9c:	9902                	jalr	s2
#endif
        }
    }
    SHELL_DGB("\r\n");
2300da9e:	000a2783          	lw	a5,0(s4)
2300daa2:	1387a903          	lw	s2,312(a5)
        for (index = _syscall_table_begin; index < _syscall_table_end; index++) {
2300daa6:	0009a783          	lw	a5,0(s3)
2300daaa:	fcf46be3          	bltu	s0,a5,2300da80 <shell_help+0x54>
    SHELL_DGB("\r\n");
2300daae:	2300f537          	lui	a0,0x2300f
2300dab2:	0b850513          	addi	a0,a0,184 # 2300f0b8 <dma_channel_base+0x1cc>
2300dab6:	9902                	jalr	s2

    return 0;
}
2300dab8:	40f2                	lw	ra,28(sp)
2300daba:	4462                	lw	s0,24(sp)
2300dabc:	44d2                	lw	s1,20(sp)
2300dabe:	4942                	lw	s2,16(sp)
2300dac0:	49b2                	lw	s3,12(sp)
2300dac2:	4a22                	lw	s4,8(sp)
2300dac4:	4a92                	lw	s5,4(sp)
2300dac6:	4b02                	lw	s6,0(sp)
2300dac8:	4501                	li	a0,0
2300daca:	6105                	addi	sp,sp,32
2300dacc:	8082                	ret
    SHELL_DGB("\r\n");
2300dace:	000a2783          	lw	a5,0(s4)
2300dad2:	1387a903          	lw	s2,312(a5)
2300dad6:	bfe1                	j	2300daae <shell_help+0x82>

2300dad8 <shell_get_prompt>:

static char *shell_get_prompt(void)
{
    static char shell_prompt[SHELL_CONSOLEBUF_SIZE + 1] = { 0 };

    if (shell_prompt_custom) {
2300dad8:	420177b7          	lui	a5,0x42017
2300dadc:	0647a583          	lw	a1,100(a5) # 42017064 <shell_prompt_custom>
{
2300dae0:	1141                	addi	sp,sp,-16
2300dae2:	c606                	sw	ra,12(sp)
2300dae4:	c422                	sw	s0,8(sp)
2300dae6:	c226                	sw	s1,4(sp)
    if (shell_prompt_custom) {
2300dae8:	cd8d                	beqz	a1,2300db22 <shell_get_prompt+0x4a>
        strcpy(shell_prompt, shell_prompt_custom);
2300daea:	78c18513          	addi	a0,gp,1932 # 42016f8c <shell_prompt.0>
2300daee:	24b000ef          	jal	ra,2300e538 <strcpy>
2300daf2:	78c18413          	addi	s0,gp,1932 # 42016f8c <shell_prompt.0>
    /* get current working directory */
    f_getcwd(&shell_prompt[strlen(shell_prompt)],
             SHELL_CONSOLEBUF_SIZE - strlen(shell_prompt));
#endif

    strcat(shell_prompt, "/>");
2300daf6:	78c18513          	addi	a0,gp,1932 # 42016f8c <shell_prompt.0>
2300dafa:	c7afc0ef          	jal	ra,23009f74 <strlen>
2300dafe:	9522                	add	a0,a0,s0
2300db00:	02f00793          	li	a5,47
2300db04:	00f50023          	sb	a5,0(a0)
2300db08:	03e00793          	li	a5,62
2300db0c:	00f500a3          	sb	a5,1(a0)
2300db10:	00050123          	sb	zero,2(a0)

    return shell_prompt;
}
2300db14:	40b2                	lw	ra,12(sp)
2300db16:	4422                	lw	s0,8(sp)
2300db18:	78c18513          	addi	a0,gp,1932 # 42016f8c <shell_prompt.0>
2300db1c:	4492                	lw	s1,4(sp)
2300db1e:	0141                	addi	sp,sp,16
2300db20:	8082                	ret
        strcpy(shell_prompt, SHELL_DEFAULT_NAME);
2300db22:	230107b7          	lui	a5,0x23010
2300db26:	9cc78793          	addi	a5,a5,-1588 # 2300f9cc <_ctype_+0x4dc>
2300db2a:	4390                	lw	a2,0(a5)
2300db2c:	43d4                	lw	a3,4(a5)
2300db2e:	4798                	lw	a4,8(a5)
2300db30:	00c7c783          	lbu	a5,12(a5)
2300db34:	78c18413          	addi	s0,gp,1932 # 42016f8c <shell_prompt.0>
2300db38:	c010                	sw	a2,0(s0)
2300db3a:	c054                	sw	a3,4(s0)
2300db3c:	c418                	sw	a4,8(s0)
2300db3e:	00f40623          	sb	a5,12(s0)
2300db42:	bf55                	j	2300daf6 <shell_get_prompt+0x1e>

2300db44 <shell_handle_history>:

    return (str - str1);
}

static void shell_handle_history(struct shell *shell)
{
2300db44:	1141                	addi	sp,sp,-16
    SHELL_PRINTF("\033[2K\r");
2300db46:	13852783          	lw	a5,312(a0)
{
2300db4a:	c422                	sw	s0,8(sp)
2300db4c:	842a                	mv	s0,a0
    SHELL_PRINTF("\033[2K\r");
2300db4e:	23010537          	lui	a0,0x23010
{
2300db52:	c606                	sw	ra,12(sp)
2300db54:	c226                	sw	s1,4(sp)
2300db56:	c04a                	sw	s2,0(sp)
    SHELL_PRINTF("\033[2K\r");
2300db58:	9dc50513          	addi	a0,a0,-1572 # 2300f9dc <_ctype_+0x4ec>
2300db5c:	9782                	jalr	a5
    SHELL_PROMPT("%s", shell_get_prompt());
2300db5e:	13842903          	lw	s2,312(s0)
2300db62:	230104b7          	lui	s1,0x23010
2300db66:	f73ff0ef          	jal	ra,2300dad8 <shell_get_prompt>
2300db6a:	85aa                	mv	a1,a0
2300db6c:	9e448513          	addi	a0,s1,-1564 # 2300f9e4 <_ctype_+0x4f4>
2300db70:	9902                	jalr	s2
    SHELL_PRINTF("%s", shell->line);
2300db72:	13842783          	lw	a5,312(s0)
2300db76:	10040593          	addi	a1,s0,256
}
2300db7a:	4422                	lw	s0,8(sp)
2300db7c:	40b2                	lw	ra,12(sp)
2300db7e:	4902                	lw	s2,0(sp)
    SHELL_PRINTF("%s", shell->line);
2300db80:	9e448513          	addi	a0,s1,-1564
}
2300db84:	4492                	lw	s1,4(sp)
2300db86:	0141                	addi	sp,sp,16
    SHELL_PRINTF("%s", shell->line);
2300db88:	8782                	jr	a5

2300db8a <shell_memtrace>:
{
2300db8a:	1101                	addi	sp,sp,-32
2300db8c:	ce06                	sw	ra,28(sp)
2300db8e:	cc22                	sw	s0,24(sp)
2300db90:	ca26                	sw	s1,20(sp)
2300db92:	c84a                	sw	s2,16(sp)
2300db94:	c64e                	sw	s3,12(sp)
    if (argc < 2) {
2300db96:	4785                	li	a5,1
2300db98:	02a7db63          	bge	a5,a0,2300dbce <shell_memtrace+0x44>
2300db9c:	842a                	mv	s0,a0
    addr = strtoll(argv[1], NULL, 16);
2300db9e:	41c8                	lw	a0,4(a1)
2300dba0:	892e                	mv	s2,a1
2300dba2:	4641                	li	a2,16
2300dba4:	4581                	li	a1,0
2300dba6:	3af000ef          	jal	ra,2300e754 <strtoll>
    if (argc < 3) {
2300dbaa:	4789                	li	a5,2
    addr = strtoll(argv[1], NULL, 16);
2300dbac:	84aa                	mv	s1,a0
    if (argc < 3) {
2300dbae:	04f40c63          	beq	s0,a5,2300dc06 <shell_memtrace+0x7c>
    if (argc < 4) {
2300dbb2:	478d                	li	a5,3
2300dbb4:	06f40d63          	beq	s0,a5,2300dc2e <shell_memtrace+0xa4>
    if (argc < 5) {
2300dbb8:	4791                	li	a5,4
2300dbba:	0af40663          	beq	s0,a5,2300dc66 <shell_memtrace+0xdc>
}
2300dbbe:	40f2                	lw	ra,28(sp)
2300dbc0:	4462                	lw	s0,24(sp)
2300dbc2:	44d2                	lw	s1,20(sp)
2300dbc4:	4942                	lw	s2,16(sp)
2300dbc6:	49b2                	lw	s3,12(sp)
2300dbc8:	4501                	li	a0,0
2300dbca:	6105                	addi	sp,sp,32
2300dbcc:	8082                	ret
        SHELL_DGB("write memory: 0x42000000 0xabcd 10\r\n");
2300dbce:	42017437          	lui	s0,0x42017
2300dbd2:	06040413          	addi	s0,s0,96 # 42017060 <shell>
2300dbd6:	401c                	lw	a5,0(s0)
2300dbd8:	23010537          	lui	a0,0x23010
2300dbdc:	9e850513          	addi	a0,a0,-1560 # 2300f9e8 <_ctype_+0x4f8>
2300dbe0:	1387a783          	lw	a5,312(a5)
2300dbe4:	9782                	jalr	a5
        SHELL_DGB("read memory: 0x42000000 10\r\n");
2300dbe6:	401c                	lw	a5,0(s0)
2300dbe8:	23010537          	lui	a0,0x23010
2300dbec:	a1050513          	addi	a0,a0,-1520 # 2300fa10 <_ctype_+0x520>
2300dbf0:	1387a783          	lw	a5,312(a5)
2300dbf4:	9782                	jalr	a5
}
2300dbf6:	40f2                	lw	ra,28(sp)
2300dbf8:	4462                	lw	s0,24(sp)
2300dbfa:	44d2                	lw	s1,20(sp)
2300dbfc:	4942                	lw	s2,16(sp)
2300dbfe:	49b2                	lw	s3,12(sp)
2300dc00:	4501                	li	a0,0
2300dc02:	6105                	addi	sp,sp,32
2300dc04:	8082                	ret
        SHELL_DGB("0x%08x\r\n", *(volatile uint32_t *)addr);
2300dc06:	420177b7          	lui	a5,0x42017
2300dc0a:	0607a783          	lw	a5,96(a5) # 42017060 <shell>
2300dc0e:	410c                	lw	a1,0(a0)
2300dc10:	23010537          	lui	a0,0x23010
2300dc14:	1387a783          	lw	a5,312(a5)
2300dc18:	a3050513          	addi	a0,a0,-1488 # 2300fa30 <_ctype_+0x540>
2300dc1c:	9782                	jalr	a5
}
2300dc1e:	40f2                	lw	ra,28(sp)
2300dc20:	4462                	lw	s0,24(sp)
2300dc22:	44d2                	lw	s1,20(sp)
2300dc24:	4942                	lw	s2,16(sp)
2300dc26:	49b2                	lw	s3,12(sp)
2300dc28:	4501                	li	a0,0
2300dc2a:	6105                	addi	sp,sp,32
2300dc2c:	8082                	ret
        uint16_t count = atoi(argv[2]);
2300dc2e:	00892503          	lw	a0,8(s2)
2300dc32:	0db000ef          	jal	ra,2300e50c <atoi>
        for (int i = 0; i < count; i++) {
2300dc36:	0542                	slli	a0,a0,0x10
2300dc38:	8141                	srli	a0,a0,0x10
2300dc3a:	d151                	beqz	a0,2300dbbe <shell_memtrace+0x34>
2300dc3c:	050a                	slli	a0,a0,0x2
2300dc3e:	42017937          	lui	s2,0x42017
2300dc42:	00950433          	add	s0,a0,s1
2300dc46:	06090913          	addi	s2,s2,96 # 42017060 <shell>
2300dc4a:	230109b7          	lui	s3,0x23010
            SHELL_DGB("0x%08x\r\n", *(volatile uint32_t *)(addr + 4 * i));
2300dc4e:	00092783          	lw	a5,0(s2)
2300dc52:	408c                	lw	a1,0(s1)
2300dc54:	a3098513          	addi	a0,s3,-1488 # 2300fa30 <_ctype_+0x540>
2300dc58:	1387a783          	lw	a5,312(a5)
        for (int i = 0; i < count; i++) {
2300dc5c:	0491                	addi	s1,s1,4
            SHELL_DGB("0x%08x\r\n", *(volatile uint32_t *)(addr + 4 * i));
2300dc5e:	9782                	jalr	a5
        for (int i = 0; i < count; i++) {
2300dc60:	fe9417e3          	bne	s0,s1,2300dc4e <shell_memtrace+0xc4>
2300dc64:	bfa9                	j	2300dbbe <shell_memtrace+0x34>
        uint16_t count = atoi(argv[3]);
2300dc66:	00c92503          	lw	a0,12(s2)
2300dc6a:	0a3000ef          	jal	ra,2300e50c <atoi>
2300dc6e:	842a                	mv	s0,a0
        value = strtoll(argv[2], NULL, 16);
2300dc70:	00892503          	lw	a0,8(s2)
2300dc74:	4641                	li	a2,16
2300dc76:	4581                	li	a1,0
2300dc78:	2dd000ef          	jal	ra,2300e754 <strtoll>
2300dc7c:	01041793          	slli	a5,s0,0x10
2300dc80:	83c1                	srli	a5,a5,0x10
        for (int i = 0; i < count; i++) {
2300dc82:	df95                	beqz	a5,2300dbbe <shell_memtrace+0x34>
2300dc84:	078a                	slli	a5,a5,0x2
2300dc86:	97a6                	add	a5,a5,s1
            *(volatile uint32_t *)(addr + 4 * i) = (uint32_t)value;
2300dc88:	c088                	sw	a0,0(s1)
        for (int i = 0; i < count; i++) {
2300dc8a:	0491                	addi	s1,s1,4
2300dc8c:	fe979ee3          	bne	a5,s1,2300dc88 <shell_memtrace+0xfe>
2300dc90:	b73d                	j	2300dbbe <shell_memtrace+0x34>

2300dc92 <shell_exec>:
    return 0;
}
#endif

int shell_exec(char *cmd, uint32_t length)
{
2300dc92:	715d                	addi	sp,sp,-80
2300dc94:	c2a6                	sw	s1,68(sp)
2300dc96:	c686                	sw	ra,76(sp)
2300dc98:	c4a2                	sw	s0,72(sp)
2300dc9a:	c0ca                	sw	s2,64(sp)
2300dc9c:	de4e                	sw	s3,60(sp)
2300dc9e:	dc52                	sw	s4,56(sp)
2300dca0:	da56                	sw	s5,52(sp)
2300dca2:	d85a                	sw	s6,48(sp)
2300dca4:	d65e                	sw	s7,44(sp)
2300dca6:	d462                	sw	s8,40(sp)
    int cmd_ret;

    /* strim the beginning of command */
    while (*cmd == ' ' || *cmd == '\t') {
2300dca8:	84aa                	mv	s1,a0
2300dcaa:	95aa                	add	a1,a1,a0
2300dcac:	02000793          	li	a5,32
2300dcb0:	4725                	li	a4,9
2300dcb2:	0004c403          	lbu	s0,0(s1)
2300dcb6:	40958933          	sub	s2,a1,s1
2300dcba:	00f40463          	beq	s0,a5,2300dcc2 <shell_exec+0x30>
2300dcbe:	00e41463          	bne	s0,a4,2300dcc6 <shell_exec+0x34>
        cmd++;
2300dcc2:	0485                	addi	s1,s1,1
        length--;
2300dcc4:	b7fd                	j	2300dcb2 <shell_exec+0x20>
    }

    if (length == 0) {
        return 0;
2300dcc6:	4501                	li	a0,0
    if (length == 0) {
2300dcc8:	00091e63          	bnez	s2,2300dce4 <shell_exec+0x52>

        *tcmd = '\0';
    }
    SHELL_E("%s: command not found.\r\n", cmd);
    return -1;
}
2300dccc:	40b6                	lw	ra,76(sp)
2300dcce:	4426                	lw	s0,72(sp)
2300dcd0:	4496                	lw	s1,68(sp)
2300dcd2:	4906                	lw	s2,64(sp)
2300dcd4:	59f2                	lw	s3,60(sp)
2300dcd6:	5a62                	lw	s4,56(sp)
2300dcd8:	5ad2                	lw	s5,52(sp)
2300dcda:	5b42                	lw	s6,48(sp)
2300dcdc:	5bb2                	lw	s7,44(sp)
2300dcde:	5c22                	lw	s8,40(sp)
2300dce0:	6161                	addi	sp,sp,80
2300dce2:	8082                	ret
    uint32_t cmd0_size = 0;
2300dce4:	4a01                	li	s4,0
    while ((cmd[cmd0_size] != ' ' && cmd[cmd0_size] != '\t') &&
2300dce6:	02000713          	li	a4,32
2300dcea:	46a5                	li	a3,9
2300dcec:	a019                	j	2300dcf2 <shell_exec+0x60>
2300dcee:	012a0c63          	beq	s4,s2,2300dd06 <shell_exec+0x74>
        cmd0_size++;
2300dcf2:	8b52                	mv	s6,s4
2300dcf4:	0a05                	addi	s4,s4,1
    while ((cmd[cmd0_size] != ' ' && cmd[cmd0_size] != '\t') &&
2300dcf6:	014487b3          	add	a5,s1,s4
2300dcfa:	0007c783          	lbu	a5,0(a5)
2300dcfe:	00e78463          	beq	a5,a4,2300dd06 <shell_exec+0x74>
2300dd02:	fed796e3          	bne	a5,a3,2300dcee <shell_exec+0x5c>
    for (index = _syscall_table_begin; index < _syscall_table_end; index++) {
2300dd06:	420177b7          	lui	a5,0x42017
2300dd0a:	0507aa83          	lw	s5,80(a5) # 42017050 <_syscall_table_begin>
2300dd0e:	420177b7          	lui	a5,0x42017
2300dd12:	0547ab83          	lw	s7,84(a5) # 42017054 <_syscall_table_end>
2300dd16:	037afc63          	bgeu	s5,s7,2300dd4e <shell_exec+0xbc>
2300dd1a:	23010c37          	lui	s8,0x23010
        if (strncmp(index->name, "__cmd_", 6) != 0) {
2300dd1e:	000aa983          	lw	s3,0(s5)
2300dd22:	4619                	li	a2,6
2300dd24:	9bcc0593          	addi	a1,s8,-1604 # 2300f9bc <_ctype_+0x4cc>
2300dd28:	854e                	mv	a0,s3
2300dd2a:	021000ef          	jal	ra,2300e54a <strncmp>
2300dd2e:	87aa                	mv	a5,a0
        if (strncmp(&index->name[6], cmd, size) == 0 &&
2300dd30:	8652                	mv	a2,s4
2300dd32:	85a6                	mv	a1,s1
2300dd34:	00698513          	addi	a0,s3,6
        if (strncmp(index->name, "__cmd_", 6) != 0) {
2300dd38:	eb81                	bnez	a5,2300dd48 <shell_exec+0xb6>
        if (strncmp(&index->name[6], cmd, size) == 0 &&
2300dd3a:	011000ef          	jal	ra,2300e54a <strncmp>
            index->name[6 + size] == '\0') {
2300dd3e:	99da                	add	s3,s3,s6
        if (strncmp(&index->name[6], cmd, size) == 0 &&
2300dd40:	e501                	bnez	a0,2300dd48 <shell_exec+0xb6>
2300dd42:	0079c783          	lbu	a5,7(s3)
2300dd46:	cf8d                	beqz	a5,2300dd80 <shell_exec+0xee>
    for (index = _syscall_table_begin; index < _syscall_table_end; index++) {
2300dd48:	0aa1                	addi	s5,s5,8
2300dd4a:	fd7aeae3          	bltu	s5,s7,2300dd1e <shell_exec+0x8c>
    return argc;
2300dd4e:	87a6                	mv	a5,s1
        while (*tcmd != ' ' && *tcmd != '\0') {
2300dd50:	02000713          	li	a4,32
2300dd54:	c411                	beqz	s0,2300dd60 <shell_exec+0xce>
2300dd56:	0017c403          	lbu	s0,1(a5)
            tcmd++;
2300dd5a:	0785                	addi	a5,a5,1
        while (*tcmd != ' ' && *tcmd != '\0') {
2300dd5c:	fee41ce3          	bne	s0,a4,2300dd54 <shell_exec+0xc2>
    SHELL_E("%s: command not found.\r\n", cmd);
2300dd60:	42017737          	lui	a4,0x42017
2300dd64:	06072703          	lw	a4,96(a4) # 42017060 <shell>
        *tcmd = '\0';
2300dd68:	00078023          	sb	zero,0(a5)
    SHELL_E("%s: command not found.\r\n", cmd);
2300dd6c:	23010537          	lui	a0,0x23010
2300dd70:	13872783          	lw	a5,312(a4)
2300dd74:	a6050513          	addi	a0,a0,-1440 # 2300fa60 <_ctype_+0x570>
2300dd78:	85a6                	mv	a1,s1
2300dd7a:	9782                	jalr	a5
    return -1;
2300dd7c:	557d                	li	a0,-1
2300dd7e:	b7b9                	j	2300dccc <shell_exec+0x3a>
            cmd_func = (cmd_function_t)index->func;
2300dd80:	004aa983          	lw	s3,4(s5)
    if (cmd_func == NULL) {
2300dd84:	fc0985e3          	beqz	s3,2300dd4e <shell_exec+0xbc>
    memset(argv, 0x00, sizeof(argv));
2300dd88:	c002                	sw	zero,0(sp)
2300dd8a:	8a0a                	mv	s4,sp
2300dd8c:	8e8a                	mv	t4,sp
2300dd8e:	87a6                	mv	a5,s1
    position = 0;
2300dd90:	4701                	li	a4,0
    argc = 0;
2300dd92:	4501                	li	a0,0
        while ((*ptr == ' ' || *ptr == '\t') && position < length) {
2300dd94:	02000693          	li	a3,32
2300dd98:	45a5                	li	a1,9
        if (argc >= SHELL_ARG_NUM) {
2300dd9a:	4fa1                	li	t6,8
        if (*ptr == '"') {
2300dd9c:	02200e13          	li	t3,34
                if (*ptr == '\\') {
2300dda0:	05c00f13          	li	t5,92
    memset(argv, 0x00, sizeof(argv));
2300dda4:	c202                	sw	zero,4(sp)
2300dda6:	c402                	sw	zero,8(sp)
2300dda8:	c602                	sw	zero,12(sp)
2300ddaa:	c802                	sw	zero,16(sp)
2300ddac:	ca02                	sw	zero,20(sp)
2300ddae:	cc02                	sw	zero,24(sp)
2300ddb0:	ce02                	sw	zero,28(sp)
        while ((*ptr == ' ' || *ptr == '\t') && position < length) {
2300ddb2:	00d40463          	beq	s0,a3,2300ddba <shell_exec+0x128>
2300ddb6:	00b41b63          	bne	s0,a1,2300ddcc <shell_exec+0x13a>
2300ddba:	05277563          	bgeu	a4,s2,2300de04 <shell_exec+0x172>
2300ddbe:	0017c403          	lbu	s0,1(a5)
            *ptr = '\0';
2300ddc2:	00078023          	sb	zero,0(a5)
            position++;
2300ddc6:	0705                	addi	a4,a4,1
            ptr++;
2300ddc8:	0785                	addi	a5,a5,1
            position++;
2300ddca:	b7e5                	j	2300ddb2 <shell_exec+0x120>
        if (argc >= SHELL_ARG_NUM) {
2300ddcc:	03f50f63          	beq	a0,t6,2300de0a <shell_exec+0x178>
        if (position >= length) {
2300ddd0:	0f277663          	bgeu	a4,s2,2300debc <shell_exec+0x22a>
            argc++;
2300ddd4:	0505                	addi	a0,a0,1
        if (*ptr == '"') {
2300ddd6:	09c40163          	beq	s0,t3,2300de58 <shell_exec+0x1c6>
            argv[argc] = ptr;
2300ddda:	40e90833          	sub	a6,s2,a4
2300ddde:	00fea023          	sw	a5,0(t4)
            while ((*ptr != ' ' && *ptr != '\t') && position < length) {
2300dde2:	983e                	add	a6,a6,a5
2300dde4:	06f80763          	beq	a6,a5,2300de52 <shell_exec+0x1c0>
2300dde8:	0017c603          	lbu	a2,1(a5)
                position++;
2300ddec:	0705                	addi	a4,a4,1
                ptr++;
2300ddee:	0785                	addi	a5,a5,1
            while ((*ptr != ' ' && *ptr != '\t') && position < length) {
2300ddf0:	00d60463          	beq	a2,a3,2300ddf8 <shell_exec+0x166>
2300ddf4:	feb618e3          	bne	a2,a1,2300dde4 <shell_exec+0x152>
            if (position >= length) {
2300ddf8:	05277d63          	bgeu	a4,s2,2300de52 <shell_exec+0x1c0>
        while ((*ptr == ' ' || *ptr == '\t') && position < length) {
2300ddfc:	0007c403          	lbu	s0,0(a5)
    while (position < length) {
2300de00:	0e91                	addi	t4,t4,4
2300de02:	bf45                	j	2300ddb2 <shell_exec+0x120>
        if (argc >= SHELL_ARG_NUM) {
2300de04:	47a1                	li	a5,8
2300de06:	0af51b63          	bne	a0,a5,2300debc <shell_exec+0x22a>
            SHELL_E("Too many args ! We only Use:\r\n");
2300de0a:	42017437          	lui	s0,0x42017
2300de0e:	06040413          	addi	s0,s0,96 # 42017060 <shell>
2300de12:	401c                	lw	a5,0(s0)
2300de14:	23010537          	lui	a0,0x23010
2300de18:	a3c50513          	addi	a0,a0,-1476 # 2300fa3c <_ctype_+0x54c>
2300de1c:	1387a783          	lw	a5,312(a5)
2300de20:	02010913          	addi	s2,sp,32
2300de24:	230104b7          	lui	s1,0x23010
2300de28:	9782                	jalr	a5
                SHELL_E("%s ", argv[i]);
2300de2a:	401c                	lw	a5,0(s0)
2300de2c:	000a2583          	lw	a1,0(s4)
2300de30:	a5c48513          	addi	a0,s1,-1444 # 2300fa5c <_ctype_+0x56c>
2300de34:	1387a783          	lw	a5,312(a5)
            for (i = 0; i < argc; i++) {
2300de38:	0a11                	addi	s4,s4,4
                SHELL_E("%s ", argv[i]);
2300de3a:	9782                	jalr	a5
            for (i = 0; i < argc; i++) {
2300de3c:	ff2a17e3          	bne	s4,s2,2300de2a <shell_exec+0x198>
            SHELL_E("\r\n");
2300de40:	401c                	lw	a5,0(s0)
2300de42:	2300f537          	lui	a0,0x2300f
2300de46:	0b850513          	addi	a0,a0,184 # 2300f0b8 <dma_channel_base+0x1cc>
2300de4a:	1387a783          	lw	a5,312(a5)
2300de4e:	9782                	jalr	a5
    return argc;
2300de50:	4521                	li	a0,8
    *retp = cmd_func(argc, argv);
2300de52:	858a                	mv	a1,sp
2300de54:	9982                	jalr	s3
    return 0;
2300de56:	bd9d                	j	2300dccc <shell_exec+0x3a>
            while (*ptr != '"' && position < length) {
2300de58:	0017c803          	lbu	a6,1(a5)
            ptr++;
2300de5c:	00178613          	addi	a2,a5,1
            argv[argc] = ptr;
2300de60:	00cea023          	sw	a2,0(t4)
            position++;
2300de64:	0705                	addi	a4,a4,1
            while (*ptr != '"' && position < length) {
2300de66:	03c80163          	beq	a6,t3,2300de88 <shell_exec+0x1f6>
2300de6a:	ff2774e3          	bgeu	a4,s2,2300de52 <shell_exec+0x1c0>
                    if (*(ptr + 1) == '"') {
2300de6e:	00164783          	lbu	a5,1(a2)
                        ptr++;
2300de72:	00160893          	addi	a7,a2,1
                        position++;
2300de76:	00170313          	addi	t1,a4,1
                if (*ptr == '\\') {
2300de7a:	03e80463          	beq	a6,t5,2300dea2 <shell_exec+0x210>
                    if (*(ptr + 1) == '"') {
2300de7e:	883e                	mv	a6,a5
2300de80:	871a                	mv	a4,t1
2300de82:	8646                	mv	a2,a7
            while (*ptr != '"' && position < length) {
2300de84:	ffc813e3          	bne	a6,t3,2300de6a <shell_exec+0x1d8>
            if (position >= length) {
2300de88:	fd2775e3          	bgeu	a4,s2,2300de52 <shell_exec+0x1c0>
            *ptr = '\0';
2300de8c:	00060023          	sb	zero,0(a2)
            position++;
2300de90:	0705                	addi	a4,a4,1
            ptr++;
2300de92:	00160793          	addi	a5,a2,1
    while (position < length) {
2300de96:	fb277ee3          	bgeu	a4,s2,2300de52 <shell_exec+0x1c0>
        while ((*ptr == ' ' || *ptr == '\t') && position < length) {
2300de9a:	00164403          	lbu	s0,1(a2)
2300de9e:	0e91                	addi	t4,t4,4
2300dea0:	bf09                	j	2300ddb2 <shell_exec+0x120>
                    if (*(ptr + 1) == '"') {
2300dea2:	01c78663          	beq	a5,t3,2300deae <shell_exec+0x21c>
2300dea6:	871a                	mv	a4,t1
2300dea8:	8646                	mv	a2,a7
2300deaa:	883e                	mv	a6,a5
2300deac:	bf7d                	j	2300de6a <shell_exec+0x1d8>
            while (*ptr != '"' && position < length) {
2300deae:	00264803          	lbu	a6,2(a2)
                position++;
2300deb2:	0709                	addi	a4,a4,2
                ptr++;
2300deb4:	0609                	addi	a2,a2,2
            while (*ptr != '"' && position < length) {
2300deb6:	fbc81ae3          	bne	a6,t3,2300de6a <shell_exec+0x1d8>
2300deba:	b7f9                	j	2300de88 <shell_exec+0x1f6>
    if (argc == 0) {
2300debc:	f959                	bnez	a0,2300de52 <shell_exec+0x1c0>
        while (*tcmd != ' ' && *tcmd != '\0') {
2300debe:	0004c403          	lbu	s0,0(s1)
2300dec2:	02000793          	li	a5,32
2300dec6:	e8f414e3          	bne	s0,a5,2300dd4e <shell_exec+0xbc>
2300deca:	87a6                	mv	a5,s1
2300decc:	bd51                	j	2300dd60 <shell_exec+0xce>

2300dece <shell_handler>:

void shell_handler(uint8_t data)
{
2300dece:	7179                	addi	sp,sp,-48
2300ded0:	d04a                	sw	s2,32(sp)
   * down key: 0x1b 0x5b 0x42
   * right key:0x1b 0x5b 0x43
   * left key: 0x1b 0x5b 0x44
   */
    if (data == 0x1b) {
        shell->stat = WAIT_SPEC_KEY;
2300ded2:	42017937          	lui	s2,0x42017
{
2300ded6:	d422                	sw	s0,40(sp)
        shell->stat = WAIT_SPEC_KEY;
2300ded8:	06090913          	addi	s2,s2,96 # 42017060 <shell>
{
2300dedc:	d606                	sw	ra,44(sp)
2300dede:	d226                	sw	s1,36(sp)
2300dee0:	ce4e                	sw	s3,28(sp)
2300dee2:	cc52                	sw	s4,24(sp)
2300dee4:	ca56                	sw	s5,20(sp)
2300dee6:	c85a                	sw	s6,16(sp)
2300dee8:	c65e                	sw	s7,12(sp)
2300deea:	c462                	sw	s8,8(sp)
2300deec:	c266                	sw	s9,4(sp)
    if (data == 0x1b) {
2300deee:	47ed                	li	a5,27
        shell->stat = WAIT_SPEC_KEY;
2300def0:	00092403          	lw	s0,0(s2)
    if (data == 0x1b) {
2300def4:	10f50f63          	beq	a0,a5,2300e012 <shell_handler+0x144>
        return;
    } else if (shell->stat == WAIT_SPEC_KEY) {
2300def8:	00044783          	lbu	a5,0(s0)
2300defc:	4705                	li	a4,1
2300defe:	84aa                	mv	s1,a0
2300df00:	0ee78a63          	beq	a5,a4,2300dff4 <shell_handler+0x126>
            shell->stat = WAIT_FUNC_KEY;
            return;
        }

        shell->stat = WAIT_NORMAL;
    } else if (shell->stat == WAIT_FUNC_KEY) {
2300df04:	4709                	li	a4,2
2300df06:	10e78a63          	beq	a5,a4,2300e01a <shell_handler+0x14c>
            return;
        }
    }

    /* received null or error */
    if (data == '\0' || data == 0xFF) {
2300df0a:	fff48793          	addi	a5,s1,-1
2300df0e:	0ff7f793          	zext.b	a5,a5
2300df12:	0fd00713          	li	a4,253
2300df16:	0cf76263          	bltu	a4,a5,2300dfda <shell_handler+0x10c>
        return;
    }
    /* handle tab key */
    else if (data == '\t') {
2300df1a:	47a5                	li	a5,9
2300df1c:	18f48a63          	beq	s1,a5,2300e0b0 <shell_handler+0x1e2>
        shell->line_curpos = shell->line_position = strlen(shell->line);

        return;
    }
    /* handle backspace key */
    else if (data == 0x7f || data == 0x08) {
2300df20:	07f00793          	li	a5,127
2300df24:	14f48563          	beq	s1,a5,2300e06e <shell_handler+0x1a0>
2300df28:	47a1                	li	a5,8
2300df2a:	14f48263          	beq	s1,a5,2300e06e <shell_handler+0x1a0>

        return;
    }

    /* handle end of line, break */
    if (data == '\r' || data == '\n') {
2300df2e:	4735                	li	a4,13
            if (shell->line_curpos < shell->line_position) {
2300df30:	13245783          	lhu	a5,306(s0)
    if (data == '\r' || data == '\n') {
2300df34:	32e48663          	beq	s1,a4,2300e260 <shell_handler+0x392>
2300df38:	4729                	li	a4,10
2300df3a:	32e48363          	beq	s1,a4,2300e260 <shell_handler+0x392>
        shell->line_curpos = shell->line_position = 0;
        return;
    }

    /* it's a large line, discard it */
    if (shell->line_position >= SHELL_CMD_SIZE) {
2300df3e:	03100713          	li	a4,49
2300df42:	2ef76c63          	bltu	a4,a5,2300e23a <shell_handler+0x36c>
        shell->line_position = 0;
    }

    /* normal character */
    if (shell->line_curpos < shell->line_position) {
2300df46:	13445603          	lhu	a2,308(s0)
        int i;

        memmove(&shell->line[shell->line_curpos + 1],
                &shell->line[shell->line_curpos],
                shell->line_position - shell->line_curpos);
2300df4a:	873e                	mv	a4,a5
    if (shell->line_curpos < shell->line_position) {
2300df4c:	2ef67a63          	bgeu	a2,a5,2300e240 <shell_handler+0x372>
                &shell->line[shell->line_curpos],
2300df50:	10060593          	addi	a1,a2,256
2300df54:	05c2                	slli	a1,a1,0x10
        memmove(&shell->line[shell->line_curpos + 1],
2300df56:	10160513          	addi	a0,a2,257
                &shell->line[shell->line_curpos],
2300df5a:	81c1                	srli	a1,a1,0x10
        memmove(&shell->line[shell->line_curpos + 1],
2300df5c:	40c78633          	sub	a2,a5,a2
2300df60:	95a2                	add	a1,a1,s0
2300df62:	9522                	add	a0,a0,s0
2300df64:	d74fe0ef          	jal	ra,2300c4d8 <memmove>
        shell->line[shell->line_curpos] = data;
2300df68:	13445583          	lhu	a1,308(s0)

        SHELL_PRINTF("%s", &shell->line[shell->line_curpos]);
2300df6c:	23010537          	lui	a0,0x23010
2300df70:	9e450513          	addi	a0,a0,-1564 # 2300f9e4 <_ctype_+0x4f4>
        shell->line[shell->line_curpos] = data;
2300df74:	00b407b3          	add	a5,s0,a1
2300df78:	10978023          	sb	s1,256(a5)
        SHELL_PRINTF("%s", &shell->line[shell->line_curpos]);
2300df7c:	13842783          	lw	a5,312(s0)
2300df80:	10058593          	addi	a1,a1,256
2300df84:	95a2                	add	a1,a1,s0
2300df86:	9782                	jalr	a5

        /* move the cursor to new position */
        for (i = shell->line_curpos; i < shell->line_position; i++) {
2300df88:	00092783          	lw	a5,0(s2)
2300df8c:	1347d403          	lhu	s0,308(a5)
2300df90:	1327d703          	lhu	a4,306(a5)
2300df94:	86a2                	mv	a3,s0
2300df96:	02e45263          	bge	s0,a4,2300dfba <shell_handler+0xec>
2300df9a:	230109b7          	lui	s3,0x23010
            SHELL_PRINTF("\b");
2300df9e:	1387a783          	lw	a5,312(a5)
2300dfa2:	a7c98513          	addi	a0,s3,-1412 # 2300fa7c <_ctype_+0x58c>
        for (i = shell->line_curpos; i < shell->line_position; i++) {
2300dfa6:	0405                	addi	s0,s0,1
            SHELL_PRINTF("\b");
2300dfa8:	9782                	jalr	a5
        for (i = shell->line_curpos; i < shell->line_position; i++) {
2300dfaa:	00092783          	lw	a5,0(s2)
2300dfae:	1327d703          	lhu	a4,306(a5)
2300dfb2:	fee446e3          	blt	s0,a4,2300df9e <shell_handler+0xd0>
        SHELL_PRINTF("%c", data);
    }

    data = 0;
    shell->line_position++;
    shell->line_curpos++;
2300dfb6:	1347d683          	lhu	a3,308(a5)
    shell->line_position++;
2300dfba:	0705                	addi	a4,a4,1
2300dfbc:	0742                	slli	a4,a4,0x10
    shell->line_curpos++;
2300dfbe:	0685                	addi	a3,a3,1
    shell->line_position++;
2300dfc0:	8341                	srli	a4,a4,0x10
    shell->line_curpos++;
2300dfc2:	12d79a23          	sh	a3,308(a5)
    shell->line_position++;
2300dfc6:	12e79923          	sh	a4,306(a5)

    if (shell->line_position >= SHELL_CMD_SIZE) {
2300dfca:	03100693          	li	a3,49
2300dfce:	00e6f663          	bgeu	a3,a4,2300dfda <shell_handler+0x10c>
        /* clear command line */
        shell->line_position = 0;
2300dfd2:	12079923          	sh	zero,306(a5)
        shell->line_curpos = 0;
2300dfd6:	12079a23          	sh	zero,308(a5)
    }
}
2300dfda:	50b2                	lw	ra,44(sp)
2300dfdc:	5422                	lw	s0,40(sp)
2300dfde:	5492                	lw	s1,36(sp)
2300dfe0:	5902                	lw	s2,32(sp)
2300dfe2:	49f2                	lw	s3,28(sp)
2300dfe4:	4a62                	lw	s4,24(sp)
2300dfe6:	4ad2                	lw	s5,20(sp)
2300dfe8:	4b42                	lw	s6,16(sp)
2300dfea:	4bb2                	lw	s7,12(sp)
2300dfec:	4c22                	lw	s8,8(sp)
2300dfee:	4c92                	lw	s9,4(sp)
2300dff0:	6145                	addi	sp,sp,48
2300dff2:	8082                	ret
        if (data == 0x5b) {
2300dff4:	05b00793          	li	a5,91
2300dff8:	22f50d63          	beq	a0,a5,2300e232 <shell_handler+0x364>
    if (data == '\0' || data == 0xFF) {
2300dffc:	fff48793          	addi	a5,s1,-1
        shell->stat = WAIT_NORMAL;
2300e000:	00040023          	sb	zero,0(s0)
    if (data == '\0' || data == 0xFF) {
2300e004:	0ff7f793          	zext.b	a5,a5
2300e008:	0fd00713          	li	a4,253
2300e00c:	f0f777e3          	bgeu	a4,a5,2300df1a <shell_handler+0x4c>
2300e010:	b7e9                	j	2300dfda <shell_handler+0x10c>
        shell->stat = WAIT_SPEC_KEY;
2300e012:	4785                	li	a5,1
2300e014:	00f40023          	sb	a5,0(s0)
        return;
2300e018:	b7c9                	j	2300dfda <shell_handler+0x10c>
        shell->stat = WAIT_NORMAL;
2300e01a:	00040023          	sb	zero,0(s0)
        if (data == 0x41) /* up key */
2300e01e:	04100793          	li	a5,65
2300e022:	1af50a63          	beq	a0,a5,2300e1d6 <shell_handler+0x308>
        } else if (data == 0x42) /* down key */
2300e026:	04200793          	li	a5,66
2300e02a:	2cf50d63          	beq	a0,a5,2300e304 <shell_handler+0x436>
        } else if (data == 0x44) /* left key */
2300e02e:	04400793          	li	a5,68
2300e032:	36f50a63          	beq	a0,a5,2300e3a6 <shell_handler+0x4d8>
        } else if (data == 0x43) /* right key */
2300e036:	04300793          	li	a5,67
2300e03a:	ecf518e3          	bne	a0,a5,2300df0a <shell_handler+0x3c>
            if (shell->line_curpos < shell->line_position) {
2300e03e:	13445783          	lhu	a5,308(s0)
2300e042:	13245703          	lhu	a4,306(s0)
2300e046:	f8e7fae3          	bgeu	a5,a4,2300dfda <shell_handler+0x10c>
                SHELL_PRINTF("%c", shell->line[shell->line_curpos]);
2300e04a:	97a2                	add	a5,a5,s0
2300e04c:	13842703          	lw	a4,312(s0)
2300e050:	1007c583          	lbu	a1,256(a5)
2300e054:	23010537          	lui	a0,0x23010
2300e058:	a8050513          	addi	a0,a0,-1408 # 2300fa80 <_ctype_+0x590>
2300e05c:	9702                	jalr	a4
                shell->line_curpos++;
2300e05e:	00092703          	lw	a4,0(s2)
2300e062:	13475783          	lhu	a5,308(a4)
2300e066:	0785                	addi	a5,a5,1
2300e068:	12f71a23          	sh	a5,308(a4)
2300e06c:	b7bd                	j	2300dfda <shell_handler+0x10c>
        if (shell->line_curpos == 0) {
2300e06e:	13445583          	lhu	a1,308(s0)
2300e072:	d5a5                	beqz	a1,2300dfda <shell_handler+0x10c>
        shell->line_position--;
2300e074:	13245783          	lhu	a5,306(s0)
        shell->line_curpos--;
2300e078:	fff58613          	addi	a2,a1,-1
2300e07c:	0642                	slli	a2,a2,0x10
        shell->line_position--;
2300e07e:	17fd                	addi	a5,a5,-1
2300e080:	07c2                	slli	a5,a5,0x10
        shell->line_curpos--;
2300e082:	8241                	srli	a2,a2,0x10
        shell->line_position--;
2300e084:	83c1                	srli	a5,a5,0x10
2300e086:	12f41923          	sh	a5,306(s0)
        shell->line_curpos--;
2300e08a:	12c41a23          	sh	a2,308(s0)
        if (shell->line_position > shell->line_curpos) {
2300e08e:	2af66563          	bltu	a2,a5,2300e338 <shell_handler+0x46a>
            SHELL_PRINTF("\b \b");
2300e092:	13842783          	lw	a5,312(s0)
2300e096:	23010537          	lui	a0,0x23010
2300e09a:	a8c50513          	addi	a0,a0,-1396 # 2300fa8c <_ctype_+0x59c>
2300e09e:	9782                	jalr	a5
            shell->line[shell->line_position] = 0;
2300e0a0:	00092783          	lw	a5,0(s2)
2300e0a4:	1327d703          	lhu	a4,306(a5)
2300e0a8:	97ba                	add	a5,a5,a4
2300e0aa:	10078023          	sb	zero,256(a5)
2300e0ae:	b735                	j	2300dfda <shell_handler+0x10c>
        for (i = 0; i < shell->line_curpos; i++) {
2300e0b0:	13445783          	lhu	a5,308(s0)
2300e0b4:	c385                	beqz	a5,2300e0d4 <shell_handler+0x206>
2300e0b6:	4481                	li	s1,0
2300e0b8:	230109b7          	lui	s3,0x23010
            SHELL_PRINTF("\b");
2300e0bc:	13842783          	lw	a5,312(s0)
2300e0c0:	a7c98513          	addi	a0,s3,-1412 # 2300fa7c <_ctype_+0x58c>
        for (i = 0; i < shell->line_curpos; i++) {
2300e0c4:	0485                	addi	s1,s1,1
            SHELL_PRINTF("\b");
2300e0c6:	9782                	jalr	a5
        for (i = 0; i < shell->line_curpos; i++) {
2300e0c8:	00092403          	lw	s0,0(s2)
2300e0cc:	13445783          	lhu	a5,308(s0)
2300e0d0:	fef4c6e3          	blt	s1,a5,2300e0bc <shell_handler+0x1ee>
    SHELL_PRINTF("\r\n");
2300e0d4:	13842783          	lw	a5,312(s0)
2300e0d8:	2300f537          	lui	a0,0x2300f
2300e0dc:	0b850513          	addi	a0,a0,184 # 2300f0b8 <dma_channel_base+0x1cc>
2300e0e0:	9782                	jalr	a5
    if (*prefix == '\0') {
2300e0e2:	10044783          	lbu	a5,256(s0)
        shell_auto_complete(&shell->line[0]);
2300e0e6:	10040413          	addi	s0,s0,256
    if (*prefix == '\0') {
2300e0ea:	2a078963          	beqz	a5,2300e39c <shell_handler+0x4ce>
        for (index = _syscall_table_begin; index < _syscall_table_end; index++) {
2300e0ee:	42017a37          	lui	s4,0x42017
2300e0f2:	420177b7          	lui	a5,0x42017
2300e0f6:	054a0a13          	addi	s4,s4,84 # 42017054 <_syscall_table_end>
2300e0fa:	0507a483          	lw	s1,80(a5) # 42017050 <_syscall_table_begin>
2300e0fe:	000a2783          	lw	a5,0(s4)
2300e102:	08f4f963          	bgeu	s1,a5,2300e194 <shell_handler+0x2c6>
    name_ptr = NULL;
2300e106:	4a81                	li	s5,0
    min_length = 0;
2300e108:	4981                	li	s3,0
2300e10a:	23010b37          	lui	s6,0x23010
                SHELL_CMD("%s\r\n", cmd_name);
2300e10e:	23010bb7          	lui	s7,0x23010
            if (strncmp(index->name, "__cmd_", 6) != 0) {
2300e112:	0004ac03          	lw	s8,0(s1)
2300e116:	4619                	li	a2,6
2300e118:	9bcb0593          	addi	a1,s6,-1604 # 2300f9bc <_ctype_+0x4cc>
2300e11c:	8562                	mv	a0,s8
2300e11e:	2135                	jal	2300e54a <strncmp>
2300e120:	ed39                	bnez	a0,2300e17e <shell_handler+0x2b0>
            if (strncmp(prefix, cmd_name, strlen(prefix)) == 0) {
2300e122:	8522                	mv	a0,s0
2300e124:	e51fb0ef          	jal	ra,23009f74 <strlen>
            cmd_name = (const char *)&index->name[6];
2300e128:	0c19                	addi	s8,s8,6
            if (strncmp(prefix, cmd_name, strlen(prefix)) == 0) {
2300e12a:	862a                	mv	a2,a0
2300e12c:	85e2                	mv	a1,s8
2300e12e:	8522                	mv	a0,s0
2300e130:	2929                	jal	2300e54a <strncmp>
2300e132:	8caa                	mv	s9,a0
2300e134:	e529                	bnez	a0,2300e17e <shell_handler+0x2b0>
                if (min_length == 0) {
2300e136:	00099763          	bnez	s3,2300e144 <shell_handler+0x276>
                    min_length = strlen(name_ptr);
2300e13a:	8562                	mv	a0,s8
2300e13c:	e39fb0ef          	jal	ra,23009f74 <strlen>
2300e140:	89aa                	mv	s3,a0
2300e142:	8ae2                	mv	s5,s8
    while ((*str != 0) && (*str2 != 0) && (*str == *str2)) {
2300e144:	000ac703          	lbu	a4,0(s5)
2300e148:	87e2                	mv	a5,s8
2300e14a:	86d6                	mv	a3,s5
2300e14c:	eb01                	bnez	a4,2300e15c <shell_handler+0x28e>
2300e14e:	a829                	j	2300e168 <shell_handler+0x29a>
2300e150:	00e61a63          	bne	a2,a4,2300e164 <shell_handler+0x296>
2300e154:	0016c703          	lbu	a4,1(a3)
        str++;
2300e158:	0685                	addi	a3,a3,1
    while ((*str != 0) && (*str2 != 0) && (*str == *str2)) {
2300e15a:	c709                	beqz	a4,2300e164 <shell_handler+0x296>
2300e15c:	0007c603          	lbu	a2,0(a5)
        str2++;
2300e160:	0785                	addi	a5,a5,1
    while ((*str != 0) && (*str2 != 0) && (*str == *str2)) {
2300e162:	f67d                	bnez	a2,2300e150 <shell_handler+0x282>
    return (str - str1);
2300e164:	41568cb3          	sub	s9,a3,s5
                if (length < min_length) {
2300e168:	013cd363          	bge	s9,s3,2300e16e <shell_handler+0x2a0>
2300e16c:	89e6                	mv	s3,s9
                SHELL_CMD("%s\r\n", cmd_name);
2300e16e:	00092783          	lw	a5,0(s2)
2300e172:	85e2                	mv	a1,s8
2300e174:	9c4b8513          	addi	a0,s7,-1596 # 2300f9c4 <_ctype_+0x4d4>
2300e178:	1387a783          	lw	a5,312(a5)
2300e17c:	9782                	jalr	a5
        for (index = _syscall_table_begin; index < _syscall_table_end; index++) {
2300e17e:	000a2783          	lw	a5,0(s4)
2300e182:	04a1                	addi	s1,s1,8
2300e184:	f8f4e7e3          	bltu	s1,a5,2300e112 <shell_handler+0x244>
    if (name_ptr != NULL) {
2300e188:	000a8663          	beqz	s5,2300e194 <shell_handler+0x2c6>
        strncpy(prefix, name_ptr, min_length);
2300e18c:	864e                	mv	a2,s3
2300e18e:	85d6                	mv	a1,s5
2300e190:	8522                	mv	a0,s0
2300e192:	26dd                	jal	2300e578 <strncpy>
    SHELL_PROMPT("%s", shell_get_prompt());
2300e194:	00092783          	lw	a5,0(s2)
2300e198:	230104b7          	lui	s1,0x23010
2300e19c:	1387a983          	lw	s3,312(a5)
2300e1a0:	939ff0ef          	jal	ra,2300dad8 <shell_get_prompt>
2300e1a4:	85aa                	mv	a1,a0
2300e1a6:	9e448513          	addi	a0,s1,-1564 # 2300f9e4 <_ctype_+0x4f4>
2300e1aa:	9982                	jalr	s3
    SHELL_PRINTF("%s", prefix);
2300e1ac:	00092783          	lw	a5,0(s2)
2300e1b0:	85a2                	mv	a1,s0
2300e1b2:	9e448513          	addi	a0,s1,-1564
2300e1b6:	1387a783          	lw	a5,312(a5)
2300e1ba:	9782                	jalr	a5
        shell->line_curpos = shell->line_position = strlen(shell->line);
2300e1bc:	00092403          	lw	s0,0(s2)
2300e1c0:	10040513          	addi	a0,s0,256
2300e1c4:	db1fb0ef          	jal	ra,23009f74 <strlen>
2300e1c8:	0542                	slli	a0,a0,0x10
2300e1ca:	8141                	srli	a0,a0,0x10
2300e1cc:	12a41923          	sh	a0,306(s0)
2300e1d0:	12a41a23          	sh	a0,308(s0)
        return;
2300e1d4:	b519                	j	2300dfda <shell_handler+0x10c>
            if (shell->current_history > 0) {
2300e1d6:	00245783          	lhu	a5,2(s0)
2300e1da:	e00780e3          	beqz	a5,2300dfda <shell_handler+0x10c>
                shell->current_history--;
2300e1de:	17fd                	addi	a5,a5,-1
2300e1e0:	07c2                	slli	a5,a5,0x10
2300e1e2:	83c1                	srli	a5,a5,0x10
            memcpy(shell->line, &shell->cmd_history[shell->current_history][0],
2300e1e4:	03200593          	li	a1,50
2300e1e8:	02b785b3          	mul	a1,a5,a1
2300e1ec:	10040713          	addi	a4,s0,256
2300e1f0:	03200613          	li	a2,50
                shell->current_history--;
2300e1f4:	00f41123          	sh	a5,2(s0)
            memcpy(shell->line, &shell->cmd_history[shell->current_history][0],
2300e1f8:	853a                	mv	a0,a4
2300e1fa:	0599                	addi	a1,a1,6
            memcpy(shell->line, &shell->cmd_history[shell->current_history][0],
2300e1fc:	95a2                	add	a1,a1,s0
2300e1fe:	98afb0ef          	jal	ra,23009388 <memcpy>
            shell->line_curpos = shell->line_position = strlen(shell->line);
2300e202:	d73fb0ef          	jal	ra,23009f74 <strlen>
2300e206:	01051793          	slli	a5,a0,0x10
2300e20a:	83c1                	srli	a5,a5,0x10
2300e20c:	12f41923          	sh	a5,306(s0)
2300e210:	12f41a23          	sh	a5,308(s0)
            shell_handle_history(shell);
2300e214:	8522                	mv	a0,s0
}
2300e216:	5422                	lw	s0,40(sp)
2300e218:	50b2                	lw	ra,44(sp)
2300e21a:	5492                	lw	s1,36(sp)
2300e21c:	5902                	lw	s2,32(sp)
2300e21e:	49f2                	lw	s3,28(sp)
2300e220:	4a62                	lw	s4,24(sp)
2300e222:	4ad2                	lw	s5,20(sp)
2300e224:	4b42                	lw	s6,16(sp)
2300e226:	4bb2                	lw	s7,12(sp)
2300e228:	4c22                	lw	s8,8(sp)
2300e22a:	4c92                	lw	s9,4(sp)
2300e22c:	6145                	addi	sp,sp,48
            shell_handle_history(shell);
2300e22e:	917ff06f          	j	2300db44 <shell_handle_history>
            shell->stat = WAIT_FUNC_KEY;
2300e232:	4789                	li	a5,2
2300e234:	00f40023          	sb	a5,0(s0)
            return;
2300e238:	b34d                	j	2300dfda <shell_handler+0x10c>
        shell->line_position = 0;
2300e23a:	12041923          	sh	zero,306(s0)
2300e23e:	4701                	li	a4,0
        shell->line[shell->line_position] = data;
2300e240:	9722                	add	a4,a4,s0
2300e242:	10970023          	sb	s1,256(a4)
        SHELL_PRINTF("%c", data);
2300e246:	13842783          	lw	a5,312(s0)
2300e24a:	23010537          	lui	a0,0x23010
2300e24e:	85a6                	mv	a1,s1
2300e250:	a8050513          	addi	a0,a0,-1408 # 2300fa80 <_ctype_+0x590>
2300e254:	9782                	jalr	a5
    shell->line_position++;
2300e256:	00092783          	lw	a5,0(s2)
2300e25a:	1327d703          	lhu	a4,306(a5)
2300e25e:	bba1                	j	2300dfb6 <shell_handler+0xe8>
            if (shell->current_history < shell->history_count - 1) {
2300e260:	00445483          	lhu	s1,4(s0)
    if (shell->line_position != 0) {
2300e264:	cbb1                	beqz	a5,2300e2b8 <shell_handler+0x3ea>
        if (shell->history_count >= SHELL_HISTORY_LINES) {
2300e266:	4791                	li	a5,4
            memcpy(shell->line, &shell->cmd_history[shell->current_history][0],
2300e268:	10040a13          	addi	s4,s0,256
        if (shell->history_count >= SHELL_HISTORY_LINES) {
2300e26c:	1697f763          	bgeu	a5,s1,2300e3da <shell_handler+0x50c>
            if (memcmp(&shell->cmd_history[SHELL_HISTORY_LINES - 1], shell->line,
2300e270:	0ce40993          	addi	s3,s0,206
2300e274:	03200613          	li	a2,50
2300e278:	85d2                	mv	a1,s4
2300e27a:	854e                	mv	a0,s3
2300e27c:	2c59                	jal	2300e512 <memcmp>
2300e27e:	cd0d                	beqz	a0,2300e2b8 <shell_handler+0x3ea>
2300e280:	00640493          	addi	s1,s0,6
                    memcpy(&shell->cmd_history[index][0],
2300e284:	8526                	mv	a0,s1
2300e286:	03248493          	addi	s1,s1,50
2300e28a:	03200613          	li	a2,50
2300e28e:	85a6                	mv	a1,s1
2300e290:	8f8fb0ef          	jal	ra,23009388 <memcpy>
                for (index = 0; index < SHELL_HISTORY_LINES - 1; index++) {
2300e294:	fe9998e3          	bne	s3,s1,2300e284 <shell_handler+0x3b6>
                memset(&shell->cmd_history[index][0], 0, SHELL_CMD_SIZE);
2300e298:	03200613          	li	a2,50
2300e29c:	4581                	li	a1,0
2300e29e:	854e                	mv	a0,s3
2300e2a0:	fe5f10ef          	jal	ra,23000284 <memset>
                memcpy(&shell->cmd_history[index][0], shell->line,
2300e2a4:	13245603          	lhu	a2,306(s0)
2300e2a8:	85d2                	mv	a1,s4
2300e2aa:	854e                	mv	a0,s3
2300e2ac:	8dcfb0ef          	jal	ra,23009388 <memcpy>
                shell->history_count = SHELL_HISTORY_LINES;
2300e2b0:	4795                	li	a5,5
2300e2b2:	00f41223          	sh	a5,4(s0)
2300e2b6:	4495                	li	s1,5
        SHELL_PRINTF("\r\n");
2300e2b8:	13842783          	lw	a5,312(s0)
2300e2bc:	2300f537          	lui	a0,0x2300f
2300e2c0:	0b850513          	addi	a0,a0,184 # 2300f0b8 <dma_channel_base+0x1cc>
    shell->current_history = shell->history_count;
2300e2c4:	00941123          	sh	s1,2(s0)
        SHELL_PRINTF("\r\n");
2300e2c8:	9782                	jalr	a5
        shell_exec(shell->line, shell->line_position);
2300e2ca:	00092503          	lw	a0,0(s2)
2300e2ce:	13255583          	lhu	a1,306(a0)
2300e2d2:	10050513          	addi	a0,a0,256
2300e2d6:	9bdff0ef          	jal	ra,2300dc92 <shell_exec>
        SHELL_PROMPT(shell_get_prompt());
2300e2da:	00092783          	lw	a5,0(s2)
2300e2de:	1387a403          	lw	s0,312(a5)
2300e2e2:	ff6ff0ef          	jal	ra,2300dad8 <shell_get_prompt>
2300e2e6:	9402                	jalr	s0
        memset(shell->line, 0, sizeof(shell->line));
2300e2e8:	00092403          	lw	s0,0(s2)
2300e2ec:	03200613          	li	a2,50
2300e2f0:	4581                	li	a1,0
2300e2f2:	10040513          	addi	a0,s0,256
2300e2f6:	f8ff10ef          	jal	ra,23000284 <memset>
        shell->line_curpos = shell->line_position = 0;
2300e2fa:	12041923          	sh	zero,306(s0)
2300e2fe:	12041a23          	sh	zero,308(s0)
        return;
2300e302:	b9e1                	j	2300dfda <shell_handler+0x10c>
            if (shell->current_history < shell->history_count - 1) {
2300e304:	00445683          	lhu	a3,4(s0)
2300e308:	00245703          	lhu	a4,2(s0)
2300e30c:	fff68793          	addi	a5,a3,-1
2300e310:	0af74e63          	blt	a4,a5,2300e3cc <shell_handler+0x4fe>
                if (shell->history_count != 0) {
2300e314:	cc0683e3          	beqz	a3,2300dfda <shell_handler+0x10c>
                    shell->current_history = shell->history_count - 1;
2300e318:	07c2                	slli	a5,a5,0x10
2300e31a:	83c1                	srli	a5,a5,0x10
2300e31c:	00f41123          	sh	a5,2(s0)
            memcpy(shell->line, &shell->cmd_history[shell->current_history][0],
2300e320:	03200593          	li	a1,50
2300e324:	02b787b3          	mul	a5,a5,a1
2300e328:	10040713          	addi	a4,s0,256
2300e32c:	03200613          	li	a2,50
2300e330:	853a                	mv	a0,a4
2300e332:	00678593          	addi	a1,a5,6
2300e336:	b5d9                	j	2300e1fc <shell_handler+0x32e>
            memmove(&shell->line[shell->line_curpos],
2300e338:	10060513          	addi	a0,a2,256
                    &shell->line[shell->line_curpos + 1],
2300e33c:	10058593          	addi	a1,a1,256
            memmove(&shell->line[shell->line_curpos],
2300e340:	40c78633          	sub	a2,a5,a2
2300e344:	95a2                	add	a1,a1,s0
2300e346:	9522                	add	a0,a0,s0
2300e348:	990fe0ef          	jal	ra,2300c4d8 <memmove>
            shell->line[shell->line_position] = 0;
2300e34c:	13245783          	lhu	a5,306(s0)
            SHELL_PRINTF("\b%s  \b", &shell->line[shell->line_curpos]);
2300e350:	23010537          	lui	a0,0x23010
2300e354:	a8450513          	addi	a0,a0,-1404 # 2300fa84 <_ctype_+0x594>
            shell->line[shell->line_position] = 0;
2300e358:	97a2                	add	a5,a5,s0
2300e35a:	10078023          	sb	zero,256(a5)
            SHELL_PRINTF("\b%s  \b", &shell->line[shell->line_curpos]);
2300e35e:	13445583          	lhu	a1,308(s0)
2300e362:	13842783          	lw	a5,312(s0)
2300e366:	10058593          	addi	a1,a1,256
2300e36a:	95a2                	add	a1,a1,s0
2300e36c:	9782                	jalr	a5
            for (i = shell->line_curpos; i <= shell->line_position; i++) {
2300e36e:	00092783          	lw	a5,0(s2)
2300e372:	1347d403          	lhu	s0,308(a5)
2300e376:	1327d703          	lhu	a4,306(a5)
2300e37a:	c68740e3          	blt	a4,s0,2300dfda <shell_handler+0x10c>
2300e37e:	230109b7          	lui	s3,0x23010
                SHELL_PRINTF("\b");
2300e382:	1387a783          	lw	a5,312(a5)
2300e386:	a7c98513          	addi	a0,s3,-1412 # 2300fa7c <_ctype_+0x58c>
            for (i = shell->line_curpos; i <= shell->line_position; i++) {
2300e38a:	0405                	addi	s0,s0,1
                SHELL_PRINTF("\b");
2300e38c:	9782                	jalr	a5
            for (i = shell->line_curpos; i <= shell->line_position; i++) {
2300e38e:	00092783          	lw	a5,0(s2)
2300e392:	1327d703          	lhu	a4,306(a5)
2300e396:	fe8756e3          	bge	a4,s0,2300e382 <shell_handler+0x4b4>
2300e39a:	b181                	j	2300dfda <shell_handler+0x10c>
        shell_help(0, NULL);
2300e39c:	4581                	li	a1,0
2300e39e:	4501                	li	a0,0
2300e3a0:	e8cff0ef          	jal	ra,2300da2c <shell_help>
        return;
2300e3a4:	bd21                	j	2300e1bc <shell_handler+0x2ee>
            if (shell->line_curpos) {
2300e3a6:	13445783          	lhu	a5,308(s0)
2300e3aa:	c20788e3          	beqz	a5,2300dfda <shell_handler+0x10c>
                SHELL_PRINTF("\b");
2300e3ae:	13842783          	lw	a5,312(s0)
2300e3b2:	23010537          	lui	a0,0x23010
2300e3b6:	a7c50513          	addi	a0,a0,-1412 # 2300fa7c <_ctype_+0x58c>
2300e3ba:	9782                	jalr	a5
                shell->line_curpos--;
2300e3bc:	00092703          	lw	a4,0(s2)
2300e3c0:	13475783          	lhu	a5,308(a4)
2300e3c4:	17fd                	addi	a5,a5,-1
2300e3c6:	12f71a23          	sh	a5,308(a4)
2300e3ca:	b901                	j	2300dfda <shell_handler+0x10c>
                shell->current_history++;
2300e3cc:	00170793          	addi	a5,a4,1
2300e3d0:	07c2                	slli	a5,a5,0x10
2300e3d2:	83c1                	srli	a5,a5,0x10
2300e3d4:	00f41123          	sh	a5,2(s0)
2300e3d8:	b7a1                	j	2300e320 <shell_handler+0x452>
            if (shell->history_count == 0 ||
2300e3da:	cc99                	beqz	s1,2300e3f8 <shell_handler+0x52a>
                memcmp(&shell->cmd_history[shell->history_count - 1], shell->line,
2300e3dc:	fff48513          	addi	a0,s1,-1
2300e3e0:	03200793          	li	a5,50
2300e3e4:	02f50533          	mul	a0,a0,a5
2300e3e8:	03200613          	li	a2,50
2300e3ec:	85d2                	mv	a1,s4
2300e3ee:	0519                	addi	a0,a0,6
2300e3f0:	9522                	add	a0,a0,s0
2300e3f2:	2205                	jal	2300e512 <memcmp>
            if (shell->history_count == 0 ||
2300e3f4:	ec0502e3          	beqz	a0,2300e2b8 <shell_handler+0x3ea>
                memset(&shell->cmd_history[shell->history_count][0], 0, SHELL_CMD_SIZE);
2300e3f8:	03200993          	li	s3,50
2300e3fc:	03348533          	mul	a0,s1,s3
2300e400:	03200613          	li	a2,50
2300e404:	4581                	li	a1,0
2300e406:	0519                	addi	a0,a0,6
2300e408:	9522                	add	a0,a0,s0
2300e40a:	e7bf10ef          	jal	ra,23000284 <memset>
                memcpy(&shell->cmd_history[shell->history_count][0], shell->line,
2300e40e:	00445503          	lhu	a0,4(s0)
2300e412:	13245603          	lhu	a2,306(s0)
2300e416:	85d2                	mv	a1,s4
2300e418:	03350533          	mul	a0,a0,s3
2300e41c:	0519                	addi	a0,a0,6
2300e41e:	9522                	add	a0,a0,s0
2300e420:	f69fa0ef          	jal	ra,23009388 <memcpy>
                shell->history_count++;
2300e424:	00445483          	lhu	s1,4(s0)
2300e428:	0485                	addi	s1,s1,1
2300e42a:	04c2                	slli	s1,s1,0x10
2300e42c:	80c1                	srli	s1,s1,0x10
2300e42e:	00941223          	sh	s1,4(s0)
2300e432:	b559                	j	2300e2b8 <shell_handler+0x3ea>

2300e434 <shell_set_prompt>:
    _sysvar_table_begin = (struct shell_sysvar *)begin;
    _sysvar_table_end = (struct shell_sysvar *)end;
}

int shell_set_prompt(const char *prompt)
{
2300e434:	1141                	addi	sp,sp,-16
2300e436:	c226                	sw	s1,4(sp)
    if (shell_prompt_custom) {
2300e438:	420174b7          	lui	s1,0x42017
2300e43c:	06448493          	addi	s1,s1,100 # 42017064 <shell_prompt_custom>
2300e440:	409c                	lw	a5,0(s1)
{
2300e442:	c422                	sw	s0,8(sp)
2300e444:	c606                	sw	ra,12(sp)
2300e446:	c04a                	sw	s2,0(sp)
2300e448:	842a                	mv	s0,a0
    if (shell_prompt_custom) {
2300e44a:	c791                	beqz	a5,2300e456 <shell_set_prompt+0x22>
        SHELL_FREE(shell_prompt_custom);
2300e44c:	853e                	mv	a0,a5
2300e44e:	f31fa0ef          	jal	ra,2300937e <free>
        shell_prompt_custom = NULL;
2300e452:	0004a023          	sw	zero,0(s1)
    }

    /* strdup */
    if (prompt) {
2300e456:	cc19                	beqz	s0,2300e474 <shell_set_prompt+0x40>
        shell_prompt_custom = (char *)SHELL_MALLOC(strlen(prompt) + 1);
2300e458:	8522                	mv	a0,s0
2300e45a:	b1bfb0ef          	jal	ra,23009f74 <strlen>
2300e45e:	00150913          	addi	s2,a0,1
2300e462:	854a                	mv	a0,s2
2300e464:	f11fa0ef          	jal	ra,23009374 <malloc>
2300e468:	c088                	sw	a0,0(s1)
        if (shell_prompt_custom) {
2300e46a:	c509                	beqz	a0,2300e474 <shell_set_prompt+0x40>
            strcpy(shell_prompt_custom, prompt);
2300e46c:	864a                	mv	a2,s2
2300e46e:	85a2                	mv	a1,s0
2300e470:	f19fa0ef          	jal	ra,23009388 <memcpy>
        }
    }

    return 0;
}
2300e474:	40b2                	lw	ra,12(sp)
2300e476:	4422                	lw	s0,8(sp)
2300e478:	4492                	lw	s1,4(sp)
2300e47a:	4902                	lw	s2,0(sp)
2300e47c:	4501                	li	a0,0
2300e47e:	0141                	addi	sp,sp,16
2300e480:	8082                	ret

2300e482 <shell_set_print>:

int shell_set_print(void (*shell_printf)(char *fmt, ...))
{
2300e482:	87aa                	mv	a5,a0
    if (shell_printf) {
2300e484:	c909                	beqz	a0,2300e496 <shell_set_print+0x14>
        shell->shell_printf = shell_printf;
2300e486:	42017737          	lui	a4,0x42017
2300e48a:	06072703          	lw	a4,96(a4) # 42017060 <shell>
        return 0;
2300e48e:	4501                	li	a0,0
        shell->shell_printf = shell_printf;
2300e490:	12f72c23          	sw	a5,312(a4)
        return 0;
2300e494:	8082                	ret
    } else
        return -1;
2300e496:	557d                	li	a0,-1
}
2300e498:	8082                	ret

2300e49a <shell_init>:
    _syscall_table_begin = (struct shell_syscall *)begin;
2300e49a:	230007b7          	lui	a5,0x23000
2300e49e:	42017737          	lui	a4,0x42017
2300e4a2:	1c478793          	addi	a5,a5,452 # 230001c4 <__fsym___cmd_memtrace>
2300e4a6:	04f72823          	sw	a5,80(a4) # 42017050 <_syscall_table_begin>
    _syscall_table_end = (struct shell_syscall *)end;
2300e4aa:	230007b7          	lui	a5,0x23000
2300e4ae:	42017737          	lui	a4,0x42017
2300e4b2:	1d478793          	addi	a5,a5,468 # 230001d4 <cdc_descriptor>
2300e4b6:	04f72a23          	sw	a5,84(a4) # 42017054 <_syscall_table_end>
    _sysvar_table_begin = (struct shell_sysvar *)begin;
2300e4ba:	230007b7          	lui	a5,0x23000
2300e4be:	42017737          	lui	a4,0x42017
2300e4c2:	1d478793          	addi	a5,a5,468 # 230001d4 <cdc_descriptor>
 * @ingroup shell
 *
 * This function will initialize shell
 */
void shell_init(void)
{
2300e4c6:	1141                	addi	sp,sp,-16
    _sysvar_table_begin = (struct shell_sysvar *)begin;
2300e4c8:	04f72c23          	sw	a5,88(a4) # 42017058 <_sysvar_table_begin>
    _sysvar_table_end = (struct shell_sysvar *)end;
2300e4cc:	230007b7          	lui	a5,0x23000
{
2300e4d0:	c422                	sw	s0,8(sp)
    _sysvar_table_end = (struct shell_sysvar *)end;
2300e4d2:	42017737          	lui	a4,0x42017
2300e4d6:	1d478793          	addi	a5,a5,468 # 230001d4 <cdc_descriptor>
    extern const int __vsymtab_end;
    shell_function_init(&__fsymtab_start, &__fsymtab_end);
    shell_var_init(&__vsymtab_start, &__vsymtab_end);
#endif
    shell = &_shell;
    shell_set_prompt(SHELL_DEFAULT_NAME);
2300e4da:	23010537          	lui	a0,0x23010
    shell = &_shell;
2300e4de:	65018413          	addi	s0,gp,1616 # 42016e50 <_shell>
    _sysvar_table_end = (struct shell_sysvar *)end;
2300e4e2:	04f72e23          	sw	a5,92(a4) # 4201705c <_sysvar_table_end>
    shell_set_prompt(SHELL_DEFAULT_NAME);
2300e4e6:	9cc50513          	addi	a0,a0,-1588 # 2300f9cc <_ctype_+0x4dc>
    shell = &_shell;
2300e4ea:	420177b7          	lui	a5,0x42017
{
2300e4ee:	c606                	sw	ra,12(sp)
    shell = &_shell;
2300e4f0:	0687a023          	sw	s0,96(a5) # 42017060 <shell>
    shell_set_prompt(SHELL_DEFAULT_NAME);
2300e4f4:	f41ff0ef          	jal	ra,2300e434 <shell_set_prompt>
        shell->shell_printf = shell_printf;
2300e4f8:	230047b7          	lui	a5,0x23004
2300e4fc:	97678793          	addi	a5,a5,-1674 # 23003976 <bflb_platform_printf>
    shell_set_print(bflb_platform_printf);
2300e500:	40b2                	lw	ra,12(sp)
        shell->shell_printf = shell_printf;
2300e502:	12f42c23          	sw	a5,312(s0)
2300e506:	4422                	lw	s0,8(sp)
2300e508:	0141                	addi	sp,sp,16
2300e50a:	8082                	ret

2300e50c <atoi>:
2300e50c:	4629                	li	a2,10
2300e50e:	4581                	li	a1,0
2300e510:	a671                	j	2300e89c <strtol>

2300e512 <memcmp>:
2300e512:	4701                	li	a4,0
2300e514:	00e61463          	bne	a2,a4,2300e51c <memcmp+0xa>
2300e518:	4501                	li	a0,0
2300e51a:	8082                	ret
2300e51c:	00e507b3          	add	a5,a0,a4
2300e520:	0705                	addi	a4,a4,1
2300e522:	00e586b3          	add	a3,a1,a4
2300e526:	0007c783          	lbu	a5,0(a5)
2300e52a:	fff6c683          	lbu	a3,-1(a3)
2300e52e:	fed783e3          	beq	a5,a3,2300e514 <memcmp+0x2>
2300e532:	40d78533          	sub	a0,a5,a3
2300e536:	8082                	ret

2300e538 <strcpy>:
2300e538:	87aa                	mv	a5,a0
2300e53a:	0005c703          	lbu	a4,0(a1)
2300e53e:	0785                	addi	a5,a5,1
2300e540:	0585                	addi	a1,a1,1
2300e542:	fee78fa3          	sb	a4,-1(a5)
2300e546:	fb75                	bnez	a4,2300e53a <strcpy+0x2>
2300e548:	8082                	ret

2300e54a <strncmp>:
2300e54a:	c60d                	beqz	a2,2300e574 <strncmp+0x2a>
2300e54c:	167d                	addi	a2,a2,-1
2300e54e:	4701                	li	a4,0
2300e550:	00e507b3          	add	a5,a0,a4
2300e554:	00e586b3          	add	a3,a1,a4
2300e558:	0007c783          	lbu	a5,0(a5)
2300e55c:	0006c683          	lbu	a3,0(a3)
2300e560:	00d79463          	bne	a5,a3,2300e568 <strncmp+0x1e>
2300e564:	00c71563          	bne	a4,a2,2300e56e <strncmp+0x24>
2300e568:	40d78533          	sub	a0,a5,a3
2300e56c:	8082                	ret
2300e56e:	0705                	addi	a4,a4,1
2300e570:	f3e5                	bnez	a5,2300e550 <strncmp+0x6>
2300e572:	bfdd                	j	2300e568 <strncmp+0x1e>
2300e574:	4501                	li	a0,0
2300e576:	8082                	ret

2300e578 <strncpy>:
2300e578:	87aa                	mv	a5,a0
2300e57a:	ca09                	beqz	a2,2300e58c <strncpy+0x14>
2300e57c:	0005c703          	lbu	a4,0(a1)
2300e580:	0585                	addi	a1,a1,1
2300e582:	0785                	addi	a5,a5,1
2300e584:	fee78fa3          	sb	a4,-1(a5)
2300e588:	167d                	addi	a2,a2,-1
2300e58a:	fb65                	bnez	a4,2300e57a <strncpy+0x2>
2300e58c:	963e                	add	a2,a2,a5
2300e58e:	00c79363          	bne	a5,a2,2300e594 <strncpy+0x1c>
2300e592:	8082                	ret
2300e594:	0785                	addi	a5,a5,1
2300e596:	fe078fa3          	sb	zero,-1(a5)
2300e59a:	bfd5                	j	2300e58e <strncpy+0x16>

2300e59c <_strtoll_l.constprop.0>:
2300e59c:	7179                	addi	sp,sp,-48
2300e59e:	d226                	sw	s1,36(sp)
2300e5a0:	d04a                	sw	s2,32(sp)
2300e5a2:	cc52                	sw	s4,24(sp)
2300e5a4:	ca56                	sw	s5,20(sp)
2300e5a6:	c462                	sw	s8,8(sp)
2300e5a8:	8936                	mv	s2,a3
2300e5aa:	d606                	sw	ra,44(sp)
2300e5ac:	d422                	sw	s0,40(sp)
2300e5ae:	ce4e                	sw	s3,28(sp)
2300e5b0:	c85a                	sw	s6,16(sp)
2300e5b2:	c65e                	sw	s7,12(sp)
2300e5b4:	c266                	sw	s9,4(sp)
2300e5b6:	c06a                	sw	s10,0(sp)
2300e5b8:	8c2a                	mv	s8,a0
2300e5ba:	8a2e                	mv	s4,a1
2300e5bc:	8ab2                	mv	s5,a2
2300e5be:	84ae                	mv	s1,a1
2300e5c0:	00001697          	auipc	a3,0x1
2300e5c4:	f3168693          	addi	a3,a3,-207 # 2300f4f1 <_ctype_+0x1>
2300e5c8:	8726                	mv	a4,s1
2300e5ca:	0004c403          	lbu	s0,0(s1)
2300e5ce:	0485                	addi	s1,s1,1
2300e5d0:	00d407b3          	add	a5,s0,a3
2300e5d4:	0007c783          	lbu	a5,0(a5)
2300e5d8:	8ba1                	andi	a5,a5,8
2300e5da:	f7fd                	bnez	a5,2300e5c8 <_strtoll_l.constprop.0+0x2c>
2300e5dc:	02d00793          	li	a5,45
2300e5e0:	0cf41963          	bne	s0,a5,2300e6b2 <_strtoll_l.constprop.0+0x116>
2300e5e4:	0004c403          	lbu	s0,0(s1)
2300e5e8:	4b05                	li	s6,1
2300e5ea:	00270493          	addi	s1,a4,2
2300e5ee:	14090d63          	beqz	s2,2300e748 <_strtoll_l.constprop.0+0x1ac>
2300e5f2:	47c1                	li	a5,16
2300e5f4:	02f91263          	bne	s2,a5,2300e618 <_strtoll_l.constprop.0+0x7c>
2300e5f8:	03000793          	li	a5,48
2300e5fc:	00f41e63          	bne	s0,a5,2300e618 <_strtoll_l.constprop.0+0x7c>
2300e600:	0004c783          	lbu	a5,0(s1)
2300e604:	05800713          	li	a4,88
2300e608:	0df7f793          	andi	a5,a5,223
2300e60c:	12e79863          	bne	a5,a4,2300e73c <_strtoll_l.constprop.0+0x1a0>
2300e610:	0014c403          	lbu	s0,1(s1)
2300e614:	4941                	li	s2,16
2300e616:	0489                	addi	s1,s1,2
2300e618:	800009b7          	lui	s3,0x80000
2300e61c:	fff9c993          	not	s3,s3
2300e620:	fffb0b93          	addi	s7,s6,-1
2300e624:	99da                	add	s3,s3,s6
2300e626:	41f95d13          	srai	s10,s2,0x1f
2300e62a:	864a                	mv	a2,s2
2300e62c:	86ea                	mv	a3,s10
2300e62e:	855e                	mv	a0,s7
2300e630:	85ce                	mv	a1,s3
2300e632:	dccf40ef          	jal	ra,23002bfe <__umoddi3>
2300e636:	86ea                	mv	a3,s10
2300e638:	8caa                	mv	s9,a0
2300e63a:	864a                	mv	a2,s2
2300e63c:	855e                	mv	a0,s7
2300e63e:	85ce                	mv	a1,s3
2300e640:	d29f10ef          	jal	ra,23000368 <__udivdi3>
2300e644:	88aa                	mv	a7,a0
2300e646:	872e                	mv	a4,a1
2300e648:	4801                	li	a6,0
2300e64a:	4501                	li	a0,0
2300e64c:	4581                	li	a1,0
2300e64e:	4325                	li	t1,9
2300e650:	46e5                	li	a3,25
2300e652:	5e7d                	li	t3,-1
2300e654:	fd040793          	addi	a5,s0,-48
2300e658:	06f36763          	bltu	t1,a5,2300e6c6 <_strtoll_l.constprop.0+0x12a>
2300e65c:	843e                	mv	s0,a5
2300e65e:	09245463          	bge	s0,s2,2300e6e6 <_strtoll_l.constprop.0+0x14a>
2300e662:	05c80463          	beq	a6,t3,2300e6aa <_strtoll_l.constprop.0+0x10e>
2300e666:	06b76e63          	bltu	a4,a1,2300e6e2 <_strtoll_l.constprop.0+0x146>
2300e66a:	00e59463          	bne	a1,a4,2300e672 <_strtoll_l.constprop.0+0xd6>
2300e66e:	06a8ea63          	bltu	a7,a0,2300e6e2 <_strtoll_l.constprop.0+0x146>
2300e672:	00a89763          	bne	a7,a0,2300e680 <_strtoll_l.constprop.0+0xe4>
2300e676:	00b71563          	bne	a4,a1,2300e680 <_strtoll_l.constprop.0+0xe4>
2300e67a:	587d                	li	a6,-1
2300e67c:	028cc763          	blt	s9,s0,2300e6aa <_strtoll_l.constprop.0+0x10e>
2300e680:	02ad0633          	mul	a2,s10,a0
2300e684:	032587b3          	mul	a5,a1,s2
2300e688:	02a90833          	mul	a6,s2,a0
2300e68c:	00f605b3          	add	a1,a2,a5
2300e690:	02a937b3          	mulhu	a5,s2,a0
2300e694:	01040533          	add	a0,s0,a6
2300e698:	4805                	li	a6,1
2300e69a:	95be                	add	a1,a1,a5
2300e69c:	41f45793          	srai	a5,s0,0x1f
2300e6a0:	97ae                	add	a5,a5,a1
2300e6a2:	00853433          	sltu	s0,a0,s0
2300e6a6:	00f405b3          	add	a1,s0,a5
2300e6aa:	0485                	addi	s1,s1,1
2300e6ac:	fff4c403          	lbu	s0,-1(s1)
2300e6b0:	b755                	j	2300e654 <_strtoll_l.constprop.0+0xb8>
2300e6b2:	02b00793          	li	a5,43
2300e6b6:	4b01                	li	s6,0
2300e6b8:	f2f41be3          	bne	s0,a5,2300e5ee <_strtoll_l.constprop.0+0x52>
2300e6bc:	0004c403          	lbu	s0,0(s1)
2300e6c0:	00270493          	addi	s1,a4,2
2300e6c4:	b72d                	j	2300e5ee <_strtoll_l.constprop.0+0x52>
2300e6c6:	fbf40793          	addi	a5,s0,-65
2300e6ca:	00f6e563          	bltu	a3,a5,2300e6d4 <_strtoll_l.constprop.0+0x138>
2300e6ce:	fc940413          	addi	s0,s0,-55
2300e6d2:	b771                	j	2300e65e <_strtoll_l.constprop.0+0xc2>
2300e6d4:	f9f40793          	addi	a5,s0,-97
2300e6d8:	00f6e763          	bltu	a3,a5,2300e6e6 <_strtoll_l.constprop.0+0x14a>
2300e6dc:	fa940413          	addi	s0,s0,-87
2300e6e0:	bfbd                	j	2300e65e <_strtoll_l.constprop.0+0xc2>
2300e6e2:	587d                	li	a6,-1
2300e6e4:	b7d9                	j	2300e6aa <_strtoll_l.constprop.0+0x10e>
2300e6e6:	57fd                	li	a5,-1
2300e6e8:	02f81863          	bne	a6,a5,2300e718 <_strtoll_l.constprop.0+0x17c>
2300e6ec:	02200793          	li	a5,34
2300e6f0:	00fc2023          	sw	a5,0(s8)
2300e6f4:	855e                	mv	a0,s7
2300e6f6:	85ce                	mv	a1,s3
2300e6f8:	020a9d63          	bnez	s5,2300e732 <_strtoll_l.constprop.0+0x196>
2300e6fc:	50b2                	lw	ra,44(sp)
2300e6fe:	5422                	lw	s0,40(sp)
2300e700:	5492                	lw	s1,36(sp)
2300e702:	5902                	lw	s2,32(sp)
2300e704:	49f2                	lw	s3,28(sp)
2300e706:	4a62                	lw	s4,24(sp)
2300e708:	4ad2                	lw	s5,20(sp)
2300e70a:	4b42                	lw	s6,16(sp)
2300e70c:	4bb2                	lw	s7,12(sp)
2300e70e:	4c22                	lw	s8,8(sp)
2300e710:	4c92                	lw	s9,4(sp)
2300e712:	4d02                	lw	s10,0(sp)
2300e714:	6145                	addi	sp,sp,48
2300e716:	8082                	ret
2300e718:	000b0963          	beqz	s6,2300e72a <_strtoll_l.constprop.0+0x18e>
2300e71c:	00a037b3          	snez	a5,a0
2300e720:	40b005b3          	neg	a1,a1
2300e724:	8d9d                	sub	a1,a1,a5
2300e726:	40a00533          	neg	a0,a0
2300e72a:	fc0a89e3          	beqz	s5,2300e6fc <_strtoll_l.constprop.0+0x160>
2300e72e:	00080463          	beqz	a6,2300e736 <_strtoll_l.constprop.0+0x19a>
2300e732:	fff48a13          	addi	s4,s1,-1
2300e736:	014aa023          	sw	s4,0(s5)
2300e73a:	b7c9                	j	2300e6fc <_strtoll_l.constprop.0+0x160>
2300e73c:	03000413          	li	s0,48
2300e740:	ec091ce3          	bnez	s2,2300e618 <_strtoll_l.constprop.0+0x7c>
2300e744:	4921                	li	s2,8
2300e746:	bdc9                	j	2300e618 <_strtoll_l.constprop.0+0x7c>
2300e748:	03000793          	li	a5,48
2300e74c:	eaf40ae3          	beq	s0,a5,2300e600 <_strtoll_l.constprop.0+0x64>
2300e750:	4929                	li	s2,10
2300e752:	b5d9                	j	2300e618 <_strtoll_l.constprop.0+0x7c>

2300e754 <strtoll>:
2300e754:	86b2                	mv	a3,a2
2300e756:	862e                	mv	a2,a1
2300e758:	85aa                	mv	a1,a0
2300e75a:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
2300e75e:	e3fff06f          	j	2300e59c <_strtoll_l.constprop.0>

2300e762 <_strtol_l.constprop.0>:
2300e762:	4785                	li	a5,1
2300e764:	00f68c63          	beq	a3,a5,2300e77c <_strtol_l.constprop.0+0x1a>
2300e768:	02400793          	li	a5,36
2300e76c:	8eaa                	mv	t4,a0
2300e76e:	872e                	mv	a4,a1
2300e770:	00001897          	auipc	a7,0x1
2300e774:	d8188893          	addi	a7,a7,-639 # 2300f4f1 <_ctype_+0x1>
2300e778:	00d7fc63          	bgeu	a5,a3,2300e790 <_strtol_l.constprop.0+0x2e>
2300e77c:	1141                	addi	sp,sp,-16
2300e77e:	c606                	sw	ra,12(sp)
2300e780:	c34f50ef          	jal	ra,23003bb4 <__errno>
2300e784:	40b2                	lw	ra,12(sp)
2300e786:	47d9                	li	a5,22
2300e788:	c11c                	sw	a5,0(a0)
2300e78a:	4501                	li	a0,0
2300e78c:	0141                	addi	sp,sp,16
2300e78e:	8082                	ret
2300e790:	883a                	mv	a6,a4
2300e792:	00074783          	lbu	a5,0(a4)
2300e796:	0705                	addi	a4,a4,1
2300e798:	01178533          	add	a0,a5,a7
2300e79c:	00054503          	lbu	a0,0(a0)
2300e7a0:	8921                	andi	a0,a0,8
2300e7a2:	f57d                	bnez	a0,2300e790 <_strtol_l.constprop.0+0x2e>
2300e7a4:	02d00513          	li	a0,45
2300e7a8:	08a79063          	bne	a5,a0,2300e828 <_strtol_l.constprop.0+0xc6>
2300e7ac:	00074783          	lbu	a5,0(a4)
2300e7b0:	4e05                	li	t3,1
2300e7b2:	00280713          	addi	a4,a6,2
2300e7b6:	cee1                	beqz	a3,2300e88e <_strtol_l.constprop.0+0x12c>
2300e7b8:	4541                	li	a0,16
2300e7ba:	02a69263          	bne	a3,a0,2300e7de <_strtol_l.constprop.0+0x7c>
2300e7be:	03000513          	li	a0,48
2300e7c2:	00a79e63          	bne	a5,a0,2300e7de <_strtol_l.constprop.0+0x7c>
2300e7c6:	00074783          	lbu	a5,0(a4)
2300e7ca:	05800513          	li	a0,88
2300e7ce:	0df7f793          	andi	a5,a5,223
2300e7d2:	0aa79963          	bne	a5,a0,2300e884 <_strtol_l.constprop.0+0x122>
2300e7d6:	00174783          	lbu	a5,1(a4)
2300e7da:	46c1                	li	a3,16
2300e7dc:	0709                	addi	a4,a4,2
2300e7de:	800008b7          	lui	a7,0x80000
2300e7e2:	fff8c893          	not	a7,a7
2300e7e6:	98f2                	add	a7,a7,t3
2300e7e8:	02d8f2b3          	remu	t0,a7,a3
2300e7ec:	4301                	li	t1,0
2300e7ee:	4501                	li	a0,0
2300e7f0:	43a5                	li	t2,9
2300e7f2:	4fe5                	li	t6,25
2300e7f4:	02d8df33          	divu	t5,a7,a3
2300e7f8:	fd078813          	addi	a6,a5,-48
2300e7fc:	0503e063          	bltu	t2,a6,2300e83c <_strtol_l.constprop.0+0xda>
2300e800:	87c2                	mv	a5,a6
2300e802:	04d7dd63          	bge	a5,a3,2300e85c <_strtol_l.constprop.0+0xfa>
2300e806:	04034963          	bltz	t1,2300e858 <_strtol_l.constprop.0+0xf6>
2300e80a:	537d                	li	t1,-1
2300e80c:	00af6a63          	bltu	t5,a0,2300e820 <_strtol_l.constprop.0+0xbe>
2300e810:	00af1463          	bne	t5,a0,2300e818 <_strtol_l.constprop.0+0xb6>
2300e814:	00f2c663          	blt	t0,a5,2300e820 <_strtol_l.constprop.0+0xbe>
2300e818:	4305                	li	t1,1
2300e81a:	02a68533          	mul	a0,a3,a0
2300e81e:	953e                	add	a0,a0,a5
2300e820:	0705                	addi	a4,a4,1
2300e822:	fff74783          	lbu	a5,-1(a4)
2300e826:	bfc9                	j	2300e7f8 <_strtol_l.constprop.0+0x96>
2300e828:	02b00513          	li	a0,43
2300e82c:	4e01                	li	t3,0
2300e82e:	f8a794e3          	bne	a5,a0,2300e7b6 <_strtol_l.constprop.0+0x54>
2300e832:	00074783          	lbu	a5,0(a4)
2300e836:	00280713          	addi	a4,a6,2
2300e83a:	bfb5                	j	2300e7b6 <_strtol_l.constprop.0+0x54>
2300e83c:	fbf78813          	addi	a6,a5,-65
2300e840:	010fe563          	bltu	t6,a6,2300e84a <_strtol_l.constprop.0+0xe8>
2300e844:	fc978793          	addi	a5,a5,-55
2300e848:	bf6d                	j	2300e802 <_strtol_l.constprop.0+0xa0>
2300e84a:	f9f78813          	addi	a6,a5,-97
2300e84e:	010fe763          	bltu	t6,a6,2300e85c <_strtol_l.constprop.0+0xfa>
2300e852:	fa978793          	addi	a5,a5,-87
2300e856:	b775                	j	2300e802 <_strtol_l.constprop.0+0xa0>
2300e858:	537d                	li	t1,-1
2300e85a:	b7d9                	j	2300e820 <_strtol_l.constprop.0+0xbe>
2300e85c:	00035963          	bgez	t1,2300e86e <_strtol_l.constprop.0+0x10c>
2300e860:	02200793          	li	a5,34
2300e864:	00fea023          	sw	a5,0(t4)
2300e868:	8546                	mv	a0,a7
2300e86a:	ea09                	bnez	a2,2300e87c <_strtol_l.constprop.0+0x11a>
2300e86c:	8082                	ret
2300e86e:	000e0463          	beqz	t3,2300e876 <_strtol_l.constprop.0+0x114>
2300e872:	40a00533          	neg	a0,a0
2300e876:	c215                	beqz	a2,2300e89a <_strtol_l.constprop.0+0x138>
2300e878:	00030463          	beqz	t1,2300e880 <_strtol_l.constprop.0+0x11e>
2300e87c:	fff70593          	addi	a1,a4,-1
2300e880:	c20c                	sw	a1,0(a2)
2300e882:	8082                	ret
2300e884:	03000793          	li	a5,48
2300e888:	fab9                	bnez	a3,2300e7de <_strtol_l.constprop.0+0x7c>
2300e88a:	46a1                	li	a3,8
2300e88c:	bf89                	j	2300e7de <_strtol_l.constprop.0+0x7c>
2300e88e:	03000513          	li	a0,48
2300e892:	f2a78ae3          	beq	a5,a0,2300e7c6 <_strtol_l.constprop.0+0x64>
2300e896:	46a9                	li	a3,10
2300e898:	b799                	j	2300e7de <_strtol_l.constprop.0+0x7c>
2300e89a:	8082                	ret

2300e89c <strtol>:
2300e89c:	86b2                	mv	a3,a2
2300e89e:	862e                	mv	a2,a1
2300e8a0:	85aa                	mv	a1,a0
2300e8a2:	dcc1a503          	lw	a0,-564(gp) # 420165cc <_impure_ptr>
2300e8a6:	ebdff06f          	j	2300e762 <_strtol_l.constprop.0>
2300e8aa:	0000                	unimp
2300e8ac:	6f4e                	flw	ft10,208(sp)
2300e8ae:	61632077          	0x61632077
2300e8b2:	206e                	fld	ft0,216(sp)
2300e8b4:	7375                	lui	t1,0xffffd
2300e8b6:	2065                	jal	2300e95e <strtol+0xc2>
2300e8b8:	534d                	li	t1,-13
2300e8ba:	78785f47          	fmsub.s	ft10,fa6,ft7,fa5,unknown
2300e8be:	2c78                	fld	fa4,216(s0)
2300e8c0:	4c20                	lw	s0,88(s0)
2300e8c2:	785f474f          	fnmadd.s	fa4,ft10,ft5,fa5,rmm
2300e8c6:	7878                	flw	fa4,116(s0)
2300e8c8:	6120                	flw	fs0,64(a0)
2300e8ca:	646e                	flw	fs0,216(sp)
2300e8cc:	6220                	flw	fs0,64(a2)
2300e8ce:	6c66                	flw	fs8,88(sp)
2300e8d0:	5f62                	lw	t5,56(sp)
2300e8d2:	6c70                	flw	fa2,92(s0)
2300e8d4:	7461                	lui	s0,0xffff8
2300e8d6:	6f66                	flw	ft10,88(sp)
2300e8d8:	6d72                	flw	fs10,28(sp)
2300e8da:	705f 6972 746e      	0x746e6972705f
2300e8e0:	2066                	fld	ft0,88(sp)
2300e8e2:	75206e6f          	jal	t3,23015034 <__dtcm_load_addr+0x48b4>
2300e8e6:	7261                	lui	tp,0xffff8
2300e8e8:	2e74                	fld	fa3,216(a2)
2300e8ea:	0a0d                	addi	s4,s4,3
2300e8ec:	0000                	unimp
2300e8ee:	0000                	unimp
2300e8f0:	6f4e                	flw	ft10,208(sp)
2300e8f2:	61632077          	0x61632077
2300e8f6:	206e                	fld	ft0,216(sp)
2300e8f8:	7375                	lui	t1,0xffffd
2300e8fa:	2065                	jal	2300e9a2 <strtol+0x106>
2300e8fc:	7270                	flw	fa2,100(a2)
2300e8fe:	6e69                	lui	t3,0x1a
2300e900:	6674                	flw	fa3,76(a2)
2300e902:	202c                	fld	fa1,64(s0)
2300e904:	7570                	flw	fa2,108(a0)
2300e906:	7374                	flw	fa3,100(a4)
2300e908:	6f20                	flw	fs0,88(a4)
2300e90a:	206e                	fld	ft0,216(sp)
2300e90c:	7375                	lui	t1,0xffffd
2300e90e:	5f62                	lw	t5,56(sp)
2300e910:	5f636463          	bltu	t1,s6,2300eef8 <dma_channel_base+0xc>
2300e914:	6361                	lui	t1,0x18
2300e916:	2e6d                	jal	2300ecd0 <st7735s_init_cmds+0x290>
2300e918:	000d                	c.nop	3
2300e91a:	0000                	unimp
2300e91c:	696e695b          	0x696e695b
2300e920:	5d74                	lw	a3,124(a0)
2300e922:	6720                	flw	fs0,72(a4)
2300e924:	206f696f          	jal	s2,23104b2a <__dtcm_load_addr+0xf43aa>
2300e928:	20746573          	csrrsi	a0,0x207,8
2300e92c:	6f6d                	lui	t5,0x1b
2300e92e:	6564                	flw	fs1,76(a0)
2300e930:	6320                	flw	fs0,64(a4)
2300e932:	6c706d6f          	jal	s10,230157f8 <__dtcm_load_addr+0x5078>
2300e936:	7465                	lui	s0,0xffff9
2300e938:	2e65                	jal	2300ecf0 <st7735s_init_cmds+0x2b0>
2300e93a:	000d                	c.nop	3
2300e93c:	696e695b          	0x696e695b
2300e940:	5d74                	lw	a3,124(a0)
2300e942:	6c20                	flw	fs0,88(s0)
2300e944:	69206463          	bltu	zero,s2,2300efcc <dma_channel_base+0xe0>
2300e948:	696e                	flw	fs2,216(sp)
2300e94a:	2074                	fld	fa3,192(s0)
2300e94c:	7265                	lui	tp,0xffff9
2300e94e:	2072                	fld	ft0,280(sp)
2300e950:	000d                	c.nop	3
2300e952:	0000                	unimp
2300e954:	3269                	jal	2300e2de <shell_handler+0x410>
2300e956:	695b0063          	beq	s6,s5,2300efd6 <dma_channel_base+0xea>
2300e95a:	696e                	flw	fs2,216(sp)
2300e95c:	5d74                	lw	a3,124(a0)
2300e95e:	4920                	lw	s0,80(a0)
2300e960:	4332                	lw	t1,12(sp)
2300e962:	6920                	flw	fs0,80(a0)
2300e964:	696e                	flw	fs2,216(sp)
2300e966:	6974                	flw	fa3,84(a0)
2300e968:	6c61                	lui	s8,0x18
2300e96a:	6620                	flw	fs0,72(a2)
2300e96c:	6961                	lui	s2,0x18
2300e96e:	656c                	flw	fa1,76(a0)
2300e970:	2164                	fld	fs1,192(a0)
2300e972:	000d                	c.nop	3
2300e974:	696e695b          	0x696e695b
2300e978:	5d74                	lw	a3,124(a0)
2300e97a:	4920                	lw	s0,80(a0)
2300e97c:	4332                	lw	t1,12(sp)
2300e97e:	6920                	flw	fs0,80(a0)
2300e980:	696e                	flw	fs2,216(sp)
2300e982:	6974                	flw	fa3,84(a0)
2300e984:	6c61                	lui	s8,0x18
2300e986:	7320                	flw	fs0,96(a4)
2300e988:	6375                	lui	t1,0x1d
2300e98a:	73736563          	bltu	t1,s7,2300f0b4 <dma_channel_base+0x1c8>
2300e98e:	0d21                	addi	s10,s10,8
2300e990:	0000                	unimp
2300e992:	0000                	unimp
2300e994:	6361                	lui	t1,0x18
2300e996:	25203a63          	0x25203a63
2300e99a:	6436                	flw	fs0,76(sp)
2300e99c:	202c                	fld	fa1,64(s0)
2300e99e:	3625                	jal	2300e4c6 <shell_init+0x2c>
2300e9a0:	2c64                	fld	fs1,216(s0)
2300e9a2:	2520                	fld	fs0,72(a0)
2300e9a4:	6436                	flw	fs0,76(sp)
2300e9a6:	4120                	lw	s0,64(a0)
2300e9a8:	444e                	lw	s0,208(sp)
2300e9aa:	6720                	flw	fs0,72(a4)
2300e9ac:	7279                	lui	tp,0xffffe
2300e9ae:	25203a6f          	jal	s4,23011c00 <__dtcm_load_addr+0x1480>
2300e9b2:	6436                	flw	fs0,76(sp)
2300e9b4:	202c                	fld	fa1,64(s0)
2300e9b6:	3625                	jal	2300e4de <shell_init+0x44>
2300e9b8:	2c64                	fld	fs1,216(s0)
2300e9ba:	2520                	fld	fs0,72(a0)
2300e9bc:	6436                	flw	fs0,76(sp)
2300e9be:	0a0d                	addi	s4,s4,3
2300e9c0:	0000                	unimp
2300e9c2:	0000                	unimp
2300e9c4:	636c                	flw	fa1,68(a4)
2300e9c6:	5f64                	lw	s1,124(a4)
2300e9c8:	6564                	flw	fs1,76(a0)
2300e9ca:	5f76                	lw	t5,124(sp)
2300e9cc:	6669                	lui	a2,0x1a
2300e9ce:	636c0073          	0x636c0073
2300e9d2:	5f64                	lw	s1,124(a4)
2300e9d4:	6564                	flw	fs1,76(a0)
2300e9d6:	5f76                	lw	t5,124(sp)
2300e9d8:	6669                	lui	a2,0x1a
2300e9da:	6d645f73          	csrrwi	t5,0x6d6,8
2300e9de:	0061                	c.nop	24
2300e9e0:	2c01                	jal	2300ebf0 <st7735s_init_cmds+0x1b0>
2300e9e2:	002d                	c.nop	11
2300e9e4:	2c01                	jal	2300ebf4 <st7735s_init_cmds+0x1b4>
2300e9e6:	012d                	addi	sp,sp,11
2300e9e8:	2d2c                	fld	fa1,88(a0)
2300e9ea:	0000                	unimp
2300e9ec:	00000007          	vle8.v	v0,(zero),v0.t
2300e9f0:	02a2                	slli	t0,t0,0x8
2300e9f2:	0084                	addi	s1,sp,64
2300e9f4:	00c5                	addi	ra,ra,17
2300e9f6:	0000                	unimp
2300e9f8:	2a8a                	fld	fs5,128(sp)
2300e9fa:	0000                	unimp
2300e9fc:	ee8a                	fsw	ft2,92(sp)
2300e9fe:	0000                	unimp
2300ea00:	000e                	c.slli	zero,0x3
2300ea02:	0000                	unimp
2300ea04:	0005                	c.nop	1
2300ea06:	0000                	unimp
2300ea08:	00c0                	addi	s0,sp,68
2300ea0a:	0000                	unimp
2300ea0c:	0004                	0x4
2300ea0e:	0000                	unimp
2300ea10:	000a                	c.slli	zero,0x2
2300ea12:	0000                	unimp
2300ea14:	0000                	unimp
2300ea16:	0000                	unimp
2300ea18:	1c02                	slli	s8,s8,0x20
2300ea1a:	32371207          	flh	ft4,803(a4)
2300ea1e:	2d29                	jal	2300f038 <dma_channel_base+0x14c>
2300ea20:	2529                	jal	2300f02a <dma_channel_base+0x13e>
2300ea22:	0100392b          	0x100392b
2300ea26:	00001003          	lh	zero,0(zero) # 0 <__metal_chicken_bit>
2300ea2a:	0000                	unimp
2300ea2c:	06071d03          	lh	s10,96(a4)
2300ea30:	2c2e                	fld	fs8,200(sp)
2300ea32:	2d29                	jal	2300f04c <dma_channel_base+0x160>
2300ea34:	2e2e                	fld	ft8,200(sp)
2300ea36:	00003f37          	lui	t5,0x3
2300ea3a:	1002                	c.slli	zero,0x20
2300ea3c:	0000                	unimp
	...

2300ea40 <st7735s_init_cmds>:
2300ea40:	0001 0000 0000 0000 0080 0000 0011 0000     ................
2300ea50:	0000 0000 0080 0000 00b1 0000 e9e0 2300     ...............#
2300ea60:	0003 0000 00b2 0000 e9e0 2300 0003 0000     ...........#....
2300ea70:	00b3 0000 e9e4 2300 0006 0000 00b4 0000     .......#........
2300ea80:	e9ec 2300 0001 0000 00c0 0000 e9f0 2300     ...#...........#
2300ea90:	0003 0000 00c1 0000 e9f4 2300 0001 0000     ...........#....
2300eaa0:	00c2 0000 ea10 2300 0002 0000 00c3 0000     .......#........
2300eab0:	e9f8 2300 0002 0000 00c4 0000 e9fc 2300     ...#...........#
2300eac0:	0002 0000 00c5 0000 ea00 2300 0001 0000     ...........#....
2300ead0:	0021 0000 ea14 2300 0001 0000 003a 0000     !......#....:...
2300eae0:	ea04 2300 0001 0000 0036 0000 ea08 2300     ...#....6......#
2300eaf0:	0001 0000 0026 0000 ea0c 2300 0001 0000     ....&......#....
2300eb00:	00e0 0000 ea18 2300 0010 0000 00e1 0000     .......#........
2300eb10:	ea2c 2300 0010 0000 0034 0000 0000 0000     ,..#....4.......
2300eb20:	0000 0000 0013 0000 0000 0000 0080 0000     ................
2300eb30:	0029 0000 0000 0000 0080 0000 6564 7562     )...........debu
2300eb40:	5f67 6f6c 0067 0000 6873 776f 6620 616c     g_log...show fla
2300eb50:	6873 6320 6766 0d3a 000a 0000 656a 6564     sh cfg:.....jede
2300eb60:	2063 6469 2020 3020 2578 3630 0d58 000a     c id   0x%06X...
2300eb70:	696d 2064 2020 2020 2020 2020 2020 3020     mid            0
2300eb80:	2578 3230 0d58 000a 6f69 6f6d 6564 2020     x%02X...iomode  
2300eb90:	2020 2020 2020 3020 2578 3230 0d58 000a            0x%02X...
2300eba0:	6c63 206b 6564 616c 2079 2020 2020 3020     clk delay      0
2300ebb0:	2578 3230 0d58 000a 6c63 206b 6e69 6576     x%02X...clk inve
2300ebc0:	7472 2020 2020 3020 2578 3230 0d58 000a     rt     0x%02X...
2300ebd0:	6572 6461 7220 6765 6320 646d 2030 3020     read reg cmd0  0
2300ebe0:	2578 3230 0d58 000a 6572 6461 7220 6765     x%02X...read reg
2300ebf0:	6320 646d 2031 3020 2578 3230 0d58 000a      cmd1  0x%02X...
2300ec00:	7277 7469 2065 6572 2067 6d63 3064 3020     write reg cmd0 0
2300ec10:	2578 3230 0d58 000a 7277 7469 2065 6572     x%02X...write re
2300ec20:	2067 6d63 3164 3020 2578 3230 0d58 000a     g cmd1 0x%02X...
2300ec30:	6571 7720 6972 6574 6c20 6e65 2020 3020     qe write len   0
2300ec40:	2578 3230 0d58 000a 7263 6165 2064 7573     x%02X...cread su
2300ec50:	7070 726f 2074 3020 2578 3230 0d58 000a     pport  0x%02X...
2300ec60:	7263 6165 2064 6f63 6564 2020 2020 3020     cread code     0
2300ec70:	2578 3230 0d58 000a 7562 7372 2074 7277     x%02X...burst wr
2300ec80:	7061 6320 646d 3020 2578 3230 0d58 000a     ap cmd 0x%02X...
2300ec90:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
2300eca0:	2d2d 0d2d 000a 0000 7964 616e 696d 2063     ---.....dynamic 
2300ecb0:	656d 6f6d 7972 6920 696e 2074 7573 6363     memory init succ
2300ecc0:	7365 2c73 6568 7061 7320 7a69 2065 203d     ess,heap size = 
2300ecd0:	6425 4b20 7962 6574 0d20 000a 6c66 7361     %d Kbyte ...flas
2300ece0:	2068 6e69 7469 6620 6961 216c 2121 0a0d     h init fail!!!..
2300ecf0:	0000 0000 7375 0062 2020 5f5f 5f5f 2020     ....usb.  ____  
2300ed00:	2020 2020 2020 2020 2020 2020 5f20 205f                  __ 
2300ed10:	5f20 205f 2020 2020 5f20 2020 2020 2020      __      _      
2300ed20:	5f20 2020 2020 2020 5f20 2020 2020 0d20      _       _     .
2300ed30:	000a 0000 7c20 2020 205f 205c 2020 2020     .... |  _ \     
2300ed40:	2020 2020 2020 2020 202f 7c5f 202f 7c5f             / _|/ _|
2300ed50:	2020 2020 207c 207c 2020 2020 207c 207c         | |     | | 
2300ed60:	2020 2020 207c 207c 2020 0d20 000a 0000         | |    .....
2300ed70:	7c20 7c20 295f 7c20 5f20 5f5f 2020 205f      | |_) | ___  _ 
2300ed80:	2020 7c5f 7c20 7c5f 7c20 205f 5f5f 5f20       _| |_| |_ __ _
2300ed90:	207c 207c 5f5f 205f 207c 207c 5f5f 5f20     | | ___ | | __ _
2300eda0:	207c 5f7c 205f 0d20 000a 0000 7c20 2020     | |__  ..... |  
2300edb0:	205f 203c 202f 205f 7c5c 7c20 7c20 7c20     _ < / _ \| | | |
2300edc0:	2020 7c5f 2020 2f5f 5f20 2060 207c 2f7c       _|  _/ _` | |/
2300edd0:	5f20 5c20 207c 2f7c 5f20 2060 207c 5f27      _ \| |/ _` | '_
2300ede0:	5c20 0d20 000a 0000 7c20 7c20 295f 7c20      \ ..... | |_) |
2300edf0:	2820 295f 7c20 7c20 7c5f 7c20 7c20 7c20      (_) | |_| | | |
2300ee00:	7c20 207c 5f28 207c 207c 207c 5f28 2029      || (_| | | (_) 
2300ee10:	207c 207c 5f28 207c 207c 5f7c 2029 0d7c     | | (_| | |_) |.
2300ee20:	000a 0000 7c20 5f5f 5f5f 202f 5f5c 5f5f     .... |____/ \___
2300ee30:	202f 5f5c 2c5f 7c5f 7c5f 7c20 7c5f 5c20     / \__,_|_| |_| \
2300ee40:	5f5f 5f2c 5f7c 5c7c 5f5f 2f5f 5f7c 5c7c     __,_|_|\___/|_|\
2300ee50:	5f5f 5f2c 5f7c 5f2e 2f5f 0d20 000a 0000     __,_|_.__/ .....
2300ee60:	614d 2079 3132 3220 3230 0035 3931 353a     May 21 2025.19:5
2300ee70:	3a39 3530 0000 0000 7542 6c69 3a64 7325     9:05....Build:%s
2300ee80:	252c 0d73 000a 0000 6f43 7970 6972 6867     ,%s.....Copyrigh
2300ee90:	2074 6328 2029 3032 3132 4220 756f 6666     t (c) 2021 Bouff
2300eea0:	6c61 6c6f 6261 7420 6165 0d6d 000a 0000     alolab team.....

2300eeb0 <af_pin_table>:
2300eeb0:	0000 00ff 0001 00ff 0002 00ff 0007 00d0     ................
2300eec0:	0008 00d0 0009 00ff 000e 00f2 000f 00f3     ................
2300eed0:	0011 00ff 0017 00ff 0018 00ff 0019 00ff     ................
2300eee0:	001a 00ff 001b 00ff 001c 00ff               ............

2300eeec <dma_channel_base>:
2300eeec:	c100 4000 c200 4000 c300 4000 c400 4000     ...@...@...@...@
2300eefc:	c500 4000 c600 4000 c700 4000 c800 4000     ...@...@...@...@
2300ef0c:	0202 0202 0002 0000 7254 7061 485f 6e61     ........Trap_Han
2300ef1c:	6c64 7265 0a0d 0000 636d 7561 6573 253d     dler....mcause=%
2300ef2c:	3830 0d78 000a 0000 656d 6370 253a 3830     08x.....mepc:%08
2300ef3c:	0d78 000a 746d 6176 3a6c 3025 7838 0a0d     x...mtval:%08x..
2300ef4c:	0000 0000 6e49 7473 7572 7463 6f69 206e     ....Instruction 
2300ef5c:	6361 6563 7373 6620 7561 746c 0a0d 0000     access fault....
2300ef6c:	6c49 656c 6167 206c 6e69 7473 7572 7463     Illegal instruct
2300ef7c:	6f69 0d6e 000a 0000 7242 6165 706b 696f     ion.....Breakpoi
2300ef8c:	746e 0a0d 0000 0000 6f4c 6461 6120 6464     nt......Load add
2300ef9c:	6572 7373 6d20 7369 6c61 6769 656e 0d64     ress misaligned.
2300efac:	000a 0000 6f4c 6461 6120 6363 7365 2073     ....Load access 
2300efbc:	6166 6c75 0d74 000a 7453 726f 2f65 4d41     fault...Store/AM
2300efcc:	204f 6461 7264 7365 2073 696d 6173 696c     O address misali
2300efdc:	6e67 6465 0a0d 0000 7453 726f 2f65 4d41     gned....Store/AM
2300efec:	204f 6361 6563 7373 6620 7561 746c 0a0d     O access fault..
2300effc:	0000 0000 6e45 6976 6f72 6d6e 6e65 2074     ....Environment 
2300f00c:	6163 6c6c 6620 6f72 206d 2d55 6f6d 6564     call from U-mode
2300f01c:	0a0d 0000 6e45 6976 6f72 6d6e 6e65 2074     ....Environment 
2300f02c:	6163 6c6c 6620 6f72 206d 2d4d 6f6d 6564     call from M-mode
2300f03c:	0a0d 0000 6143 7375 2065 756e 3d6d 6425     ....Cause num=%d
2300f04c:	0a0d 0000 7845 6563 7470 6f69 206e 6873     ....Exception sh
2300f05c:	756f 646c 6e20 746f 6220 2065 6568 6572     ould not be here
2300f06c:	0a0d 0000 6e49 6574 7272 7075 2074 756e     ....Interrupt nu
2300f07c:	3a6d 6425 4920 5152 6148 646e 656c 2072     m:%d IRQHandler 
2300f08c:	6f6e 2074 6e69 7473 6c61 656c 0d64 000a     not installed...
2300f09c:	6550 6972 6870 7265 6c61 4920 746e 7265     Peripheral Inter
2300f0ac:	7572 7470 6e20 6d75 253a 2064 0a0d 0000     rupt num:%d ....
2300f0bc:	6e55 7865 6570 7463 6465 6920 746e 7265     Unexpected inter
2300f0cc:	7572 7470 6e20 6d75 253a 0d64 000a 0000     rupt num:%d.....

2300f0dc <uartAddr>:
2300f0dc:	a000 4000 a100 4000                         ...@...@

2300f0e4 <CSWTCH.19>:
2300f0e4:	0200 0301 0301 0001 4e49 0046 6e69 0066     ........INF.inf.
2300f0f4:	414e 004e 616e 006e 0030 0000 3130 3332     NAN.nan.0...0123
2300f104:	3534 3736 3938 4241 4443 4645 0000 0000     456789ABCDEF....
2300f114:	3130 3332 3534 3736 3938 6261 6463 6665     0123456789abcdef
2300f124:	0000 0000 ab10 ffff ab26 ffff aae6 ffff     ........&.......
2300f134:	aae6 ffff aae6 ffff aae6 ffff ab26 ffff     ............&...
2300f144:	aae6 ffff aae6 ffff aae6 ffff aae6 ffff     ................
2300f154:	ac7e ffff ab64 ffff ac50 ffff aae6 ffff     ~...d...P.......
2300f164:	aae6 ffff acae ffff aae6 ffff ab64 ffff     ............d...
2300f174:	aae6 ffff aae6 ffff ac58 ffff 6e49 6966     ........X...Infi
2300f184:	696e 7974 0000 0000 614e 004e 4552 4e45     nity....NaN.REEN
2300f194:	2054 616d 6c6c 636f 7320 6375 6563 6465     T malloc succeed
2300f1a4:	6465 0000 732f 7263 7461 6863 6a2f 6e65     ed../scratch/jen
2300f1b4:	696b 736e 772f 726f 736b 6170 6563 742f     kins/workspace/t
2300f1c4:	7070 662d 6572 6465 6d6f 742d 6f6f 736c     pp-freedom-tools
2300f1d4:	742f 7070 3330 2d2d 7562 6c69 2d64 6962     /tpp03--build-bi
2300f1e4:	616e 7972 702d 6361 616b 6567 2d73 702d     nary-packages--p
2300f1f4:	7261 6d61 7465 7265 7a69 6465 6f2f 6a62     arameterized/obj
2300f204:	782f 3638 365f 2d34 3677 2d34 696d 676e     /x86_64-w64-ming
2300f214:	3377 2f32 7562 6c69 2f64 6972 6373 3676     w32/build/riscv6
2300f224:	2d34 6e75 6e6b 776f 2d6e 6c65 2d66 6367     4-unknown-elf-gc
2300f234:	2f63 6972 6373 2d76 656e 6c77 6269 6e2f     c/riscv-newlib/n
2300f244:	7765 696c 2f62 696c 6362 732f 6474 696c     ewlib/libc/stdli
2300f254:	2f62 7464 616f 632e 0000 0000 6142 6c6c     b/dtoa.c....Ball
2300f264:	636f 7320 6375 6563 6465 6465 0000 0000     oc succeeded....

2300f274 <__sf_fake_stderr>:
	...

2300f294 <__sf_fake_stdin>:
	...

2300f2b4 <__sf_fake_stdout>:
	...
2300f2d4:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
2300f2e4:	732f 7263 7461 6863 6a2f 6e65 696b 736e     /scratch/jenkins
2300f2f4:	772f 726f 736b 6170 6563 742f 7070 662d     /workspace/tpp-f
2300f304:	6572 6465 6d6f 742d 6f6f 736c 742f 7070     reedom-tools/tpp
2300f314:	3330 2d2d 7562 6c69 2d64 6962 616e 7972     03--build-binary
2300f324:	702d 6361 616b 6567 2d73 702d 7261 6d61     -packages--param
2300f334:	7465 7265 7a69 6465 6f2f 6a62 782f 3638     eterized/obj/x86
2300f344:	365f 2d34 3677 2d34 696d 676e 3377 2f32     _64-w64-mingw32/
2300f354:	7562 6c69 2f64 6972 6373 3676 2d34 6e75     build/riscv64-un
2300f364:	6e6b 776f 2d6e 6c65 2d66 6367 2f63 6972     known-elf-gcc/ri
2300f374:	6373 2d76 656e 6c77 6269 6e2f 7765 696c     scv-newlib/newli
2300f384:	2f62 696c 6362 732f 6474 696c 2f62 706d     b/libc/stdlib/mp
2300f394:	6572 2e63 0063 0000 0000 0000               rec.c.......

2300f3a0 <__mprec_bigtens>:
2300f3a0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
2300f3b0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
2300f3c0:	bf3c 7f73 4fdd 7515                         <.s..O.u

2300f3c8 <__mprec_tens>:
2300f3c8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
2300f3d8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
2300f3e8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
2300f3f8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
2300f408:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
2300f418:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
2300f428:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
2300f438:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
2300f448:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
2300f458:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
2300f468:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
2300f478:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
2300f488:	9db4 79d9 7843 44ea                         ...yCx.D

2300f490 <p05.0>:
2300f490:	0005 0000 0019 0000 007d 0000 2d23 2b30     ........}...#-0+
2300f4a0:	0020 0000 6c68 004c 6665 4567 4746 0000      ...hlL.efgEFG..
2300f4b0:	202c 7566 636e 6974 6e6f 203a 0000 0000     , function: ....
2300f4c0:	7361 6573 7472 6f69 206e 2522 2273 6620     assertion "%s" f
2300f4d0:	6961 656c 3a64 6620 6c69 2065 2522 2273     ailed: file "%s"
2300f4e0:	202c 696c 656e 2520 2564 2573 0a73 0000     , line %d%s%s...

2300f4f0 <_ctype_>:
2300f4f0:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
2300f500:	2020 2020 2020 2020 2020 2020 2020 2020                     
2300f510:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
2300f520:	0410 0404 0404 0404 0404 1004 1010 1010     ................
2300f530:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
2300f540:	0101 0101 0101 0101 0101 0101 1010 1010     ................
2300f550:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
2300f560:	0202 0202 0202 0202 0202 0202 1010 1010     ................
2300f570:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
2300f5f4:	6552 6461 4420 5441 2041 6150 6b63 7465     Read DATA Packet
2300f604:	6620 6961 656c 0d64 000a 0000 6d6d 6568      failed.....mmhe
2300f614:	7061 6d20 6c61 6f6c 2063 7265 6f72 3a72     ap malloc error:
2300f624:	7264 5f76 6d6d 6568 7061 252c 0d64 000a     drv_mmheap,%d...
2300f634:	6d6d 6568 7061 6d20 6c61 6f6c 2063 6166     mmheap malloc fa
2300f644:	6c69 643a 7672 6d5f 686d 6165 2c70 6425     il:drv_mmheap,%d
2300f654:	0a0d 0000 6e55 6168 646e 656c 2064 4443     ....Unhandled CD
2300f664:	2043 6c43 7361 2073 5262 7165 6575 7473     C Class bRequest
2300f674:	3020 2578 3230 0d78 000a 0000 5355 2042      0x%02x.....USB 
2300f684:	7277 7469 2065 6164 6174 6620 6961 656c     write data faile
2300f694:	0d64 000a 5355 2042 7277 7469 2065 6c7a     d...USB write zl
2300f6a4:	2070 6166 6c69 6465 0a0d 0000 6572 6461     p failed....read
2300f6b4:	4d20 2053 534f 3220 302e 6420 7365 7263      MS OS 2.0 descr
2300f6c4:	7069 6f74 2072 7473 6972 676e 0a0d 0000     iptor string....
2300f6d4:	6572 6461 4220 534f 6420 7365 7263 7069     read BOS descrip
2300f6e4:	6f74 2072 7473 6972 676e 0a0d 0000 0000     tor string......
2300f6f4:	6544 6976 6563 6e20 746f 6320 6e6f 6966     Device not confi
2300f704:	7567 6572 2064 202d 6e69 6176 696c 2064     gured - invalid 
2300f714:	6f63 666e 6769 7275 7461 6f69 0d6e 000a     configuration...
2300f724:	704f 6e65 6520 646e 6f70 6e69 3a74 7830     Open endpoint:0x
2300f734:	7825 7420 7079 3a65 7525 6d20 7370 253a     %x type:%u mps:%
2300f744:	0d75 000a 6c49 656c 6167 206c 6564 6976     u...Illegal devi
2300f754:	6563 7220 7165 3020 2578 3230 0d78 000a     ce req 0x%02x...
2300f764:	6c43 736f 2065 6e65 7064 696f 746e 303a     Close endpoint:0
2300f774:	2578 2078 7974 6570 253a 0d75 000a 0000     x%x type:%u.....
2300f784:	6c49 656c 6167 206c 6e69 6574 6672 6361     Illegal interfac
2300f794:	2065 6572 2071 7830 3025 7832 0a0d 0000     e req 0x%02x....
2300f7a4:	7065 253a 2078 6c63 6165 2072 6168 746c     ep:%x clear halt
2300f7b4:	0a0d 0000 7065 253a 2078 6573 2074 6168     ....ep:%x set ha
2300f7c4:	746c 0a0d 0000 0000 6c49 656c 6167 206c     lt......Illegal 
2300f7d4:	7065 7220 7165 3020 2578 3230 0d78 000a     ep req 0x%02x...
2300f7e4:	6148 646e 656c 2072 7245 6f72 2072 6425     Handler Error %d
2300f7f4:	0a0d 0000 6553 7574 3a70 6220 526d 7165     ....Setup: bmReq
2300f804:	6575 7473 7954 6570 3020 2578 3230 2c78     uestType 0x%02x,
2300f814:	6220 6552 7571 7365 2074 7830 3025 7832      bRequest 0x%02x
2300f824:	202c 5677 6c61 6575 3020 2578 3430 2c78     , wValue 0x%04x,
2300f834:	7720 6e49 6564 2078 7830 3025 7834 202c      wIndex 0x%04x, 
2300f844:	4c77 6e65 7467 2068 7830 3025 7834 0a0d     wLength 0x%04x..
2300f854:	0000 0000 6567 2074 6f43 706d 7461 4920     ....get Compat I
2300f864:	0d44 000a 6567 2074 6f43 706d 7461 6920     D...get Compat i
2300f874:	2064 7270 706f 7265 6974 7365 0a0d 0000     d properties....
2300f884:	6e75 6e6b 776f 206e 6576 646e 726f 6320     unknown vendor c
2300f894:	646f 0d65 000a 0000 4547 2054 534d 4f20     ode.....GET MS O
2300f8a4:	2053 2e32 2030 6544 6373 6972 7470 726f     S 2.0 Descriptor
2300f8b4:	0a0d 0000 6564 6373 6972 7470 726f 3c20     ....descriptor <
2300f8c4:	7974 6570 253a 2c78 6e69 6564 3a78 7825     type:%x,index:%x
2300f8d4:	203e 6f6e 2074 6f66 6e75 2164 0a0d 0000     > not found!....
2300f8e4:	6552 6461 5320 7465 7075 5020 6361 656b     Read Setup Packe
2300f8f4:	2074 6166 6c69 6465 0a0d 0000 6552 7571     t failed....Requ
2300f904:	7365 2074 7562 6666 7265 7420 6f6f 7320     est buffer too s
2300f914:	616d 6c6c 0a0d 0000 7375 6462 735f 7465     mall....usbd_set
2300f924:	7075 725f 7165 6575 7473 685f 6e61 6c64     up_request_handl
2300f934:	7265 6620 6961 656c 0d64 000a 7375 6462     er failed...usbd
2300f944:	735f 7465 7075 725f 7165 6575 7473 685f     _setup_request_h
2300f954:	6e61 6c64 7265 2031 6166 6c69 6465 0a0d     andler1 failed..
2300f964:	0000 0000 7065 5f30 6164 6174 625f 6675     ....ep0_data_buf
2300f974:	725f 7365 6469 6575 6920 2073 6f6e 2074     _residue is not 
2300f984:	657a 6f72 0a0d 0000 5355 2042 6e75 6e6b     zero....USB unkn
2300f994:	776f 206e 7665 6e65 3a74 2520 0d64 000a     own event: %d...
2300f9a4:	6873 6c65 206c 6f63 6d6d 6e61 7364 6c20     shell commands l
2300f9b4:	7369 3a74 0a0d 0000 5f5f 6d63 5f64 0000     ist:....__cmd_..
2300f9c4:	7325 0a0d 0000 0000 6f62 6675 6166 6f6c     %s......bouffalo
2300f9d4:	616c 2062 0000 0000 5b1b 4b32 000d 0000     lab .....[2K....
2300f9e4:	7325 0000 7277 7469 2065 656d 6f6d 7972     %s..write memory
2300f9f4:	203a 7830 3234 3030 3030 3030 3020 6178     : 0x42000000 0xa
2300fa04:	6362 2064 3031 0a0d 0000 0000 6572 6461     bcd 10......read
2300fa14:	6d20 6d65 726f 3a79 3020 3478 3032 3030      memory: 0x42000
2300fa24:	3030 2030 3031 0a0d 0000 0000 7830 3025     000 10......0x%0
2300fa34:	7838 0a0d 0000 0000 6f54 206f 616d 796e     8x......Too many
2300fa44:	6120 6772 2073 2021 6557 6f20 6c6e 2079      args ! We only 
2300fa54:	7355 3a65 0a0d 0000 7325 0020 7325 203a     Use:....%s .%s: 
2300fa64:	6f63 6d6d 6e61 2064 6f6e 2074 6f66 6e75     command not foun
2300fa74:	2e64 0a0d 0000 0000 0008 0000 6325 0000     d...........%c..
2300fa84:	2508 2073 0820 0000 2008 0008               .%s  .... ..

2300fa90 <__fsym___cmd_help_name>:
2300fa90:	5f5f 6d63 5f64 6568 706c 0000               __cmd_help..

2300fa9c <__fsym___cmd_memtrace_name>:
2300fa9c:	5f5f 6d63 5f64 656d 746d 6172 6563 0000     __cmd_memtrace..

2300faac <__clz_tab>:
2300faac:	0100 0202 0303 0303 0404 0404 0404 0404     ................
2300fabc:	0505 0505 0505 0505 0505 0505 0505 0505     ................
2300facc:	0606 0606 0606 0606 0606 0606 0606 0606     ................
2300fadc:	0606 0606 0606 0606 0606 0606 0606 0606     ................
2300faec:	0707 0707 0707 0707 0707 0707 0707 0707     ................
2300fafc:	0707 0707 0707 0707 0707 0707 0707 0707     ................
2300fb0c:	0707 0707 0707 0707 0707 0707 0707 0707     ................
2300fb1c:	0707 0707 0707 0707 0707 0707 0707 0707     ................
2300fb2c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fb3c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fb4c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fb5c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fb6c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fb7c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fb8c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fb9c:	0808 0808 0808 0808 0808 0808 0808 0808     ................
2300fbac:	1824 ffff 1a36 ffff 1820 ffff 1a36 ffff     $...6... ...6...
2300fbbc:	1a26 ffff 1a36 ffff 1820 ffff 1828 ffff     &...6... ...(...
2300fbcc:	1828 ffff 1a26 ffff 1820 ffff 1804 ffff     (...&... .......
2300fbdc:	1804 ffff 1804 ffff 1832 ffff 1fc8 ffff     ........2.......
2300fbec:	1fc8 ffff 1fe0 ffff 1fc2 ffff 1fc2 ffff     ................
2300fbfc:	1dda ffff 1fe0 ffff 1fc2 ffff 1dda ffff     ................
2300fc0c:	1fc2 ffff 1fe0 ffff 1fc0 ffff 1fc0 ffff     ................
2300fc1c:	1fc0 ffff 21a2 ffff                         .....!..

2300fc24 <CSWTCH.20>:
2300fc24:	0200 0001 ffff ffff ffff 7fef 0000 0000     ................
2300fc34:	0000 3ff8 4361 636f 87a7 3fd2 c8b3 8b60     ...?aCoc...?..`.
2300fc44:	8a28 3fc6 79fb 509f 4413 3fd3 0000 0000     (..?.y.P.D.?....
2300fc54:	0000 3ff0 0000 0000 0000 4024 0000 0000     ...?......$@....
2300fc64:	0000 401c 0000 0000 0000 4014 0000 0000     ...@.......@....
2300fc74:	0000 3fe0                                   ...?

2300fc78 <_global_impure_ptr>:
2300fc78:	63d8 4201                                   .c.B

Disassembly of section .itcm_region:

42014000 <cpu_global_irq_enable>:

volatile uint32_t nesting = 0;

void ATTR_TCM_SECTION cpu_global_irq_enable(void)
{
    nesting--;
42014000:	420177b7          	lui	a5,0x42017
42014004:	02878793          	addi	a5,a5,40 # 42017028 <nesting>
42014008:	4398                	lw	a4,0(a5)
4201400a:	177d                	addi	a4,a4,-1
4201400c:	c398                	sw	a4,0(a5)
    if (nesting == 0) {
4201400e:	439c                	lw	a5,0(a5)
42014010:	e399                	bnez	a5,42014016 <cpu_global_irq_enable+0x16>
42014012:	30046073          	csrsi	mstatus,8
        __enable_irq();
    }
}
42014016:	8082                	ret

42014018 <cpu_global_irq_disable>:
    __ASM volatile("csrc mstatus, 8");
42014018:	30047073          	csrci	mstatus,8

void ATTR_TCM_SECTION cpu_global_irq_disable(void)
{
    __disable_irq();
    nesting++;
4201401c:	420177b7          	lui	a5,0x42017
42014020:	02878793          	addi	a5,a5,40 # 42017028 <nesting>
42014024:	4398                	lw	a4,0(a5)
42014026:	0705                	addi	a4,a4,1
42014028:	c398                	sw	a4,0(a5)
}
4201402a:	8082                	ret

4201402c <flash_init>:
 * @brief multi flash adapter
 *
 * @return BL_Err_Type
 */
BL_Err_Type ATTR_TCM_SECTION flash_init(void)
{
4201402c:	7179                	addi	sp,sp,-48
4201402e:	d606                	sw	ra,44(sp)
42014030:	d422                	sw	s0,40(sp)
42014032:	d226                	sw	s1,36(sp)
42014034:	d04a                	sw	s2,32(sp)
42014036:	ce4e                	sw	s3,28(sp)
    BL_Err_Type ret = ERROR;
    uint8_t clkDelay = 1;
    uint8_t clkInvert = 1;
    uint32_t jedec_id = 0;
42014038:	c202                	sw	zero,4(sp)

    cpu_global_irq_disable();
4201403a:	3ff9                	jal	42014018 <cpu_global_irq_disable>
    L1C_Cache_Flush_Ext();
4201403c:	2919                	jal	42014452 <L1C_Cache_Flush_Ext>
    SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext(0, &g_flash_cfg);
4201403e:	1ac18593          	addi	a1,gp,428 # 420169ac <g_flash_cfg>
42014042:	4501                	li	a0,0
42014044:	21d5                	jal	42014528 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext>
    L1C_Cache_Flush_Ext();
42014046:	2131                	jal	42014452 <L1C_Cache_Flush_Ext>
    cpu_global_irq_enable();
42014048:	3f65                	jal	42014000 <cpu_global_irq_enable>
    SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext(0, &g_flash_cfg);
4201404a:	1ac18493          	addi	s1,gp,428 # 420169ac <g_flash_cfg>
    if (g_flash_cfg.mid != 0xff) {
4201404e:	00d4c703          	lbu	a4,13(s1)
42014052:	0ff00793          	li	a5,255
42014056:	4901                	li	s2,0
42014058:	00f70a63          	beq	a4,a5,4201406c <flash_init+0x40>
#endif
    g_flash_cfg.clkDelay = clkDelay;
    g_flash_cfg.clkInvert = clkInvert;

    return ret;
}
4201405c:	50b2                	lw	ra,44(sp)
4201405e:	5422                	lw	s0,40(sp)
42014060:	5492                	lw	s1,36(sp)
42014062:	49f2                	lw	s3,28(sp)
42014064:	854a                	mv	a0,s2
42014066:	5902                	lw	s2,32(sp)
42014068:	6145                	addi	sp,sp,48
4201406a:	8082                	ret
    g_flash_cfg.ioMode = g_flash_cfg.ioMode & 0x0f;
4201406c:	0004c783          	lbu	a5,0(s1)
    clkDelay = g_flash_cfg.clkDelay;
42014070:	0024d983          	lhu	s3,2(s1)
    uint32_t jid = 0;
42014074:	c402                	sw	zero,8(sp)
    g_flash_cfg.ioMode = g_flash_cfg.ioMode & 0x0f;
42014076:	8bbd                	andi	a5,a5,15
42014078:	00f48023          	sb	a5,0(s1)
    uint32_t offset = 0;
4201407c:	c602                	sw	zero,12(sp)
    cpu_global_irq_disable();
4201407e:	3f69                	jal	42014018 <cpu_global_irq_disable>
    XIP_SFlash_Opt_Enter();
42014080:	239d                	jal	420145e6 <XIP_SFlash_Opt_Enter>
    XIP_SFlash_State_Save(p_flash_cfg, &offset);
42014082:	006c                	addi	a1,sp,12
42014084:	1ac18513          	addi	a0,gp,428 # 420169ac <g_flash_cfg>
42014088:	2125                	jal	420144b0 <XIP_SFlash_State_Save>
    SFlash_GetJedecId(p_flash_cfg, (uint8_t *)&jid);
4201408a:	002c                	addi	a1,sp,8
4201408c:	1ac18513          	addi	a0,gp,428 # 420169ac <g_flash_cfg>
42014090:	21a1                	jal	420144d8 <SFlash_GetJedecId>
    arch_memcpy(jedec_id, (uint8_t *)&jid, 3);
42014092:	460d                	li	a2,3
42014094:	002c                	addi	a1,sp,8
42014096:	0048                	addi	a0,sp,4
42014098:	26dd                	jal	4201447e <arch_memcpy>
    jid &= 0xFFFFFF;
4201409a:	4522                	lw	a0,8(sp)
    g_jedec_id = jid;
4201409c:	420177b7          	lui	a5,0x42017
    ret = SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext(jid, p_flash_cfg);
420140a0:	1ac18593          	addi	a1,gp,428 # 420169ac <g_flash_cfg>
    jid &= 0xFFFFFF;
420140a4:	0522                	slli	a0,a0,0x8
420140a6:	8121                	srli	a0,a0,0x8
420140a8:	c42a                	sw	a0,8(sp)
    g_jedec_id = jid;
420140aa:	02a7a623          	sw	a0,44(a5) # 4201702c <g_jedec_id>
    ret = SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext(jid, p_flash_cfg);
420140ae:	29ad                	jal	42014528 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext>
420140b0:	892a                	mv	s2,a0
    if (ret == SUCCESS) {
420140b2:	c53d                	beqz	a0,42014120 <flash_init+0xf4>
    if ((p_flash_cfg->ioMode & 0x0f) == SF_CTRL_QO_MODE || (p_flash_cfg->ioMode & 0x0f) == SF_CTRL_QIO_MODE) {
420140b4:	0004c783          	lbu	a5,0(s1)
420140b8:	00f7f713          	andi	a4,a5,15
420140bc:	1779                	addi	a4,a4,-2
420140be:	0fd77713          	andi	a4,a4,253
420140c2:	e711                	bnez	a4,420140ce <flash_init+0xa2>
        SFlash_Qspi_Enable(p_flash_cfg);
420140c4:	1ac18513          	addi	a0,gp,428 # 420169ac <g_flash_cfg>
420140c8:	2119                	jal	420144ce <SFlash_Qspi_Enable>
    if (((p_flash_cfg->ioMode >> 4) & 0x01) == 1) {
420140ca:	0004c783          	lbu	a5,0(s1)
420140ce:	8391                	srli	a5,a5,0x4
420140d0:	8b85                	andi	a5,a5,1
420140d2:	e3a9                	bnez	a5,42014114 <flash_init+0xe8>
        L1C_Set_Wrap(ENABLE);
420140d4:	4505                	li	a0,1
420140d6:	2105                	jal	420144f6 <L1C_Set_Wrap>
        if ((p_flash_cfg->ioMode & 0x0f) == SF_CTRL_QO_MODE || (p_flash_cfg->ioMode & 0x0f) == SF_CTRL_QIO_MODE) {
420140d8:	0004c583          	lbu	a1,0(s1)
420140dc:	89bd                	andi	a1,a1,15
420140de:	ffe58793          	addi	a5,a1,-2
420140e2:	0fd7f793          	andi	a5,a5,253
420140e6:	e799                	bnez	a5,420140f4 <flash_init+0xc8>
            SFlash_SetBurstWrap(p_flash_cfg);
420140e8:	1ac18513          	addi	a0,gp,428 # 420169ac <g_flash_cfg>
420140ec:	2edd                	jal	420144e2 <SFlash_SetBurstWrap>
    XIP_SFlash_State_Restore(p_flash_cfg, p_flash_cfg->ioMode & 0x0f, offset);
420140ee:	0004c583          	lbu	a1,0(s1)
420140f2:	89bd                	andi	a1,a1,15
420140f4:	4632                	lw	a2,12(sp)
420140f6:	1ac18513          	addi	a0,gp,428 # 420169ac <g_flash_cfg>
420140fa:	26c1                	jal	420144ba <XIP_SFlash_State_Restore>
    XIP_SFlash_Opt_Exit();
420140fc:	2319                	jal	42014602 <XIP_SFlash_Opt_Exit>
    cpu_global_irq_enable();
420140fe:	3709                	jal	42014000 <cpu_global_irq_enable>
}
42014100:	50b2                	lw	ra,44(sp)
42014102:	5422                	lw	s0,40(sp)
    g_flash_cfg.clkDelay = clkDelay;
42014104:	01349123          	sh	s3,2(s1)
}
42014108:	854a                	mv	a0,s2
4201410a:	5492                	lw	s1,36(sp)
4201410c:	5902                	lw	s2,32(sp)
4201410e:	49f2                	lw	s3,28(sp)
42014110:	6145                	addi	sp,sp,48
42014112:	8082                	ret
        L1C_Set_Wrap(DISABLE);
42014114:	4501                	li	a0,0
42014116:	26c5                	jal	420144f6 <L1C_Set_Wrap>
    XIP_SFlash_State_Restore(p_flash_cfg, p_flash_cfg->ioMode & 0x0f, offset);
42014118:	0004c583          	lbu	a1,0(s1)
4201411c:	89bd                	andi	a1,a1,15
4201411e:	bfd9                	j	420140f4 <flash_init+0xc8>
        p_flash_cfg->mid = (jid & 0xff);
42014120:	47a2                	lw	a5,8(sp)
42014122:	00f486a3          	sb	a5,13(s1)
42014126:	b779                	j	420140b4 <flash_init+0x88>

42014128 <GLB_GPIO_Init>:
    uint8_t gpioPin = cfg->gpioPin;
42014128:	00054703          	lbu	a4,0(a0)
    pOut = (uint32_t *)(GLB_BASE + GLB_GPIO_OUTPUT_EN_OFFSET + ((gpioPin >> 5) << 2));
4201412c:	40000837          	lui	a6,0x40000
42014130:	19080693          	addi	a3,a6,400 # 40000190 <__dtcm_load_addr+0x1cfefa10>
42014134:	00575793          	srli	a5,a4,0x5
42014138:	078a                	slli	a5,a5,0x2
4201413a:	97b6                	add	a5,a5,a3
    tmpOut = *pOut;
4201413c:	438c                	lw	a1,0(a5)
    tmpOut &= (~(1 << pos));
4201413e:	4685                	li	a3,1
42014140:	00e69eb3          	sll	t4,a3,a4
42014144:	fffece13          	not	t3,t4
42014148:	00be75b3          	and	a1,t3,a1
    if (gpioPin >= 23 && gpioPin <= 28) {
4201414c:	fe970313          	addi	t1,a4,-23
    *pOut = tmpOut;
42014150:	c38c                	sw	a1,0(a5)
    if (gpioPin >= 23 && gpioPin <= 28) {
42014152:	0ff37f13          	zext.b	t5,t1
42014156:	4895                	li	a7,5
42014158:	863a                	mv	a2,a4
4201415a:	01e8ea63          	bltu	a7,t5,4201416e <GLB_GPIO_Init+0x46>
        if ((BL_RD_REG(GLB_BASE, GLB_GPIO_USE_PSRAM__IO) & (1 << (gpioPin - 23))) > 0) {
4201415e:	08882803          	lw	a6,136(a6)
42014162:	006696b3          	sll	a3,a3,t1
42014166:	0106f6b3          	and	a3,a3,a6
4201416a:	12069063          	bnez	a3,4201428a <GLB_GPIO_Init+0x162>
    tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + realPin / 2 * 4);
4201416e:	00165693          	srli	a3,a2,0x1
42014172:	00269813          	slli	a6,a3,0x2
42014176:	400006b7          	lui	a3,0x40000
4201417a:	10068693          	addi	a3,a3,256 # 40000100 <__dtcm_load_addr+0x1cfef980>
4201417e:	96c2                	add	a3,a3,a6
42014180:	0006a283          	lw	t0,0(a3)
    if (realPin % 2 == 0) {
42014184:	8a05                	andi	a2,a2,1
        if (cfg->gpioMode != GPIO_MODE_ANALOG) {
42014186:	00254f83          	lbu	t6,2(a0)
    if (realPin % 2 == 0) {
4201418a:	10061563          	bnez	a2,42014294 <GLB_GPIO_Init+0x16c>
        if (cfg->gpioMode != GPIO_MODE_ANALOG) {
4201418e:	460d                	li	a2,3
            tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_GPIO_0_PD);
42014190:	fce2f893          	andi	a7,t0,-50
        if (cfg->gpioMode != GPIO_MODE_ANALOG) {
42014194:	02cf8663          	beq	t6,a2,420141c0 <GLB_GPIO_Init+0x98>
            if (cfg->gpioMode == GPIO_MODE_OUTPUT) {
42014198:	4605                	li	a2,1
                tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_GPIO_0_IE);
4201419a:	0012e893          	ori	a7,t0,1
            if (cfg->gpioMode == GPIO_MODE_OUTPUT) {
4201419e:	00cf9663          	bne	t6,a2,420141aa <GLB_GPIO_Init+0x82>
                tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_GPIO_0_IE);
420141a2:	ffe2f893          	andi	a7,t0,-2
                tmpOut |= (1 << pos);
420141a6:	01d5e5b3          	or	a1,a1,t4
            if (cfg->pullType == GPIO_PULL_UP) {
420141aa:	00354603          	lbu	a2,3(a0)
            tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_GPIO_0_PD);
420141ae:	fcf8f893          	andi	a7,a7,-49
            if (cfg->pullType == GPIO_PULL_UP) {
420141b2:	16060963          	beqz	a2,42014324 <GLB_GPIO_Init+0x1fc>
            } else if (cfg->pullType == GPIO_PULL_DOWN) {
420141b6:	4805                	li	a6,1
420141b8:	01061463          	bne	a2,a6,420141c0 <GLB_GPIO_Init+0x98>
                tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_GPIO_0_PD);
420141bc:	0208e893          	ori	a7,a7,32
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_DRV, cfg->drive);
420141c0:	00454283          	lbu	t0,4(a0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_SMT, cfg->smtCtrl);
420141c4:	00554803          	lbu	a6,5(a0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_DRV, cfg->drive);
420141c8:	ff18f893          	andi	a7,a7,-15
420141cc:	028a                	slli	t0,t0,0x2
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_SMT, cfg->smtCtrl);
420141ce:	0806                	slli	a6,a6,0x1
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_FUNC_SEL, cfg->gpioFun);
420141d0:	00154603          	lbu	a2,1(a0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_SMT, cfg->smtCtrl);
420141d4:	0058e8b3          	or	a7,a7,t0
420141d8:	011868b3          	or	a7,a6,a7
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_FUNC_SEL, cfg->gpioFun);
420141dc:	7879                	lui	a6,0xffffe
420141de:	0ff80813          	addi	a6,a6,255 # ffffe0ff <__HeapLimit+0xbdfce0ff>
420141e2:	0108f8b3          	and	a7,a7,a6
420141e6:	0622                	slli	a2,a2,0x8
420141e8:	01166633          	or	a2,a2,a7
    BL_WR_WORD(GLB_BASE + GLB_GPIO_OFFSET + realPin / 2 * 4, tmpVal);
420141ec:	c290                	sw	a2,0(a3)
    if (gpioPin >= 9 && gpioPin <= 13) {
420141ee:	ff770693          	addi	a3,a4,-9
    *pOut = tmpOut;
420141f2:	c38c                	sw	a1,0(a5)
    if (gpioPin >= 9 && gpioPin <= 13) {
420141f4:	4611                	li	a2,4
420141f6:	0ff6f593          	zext.b	a1,a3
420141fa:	02b66d63          	bltu	a2,a1,42014234 <GLB_GPIO_Init+0x10c>
        tmpVal = BL_RD_REG(HBN_BASE, HBN_IRQ_MODE);
420141fe:	4000f637          	lui	a2,0x4000f
42014202:	4a4c                	lw	a1,20(a2)
                aonPadIeSmt &= ~(1 << (gpioPin - 9));
42014204:	4885                	li	a7,1
        if (cfg->gpioMode != GPIO_MODE_ANALOG) {
42014206:	460d                	li	a2,3
        uint32_t aonPadIeSmt = BL_GET_REG_BITS_VAL(tmpVal, HBN_REG_AON_PAD_IE_SMT);
42014208:	0085d813          	srli	a6,a1,0x8
4201420c:	01f87813          	andi	a6,a6,31
                aonPadIeSmt &= ~(1 << (gpioPin - 9));
42014210:	00d896b3          	sll	a3,a7,a3
        if (cfg->gpioMode != GPIO_MODE_ANALOG) {
42014214:	0ecf8e63          	beq	t6,a2,42014310 <GLB_GPIO_Init+0x1e8>
                aonPadIeSmt |= (1 << (gpioPin - 9));
42014218:	0106e633          	or	a2,a3,a6
            if (cfg->gpioMode == GPIO_MODE_OUTPUT) {
4201421c:	0f1f8a63          	beq	t6,a7,42014310 <GLB_GPIO_Init+0x1e8>
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_REG_AON_PAD_IE_SMT, aonPadIeSmt);
42014220:	76f9                	lui	a3,0xffffe
42014222:	0ff68693          	addi	a3,a3,255 # ffffe0ff <__HeapLimit+0xbdfce0ff>
42014226:	8df5                	and	a1,a1,a3
42014228:	00861693          	slli	a3,a2,0x8
4201422c:	8ecd                	or	a3,a3,a1
        BL_WR_REG(HBN_BASE, HBN_IRQ_MODE, tmpVal);
4201422e:	4000f637          	lui	a2,0x4000f
42014232:	ca54                	sw	a3,20(a2)
    if (gpioPin >= 23 && gpioPin <= 28) {
42014234:	4695                	li	a3,5
42014236:	05e6e863          	bltu	a3,t5,42014286 <GLB_GPIO_Init+0x15e>
        if ((BL_RD_REG(GLB_BASE, GLB_GPIO_USE_PSRAM__IO) & (1 << (gpioPin - 23))) > 0) {
4201423a:	40000637          	lui	a2,0x40000
4201423e:	08862583          	lw	a1,136(a2) # 40000088 <__dtcm_load_addr+0x1cfef908>
42014242:	4685                	li	a3,1
42014244:	00669333          	sll	t1,a3,t1
42014248:	00b37333          	and	t1,t1,a1
4201424c:	02030d63          	beqz	t1,42014286 <GLB_GPIO_Init+0x15e>
            tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4);
42014250:	00175693          	srli	a3,a4,0x1
42014254:	10060613          	addi	a2,a2,256
42014258:	068a                	slli	a3,a3,0x2
4201425a:	96b2                	add	a3,a3,a2
4201425c:	428c                	lw	a1,0(a3)
            if (gpioPin % 2 == 0) {
4201425e:	8b05                	andi	a4,a4,1
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_FUNC_SEL, cfg->gpioFun);
42014260:	00154603          	lbu	a2,1(a0)
            if (gpioPin % 2 == 0) {
42014264:	c379                	beqz	a4,4201432a <GLB_GPIO_Init+0x202>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_FUNC_SEL, cfg->gpioFun);
42014266:	e1000737          	lui	a4,0xe1000
4201426a:	177d                	addi	a4,a4,-1
4201426c:	8df9                	and	a1,a1,a4
4201426e:	01861713          	slli	a4,a2,0x18
42014272:	8f4d                	or	a4,a4,a1
            BL_WR_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4, tmpVal);
42014274:	c298                	sw	a4,0(a3)
            tmpOut = *pOut;
42014276:	4394                	lw	a3,0(a5)
                if (cfg->gpioMode == GPIO_MODE_OUTPUT) {
42014278:	4705                	li	a4,1
            tmpOut &= (~(1 << pos));
4201427a:	00de7e33          	and	t3,t3,a3
                if (cfg->gpioMode == GPIO_MODE_OUTPUT) {
4201427e:	0aef8e63          	beq	t6,a4,4201433a <GLB_GPIO_Init+0x212>
            *pOut = tmpOut;
42014282:	01c7a023          	sw	t3,0(a5)
}
42014286:	4501                	li	a0,0
42014288:	8082                	ret
            realPin += 9;
4201428a:	00970613          	addi	a2,a4,9 # e1000009 <__HeapLimit+0x9efd0009>
4201428e:	0ff67613          	zext.b	a2,a2
42014292:	bdf1                	j	4201416e <GLB_GPIO_Init+0x46>
        if (cfg->gpioMode != GPIO_MODE_ANALOG) {
42014294:	460d                	li	a2,3
42014296:	0acf8763          	beq	t6,a2,42014344 <GLB_GPIO_Init+0x21c>
                tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_GPIO_1_IE);
4201429a:	6841                	lui	a6,0x10
            if (cfg->gpioMode == GPIO_MODE_OUTPUT) {
4201429c:	4605                	li	a2,1
                tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_GPIO_1_IE);
4201429e:	0102e833          	or	a6,t0,a6
            if (cfg->gpioMode == GPIO_MODE_OUTPUT) {
420142a2:	00cf9863          	bne	t6,a2,420142b2 <GLB_GPIO_Init+0x18a>
                tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_GPIO_1_IE);
420142a6:	7841                	lui	a6,0xffff0
420142a8:	187d                	addi	a6,a6,-1
420142aa:	0102f833          	and	a6,t0,a6
                tmpOut |= (1 << pos);
420142ae:	01d5e5b3          	or	a1,a1,t4
            if (cfg->pullType == GPIO_PULL_UP) {
420142b2:	00354883          	lbu	a7,3(a0)
            tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_GPIO_1_PD);
420142b6:	ffd00637          	lui	a2,0xffd00
420142ba:	167d                	addi	a2,a2,-1
420142bc:	00c87833          	and	a6,a6,a2
            if (cfg->pullType == GPIO_PULL_UP) {
420142c0:	04088d63          	beqz	a7,4201431a <GLB_GPIO_Init+0x1f2>
            } else if (cfg->pullType == GPIO_PULL_DOWN) {
420142c4:	4605                	li	a2,1
420142c6:	00c89663          	bne	a7,a2,420142d2 <GLB_GPIO_Init+0x1aa>
                tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_GPIO_1_PD);
420142ca:	00200637          	lui	a2,0x200
420142ce:	00c86833          	or	a6,a6,a2
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_DRV, cfg->drive);
420142d2:	00454283          	lbu	t0,4(a0)
420142d6:	fff40637          	lui	a2,0xfff40
420142da:	167d                	addi	a2,a2,-1
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_SMT, cfg->smtCtrl);
420142dc:	00554883          	lbu	a7,5(a0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_DRV, cfg->drive);
420142e0:	00c87833          	and	a6,a6,a2
420142e4:	02ca                	slli	t0,t0,0x12
420142e6:	0102e833          	or	a6,t0,a6
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_SMT, cfg->smtCtrl);
420142ea:	7281                	lui	t0,0xfffe0
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_FUNC_SEL, cfg->gpioFun);
420142ec:	00154603          	lbu	a2,1(a0)
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_SMT, cfg->smtCtrl);
420142f0:	12fd                	addi	t0,t0,-1
420142f2:	005872b3          	and	t0,a6,t0
420142f6:	01189813          	slli	a6,a7,0x11
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_FUNC_SEL, cfg->gpioFun);
420142fa:	e10008b7          	lui	a7,0xe1000
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_SMT, cfg->smtCtrl);
420142fe:	00586833          	or	a6,a6,t0
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_1_FUNC_SEL, cfg->gpioFun);
42014302:	18fd                	addi	a7,a7,-1
42014304:	01187833          	and	a6,a6,a7
42014308:	0662                	slli	a2,a2,0x18
4201430a:	01066633          	or	a2,a2,a6
4201430e:	bdf9                	j	420141ec <GLB_GPIO_Init+0xc4>
            aonPadIeSmt &= ~(1 << (gpioPin - 9));
42014310:	fff6c693          	not	a3,a3
42014314:	0106f633          	and	a2,a3,a6
42014318:	b721                	j	42014220 <GLB_GPIO_Init+0xf8>
                tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_GPIO_1_PU);
4201431a:	00100637          	lui	a2,0x100
4201431e:	00c86833          	or	a6,a6,a2
42014322:	bf45                	j	420142d2 <GLB_GPIO_Init+0x1aa>
                tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_GPIO_0_PU);
42014324:	0108e893          	ori	a7,a7,16
42014328:	bd61                	j	420141c0 <GLB_GPIO_Init+0x98>
                tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_GPIO_0_FUNC_SEL, cfg->gpioFun);
4201432a:	7779                	lui	a4,0xffffe
4201432c:	0ff70713          	addi	a4,a4,255 # ffffe0ff <__HeapLimit+0xbdfce0ff>
42014330:	8df9                	and	a1,a1,a4
42014332:	00861713          	slli	a4,a2,0x8
42014336:	8f4d                	or	a4,a4,a1
42014338:	bf35                	j	42014274 <GLB_GPIO_Init+0x14c>
                    tmpOut |= (1 << pos);
4201433a:	01de6e33          	or	t3,t3,t4
            *pOut = tmpOut;
4201433e:	01c7a023          	sw	t3,0(a5)
42014342:	b791                	j	42014286 <GLB_GPIO_Init+0x15e>
            tmpVal = BL_CLR_REG_BIT(tmpVal, GLB_REG_GPIO_1_PD);
42014344:	ffcf0837          	lui	a6,0xffcf0
42014348:	187d                	addi	a6,a6,-1
4201434a:	0102f833          	and	a6,t0,a6
4201434e:	b751                	j	420142d2 <GLB_GPIO_Init+0x1aa>

42014350 <GLB_GPIO_Set_HZ>:
    if (gpioPin >= 9 && gpioPin <= 13) {
42014350:	ff750693          	addi	a3,a0,-9
42014354:	0ff6f713          	zext.b	a4,a3
42014358:	4791                	li	a5,4
4201435a:	08e7ec63          	bltu	a5,a4,420143f2 <GLB_GPIO_Set_HZ+0xa2>
        tmpVal = BL_RD_REG(HBN_BASE, HBN_IRQ_MODE);
4201435e:	4000f637          	lui	a2,0x4000f
42014362:	4a58                	lw	a4,20(a2)
        aonPadIeSmt &= ~(1 << (gpioPin - 9));
42014364:	4785                	li	a5,1
42014366:	00d797b3          	sll	a5,a5,a3
4201436a:	fff7c793          	not	a5,a5
        aonPadIeSmt = BL_GET_REG_BITS_VAL(tmpVal, HBN_REG_AON_PAD_IE_SMT);
4201436e:	00875693          	srli	a3,a4,0x8
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_REG_AON_PAD_IE_SMT, aonPadIeSmt);
42014372:	8ff5                	and	a5,a5,a3
42014374:	76f9                	lui	a3,0xffffe
42014376:	0ff68693          	addi	a3,a3,255 # ffffe0ff <__HeapLimit+0xbdfce0ff>
4201437a:	8f75                	and	a4,a4,a3
4201437c:	6689                	lui	a3,0x2
4201437e:	07a2                	slli	a5,a5,0x8
42014380:	f0068693          	addi	a3,a3,-256 # 1f00 <StackSize+0xf00>
42014384:	8ff5                	and	a5,a5,a3
42014386:	8fd9                	or	a5,a5,a4
        BL_WR_REG(HBN_BASE, HBN_IRQ_MODE, tmpVal);
42014388:	ca5c                	sw	a5,20(a2)
4201438a:	872a                	mv	a4,a0
    tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + realPin / 2 * 4);
4201438c:	00175793          	srli	a5,a4,0x1
42014390:	400006b7          	lui	a3,0x40000
42014394:	10068693          	addi	a3,a3,256 # 40000100 <__dtcm_load_addr+0x1cfef980>
42014398:	078a                	slli	a5,a5,0x2
4201439a:	97b6                	add	a5,a5,a3
4201439c:	4394                	lw	a3,0(a5)
    if (realPin % 2 == 0) {
4201439e:	8b05                	andi	a4,a4,1
420143a0:	eb49                	bnez	a4,42014432 <GLB_GPIO_Set_HZ+0xe2>
        tmpVal = (tmpVal & 0xffffff00);
420143a2:	f006f693          	andi	a3,a3,-256
    pOut = (uint32_t *)(GLB_BASE + GLB_GPIO_OUTPUT_EN_OFFSET + ((gpioPin >> 5) << 2));
420143a6:	40000637          	lui	a2,0x40000
420143aa:	00555713          	srli	a4,a0,0x5
420143ae:	19060593          	addi	a1,a2,400 # 40000190 <__dtcm_load_addr+0x1cfefa10>
420143b2:	070a                	slli	a4,a4,0x2
    BL_WR_WORD(GLB_BASE + GLB_GPIO_OFFSET + realPin / 2 * 4, tmpVal);
420143b4:	c394                	sw	a3,0(a5)
    pOut = (uint32_t *)(GLB_BASE + GLB_GPIO_OUTPUT_EN_OFFSET + ((gpioPin >> 5) << 2));
420143b6:	972e                	add	a4,a4,a1
    tmpOut = *pOut;
420143b8:	430c                	lw	a1,0(a4)
    tmpOut &= (~(1 << pos));
420143ba:	4785                	li	a5,1
420143bc:	00a797b3          	sll	a5,a5,a0
    tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4);
420143c0:	00155693          	srli	a3,a0,0x1
    tmpOut &= (~(1 << pos));
420143c4:	fff7c793          	not	a5,a5
    tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4);
420143c8:	10060613          	addi	a2,a2,256
    tmpOut &= (~(1 << pos));
420143cc:	8fed                	and	a5,a5,a1
    tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4);
420143ce:	068a                	slli	a3,a3,0x2
    *pOut = tmpOut;
420143d0:	c31c                	sw	a5,0(a4)
    tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4);
420143d2:	96b2                	add	a3,a3,a2
420143d4:	4290                	lw	a2,0(a3)
    if (gpioPin % 2 == 0) {
420143d6:	8905                	andi	a0,a0,1
420143d8:	e135                	bnez	a0,4201443c <GLB_GPIO_Set_HZ+0xec>
        tmpVal = (tmpVal & 0xffff00ff);
420143da:	75c1                	lui	a1,0xffff0
420143dc:	0ff58593          	addi	a1,a1,255 # ffff00ff <__HeapLimit+0xbdfc00ff>
420143e0:	8e6d                	and	a2,a2,a1
        tmpVal |= 0x0B00;
420143e2:	6585                	lui	a1,0x1
420143e4:	b0058593          	addi	a1,a1,-1280 # b00 <__heap_min_size+0x700>
420143e8:	8e4d                	or	a2,a2,a1
    BL_WR_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4, tmpVal);
420143ea:	c290                	sw	a2,0(a3)
    *pOut = tmpOut;
420143ec:	c31c                	sw	a5,0(a4)
}
420143ee:	4501                	li	a0,0
420143f0:	8082                	ret
    if (gpioPin >= 23 && gpioPin <= 28) {
420143f2:	fe950713          	addi	a4,a0,-23
420143f6:	0ff77693          	zext.b	a3,a4
420143fa:	4795                	li	a5,5
420143fc:	04d7e963          	bltu	a5,a3,4201444e <GLB_GPIO_Set_HZ+0xfe>
        if ((BL_RD_REG(GLB_BASE, GLB_GPIO_USE_PSRAM__IO) & (1 << (gpioPin - 23))) > 0) {
42014400:	400007b7          	lui	a5,0x40000
42014404:	0887a683          	lw	a3,136(a5) # 40000088 <__dtcm_load_addr+0x1cfef908>
42014408:	4785                	li	a5,1
4201440a:	00e797b3          	sll	a5,a5,a4
4201440e:	8ff5                	and	a5,a5,a3
42014410:	872a                	mv	a4,a0
42014412:	dfad                	beqz	a5,4201438c <GLB_GPIO_Set_HZ+0x3c>
            realPin += 9;
42014414:	00950713          	addi	a4,a0,9
42014418:	0ff77713          	zext.b	a4,a4
    tmpVal = BL_RD_WORD(GLB_BASE + GLB_GPIO_OFFSET + realPin / 2 * 4);
4201441c:	00175793          	srli	a5,a4,0x1
42014420:	400006b7          	lui	a3,0x40000
42014424:	10068693          	addi	a3,a3,256 # 40000100 <__dtcm_load_addr+0x1cfef980>
42014428:	078a                	slli	a5,a5,0x2
4201442a:	97b6                	add	a5,a5,a3
4201442c:	4394                	lw	a3,0(a5)
    if (realPin % 2 == 0) {
4201442e:	8b05                	andi	a4,a4,1
42014430:	db2d                	beqz	a4,420143a2 <GLB_GPIO_Set_HZ+0x52>
        tmpVal = (tmpVal & 0xff00ffff);
42014432:	ff010737          	lui	a4,0xff010
42014436:	177d                	addi	a4,a4,-1
42014438:	8ef9                	and	a3,a3,a4
4201443a:	b7b5                	j	420143a6 <GLB_GPIO_Set_HZ+0x56>
        tmpVal = (tmpVal & 0x00ffffff);
4201443c:	0622                	slli	a2,a2,0x8
        tmpVal |= (0x0B00 << 16);
4201443e:	0b0005b7          	lui	a1,0xb000
        tmpVal = (tmpVal & 0x00ffffff);
42014442:	8221                	srli	a2,a2,0x8
        tmpVal |= (0x0B00 << 16);
42014444:	8e4d                	or	a2,a2,a1
    BL_WR_WORD(GLB_BASE + GLB_GPIO_OFFSET + gpioPin / 2 * 4, tmpVal);
42014446:	c290                	sw	a2,0(a3)
    *pOut = tmpOut;
42014448:	c31c                	sw	a5,0(a4)
}
4201444a:	4501                	li	a0,0
4201444c:	8082                	ret
4201444e:	872a                	mv	a4,a0
42014450:	bf35                	j	4201438c <GLB_GPIO_Set_HZ+0x3c>

42014452 <L1C_Cache_Flush_Ext>:
BL_Err_Type ATTR_TCM_SECTION L1C_Cache_Flush_Ext(void)
{
    uint32_t tmpVal;

    /* Disable early respone */
    tmpVal = BL_RD_REG(L1C_BASE, L1C_CONFIG);
42014452:	400097b7          	lui	a5,0x40009
42014456:	4388                	lw	a0,0(a5)
{
42014458:	1141                	addi	sp,sp,-16
4201445a:	c606                	sw	ra,12(sp)
    L1C_Cache_Flush((tmpVal >> L1C_WAY_DIS_POS) & 0xf);
4201445c:	8121                	srli	a0,a0,0x8
4201445e:	893d                	andi	a0,a0,15
42014460:	2071                	jal	420144ec <L1C_Cache_Flush>
    __NOP();
42014462:	0001                	nop
    __NOP();
42014464:	0001                	nop
    __NOP();
42014466:	0001                	nop
    __NOP();
42014468:	0001                	nop
    __NOP();
4201446a:	0001                	nop

    return SUCCESS;
}
4201446c:	40b2                	lw	ra,12(sp)
4201446e:	4501                	li	a0,0
42014470:	0141                	addi	sp,sp,16
42014472:	8082                	ret

42014474 <BL702_Delay_MS>:
    RomDriver_BL702_Delay_US(cnt);
}

__ALWAYS_INLINE ATTR_TCM_SECTION void BL702_Delay_MS(uint32_t cnt)
{
    RomDriver_BL702_Delay_MS(cnt);
42014474:	210197b7          	lui	a5,0x21019
42014478:	82c7a783          	lw	a5,-2004(a5) # 2101882c <StackSize+0x2101782c>
4201447c:	8782                	jr	a5

4201447e <arch_memcpy>:
}

__ALWAYS_INLINE ATTR_TCM_SECTION void *BL702_MemCpy(void *dst, const void *src, uint32_t n)
{
    return RomDriver_BL702_MemCpy(dst, src, n);
4201447e:	210197b7          	lui	a5,0x21019
42014482:	8307a783          	lw	a5,-2000(a5) # 21018830 <StackSize+0x21017830>
42014486:	8782                	jr	a5

42014488 <arch_memcpy4>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    uint32_t *
    BL702_MemCpy4(uint32_t *dst, const uint32_t *src, uint32_t n)
{
    return RomDriver_BL702_MemCpy4(dst, src, n);
42014488:	210197b7          	lui	a5,0x21019
4201448c:	8347a783          	lw	a5,-1996(a5) # 21018834 <StackSize+0x21017834>
42014490:	8782                	jr	a5

42014492 <arch_memcpy_fast>:
//     return RomDriver_BL702_MemCpy_Fast(pdst, psrc, n);
// }

__ALWAYS_INLINE ATTR_TCM_SECTION void *ARCH_MemCpy_Fast(void *pdst, const void *psrc, uint32_t n)
{
    return RomDriver_ARCH_MemCpy_Fast(pdst, psrc, n);
42014492:	210197b7          	lui	a5,0x21019
42014496:	83c7a783          	lw	a5,-1988(a5) # 2101883c <StackSize+0x2101783c>
4201449a:	8782                	jr	a5

4201449c <arch_memcmp>:
    return RomDriver_BL702_MemSet4(dst, val, n);
}

__ALWAYS_INLINE ATTR_TCM_SECTION int BL702_MemCmp(const void *s1, const void *s2, uint32_t n)
{
    return RomDriver_BL702_MemCmp(s1, s2, n);
4201449c:	210197b7          	lui	a5,0x21019
420144a0:	8487a783          	lw	a5,-1976(a5) # 21018848 <StackSize+0x21017848>
420144a4:	8782                	jr	a5

420144a6 <BFLB_Soft_CRC32>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    uint32_t
    BFLB_Soft_CRC32(void *dataIn, uint32_t len)
{
    return RomDriver_BFLB_Soft_CRC32(dataIn, len);
420144a6:	210197b7          	lui	a5,0x21019
420144aa:	84c7a783          	lw	a5,-1972(a5) # 2101884c <StackSize+0x2101784c>
420144ae:	8782                	jr	a5

420144b0 <XIP_SFlash_State_Save>:
/******************************************************************************/
__ALWAYS_INLINE ATTR_TCM_SECTION
    BL_Err_Type
    XIP_SFlash_State_Save(SPI_Flash_Cfg_Type *pFlashCfg, uint32_t *offset)
{
    return RomDriver_XIP_SFlash_State_Save(pFlashCfg, offset);
420144b0:	210197b7          	lui	a5,0x21019
420144b4:	9307a783          	lw	a5,-1744(a5) # 21018930 <StackSize+0x21017930>
420144b8:	8782                	jr	a5

420144ba <XIP_SFlash_State_Restore>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    BL_Err_Type
    XIP_SFlash_State_Restore(SPI_Flash_Cfg_Type *pFlashCfg, SF_Ctrl_IO_Type ioMode, uint32_t offset)
{
    return RomDriver_XIP_SFlash_State_Restore(pFlashCfg, ioMode, offset);
420144ba:	210197b7          	lui	a5,0x21019
420144be:	9347a783          	lw	a5,-1740(a5) # 21018934 <StackSize+0x21017934>
420144c2:	8782                	jr	a5

420144c4 <XIP_SFlash_Read_Via_Cache_Need_Lock>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    BL_Err_Type
    XIP_SFlash_Read_Via_Cache_Need_Lock(uint32_t addr, uint8_t *data, uint32_t len)
{
    return RomDriver_XIP_SFlash_Read_Via_Cache_Need_Lock(addr, data, len);
420144c4:	210197b7          	lui	a5,0x21019
420144c8:	9507a783          	lw	a5,-1712(a5) # 21018950 <StackSize+0x21017950>
420144cc:	8782                	jr	a5

420144ce <SFlash_Qspi_Enable>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    BL_Err_Type
    SFlash_Qspi_Enable(SPI_Flash_Cfg_Type *flashCfg)
{
    return RomDriver_SFlash_Qspi_Enable(flashCfg);
420144ce:	210197b7          	lui	a5,0x21019
420144d2:	9807a783          	lw	a5,-1664(a5) # 21018980 <StackSize+0x21017980>
420144d6:	8782                	jr	a5

420144d8 <SFlash_GetJedecId>:
    RomDriver_SFlash_GetUniqueId(data, idLen);
}

__ALWAYS_INLINE ATTR_TCM_SECTION void SFlash_GetJedecId(SPI_Flash_Cfg_Type *flashCfg, uint8_t *data)
{
    RomDriver_SFlash_GetJedecId(flashCfg, data);
420144d8:	210197b7          	lui	a5,0x21019
420144dc:	9a47a783          	lw	a5,-1628(a5) # 210189a4 <StackSize+0x210179a4>
420144e0:	8782                	jr	a5

420144e2 <SFlash_SetBurstWrap>:
    return RomDriver_SFlash_Restore_From_Powerdown(pFlashCfg, flashContRead);
}

__ALWAYS_INLINE ATTR_TCM_SECTION void SFlash_SetBurstWrap(SPI_Flash_Cfg_Type *flashCfg)
{
    RomDriver_SFlash_SetBurstWrap(flashCfg);
420144e2:	210197b7          	lui	a5,0x21019
420144e6:	9b87a783          	lw	a5,-1608(a5) # 210189b8 <StackSize+0x210179b8>
420144ea:	8782                	jr	a5

420144ec <L1C_Cache_Flush>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    BL_Err_Type
    L1C_Cache_Flush(uint8_t wayDisable)
{
    return RomDriver_L1C_Cache_Flush(wayDisable);
420144ec:	210197b7          	lui	a5,0x21019
420144f0:	9e47a783          	lw	a5,-1564(a5) # 210189e4 <StackSize+0x210179e4>
420144f4:	8782                	jr	a5

420144f6 <L1C_Set_Wrap>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    BL_Err_Type
    L1C_Set_Wrap(BL_Fun_Type wrap)
{
    return RomDriver_L1C_Set_Wrap(wrap);
420144f6:	210197b7          	lui	a5,0x21019
420144fa:	9f47a783          	lw	a5,-1548(a5) # 210189f4 <StackSize+0x210179f4>
420144fe:	8782                	jr	a5

42014500 <SF_Ctrl_AES_Enable>:
    RomDriver_SF_Ctrl_AES_Set_IV_BE(region, iv, addrOffset);
}

__ALWAYS_INLINE ATTR_TCM_SECTION void SF_Ctrl_AES_Enable(void)
{
    RomDriver_SF_Ctrl_AES_Enable();
42014500:	210197b7          	lui	a5,0x21019
42014504:	a407a783          	lw	a5,-1472(a5) # 21018a40 <StackSize+0x21017a40>
42014508:	8782                	jr	a5

4201450a <SF_Ctrl_AES_Disable>:
}

__ALWAYS_INLINE ATTR_TCM_SECTION void SF_Ctrl_AES_Disable(void)
{
    RomDriver_SF_Ctrl_AES_Disable();
4201450a:	210197b7          	lui	a5,0x21019
4201450e:	a447a783          	lw	a5,-1468(a5) # 21018a44 <StackSize+0x21017a44>
42014512:	8782                	jr	a5

42014514 <SF_Ctrl_Is_AES_Enable>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    uint8_t
    SF_Ctrl_Is_AES_Enable(void)
{
    return RomDriver_SF_Ctrl_Is_AES_Enable();
42014514:	210197b7          	lui	a5,0x21019
42014518:	a487a783          	lw	a5,-1464(a5) # 21018a48 <StackSize+0x21017a48>
4201451c:	8782                	jr	a5

4201451e <SF_Cfg_Get_Flash_Cfg_Need_Lock>:

__ALWAYS_INLINE ATTR_TCM_SECTION
    BL_Err_Type
    SF_Cfg_Get_Flash_Cfg_Need_Lock(uint32_t flashID, SPI_Flash_Cfg_Type *pFlashCfg)
{
    return RomDriver_SF_Cfg_Get_Flash_Cfg_Need_Lock(flashID, pFlashCfg);
4201451e:	210197b7          	lui	a5,0x21019
42014522:	a747a783          	lw	a5,-1420(a5) # 21018a74 <StackSize+0x21017a74>
42014526:	8782                	jr	a5

42014528 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext>:
BL_Err_Type ATTR_TCM_SECTION SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext(uint32_t flashID, SPI_Flash_Cfg_Type *pFlashCfg)
{
    uint32_t i;
    uint8_t buf[sizeof(SPI_Flash_Cfg_Type) + 8];
    uint32_t crc, *pCrc;
    char flashCfgMagic[] = "FCFG";
42014528:	474647b7          	lui	a5,0x47464
{
4201452c:	7119                	addi	sp,sp,-128
    char flashCfgMagic[] = "FCFG";
4201452e:	34678793          	addi	a5,a5,838 # 47464346 <__HeapLimit+0x5434346>
{
42014532:	daa6                	sw	s1,116(sp)
42014534:	de86                	sw	ra,124(sp)
42014536:	dca2                	sw	s0,120(sp)
    char flashCfgMagic[] = "FCFG";
42014538:	c63e                	sw	a5,12(sp)
4201453a:	00010823          	sb	zero,16(sp)
{
4201453e:	84ae                	mv	s1,a1

    if (flashID == 0) {
42014540:	e11d                	bnez	a0,42014566 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x3e>
        XIP_SFlash_Read_Via_Cache_Need_Lock(8 + BL702_FLASH_XIP_BASE, buf, sizeof(SPI_Flash_Cfg_Type) + 8);
42014542:	23000537          	lui	a0,0x23000
42014546:	05c00613          	li	a2,92
4201454a:	084c                	addi	a1,sp,20
4201454c:	0521                	addi	a0,a0,8
4201454e:	3f9d                	jal	420144c4 <XIP_SFlash_Read_Via_Cache_Need_Lock>

        if (BL702_MemCmp(buf, flashCfgMagic, 4) == 0) {
42014550:	4611                	li	a2,4
42014552:	006c                	addi	a1,sp,12
42014554:	0848                	addi	a0,sp,20
42014556:	3799                	jal	4201449c <arch_memcmp>
42014558:	c92d                	beqz	a0,420145ca <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0xa2>
                return SUCCESS;
            }
        }
    }

    return ERROR;
4201455a:	4505                	li	a0,1
}
4201455c:	50f6                	lw	ra,124(sp)
4201455e:	5466                	lw	s0,120(sp)
42014560:	54d6                	lw	s1,116(sp)
42014562:	6109                	addi	sp,sp,128
42014564:	8082                	ret
42014566:	842a                	mv	s0,a0
        if (SF_Cfg_Get_Flash_Cfg_Need_Lock(flashID, pFlashCfg) == SUCCESS) {
42014568:	3f5d                	jal	4201451e <SF_Cfg_Get_Flash_Cfg_Need_Lock>
4201456a:	e911                	bnez	a0,4201457e <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x56>
            if ((flashID&0xFFFFFF) != 0x134051) {
4201456c:	00841713          	slli	a4,s0,0x8
42014570:	001347b7          	lui	a5,0x134
42014574:	8321                	srli	a4,a4,0x8
42014576:	05178793          	addi	a5,a5,81 # 134051 <StackSize+0x133051>
4201457a:	fef711e3          	bne	a4,a5,4201455c <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x34>
4201457e:	42014837          	lui	a6,0x42014
{
42014582:	001346b7          	lui	a3,0x134
42014586:	70c80813          	addi	a6,a6,1804 # 4201470c <flashInfos>
4201458a:	05168693          	addi	a3,a3,81 # 134051 <StackSize+0x133051>
4201458e:	00c80713          	addi	a4,a6,12
42014592:	4781                	li	a5,0
        for (i = 0; i < sizeof(flashInfos) / sizeof(flashInfos[0]); i++) {
42014594:	4649                	li	a2,18
            if (flashInfos[i].jedecID == flashID) {
42014596:	00d40963          	beq	s0,a3,420145a8 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x80>
        for (i = 0; i < sizeof(flashInfos) / sizeof(flashInfos[0]); i++) {
4201459a:	0785                	addi	a5,a5,1
4201459c:	fac78fe3          	beq	a5,a2,4201455a <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x32>
            if (flashInfos[i].jedecID == flashID) {
420145a0:	4314                	lw	a3,0(a4)
420145a2:	0731                	addi	a4,a4,12
420145a4:	fed41be3          	bne	s0,a3,4201459a <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x72>
                BL702_MemCpy_Fast(pFlashCfg, flashInfos[i].cfg, sizeof(SPI_Flash_Cfg_Type));
420145a8:	00179713          	slli	a4,a5,0x1
420145ac:	97ba                	add	a5,a5,a4
420145ae:	078a                	slli	a5,a5,0x2
420145b0:	983e                	add	a6,a6,a5
420145b2:	00882583          	lw	a1,8(a6)
420145b6:	8526                	mv	a0,s1
420145b8:	05400613          	li	a2,84
420145bc:	3dd9                	jal	42014492 <arch_memcpy_fast>
}
420145be:	50f6                	lw	ra,124(sp)
420145c0:	5466                	lw	s0,120(sp)
420145c2:	54d6                	lw	s1,116(sp)
                return SUCCESS;
420145c4:	4501                	li	a0,0
}
420145c6:	6109                	addi	sp,sp,128
420145c8:	8082                	ret
            crc = BFLB_Soft_CRC32((uint8_t *)buf + 4, sizeof(SPI_Flash_Cfg_Type));
420145ca:	05400593          	li	a1,84
420145ce:	0828                	addi	a0,sp,24
420145d0:	3dd9                	jal	420144a6 <BFLB_Soft_CRC32>
            if (*pCrc == crc) {
420145d2:	57b6                	lw	a5,108(sp)
420145d4:	f8a793e3          	bne	a5,a0,4201455a <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x32>
                BL702_MemCpy_Fast(pFlashCfg, (uint8_t *)buf + 4, sizeof(SPI_Flash_Cfg_Type));
420145d8:	05400613          	li	a2,84
420145dc:	082c                	addi	a1,sp,24
420145de:	8526                	mv	a0,s1
420145e0:	3d4d                	jal	42014492 <arch_memcpy_fast>
                return SUCCESS;
420145e2:	4501                	li	a0,0
420145e4:	bfa5                	j	4201455c <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x34>

420145e6 <XIP_SFlash_Opt_Enter>:
 *
 * @return None
 *
*******************************************************************************/
void ATTR_TCM_SECTION XIP_SFlash_Opt_Enter(void)
{
420145e6:	1141                	addi	sp,sp,-16
420145e8:	c606                	sw	ra,12(sp)
    aesEnable = SF_Ctrl_Is_AES_Enable();
420145ea:	372d                	jal	42014514 <SF_Ctrl_Is_AES_Enable>
420145ec:	420177b7          	lui	a5,0x42017
420145f0:	02a78823          	sb	a0,48(a5) # 42017030 <aesEnable>

    if (aesEnable) {
420145f4:	e501                	bnez	a0,420145fc <XIP_SFlash_Opt_Enter+0x16>
        SF_Ctrl_AES_Disable();
    }
}
420145f6:	40b2                	lw	ra,12(sp)
420145f8:	0141                	addi	sp,sp,16
420145fa:	8082                	ret
420145fc:	40b2                	lw	ra,12(sp)
420145fe:	0141                	addi	sp,sp,16
        SF_Ctrl_AES_Disable();
42014600:	b729                	j	4201450a <SF_Ctrl_AES_Disable>

42014602 <XIP_SFlash_Opt_Exit>:
 * @return None
 *
*******************************************************************************/
void ATTR_TCM_SECTION XIP_SFlash_Opt_Exit(void)
{
    if (aesEnable) {
42014602:	420177b7          	lui	a5,0x42017
42014606:	0307c783          	lbu	a5,48(a5) # 42017030 <aesEnable>
4201460a:	e391                	bnez	a5,4201460e <XIP_SFlash_Opt_Exit+0xc>
        SF_Ctrl_AES_Enable();
    }
}
4201460c:	8082                	ret
        SF_Ctrl_AES_Enable();
4201460e:	bdcd                	j	42014500 <SF_Ctrl_AES_Enable>

42014610 <flashCfg_MX_KH25>:
42014610:	0011 0101 9966 03ff 009f 009f c204 0100     ....f...........
42014620:	20c7 d852 0206 0032 010b 010b 013b 00bb     . R...2.....;...
42014630:	016b 02eb 02eb 5002 0100 0100 0001 0100     k......P........
42014640:	0101 01ab 0005 0000 0001 0000 ff38 ff20     ............8. .
42014650:	0377 4002 0377 f002 012c 04b0 04b0 0005     w..@w...,.......
42014660:	80e8 0014                                   ....

42014664 <flashCfg_FM_Q80>:
42014664:	0104 0101 9966 03ff 009f 009f c804 0100     ....f...........
42014674:	20c7 d852 0206 0032 010b 010b 013b 00bb     . R...2.....;...
42014684:	016b 02eb 02eb 5002 0100 0100 0001 0100     k......P........
42014694:	0102 01ab 3505 0000 0101 0000 ff38 ffa0     .....5......8...
420146a4:	0377 4002 0377 f002 012c 04b0 04b0 0005     w..@w...,.......
420146b4:	80e8 0014                                   ....

420146b8 <flashCfg_Winb_16JV>:
420146b8:	0104 0101 9966 03ff 009f 009f ef04 0100     ....f...........
420146c8:	20c7 d852 0206 0032 010b 010b 013b 00bb     . R...2.....;...
420146d8:	016b 02eb 02eb 5002 0100 0100 0001 0100     k......P........
420146e8:	0101 01ab 3505 0000 3101 0000 ff38 ff20     .....5...1..8. .
420146f8:	0377 4002 0377 f002 0190 0640 07d0 0005     w..@w.....@.....
42014708:	80e8 0003                                   ....

4201470c <flashInfos>:
4201470c:	4051 0013 49dc 4201 47e4 4201 20c2 0013     Q@...I.B.G.B. ..
4201471c:	49ec 4201 4610 4201 20c2 0014 49fc 4201     .I.B.F.B. ...I.B
4201472c:	4610 4201 20c2 0015 4a0c 4201 4610 4201     .F.B. ...J.B.F.B
4201473c:	40a1 0014 4a1c 4201 4664 4201 70ef 0015     .@...J.BdF.B.p..
4201474c:	4a2c 4201 46b8 4201 70ef 0018 4a3c 4201     ,J.B.F.B.p..<J.B
4201475c:	46b8 4201 605e 0015 4a50 4201 46b8 4201     .F.B^`..PJ.B.F.B
4201476c:	4020 0014 4a60 4201 46b8 4201 4020 0015      @..`J.B.F.B @..
4201477c:	4a70 4201 46b8 4201 4020 0016 4a80 4201     pJ.B.F.B @...J.B
4201478c:	46b8 4201 4020 0017 4a90 4201 46b8 4201     .F.B @...J.B.F.B
4201479c:	325e 0013 4aa0 4201 4610 4201 325e 0014     ^2...J.B.F.B^2..
420147ac:	4ab0 4201 4610 4201 405e 0015 4ac0 4201     .J.B.F.B^@...J.B
420147bc:	46b8 4201 405e 0016 4ad0 4201 46b8 4201     .F.B^@...J.B.F.B
420147cc:	60eb 0015 4ae0 4201 4664 4201 345e 0015     .`...J.BdF.B^4..
420147dc:	4af4 4201 46b8 4201                         .J.B.F.B

420147e4 <flashCfg_Gd_Md_40D>:
420147e4:	0011 3f01 9966 03ff 009f 009f 5104 0100     ...?f........Q..
420147f4:	20c7 d852 0206 0032 010b 010b 013b 00bb     . R...2.....;...
42014804:	016b 02eb 02eb 5002 0100 0100 0001 0100     k......P........
42014814:	0102 01ab 3505 0000 0101 0000 ff38 ffa0     .....5......8...
42014824:	0377 4002 0377 f002 012c 04b0 04b0 0005     w..@w...,.......
42014834:	4e20 0014                                    N..

42014838 <GLB_Set_System_CLK_Div>:
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
42014838:	400007b7          	lui	a5,0x40000
4201483c:	4398                	lw	a4,0(a5)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_HCLK_DIV, hclkDiv);
4201483e:	76c1                	lui	a3,0xffff0
42014840:	0ff68693          	addi	a3,a3,255 # ffff00ff <__HeapLimit+0xbdfc00ff>
42014844:	8f75                	and	a4,a4,a3
42014846:	0522                	slli	a0,a0,0x8
42014848:	8d59                	or	a0,a0,a4
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_REG_BCLK_DIV, bclkDiv);
4201484a:	ff010737          	lui	a4,0xff010
4201484e:	177d                	addi	a4,a4,-1
42014850:	8d79                	and	a0,a0,a4
42014852:	05c2                	slli	a1,a1,0x10
42014854:	8d4d                	or	a0,a0,a1
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG0, tmpVal);
42014856:	c388                	sw	a0,0(a5)
    GLB_REG_BCLK_DIS_TRUE;
42014858:	40001737          	lui	a4,0x40001
4201485c:	4685                	li	a3,1
4201485e:	fed72e23          	sw	a3,-4(a4) # 40000ffc <__dtcm_load_addr+0x1cff087c>
    GLB_REG_BCLK_DIS_FALSE;
42014862:	fe072e23          	sw	zero,-4(a4)
    GLB_CLK_SET_DUMMY_WAIT;
42014866:	0001                	nop
42014868:	0001                	nop
4201486a:	0001                	nop
4201486c:	0001                	nop
4201486e:	0001                	nop
42014870:	0001                	nop
42014872:	0001                	nop
42014874:	0001                	nop
    tmpVal = BL_RD_REG(GLB_BASE, GLB_CLK_CFG0);
42014876:	4398                	lw	a4,0(a5)
    tmpVal = BL_SET_REG_BIT(tmpVal, GLB_REG_BCLK_EN);
42014878:	00c76713          	ori	a4,a4,12
    BL_WR_REG(GLB_BASE, GLB_CLK_CFG0, tmpVal);
4201487c:	c398                	sw	a4,0(a5)
    GLB_CLK_SET_DUMMY_WAIT;
4201487e:	0001                	nop
42014880:	0001                	nop
42014882:	0001                	nop
42014884:	0001                	nop
42014886:	0001                	nop
42014888:	0001                	nop
4201488a:	0001                	nop
4201488c:	0001                	nop
}
4201488e:	4501                	li	a0,0
42014890:	8082                	ret

42014892 <HBN_32K_Sel>:
{
42014892:	1141                	addi	sp,sp,-16
42014894:	c422                	sw	s0,8(sp)
42014896:	c606                	sw	ra,12(sp)
42014898:	842a                	mv	s0,a0
    HBN_Trim_RC32K();
4201489a:	220d                	jal	420149bc <HBN_Trim_RC32K>
    tmpVal = BL_RD_REG(HBN_BASE, HBN_GLB);
4201489c:	4000f6b7          	lui	a3,0x4000f
420148a0:	5a98                	lw	a4,48(a3)
}
420148a2:	40b2                	lw	ra,12(sp)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_F32K_SEL, clkType);
420148a4:	00341793          	slli	a5,s0,0x3
420148a8:	9b1d                	andi	a4,a4,-25
}
420148aa:	4422                	lw	s0,8(sp)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, HBN_F32K_SEL, clkType);
420148ac:	8fd9                	or	a5,a5,a4
    BL_WR_REG(HBN_BASE, HBN_GLB, tmpVal);
420148ae:	da9c                	sw	a5,48(a3)
}
420148b0:	4501                	li	a0,0
420148b2:	0141                	addi	sp,sp,16
420148b4:	8082                	ret

420148b6 <HBN_Power_Off_Xtal_32K>:
    tmpVal = BL_RD_REG(HBN_BASE, HBN_XTAL32K);
420148b6:	4000f6b7          	lui	a3,0x4000f
420148ba:	2046a783          	lw	a5,516(a3) # 4000f204 <__dtcm_load_addr+0x1cffea84>
    tmpVal = BL_CLR_REG_BIT(tmpVal, HBN_PU_XTAL32K_BUF);
420148be:	fff40737          	lui	a4,0xfff40
420148c2:	177d                	addi	a4,a4,-1
420148c4:	8ff9                	and	a5,a5,a4
    BL_WR_REG(HBN_BASE, HBN_XTAL32K, tmpVal);
420148c6:	20f6a223          	sw	a5,516(a3)
}
420148ca:	4501                	li	a0,0
420148cc:	8082                	ret

420148ce <PDS_Set_Audio_PLL_Freq>:
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_REFDIV_RATIO, 0x2);
    BL_WR_REG(PDS_BASE, PDS_CLKPLL_TOP_CTRL, tmpVal);

    /*set clkpll_sdmin as sdmin*/
    tmpVal = BL_RD_REG(PDS_BASE, PDS_CLKPLL_SDM);
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_SDMIN, (uint32_t)sdmin_table[audioPLLFreq % (sizeof(sdmin_table) / sizeof(sdmin_table[0]))]);
420148ce:	4795                	li	a5,5
420148d0:	02f577b3          	remu	a5,a0,a5
    uint32_t sdmin_table[] = { 0x374BC6, 0x32CCED, 0x32CCED, 0x6E978D, 0x6C0000 };
420148d4:	42015737          	lui	a4,0x42015
{
420148d8:	7179                	addi	sp,sp,-48
    uint32_t sdmin_table[] = { 0x374BC6, 0x32CCED, 0x32CCED, 0x6E978D, 0x6C0000 };
420148da:	9c870713          	addi	a4,a4,-1592 # 420149c8 <HBN_Trim_RC32K+0xc>
{
420148de:	d04a                	sw	s2,32(sp)
    uint32_t sdmin_table[] = { 0x374BC6, 0x32CCED, 0x32CCED, 0x6E978D, 0x6C0000 };
420148e0:	434c                	lw	a1,4(a4)
420148e2:	4710                	lw	a2,8(a4)
420148e4:	4754                	lw	a3,12(a4)
{
420148e6:	892a                	mv	s2,a0
    uint32_t sdmin_table[] = { 0x374BC6, 0x32CCED, 0x32CCED, 0x6E978D, 0x6C0000 };
420148e8:	4308                	lw	a0,0(a4)
420148ea:	4b18                	lw	a4,16(a4)
420148ec:	c82e                	sw	a1,16(sp)
420148ee:	c62a                	sw	a0,12(sp)
420148f0:	ca32                	sw	a2,20(sp)
420148f2:	cc36                	sw	a3,24(sp)
420148f4:	ce3a                	sw	a4,28(sp)
{
420148f6:	d422                	sw	s0,40(sp)
    tmpVal = BL_RD_REG(PDS_BASE, PDS_CLKPLL_TOP_CTRL);
420148f8:	4000e437          	lui	s0,0x4000e
420148fc:	40442703          	lw	a4,1028(s0) # 4000e404 <__dtcm_load_addr+0x1cffdc84>
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_REFDIV_RATIO, 0x2);
42014900:	76fd                	lui	a3,0xfffff
42014902:	0ff68693          	addi	a3,a3,255 # fffff0ff <__HeapLimit+0xbdfcf0ff>
42014906:	8f75                	and	a4,a4,a3
{
42014908:	d606                	sw	ra,44(sp)
4201490a:	d226                	sw	s1,36(sp)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_REFDIV_RATIO, 0x2);
4201490c:	20076713          	ori	a4,a4,512
    BL_WR_REG(PDS_BASE, PDS_CLKPLL_TOP_CTRL, tmpVal);
42014910:	40e42223          	sw	a4,1028(s0)
    tmpVal = BL_RD_REG(PDS_BASE, PDS_CLKPLL_SDM);
42014914:	41842703          	lw	a4,1048(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_SDMIN, (uint32_t)sdmin_table[audioPLLFreq % (sizeof(sdmin_table) / sizeof(sdmin_table[0]))]);
42014918:	ff0006b7          	lui	a3,0xff000
    tmpVal = BL_RD_REG(PDS_BASE, PDS_PU_RST_CLKPLL);

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_PU_CLKPLL_SFREG, 1);
    BL_WR_REG(PDS_BASE, PDS_PU_RST_CLKPLL, tmpVal);

    BL702_Delay_MS(10);
4201491c:	4529                	li	a0,10
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_SDMIN, (uint32_t)sdmin_table[audioPLLFreq % (sizeof(sdmin_table) / sizeof(sdmin_table[0]))]);
4201491e:	8f75                	and	a4,a4,a3
42014920:	1014                	addi	a3,sp,32
42014922:	078a                	slli	a5,a5,0x2
42014924:	97b6                	add	a5,a5,a3
42014926:	fec7a783          	lw	a5,-20(a5) # 3fffffec <__dtcm_load_addr+0x1cfef86c>
4201492a:	8fd9                	or	a5,a5,a4
    BL_WR_REG(PDS_BASE, PDS_CLKPLL_SDM, tmpVal);
4201492c:	40f42c23          	sw	a5,1048(s0)
    tmpVal = BL_RD_REG(PDS_BASE, PDS_PU_RST_CLKPLL);
42014930:	40042483          	lw	s1,1024(s0)
    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_PU_CLKPLL_SFREG, 1);
42014934:	2004e793          	ori	a5,s1,512
    BL_WR_REG(PDS_BASE, PDS_PU_RST_CLKPLL, tmpVal);
42014938:	40f42023          	sw	a5,1024(s0)
    BL702_Delay_MS(10);
4201493c:	3e25                	jal	42014474 <BL702_Delay_MS>

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_PU_CLKPLL, 1);
4201493e:	6004e793          	ori	a5,s1,1536
    BL_WR_REG(PDS_BASE, PDS_PU_RST_CLKPLL, tmpVal);
42014942:	40f42023          	sw	a5,1024(s0)

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_RESET_FBDV, 1);
42014946:	6044e793          	ori	a5,s1,1540
    BL_WR_REG(PDS_BASE, PDS_PU_RST_CLKPLL, tmpVal);
4201494a:	98ed                	andi	s1,s1,-5
4201494c:	40f42023          	sw	a5,1024(s0)

    BL702_Delay_MS(10);
42014950:	4529                	li	a0,10

    tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_RESET_FBDV, 0);
42014952:	6004e493          	ori	s1,s1,1536
    BL702_Delay_MS(10);
42014956:	3e39                	jal	42014474 <BL702_Delay_MS>
    BL_WR_REG(PDS_BASE, PDS_PU_RST_CLKPLL, tmpVal);
42014958:	40942023          	sw	s1,1024(s0)

    /*set div for audio pll */
    tmpVal = BL_RD_REG(PDS_BASE, PDS_CLKPLL_TOP_CTRL);
4201495c:	40442783          	lw	a5,1028(s0)

    if (audioPLLFreq != AUDIO_PLL_5644800_HZ) {
42014960:	4709                	li	a4,2
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_POSTDIV, 36);
42014962:	f807f793          	andi	a5,a5,-128
    if (audioPLLFreq != AUDIO_PLL_5644800_HZ) {
42014966:	00e90f63          	beq	s2,a4,42014984 <PDS_Set_Audio_PLL_Freq+0xb6>
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_POSTDIV, 36);
4201496a:	0247e793          	ori	a5,a5,36
    }

    BL_WR_REG(PDS_BASE, PDS_CLKPLL_TOP_CTRL, tmpVal);

    return SUCCESS;
}
4201496e:	50b2                	lw	ra,44(sp)
42014970:	5422                	lw	s0,40(sp)
    BL_WR_REG(PDS_BASE, PDS_CLKPLL_TOP_CTRL, tmpVal);
42014972:	4000e737          	lui	a4,0x4000e
42014976:	40f72223          	sw	a5,1028(a4) # 4000e404 <__dtcm_load_addr+0x1cffdc84>
}
4201497a:	5492                	lw	s1,36(sp)
4201497c:	5902                	lw	s2,32(sp)
4201497e:	4501                	li	a0,0
42014980:	6145                	addi	sp,sp,48
42014982:	8082                	ret
        tmpVal = BL_SET_REG_BITS_VAL(tmpVal, PDS_CLKPLL_POSTDIV, 72);
42014984:	0487e793          	ori	a5,a5,72
42014988:	b7dd                	j	4201496e <PDS_Set_Audio_PLL_Freq+0xa0>

4201498a <GLB_Get_Root_CLK_Sel>:
    return RomDriver_GLB_Get_Root_CLK_Sel();
4201498a:	210197b7          	lui	a5,0x21019
4201498e:	8507a783          	lw	a5,-1968(a5) # 21018850 <StackSize+0x21017850>
42014992:	8782                	jr	a5

42014994 <GLB_Get_BCLK_Div>:
    return RomDriver_GLB_Get_BCLK_Div();
42014994:	210197b7          	lui	a5,0x21019
42014998:	8587a783          	lw	a5,-1960(a5) # 21018858 <StackSize+0x21017858>
4201499c:	8782                	jr	a5

4201499e <GLB_Get_HCLK_Div>:
    return RomDriver_GLB_Get_HCLK_Div();
4201499e:	210197b7          	lui	a5,0x21019
420149a2:	85c7a783          	lw	a5,-1956(a5) # 2101885c <StackSize+0x2101785c>
420149a6:	8782                	jr	a5

420149a8 <GLB_Set_System_CLK>:
    return RomDriver_GLB_Set_System_CLK(xtalType, clkFreq);
420149a8:	210197b7          	lui	a5,0x21019
420149ac:	8647a783          	lw	a5,-1948(a5) # 21018864 <StackSize+0x21017864>
420149b0:	8782                	jr	a5

420149b2 <PDS_Trim_RC32M>:
    return RomDriver_PDS_Trim_RC32M();
420149b2:	210197b7          	lui	a5,0x21019
420149b6:	8e07a783          	lw	a5,-1824(a5) # 210188e0 <StackSize+0x210178e0>
420149ba:	8782                	jr	a5

420149bc <HBN_Trim_RC32K>:
    return RomDriver_HBN_Trim_RC32K();
420149bc:	210197b7          	lui	a5,0x21019
420149c0:	9287a783          	lw	a5,-1752(a5) # 21018928 <StackSize+0x21017928>
420149c4:	8782                	jr	a5
420149c6:	0000                	unimp
420149c8:	4bc6                	lw	s7,80(sp)
420149ca:	cced0037          	lui	zero,0xcced0
420149ce:	0032                	c.slli	zero,0xc
420149d0:	cced                	beqz	s1,42014aca <HBN_Trim_RC32K+0x10e>
420149d2:	0032                	c.slli	zero,0xc
420149d4:	978d                	srai	a5,a5,0x23
420149d6:	006e                	c.slli	zero,0x1b
420149d8:	0000                	unimp
420149da:	006c                	addi	a1,sp,12
420149dc:	4d5f4447          	fmsub.h	fs0,ft10,fs5,fs1,rmm
420149e0:	3044                	fld	fs1,160(s0)
420149e2:	4434                	lw	a3,72(s0)
420149e4:	305f 5f34 3333      	0x33335f34305f
420149ea:	0000                	unimp
420149ec:	584d                	li	a6,-13
420149ee:	4b5f 3448 5f30      	0x5f3034484b5f
420149f4:	3430                	fld	fa2,104(s0)
420149f6:	335f 0033 0000      	0x33335f
420149fc:	584d                	li	a6,-13
420149fe:	4b5f 3848 5f30      	0x5f3038484b5f
42014a04:	3830                	fld	fa2,112(s0)
42014a06:	335f 0033 0000      	0x33335f
42014a0c:	584d                	li	a6,-13
42014a0e:	4b5f 3148 5f36      	0x5f3631484b5f
42014a14:	3631                	jal	42014520 <SF_Cfg_Get_Flash_Cfg_Need_Lock+0x2>
42014a16:	335f 0033 0000      	0x33335f
42014a1c:	4d46                	lw	s10,80(sp)
42014a1e:	325f 5135 3038      	0x30385135325f
42014a24:	385f 5f30 3333      	0x33335f30385f
42014a2a:	0000                	unimp
42014a2c:	626e6957          	0x626e6957
42014a30:	315f 4a36 5f56      	0x5f564a36315f
42014a36:	3631                	jal	42014542 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x1a>
42014a38:	335f 0033 6957      	0x69570033335f
42014a3e:	626e                	flw	ft4,216(sp)
42014a40:	315f 3832 564a      	0x564a3832315f
42014a46:	315f 3832 335f      	0x335f3832315f
42014a4c:	00000033          	add	zero,zero,zero
42014a50:	425a                	lw	tp,148(sp)
42014a52:	565f 3151 5f36      	0x5f363151565f
42014a58:	3631                	jal	42014564 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x3c>
42014a5a:	335f 0033 0000      	0x33335f
42014a60:	4d58                	lw	a4,28(a0)
42014a62:	325f 5135 3848      	0x38485135325f
42014a68:	5f30                	lw	a2,120(a4)
42014a6a:	3038                	fld	fa4,96(s0)
42014a6c:	335f 0033 4d58      	0x4d580033335f
42014a72:	325f 5135 3148      	0x31485135325f
42014a78:	5f36                	lw	t5,108(sp)
42014a7a:	3631                	jal	42014586 <SF_Cfg_Get_Flash_Cfg_Need_Lock_Ext+0x5e>
42014a7c:	335f 0033 4d58      	0x4d580033335f
42014a82:	325f 5135 3348      	0x33485135325f
42014a88:	5f32                	lw	t5,44(sp)
42014a8a:	335f3233          	0x335f3233
42014a8e:	4d580033          	0x4d580033
42014a92:	325f 5135 3648      	0x36485135325f
42014a98:	5f34                	lw	a3,120(a4)
42014a9a:	3436                	fld	fs0,360(sp)
42014a9c:	335f 0033 425a      	0x425a0033335f
42014aa2:	445f 3034 5f42      	0x5f423034445f
42014aa8:	3038                	fld	fa4,96(s0)
42014aaa:	335f 0033 0000      	0x33335f
42014ab0:	425a                	lw	tp,148(sp)
42014ab2:	445f 3038 5f42      	0x5f423038445f
42014ab8:	3038                	fld	fa4,96(s0)
42014aba:	335f 0033 0000      	0x33335f
42014ac0:	425a                	lw	tp,148(sp)
42014ac2:	325f 5135 3631      	0x36315135325f
42014ac8:	5f42                	lw	t5,48(sp)
42014aca:	3531                	jal	420148d6 <PDS_Set_Audio_PLL_Freq+0x8>
42014acc:	335f 0033 425a      	0x425a0033335f
42014ad2:	325f 5135 3233      	0x32335135325f
42014ad8:	5f42                	lw	t5,48(sp)
42014ada:	3631                	jal	420145e6 <XIP_SFlash_Opt_Enter>
42014adc:	335f 0033 4854      	0x48540033335f
42014ae2:	325f 5135 3631      	0x36315135325f
42014ae8:	4248                	lw	a0,4(a2)
42014aea:	315f 5f36 3333      	0x33335f36315f
42014af0:	0000                	unimp
42014af2:	0000                	unimp
42014af4:	425a                	lw	tp,148(sp)
42014af6:	325f 5135 3631      	0x36315135325f
42014afc:	5f41                	li	t5,-16
42014afe:	3531                	jal	4201490a <PDS_Set_Audio_PLL_Freq+0x3c>
42014b00:	335f 0033       	0x33335f
