Classic Timing Analyzer report for decimal_seven
Tue Feb 27 06:57:43 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.166 ns    ; d8   ; f[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 9.166 ns        ; d8   ; f[4] ;
; N/A   ; None              ; 8.956 ns        ; d7   ; f[4] ;
; N/A   ; None              ; 8.929 ns        ; d9   ; f[4] ;
; N/A   ; None              ; 8.916 ns        ; d8   ; f[6] ;
; N/A   ; None              ; 8.863 ns        ; d7   ; f[2] ;
; N/A   ; None              ; 8.830 ns        ; d7   ; f[1] ;
; N/A   ; None              ; 8.818 ns        ; d8   ; f[1] ;
; N/A   ; None              ; 8.812 ns        ; d8   ; f[2] ;
; N/A   ; None              ; 8.802 ns        ; d7   ; f[3] ;
; N/A   ; None              ; 8.791 ns        ; d7   ; f[0] ;
; N/A   ; None              ; 8.790 ns        ; d8   ; f[3] ;
; N/A   ; None              ; 8.779 ns        ; d8   ; f[0] ;
; N/A   ; None              ; 8.673 ns        ; d9   ; f[6] ;
; N/A   ; None              ; 8.610 ns        ; d1   ; f[1] ;
; N/A   ; None              ; 8.582 ns        ; d1   ; f[3] ;
; N/A   ; None              ; 8.582 ns        ; d0   ; f[1] ;
; N/A   ; None              ; 8.571 ns        ; d1   ; f[0] ;
; N/A   ; None              ; 8.554 ns        ; d0   ; f[3] ;
; N/A   ; None              ; 8.543 ns        ; d0   ; f[0] ;
; N/A   ; None              ; 8.448 ns        ; d7   ; f[6] ;
; N/A   ; None              ; 8.351 ns        ; d9   ; f[1] ;
; N/A   ; None              ; 8.332 ns        ; d2   ; f[1] ;
; N/A   ; None              ; 8.323 ns        ; d9   ; f[3] ;
; N/A   ; None              ; 8.312 ns        ; d9   ; f[0] ;
; N/A   ; None              ; 8.304 ns        ; d2   ; f[3] ;
; N/A   ; None              ; 8.293 ns        ; d2   ; f[0] ;
; N/A   ; None              ; 8.197 ns        ; d8   ; f[5] ;
; N/A   ; None              ; 7.977 ns        ; d5   ; f[6] ;
; N/A   ; None              ; 7.974 ns        ; d1   ; f[5] ;
; N/A   ; None              ; 7.954 ns        ; d9   ; f[5] ;
; N/A   ; None              ; 7.946 ns        ; d0   ; f[5] ;
; N/A   ; None              ; 7.729 ns        ; d7   ; f[5] ;
; N/A   ; None              ; 7.696 ns        ; d2   ; f[5] ;
; N/A   ; None              ; 7.592 ns        ; d1   ; f[4] ;
; N/A   ; None              ; 7.478 ns        ; d1   ; f[6] ;
; N/A   ; None              ; 7.468 ns        ; d4   ; f[4] ;
; N/A   ; None              ; 7.452 ns        ; d0   ; f[6] ;
; N/A   ; None              ; 7.448 ns        ; d5   ; f[1] ;
; N/A   ; None              ; 7.420 ns        ; d5   ; f[3] ;
; N/A   ; None              ; 7.409 ns        ; d5   ; f[0] ;
; N/A   ; None              ; 7.317 ns        ; d6   ; f[6] ;
; N/A   ; None              ; 7.313 ns        ; d3   ; f[1] ;
; N/A   ; None              ; 7.306 ns        ; d3   ; f[2] ;
; N/A   ; None              ; 7.305 ns        ; d0   ; f[4] ;
; N/A   ; None              ; 7.285 ns        ; d3   ; f[3] ;
; N/A   ; None              ; 7.274 ns        ; d3   ; f[0] ;
; N/A   ; None              ; 7.236 ns        ; d5   ; f[4] ;
; N/A   ; None              ; 7.235 ns        ; d5   ; f[5] ;
; N/A   ; None              ; 7.214 ns        ; d1   ; f[2] ;
; N/A   ; None              ; 7.201 ns        ; d2   ; f[6] ;
; N/A   ; None              ; 7.195 ns        ; d0   ; f[2] ;
; N/A   ; None              ; 7.186 ns        ; d2   ; f[4] ;
; N/A   ; None              ; 7.014 ns        ; d6   ; f[2] ;
; N/A   ; None              ; 6.942 ns        ; d2   ; f[2] ;
; N/A   ; None              ; 6.900 ns        ; d4   ; f[6] ;
; N/A   ; None              ; 6.788 ns        ; d6   ; f[1] ;
; N/A   ; None              ; 6.764 ns        ; d5   ; f[2] ;
; N/A   ; None              ; 6.760 ns        ; d6   ; f[3] ;
; N/A   ; None              ; 6.751 ns        ; d3   ; f[6] ;
; N/A   ; None              ; 6.749 ns        ; d6   ; f[0] ;
; N/A   ; None              ; 6.735 ns        ; d3   ; f[4] ;
; N/A   ; None              ; 6.677 ns        ; d3   ; f[5] ;
; N/A   ; None              ; 6.584 ns        ; d6   ; f[4] ;
; N/A   ; None              ; 6.575 ns        ; d6   ; f[5] ;
; N/A   ; None              ; 6.535 ns        ; d4   ; f[1] ;
; N/A   ; None              ; 6.507 ns        ; d4   ; f[3] ;
; N/A   ; None              ; 6.496 ns        ; d4   ; f[0] ;
; N/A   ; None              ; 6.457 ns        ; d4   ; f[2] ;
; N/A   ; None              ; 6.132 ns        ; d4   ; f[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 27 06:57:43 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decimal_seven -c decimal_seven --timing_analysis_only
Info: Longest tpd from source pin "d8" to destination pin "f[4]" is 9.166 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 4; PIN Node = 'd8'
    Info: 2: + IC(2.277 ns) + CELL(0.371 ns) = 3.647 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 1; COMB Node = 'f~6'
    Info: 3: + IC(0.468 ns) + CELL(0.438 ns) = 4.553 ns; Loc. = LCCOMB_X32_Y4_N22; Fanout = 1; COMB Node = 'f~3'
    Info: 4: + IC(0.251 ns) + CELL(0.416 ns) = 5.220 ns; Loc. = LCCOMB_X32_Y4_N4; Fanout = 1; COMB Node = 'f~37'
    Info: 5: + IC(1.168 ns) + CELL(2.778 ns) = 9.166 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'f[4]'
    Info: Total cell delay = 5.002 ns ( 54.57 % )
    Info: Total interconnect delay = 4.164 ns ( 45.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Tue Feb 27 06:57:43 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


