/dts-v1/;
#include "socfpga_arria10_socdk.dtsi"
#include <dt-bindings/iio/frequency/ad9528.h>

&mmc {
	status = "okay";
	num-slots = <1>;
	cap-sd-highspeed;
	broken-cd;
	bus-width = <4>;
	altr,dw-mshc-ciu-div = <3>;
	altr,dw-mshc-sdr-timing = <0 3>;
};

/ {
	clocks {
		ad9371_clkin: clock@0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <12288000>;
			clock-output-names = "ad9371_ext_refclk";
		};

		axi_ad9371_rx_jesd: clock@1 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <4915200>;
			clock-output-names = "axi_ad9371_rx_jesd";
		};

		axi_ad9371_tx_jesd: clock@2 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <4915200>;
			clock-output-names = "axi_ad9371_tx_jesd";
		};

		axi_ad9371_rx_os_jesd: clock@3 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <4915200>;
			clock-output-names = "axi_ad9371_rx_os_jesd";
		};

		axi_dmac_clk: axi_dmac_clk@4 {
			#clock-cells = <0x0>;
			compatible = "fixed-clock";
			clock-frequency = <250000000>;
			clock-output-names = "axi_dmac_clkin";
		};
	};

	soc {

		arria10_hps_0_bridges: bridge@0xff200000 {
			compatible = "altr,bridge-16.0", "simple-bus";
			reg = <0xff200000 0x00200000>;
			#address-cells = <2>;
			#size-cells = <1>;
			ranges = <0x00000001 0x00030000 0xff230000 0x00000400>,
				<0x00000001 0x00050000 0xff250000 0x00000400>,
				<0x00000001 0x00060000 0xff260000 0x00000400>,
				<0x00000001 0x00010000 0xff210000 0x00000800>,
				<0x00000001 0x00064000 0xff264000 0x00004000>,
				<0x00000001 0x00011000 0xff211000 0x00001000>,
				<0x00000001 0x00000020 0xff200020 0x00000010>,
				<0x00000001 0x00000040 0xff200040 0x00000020>,
				<0x00000001 0x00001000 0xff201000 0x00000020>,
				<0x00000001 0x000a0000 0xff2a0000 0x00004000>,
				<0x00000001 0x00080000 0xff280000 0x00004000>,
				<0x00000001 0x00020000 0xff220000 0x00010000>,
				<0x00000001 0x00040000 0xff240000 0x00010000>,
				<0x00000001 0x00070000 0xff270000 0x00010000>,
				<0x00000001 0x00090000 0xff290000 0x00004000>,
				<0x00000001 0x00000000 0xff200000 0x00000020>;

			gpio_o: gpio@0x100000040 {
				compatible = "altr,pio-16.0", "altr,pio-1.0";
				reg = <0x00000001 0x00000040 0x00000020>;
				altr,gpio-bank-width = <32>;
				resetvalue = <0>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			xcvr_core: xcvr_core@0x00020000 {
				compatible = "adi,altera-xcvr-1.00.a";
				reg = <0x00000001 0x00020000 0x00010000>,
					<0x00000001 0x00064000 0x00004000>,
					<0x00000001 0x00011000 0x00001000>;
				reg-names = "jesd-xcvr", "xcvr-reconfig-avmm", "xcvr-atx-pll";
				adi,external-sysref-enable;
				adi,delay-work-function-seconds = <30>;
				adi,rx-enable;
				adi,rx-link-number = <0>;
				adi,rx-lanes-per-link = <2>;
				adi,tx-enable;
				adi,tx-reconfig-avmm-enable;
				adi,tx-link-number = <0>;
				adi,tx-lanes-per-link = <4>;
			};

			axi_adc_dma: axi_adc_dma@0x000a0000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x00000001 0x000a0000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 29 4>;
				#dma-cells = <1>;
				clocks = <&axi_dmac_clk>;
				clock-names = "axi_dmac_clkin";

				dma-channel {
					adi,source-bus-width = <64>;
					adi,destination-bus-width = <128>;
					adi,type = <0>;
				};
			};

			axi_ad9371_rx: axi-ad9371-rx-hpc@0x00070000 {
				compatible = "adi,axi-ad9371-rx-2.0";
				reg = <0x00000001 0x00070000 0x00008000>;
				dmas = <&axi_adc_dma 0>;
				dma-names = "rx";
				spibus-connected = <&trx0_ad9371>;
			};

			axi_dac_dma: axi_dac_dma@0x00080000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x00000001 0x00080000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 30 4>;
				#dma-cells = <1>;
				clocks = <&axi_dmac_clk>;
				clock-names = "axi_dmac_clkin";

				dma-channel {
					adi,source-bus-width = <128>;
					adi,destination-bus-width = <128>;
					adi,type = <1>;
					adi,cyclic;
				};
			};

			axi_ad9371_tx: axi-ad9371-tx-hpc@0x00074000 {
				compatible = "adi,axi-ad9371-tx-2.0";
				reg = <0x00000001 0x00074000 0x00004000>;
				dmas = <&axi_dac_dma 0>;
				dma-names = "tx";
				clocks = <&trx0_ad9371 2>;
				clock-names = "sampl_clk";
				spibus-connected = <&trx0_ad9371>;
			};

			axi_os_jesd_xcvr: axi_os_jesd_xcvr@0x00040000 {
				compatible = "adi,altera-xcvr-1.00.a";
				reg = <0x00000001 0x00040000 0x00010000>;
				reg-names = "jesd-xcvr";
				adi,external-sysref-enable;
				adi,delay-work-function-seconds = <30>;
				adi,rx-enable;
				adi,rx-link-number = <0>;
				adi,rx-lanes-per-link = <2>;
			};

			axi_os_adc_dma: axi_os_adc_dma@0x00090000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x00000001 0x00090000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 31 4>;
				#dma-cells = <1>;
				clocks = <&axi_dmac_clk>;
				clock-names = "axi_dmac_clkin";

				dma-channel {
					adi,source-bus-width = <64>;
					adi,destination-bus-width = <128>;
					adi,type = <0>;
				};
			};

			xcvr_rx_os_core: axi-ad9371-rx-obs-hpc@0x00078000 {
				compatible = "adi,axi-ad9371-obs-1.0";
				reg = <0x00000001 0x00078000 0x00001000>;
				dmas = <&axi_os_adc_dma 0>;
				dma-names = "rx";
				clocks = <&trx0_ad9371 1>;
				clock-names = "sampl_clk";
			};

			spi: spi@0x00000000 {
				compatible = "altr,spi-16.0", "altr,spi-1.0";
				reg = <0x00000001 0x00000000 0x00000020>;
				interrupt-parent = <&intc>;
				interrupts = <0 20 4>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				clk0_ad9528: ad9528-1@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					#clock-cells = <1>;
					compatible = "ad9528";

					reset-gpios = <&gpio_o 16 0>;

					spi-max-frequency = <10000000>;
					reg = <1>;

					clock-output-names = "ad9528-1_out0", "ad9528-1_out1", "ad9528-1_out2", "ad9528-1_out3", "ad9528-1_out4", "ad9528-1_out5", "ad9528-1_out6", "ad9528-1_out7", "ad9528-1_out8", "ad9528-1_out9", "ad9528-1_out10", "ad9528-1_out11", "ad9528-1_out12", "ad9528-1_out13";
					adi,vcxo-freq = <122880000>;

					adi,refa-enable;
					adi,refa-diff-rcv-enable;
					adi,refa-r-div = <1>;
					adi,osc-in-cmos-neg-inp-enable;

					/* PLL1 config */
					adi,pll1-feedback-div = <4>;
					adi,pll1-charge-pump-current-nA = <5000>;


					/* PLL2 config */
					adi,pll2-ndiv-a-cnt = <2>; /* N = 30 */
					adi,pll2-ndiv-b-cnt = <7>;
					adi,pll2-vco-diff-m1 = <3>; /* use 5 for 184320000 output device clock */
					adi,pll2-n2-div = <10>; /* N / M1 */
					adi,pll2-r1-div = <1>;
					adi,pll2-charge-pump-current-nA = <805000>;

					/* SYSREF config */
					adi,sysref-src = <SYSREF_SRC_INTERNAL>;
					adi,sysref-pattern-mode = <SYSREF_PATTERN_CONTINUOUS>;
					adi,sysref-k-div = <512>;
					adi,sysref-request-enable;
					adi,sysref-nshot-mode = <SYSREF_NSHOT_4_PULSES>;
					adi,sysref-request-trigger-mode = <SYSREF_LEVEL_HIGH>;

					adi,rpole2 = <RPOLE2_900_OHM>;
					adi,rzero = <RZERO_1850_OHM>;
					adi,cpole1 = <CPOLE1_16_PF>;

					adi,status-mon-pin0-function-select = <1>; /* PLL1 & PLL2 Locked */
					adi,status-mon-pin1-function-select = <7>; /* REFA Correct */

					ad9528_0_c13: channel@13 {
						reg = <13>;
						adi,extended-name = "DEV_CLK";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <10>;
						adi,signal-source = <SOURCE_VCO>;
					};

					ad9528_0_c1: channel@1 {
						reg = <1>;
						adi,extended-name = "FMC_CLK";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <10>;
						adi,signal-source = <SOURCE_VCO>;
					};

					ad9528_0_c12: channel@12 {
						reg = <12>;
						adi,extended-name = "DEV_SYSREF";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <10>;
						adi,signal-source = <SOURCE_SYSREF_VCO>;
					};

					ad9528_0_c3: channel@3 {
						reg = <3>;
						adi,extended-name = "FMC_SYSREF";
						adi,driver-mode = <DRIVER_MODE_LVDS>;
						adi,divider-phase = <0>;
						adi,channel-divider = <10>;
						adi,signal-source = <SOURCE_SYSREF_VCO>;
					};

				};

				trx0_ad9371: ad9371-phy@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					#clock-cells = <1>;
					compatible = "ad9371";

					reset-gpios = <&gpio_o 18 0>;
					test-gpios = <&gpio_o 19 0>;
					sysref_req-gpios = <&gpio_o 17 0>;
					rx2_enable-gpios = <&gpio_o 20 0>;
					rx1_enable-gpios = <&gpio_o 21 0>;
					tx2_enable-gpios = <&gpio_o 22 0>;
					tx1_enable-gpios = <&gpio_o 23 0>;

					/* SPI Setup */
					reg = <0>;
					spi-max-frequency = <25000000>;

					/* Clocks */
					clocks = <&axi_ad9371_rx_jesd>, <&axi_ad9371_tx_jesd>, <&axi_ad9371_rx_os_jesd>, <&clk0_ad9528 13>;
					clock-names = "jesd_rx_clk", "jesd_tx_clk", "jesd_rx_os_clk", "dev_clk";
					clock-output-names = "rx_sampl_clk", "rx_os_sampl_clk", "tx_sampl_clk";
				};
			};
		};
	};
};
