// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/01/2021 17:32:38"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Computer (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	LEDR);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[17:0] LEDR;

// Design Ports Information
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \SW[0]~input_o ;
wire \micro_instr|micro~1_combout ;
wire \KEY[0]~input_o ;
wire \micro_instr|micro[1]~2_combout ;
wire \micro_instr|micro~0_combout ;
wire \control_logic|control_mem|content~20_combout ;
wire \control_logic|control_mem|content~19_combout ;
wire \control_logic|control_mem|content~57_combout ;
wire \control_logic|control_mem|content~38_combout ;
wire \control_logic|control_mem|content~58_combout ;
wire \control_logic|control_mem|content~21_combout ;
wire \control_logic|control_mem|content~22_combout ;
wire \control_logic|control_mem|content~23_combout ;
wire \control_logic|control_mem|content~24_combout ;
wire \control_logic|control_mem|content~25_combout ;
wire \out_mux|Selector2~3_combout ;
wire \memory|mem_array_rtl_0_bypass[20]~feeder_combout ;
wire \control_logic|control_mem|content~50_combout ;
wire \control_logic|control_mem|content~51_combout ;
wire \micro_instr|Equal0~0_combout ;
wire \control_logic|control_mem|content~52_combout ;
wire \control_logic|control_mem|content~29_combout ;
wire \control_logic|control_mem|content~30_combout ;
wire \ALU_Register|ALU|Add0~12_combout ;
wire \control_logic|control_mem|content~33_combout ;
wire \control_logic|control_mem|content~34_combout ;
wire \control_logic|control_mem|content~31_combout ;
wire \control_logic|control_mem|content~32_combout ;
wire \control_logic|control_mem|content~35_combout ;
wire \control_logic|control_mem|content~47_combout ;
wire \control_logic|control_mem|content~48_combout ;
wire \control_logic|control_mem|content~49_combout ;
wire \out_mux|Selector5~6_combout ;
wire \control_logic|control_mem|content~26_combout ;
wire \control_logic|control_mem|content~27_combout ;
wire \control_logic|control_mem|content~28_combout ;
wire \out_mux|Selector7~2_combout ;
wire \memory|mem_array_rtl_0_bypass[14]~feeder_combout ;
wire \memory|mem_array~0feeder_combout ;
wire \control_logic|control_mem|content~54_combout ;
wire \control_logic|control_mem|content~55_combout ;
wire \control_logic|control_mem|content~56_combout ;
wire \memory|mem_array~0_q ;
wire \control_logic|control_mem|content~53_combout ;
wire \out_mux|Selector7~11_combout ;
wire \out_mux|Selector7~5_combout ;
wire \out_mux|Selector7~6_combout ;
wire \ProgramCounter|PC[0]~feeder_combout ;
wire \ProgramCounter|Add0~0_combout ;
wire \ProgramCounter|PC[3]~feeder_combout ;
wire \ProgramCounter|PC[2]~feeder_combout ;
wire \out_mux|Selector6~6_combout ;
wire \memory|mem_array_rtl_0_bypass[12]~feeder_combout ;
wire \memory|mem_array~2_q ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a1 ;
wire \memory|mem_array~14_combout ;
wire \memory|mem_array~15_combout ;
wire \out_mux|Selector6~3_combout ;
wire \out_mux|Selector6~4_combout ;
wire \ALU_Register|ALU|Add0~5_combout ;
wire \ALU_Register|ALU|Add0~0_combout ;
wire \ALU_Register|ALU|Add0~2_cout ;
wire \ALU_Register|ALU|Add0~4 ;
wire \ALU_Register|ALU|Add0~6_combout ;
wire \out_mux|Selector6~2_combout ;
wire \out_mux|Selector6~5_combout ;
wire \ProgramCounter|PC[1]~1_combout ;
wire \ProgramCounter|PC[1]~feeder_combout ;
wire \ProgramCounter|Add0~1 ;
wire \ProgramCounter|Add0~2_combout ;
wire \control_logic|control_mem|content~62_combout ;
wire \ALU_Register|ALU|Add0~13_combout ;
wire \ALU_Register|ALU|Add0~7 ;
wire \ALU_Register|ALU|Add0~14_combout ;
wire \ALU_Register|ALU|Add0~3_combout ;
wire \ALU_Register|ALU|ZERO~0_combout ;
wire \ALU_Register|ALU|Add0~8_combout ;
wire \ALU_Register|ALU|Add0~9_combout ;
wire \ALU_Register|ALU|Add0~10_combout ;
wire \ALU_Register|ALU|Add0~11_combout ;
wire \ALU_Register|ALU|Add0~17 ;
wire \ALU_Register|ALU|Add0~19 ;
wire \ALU_Register|ALU|Add0~21 ;
wire \ALU_Register|ALU|Add0~23 ;
wire \ALU_Register|ALU|Add0~24_combout ;
wire \ALU_Register|ALU|Add0~22_combout ;
wire \ALU_Register|ALU|Add0~18_combout ;
wire \ALU_Register|ALU|Add0~20_combout ;
wire \ALU_Register|ALU|ZERO~1_combout ;
wire \ALU_Register|ALU|ZERO~combout ;
wire \flag_reg|FZ~q ;
wire \control_logic|control_mem|content~60_combout ;
wire \ALU_Register|ALU|Add0~25 ;
wire \ALU_Register|ALU|Add0~26_combout ;
wire \flag_reg|FC~q ;
wire \control_logic|control_mem|content~59_combout ;
wire \ProgramCounter|PC[3]~15_combout ;
wire \ProgramCounter|PC[3]~16_combout ;
wire \ProgramCounter|PC[3]~17_combout ;
wire \ProgramCounter|Add0~3 ;
wire \ProgramCounter|Add0~4_combout ;
wire \ProgramCounter|Add0~5 ;
wire \ProgramCounter|Add0~6_combout ;
wire \ProgramCounter|LessThan0~0_combout ;
wire \ProgramCounter|Add0~7 ;
wire \ProgramCounter|Add0~8_combout ;
wire \ProgramCounter|PC~21_combout ;
wire \ProgramCounter|Add0~9 ;
wire \ProgramCounter|Add0~10_combout ;
wire \ProgramCounter|PC~20_combout ;
wire \ProgramCounter|Add0~11 ;
wire \ProgramCounter|Add0~12_combout ;
wire \ProgramCounter|PC~19_combout ;
wire \ProgramCounter|Add0~13 ;
wire \ProgramCounter|Add0~14_combout ;
wire \ProgramCounter|PC~18_combout ;
wire \ProgramCounter|PC[7]~13_combout ;
wire \ProgramCounter|PC[3]~14_combout ;
wire \out_mux|Selector7~7_combout ;
wire \memory|mem_array_rtl_0_bypass[10]~feeder_combout ;
wire \memory|mem_array~1_q ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory|mem_array~9_combout ;
wire \memory|mem_array~13_combout ;
wire \out_mux|Selector7~3_combout ;
wire \out_mux|Selector7~4_combout ;
wire \out_mux|Selector7~10_combout ;
wire \ProgramCounter|PC[0]~0_combout ;
wire \memory|mem_array~22_combout ;
wire \memory|mem_array~23_combout ;
wire \memory|mem_array~3_q ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a2 ;
wire \memory|mem_array~20_combout ;
wire \memory|mem_array~21_combout ;
wire \out_mux|Selector5~2_combout ;
wire \out_mux|Selector5~3_combout ;
wire \out_mux|Selector5~4_combout ;
wire \out_mux|Selector5~5_combout ;
wire \ProgramCounter|PC[2]~2_combout ;
wire \ALU_Register|ALU|Add0~15 ;
wire \ALU_Register|ALU|Add0~16_combout ;
wire \memory|mem_array_rtl_0_bypass[15]~1_combout ;
wire \memory|mem_array_rtl_0_bypass[16]~feeder_combout ;
wire \memory|mem_array~25_combout ;
wire \memory|mem_array~4_q ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a3 ;
wire \memory|mem_array~18_combout ;
wire \memory|mem_array~19_combout ;
wire \ProgramCounter|PC[3]~8_combout ;
wire \ProgramCounter|PC[3]~9_combout ;
wire \ProgramCounter|PC[3]~22_combout ;
wire \ProgramCounter|PC[3]~10_combout ;
wire \ProgramCounter|PC[3]~23_combout ;
wire \ProgramCounter|PC[3]~11_combout ;
wire \ProgramCounter|PC[3]~12_combout ;
wire \ProgramCounter|PC[3]~3_combout ;
wire \memory|mem_array~11_combout ;
wire \memory|mem_array_rtl_0_bypass[3]~feeder_combout ;
wire \memory|mem_array~10_combout ;
wire \memory|mem_array~12_combout ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a5 ;
wire \memory|mem_array~6_q ;
wire \out_mux|Selector2~1_combout ;
wire \out_mux|Selector2~2_combout ;
wire \out_mux|Selector2~4_combout ;
wire \out_mux|Selector2~5_combout ;
wire \out_mux|Selector2~0_combout ;
wire \out_mux|Selector2~6_combout ;
wire \control_logic|control_mem|content~18_combout ;
wire \control_logic|control_mem|content~61_combout ;
wire \out_mux|Selector7~8_combout ;
wire \out_mux|Selector3~5_combout ;
wire \memory|mem_array_rtl_0_bypass[17]~0_combout ;
wire \memory|mem_array_rtl_0_bypass[18]~feeder_combout ;
wire \memory|mem_array~24_combout ;
wire \memory|mem_array~5_q ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a4 ;
wire \out_mux|Selector3~0_combout ;
wire \out_mux|Selector3~1_combout ;
wire \out_mux|Selector3~2_combout ;
wire \out_mux|Selector3~3_combout ;
wire \out_mux|Selector3~4_combout ;
wire \out_mux|Selector3~6_combout ;
wire \control_logic|control_mem|content~36_combout ;
wire \control_logic|control_mem|content~37_combout ;
wire \out_mux|Selector7~9_combout ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a7 ;
wire \memory|mem_array~8_q ;
wire \memory|mem_array~16_combout ;
wire \memory|mem_array_rtl_0_bypass[24]~feeder_combout ;
wire \memory|mem_array~17_combout ;
wire \out_mux|Selector0~0_combout ;
wire \out_mux|Selector0~1_combout ;
wire \out_mux|Selector0~2_combout ;
wire \out_mux|Selector0~3_combout ;
wire \out_mux|Selector0~4_combout ;
wire \control_logic|control_mem|content~43_combout ;
wire \control_logic|control_mem|content~39_combout ;
wire \control_logic|control_mem|content~40_combout ;
wire \control_logic|control_mem|content~41_combout ;
wire \control_logic|control_mem|content~42_combout ;
wire \control_logic|control_mem|content~44_combout ;
wire \memory|mem_array_rtl_0_bypass[22]~feeder_combout ;
wire \memory|mem_array~7_q ;
wire \memory|mem_array_rtl_0|auto_generated|ram_block1a6 ;
wire \out_mux|Selector1~1_combout ;
wire \out_mux|Selector1~2_combout ;
wire \out_mux|Selector1~3_combout ;
wire \out_mux|Selector1~4_combout ;
wire \out_mux|Selector1~5_combout ;
wire \out_mux|Selector1~0_combout ;
wire \out_mux|Selector1~6_combout ;
wire \control_logic|control_mem|content~5_combout ;
wire \control_logic|control_mem|content~6_combout ;
wire \control_logic|control_mem|content~7_combout ;
wire \control_logic|control_mem|content~8_combout ;
wire \control_logic|control_mem|content~9_combout ;
wire \control_logic|control_mem|content~11_combout ;
wire \control_logic|control_mem|content~10_combout ;
wire \control_logic|control_mem|content~12_combout ;
wire \control_logic|control_mem|content~13_combout ;
wire \control_logic|control_mem|content~14_combout ;
wire \control_logic|control_mem|content~15_combout ;
wire \control_logic|control_mem|content~16_combout ;
wire \control_logic|control_mem|content~17_combout ;
wire \control_logic|control_mem|content~0_combout ;
wire \KEY[1]~input_o ;
wire \MANUAL~combout ;
wire \CLOCK_50~input_o ;
wire \AUTO~combout ;
wire \clk_module|CLK~combout ;
wire \clk_module|CLK~clkctrl_outclk ;
wire \output_module|output_reg|data_out[5]~feeder_combout ;
wire \control_logic|control_mem|content~45_combout ;
wire \control_logic|control_mem|content~46_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \output_module|output_reg|data_out[7]~feeder_combout ;
wire \output_module|output_reg|data_out[6]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \output_module|output_reg|data_out[4]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \output_module|output_reg|data_out[3]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \output_module|output_reg|data_out[2]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \output_module|output_reg|data_out[1]~feeder_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \output_module|output_reg|data_out[0]~feeder_combout ;
wire \output_module|units|WideOr5~0_combout ;
wire \output_module|units|WideOr4~0_combout ;
wire \output_module|units|out[2]~0_combout ;
wire \output_module|units|WideOr3~0_combout ;
wire \output_module|units|WideOr2~0_combout ;
wire \output_module|units|WideOr1~0_combout ;
wire \output_module|units|WideOr0~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \output_module|tens|WideOr5~0_combout ;
wire \output_module|tens|WideOr4~0_combout ;
wire \output_module|tens|out[2]~0_combout ;
wire \output_module|tens|WideOr3~0_combout ;
wire \output_module|tens|WideOr2~0_combout ;
wire \output_module|tens|WideOr1~0_combout ;
wire \output_module|tens|WideOr0~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \output_module|hundreds|WideOr5~0_combout ;
wire \output_module|hundreds|out[2]~0_combout ;
wire \output_module|hundreds|WideOr1~0_combout ;
wire [7:0] \ProgramCounter|PC ;
wire [7:0] \InstructionReg|instr ;
wire [7:0] \output_module|output_reg|data_out ;
wire [2:0] \micro_instr|micro ;
wire [7:0] \ALU_Register|register_array|registerA|data_reg ;
wire [0:24] \memory|mem_array_rtl_0_bypass ;
wire [3:0] \memory|address_reg|addr ;
wire [7:0] \ALU_Register|register_array|registerB|data_reg ;

wire [35:0] \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \memory|mem_array_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory|mem_array_rtl_0|auto_generated|ram_block1a1  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory|mem_array_rtl_0|auto_generated|ram_block1a2  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory|mem_array_rtl_0|auto_generated|ram_block1a3  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory|mem_array_rtl_0|auto_generated|ram_block1a4  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory|mem_array_rtl_0|auto_generated|ram_block1a5  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory|mem_array_rtl_0|auto_generated|ram_block1a6  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory|mem_array_rtl_0|auto_generated|ram_block1a7  = \memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\output_module|units|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\output_module|units|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\output_module|units|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\output_module|units|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\output_module|units|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\output_module|units|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\output_module|units|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\output_module|tens|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\output_module|tens|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\output_module|tens|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\output_module|tens|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\output_module|tens|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\output_module|tens|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\output_module|tens|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\output_module|hundreds|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\output_module|hundreds|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\output_module|hundreds|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\output_module|hundreds|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(!\MANUAL~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(!\control_logic|control_mem|content~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N30
cycloneive_lcell_comb \micro_instr|micro~1 (
// Equation(s):
// \micro_instr|micro~1_combout  = (!\micro_instr|micro [0] & ((\micro_instr|micro [1]) # (!\micro_instr|micro [2])))

	.dataa(\micro_instr|micro [1]),
	.datab(\micro_instr|micro [2]),
	.datac(\micro_instr|micro [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro_instr|micro~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro~1 .lut_mask = 16'h0B0B;
defparam \micro_instr|micro~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y41_N7
dffeas \micro_instr|micro[0] (
	.clk(!\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[0] .is_wysiwyg = "true";
defparam \micro_instr|micro[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N28
cycloneive_lcell_comb \micro_instr|micro[1]~2 (
// Equation(s):
// \micro_instr|micro[1]~2_combout  = \micro_instr|micro [0] $ (\micro_instr|micro [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [0]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\micro_instr|micro[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro[1]~2 .lut_mask = 16'h0FF0;
defparam \micro_instr|micro[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N5
dffeas \micro_instr|micro[1] (
	.clk(!\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[1] .is_wysiwyg = "true";
defparam \micro_instr|micro[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N24
cycloneive_lcell_comb \micro_instr|micro~0 (
// Equation(s):
// \micro_instr|micro~0_combout  = (\micro_instr|micro [1] & (\micro_instr|micro [2] $ (\micro_instr|micro [0]))) # (!\micro_instr|micro [1] & (\micro_instr|micro [2] & \micro_instr|micro [0]))

	.dataa(\micro_instr|micro [1]),
	.datab(\micro_instr|micro [2]),
	.datac(\micro_instr|micro [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro_instr|micro~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro~0 .lut_mask = 16'h6868;
defparam \micro_instr|micro~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N9
dffeas \micro_instr|micro[2] (
	.clk(!\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[2] .is_wysiwyg = "true";
defparam \micro_instr|micro[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N24
cycloneive_lcell_comb \control_logic|control_mem|content~20 (
// Equation(s):
// \control_logic|control_mem|content~20_combout  = (\micro_instr|micro [1] & !\micro_instr|micro [2])

	.dataa(gnd),
	.datab(\micro_instr|micro [1]),
	.datac(gnd),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~20_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~20 .lut_mask = 16'h00CC;
defparam \control_logic|control_mem|content~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N26
cycloneive_lcell_comb \control_logic|control_mem|content~19 (
// Equation(s):
// \control_logic|control_mem|content~19_combout  = (\micro_instr|micro [2] & ((\control_logic|control_mem|content~18_combout ) # ((\micro_instr|micro [1]) # (\micro_instr|micro [0]))))

	.dataa(\control_logic|control_mem|content~18_combout ),
	.datab(\micro_instr|micro [1]),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~19_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~19 .lut_mask = 16'hF0E0;
defparam \control_logic|control_mem|content~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N30
cycloneive_lcell_comb \control_logic|control_mem|content~57 (
// Equation(s):
// \control_logic|control_mem|content~57_combout  = (!\InstructionReg|instr [7] & (\InstructionReg|instr [5] & (!\InstructionReg|instr [6] & \micro_instr|micro [0])))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [6]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~57_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~57 .lut_mask = 16'h0400;
defparam \control_logic|control_mem|content~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N20
cycloneive_lcell_comb \control_logic|control_mem|content~38 (
// Equation(s):
// \control_logic|control_mem|content~38_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & ((!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [5])))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~38_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~38 .lut_mask = 16'h44C8;
defparam \control_logic|control_mem|content~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N18
cycloneive_lcell_comb \control_logic|control_mem|content~58 (
// Equation(s):
// \control_logic|control_mem|content~58_combout  = (\control_logic|control_mem|content~19_combout ) # ((\control_logic|control_mem|content~20_combout  & ((\control_logic|control_mem|content~57_combout ) # (\control_logic|control_mem|content~38_combout ))))

	.dataa(\control_logic|control_mem|content~20_combout ),
	.datab(\control_logic|control_mem|content~19_combout ),
	.datac(\control_logic|control_mem|content~57_combout ),
	.datad(\control_logic|control_mem|content~38_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~58_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~58 .lut_mask = 16'hEEEC;
defparam \control_logic|control_mem|content~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N1
dffeas \ALU_Register|register_array|registerB|data_reg[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[5] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N2
cycloneive_lcell_comb \control_logic|control_mem|content~21 (
// Equation(s):
// \control_logic|control_mem|content~21_combout  = (\InstructionReg|instr [6] & (((!\InstructionReg|instr [4] & !\micro_instr|micro [0])) # (!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [5]) # ((\InstructionReg|instr 
// [4]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~21_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~21 .lut_mask = 16'h767E;
defparam \control_logic|control_mem|content~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N12
cycloneive_lcell_comb \control_logic|control_mem|content~22 (
// Equation(s):
// \control_logic|control_mem|content~22_combout  = (\InstructionReg|instr [7] & \control_logic|control_mem|content~21_combout )

	.dataa(\InstructionReg|instr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~21_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~22_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~22 .lut_mask = 16'hAA00;
defparam \control_logic|control_mem|content~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N18
cycloneive_lcell_comb \control_logic|control_mem|content~23 (
// Equation(s):
// \control_logic|control_mem|content~23_combout  = (\InstructionReg|instr [6] & (!\InstructionReg|instr [7] & (!\InstructionReg|instr [5] & \micro_instr|micro [0])))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [5]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~23_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~23 .lut_mask = 16'h0200;
defparam \control_logic|control_mem|content~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N28
cycloneive_lcell_comb \control_logic|control_mem|content~24 (
// Equation(s):
// \control_logic|control_mem|content~24_combout  = (!\InstructionReg|instr [4] & \control_logic|control_mem|content~23_combout )

	.dataa(gnd),
	.datab(\InstructionReg|instr [4]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~23_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~24_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~24 .lut_mask = 16'h3300;
defparam \control_logic|control_mem|content~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N6
cycloneive_lcell_comb \control_logic|control_mem|content~25 (
// Equation(s):
// \control_logic|control_mem|content~25_combout  = (\control_logic|control_mem|content~19_combout ) # ((\control_logic|control_mem|content~20_combout  & ((\control_logic|control_mem|content~22_combout ) # (\control_logic|control_mem|content~24_combout ))))

	.dataa(\control_logic|control_mem|content~20_combout ),
	.datab(\control_logic|control_mem|content~19_combout ),
	.datac(\control_logic|control_mem|content~22_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~25_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~25 .lut_mask = 16'hEEEC;
defparam \control_logic|control_mem|content~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N12
cycloneive_lcell_comb \out_mux|Selector2~3 (
// Equation(s):
// \out_mux|Selector2~3_combout  = (\control_logic|control_mem|content~61_combout  & (\ALU_Register|register_array|registerB|data_reg [5] & !\control_logic|control_mem|content~25_combout )) # (!\control_logic|control_mem|content~61_combout  & 
// ((\control_logic|control_mem|content~25_combout )))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [5]),
	.datac(\control_logic|control_mem|content~61_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~3 .lut_mask = 16'h0FC0;
defparam \out_mux|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N0
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[20]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N1
dffeas \memory|mem_array_rtl_0_bypass[20] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N10
cycloneive_lcell_comb \control_logic|control_mem|content~50 (
// Equation(s):
// \control_logic|control_mem|content~50_combout  = (\InstructionReg|instr [4] & (!\InstructionReg|instr [5] & (\InstructionReg|instr [6] $ (\micro_instr|micro [0]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [4]),
	.datac(\micro_instr|micro [0]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~50_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~50 .lut_mask = 16'h0048;
defparam \control_logic|control_mem|content~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N16
cycloneive_lcell_comb \control_logic|control_mem|content~51 (
// Equation(s):
// \control_logic|control_mem|content~51_combout  = (\micro_instr|micro [1] & ((\control_logic|control_mem|content~38_combout ) # ((\control_logic|control_mem|content~50_combout  & !\InstructionReg|instr [7]))))

	.dataa(\control_logic|control_mem|content~50_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\micro_instr|micro [1]),
	.datad(\control_logic|control_mem|content~38_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~51_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~51 .lut_mask = 16'hF020;
defparam \control_logic|control_mem|content~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N4
cycloneive_lcell_comb \micro_instr|Equal0~0 (
// Equation(s):
// \micro_instr|Equal0~0_combout  = (!\micro_instr|micro [1] & !\micro_instr|micro [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\micro_instr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|Equal0~0 .lut_mask = 16'h000F;
defparam \micro_instr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N6
cycloneive_lcell_comb \control_logic|control_mem|content~52 (
// Equation(s):
// \control_logic|control_mem|content~52_combout  = (\control_logic|control_mem|content~51_combout ) # ((\micro_instr|micro [2] & ((\control_logic|control_mem|content~36_combout ) # (!\micro_instr|Equal0~0_combout ))))

	.dataa(\control_logic|control_mem|content~51_combout ),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~52_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~52 .lut_mask = 16'hEAFA;
defparam \control_logic|control_mem|content~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N9
dffeas \ALU_Register|register_array|registerA|data_reg[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[3] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y41_N25
dffeas \ALU_Register|register_array|registerB|data_reg[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[3] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N30
cycloneive_lcell_comb \control_logic|control_mem|content~29 (
// Equation(s):
// \control_logic|control_mem|content~29_combout  = (\InstructionReg|instr [6] & ((!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [5])))

	.dataa(gnd),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~29_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~29 .lut_mask = 16'h0FFC;
defparam \control_logic|control_mem|content~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N16
cycloneive_lcell_comb \control_logic|control_mem|content~30 (
// Equation(s):
// \control_logic|control_mem|content~30_combout  = (\control_logic|control_mem|content~29_combout  & (\InstructionReg|instr [7] & (\micro_instr|micro [1] & !\micro_instr|micro [2])))

	.dataa(\control_logic|control_mem|content~29_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~30_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~30 .lut_mask = 16'h0080;
defparam \control_logic|control_mem|content~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N28
cycloneive_lcell_comb \ALU_Register|ALU|Add0~12 (
// Equation(s):
// \ALU_Register|ALU|Add0~12_combout  = \ALU_Register|register_array|registerB|data_reg [3] $ (((\control_logic|control_mem|content~30_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [3]),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~12 .lut_mask = 16'h333C;
defparam \ALU_Register|ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N18
cycloneive_lcell_comb \control_logic|control_mem|content~33 (
// Equation(s):
// \control_logic|control_mem|content~33_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [6] & (!\InstructionReg|instr [5])) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [5]) # (\InstructionReg|instr [4])))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [5]),
	.datac(\micro_instr|micro [1]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~33_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~33 .lut_mask = 16'h7060;
defparam \control_logic|control_mem|content~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N10
cycloneive_lcell_comb \control_logic|control_mem|content~34 (
// Equation(s):
// \control_logic|control_mem|content~34_combout  = (\micro_instr|micro [0] & (\InstructionReg|instr [7] & \control_logic|control_mem|content~33_combout ))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\InstructionReg|instr [7]),
	.datad(\control_logic|control_mem|content~33_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~34_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~34 .lut_mask = 16'hA000;
defparam \control_logic|control_mem|content~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N22
cycloneive_lcell_comb \control_logic|control_mem|content~31 (
// Equation(s):
// \control_logic|control_mem|content~31_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [6] & (\InstructionReg|instr [5])) # (!\InstructionReg|instr [6] & (!\InstructionReg|instr [5] & !\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [5]),
	.datac(\micro_instr|micro [1]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~31_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~31 .lut_mask = 16'h8090;
defparam \control_logic|control_mem|content~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N20
cycloneive_lcell_comb \control_logic|control_mem|content~32 (
// Equation(s):
// \control_logic|control_mem|content~32_combout  = (!\micro_instr|micro [0] & ((\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~31_combout ))) # (!\InstructionReg|instr [7] & (!\micro_instr|micro [1]))))

	.dataa(\InstructionReg|instr [7]),
	.datab(\micro_instr|micro [1]),
	.datac(\control_logic|control_mem|content~31_combout ),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~32_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~32 .lut_mask = 16'h001B;
defparam \control_logic|control_mem|content~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N20
cycloneive_lcell_comb \control_logic|control_mem|content~35 (
// Equation(s):
// \control_logic|control_mem|content~35_combout  = (\control_logic|control_mem|content~19_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~34_combout ) # (\control_logic|control_mem|content~32_combout ))))

	.dataa(\control_logic|control_mem|content~34_combout ),
	.datab(\control_logic|control_mem|content~19_combout ),
	.datac(\control_logic|control_mem|content~32_combout ),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~35_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~35 .lut_mask = 16'hCCFE;
defparam \control_logic|control_mem|content~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N18
cycloneive_lcell_comb \control_logic|control_mem|content~47 (
// Equation(s):
// \control_logic|control_mem|content~47_combout  = (!\micro_instr|micro [1] & (!\InstructionReg|instr [7] & \micro_instr|micro [0]))

	.dataa(gnd),
	.datab(\micro_instr|micro [1]),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~47_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~47 .lut_mask = 16'h0300;
defparam \control_logic|control_mem|content~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N6
cycloneive_lcell_comb \control_logic|control_mem|content~48 (
// Equation(s):
// \control_logic|control_mem|content~48_combout  = (\InstructionReg|instr [7] & ((\micro_instr|micro [0] & ((!\control_logic|control_mem|content~31_combout ))) # (!\micro_instr|micro [0] & (\control_logic|control_mem|content~33_combout ))))

	.dataa(\control_logic|control_mem|content~33_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\micro_instr|micro [0]),
	.datad(\control_logic|control_mem|content~31_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~48_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~48 .lut_mask = 16'h08C8;
defparam \control_logic|control_mem|content~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N4
cycloneive_lcell_comb \control_logic|control_mem|content~49 (
// Equation(s):
// \control_logic|control_mem|content~49_combout  = (\control_logic|control_mem|content~19_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~47_combout ) # (\control_logic|control_mem|content~48_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~47_combout ),
	.datac(\control_logic|control_mem|content~19_combout ),
	.datad(\control_logic|control_mem|content~48_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~49_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~49 .lut_mask = 16'hF5F4;
defparam \control_logic|control_mem|content~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N23
dffeas \InstructionReg|instr[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[2] .is_wysiwyg = "true";
defparam \InstructionReg|instr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N22
cycloneive_lcell_comb \out_mux|Selector5~6 (
// Equation(s):
// \out_mux|Selector5~6_combout  = (!\control_logic|control_mem|content~37_combout  & (!\control_logic|control_mem|content~35_combout  & (\InstructionReg|instr [2] & \out_mux|Selector7~8_combout )))

	.dataa(\control_logic|control_mem|content~37_combout ),
	.datab(\control_logic|control_mem|content~35_combout ),
	.datac(\InstructionReg|instr [2]),
	.datad(\out_mux|Selector7~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~6 .lut_mask = 16'h1000;
defparam \out_mux|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N0
cycloneive_lcell_comb \control_logic|control_mem|content~26 (
// Equation(s):
// \control_logic|control_mem|content~26_combout  = (\InstructionReg|instr [5]) # ((\InstructionReg|instr [4] & !\InstructionReg|instr [6]))

	.dataa(gnd),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~26_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~26 .lut_mask = 16'hFF0C;
defparam \control_logic|control_mem|content~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N14
cycloneive_lcell_comb \control_logic|control_mem|content~27 (
// Equation(s):
// \control_logic|control_mem|content~27_combout  = (\InstructionReg|instr [6] & (!\control_logic|control_mem|content~26_combout  & (\InstructionReg|instr [7]))) # (!\InstructionReg|instr [6] & (\control_logic|control_mem|content~26_combout  & 
// ((\InstructionReg|instr [7]) # (\micro_instr|micro [0]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\control_logic|control_mem|content~26_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~27_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~27 .lut_mask = 16'h6460;
defparam \control_logic|control_mem|content~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N22
cycloneive_lcell_comb \control_logic|control_mem|content~28 (
// Equation(s):
// \control_logic|control_mem|content~28_combout  = (\micro_instr|micro [1] & ((\micro_instr|micro [2]) # ((\control_logic|control_mem|content~27_combout )))) # (!\micro_instr|micro [1] & ((\micro_instr|micro [0]) # ((\micro_instr|micro [2] & 
// \control_logic|control_mem|content~27_combout ))))

	.dataa(\micro_instr|micro [1]),
	.datab(\micro_instr|micro [2]),
	.datac(\micro_instr|micro [0]),
	.datad(\control_logic|control_mem|content~27_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~28_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~28 .lut_mask = 16'hFED8;
defparam \control_logic|control_mem|content~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N0
cycloneive_lcell_comb \out_mux|Selector7~2 (
// Equation(s):
// \out_mux|Selector7~2_combout  = (!\control_logic|control_mem|content~61_combout  & (!\control_logic|control_mem|content~28_combout  & \control_logic|control_mem|content~25_combout ))

	.dataa(\control_logic|control_mem|content~61_combout ),
	.datab(\control_logic|control_mem|content~28_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~2 .lut_mask = 16'h1100;
defparam \out_mux|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N31
dffeas \ALU_Register|register_array|registerB|data_reg[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[2] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N2
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[14]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N3
dffeas \memory|mem_array_rtl_0_bypass[14] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y41_N21
dffeas \memory|mem_array_rtl_0_bypass[13] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N2
cycloneive_lcell_comb \memory|mem_array~0feeder (
// Equation(s):
// \memory|mem_array~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~0feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N20
cycloneive_lcell_comb \control_logic|control_mem|content~54 (
// Equation(s):
// \control_logic|control_mem|content~54_combout  = (\micro_instr|micro [1] & (\InstructionReg|instr [6] $ (((!\InstructionReg|instr [5] & !\InstructionReg|instr [4])))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~54_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~54 .lut_mask = 16'hC900;
defparam \control_logic|control_mem|content~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N2
cycloneive_lcell_comb \control_logic|control_mem|content~55 (
// Equation(s):
// \control_logic|control_mem|content~55_combout  = (!\micro_instr|micro [0] & ((\InstructionReg|instr [7] & (!\control_logic|control_mem|content~31_combout )) # (!\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~54_combout )))))

	.dataa(\micro_instr|micro [0]),
	.datab(\control_logic|control_mem|content~31_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\control_logic|control_mem|content~54_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~55_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~55 .lut_mask = 16'h1015;
defparam \control_logic|control_mem|content~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N28
cycloneive_lcell_comb \control_logic|control_mem|content~56 (
// Equation(s):
// \control_logic|control_mem|content~56_combout  = (\control_logic|control_mem|content~19_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~34_combout ) # (\control_logic|control_mem|content~55_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~19_combout ),
	.datac(\control_logic|control_mem|content~34_combout ),
	.datad(\control_logic|control_mem|content~55_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~56_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~56 .lut_mask = 16'hDDDC;
defparam \control_logic|control_mem|content~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N3
dffeas \memory|mem_array~0 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~0feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~0 .is_wysiwyg = "true";
defparam \memory|mem_array~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N8
cycloneive_lcell_comb \control_logic|control_mem|content~53 (
// Equation(s):
// \control_logic|control_mem|content~53_combout  = (\control_logic|control_mem|content~19_combout ) # ((\control_logic|control_mem|content~20_combout  & ((\control_logic|control_mem|content~38_combout ) # (\control_logic|control_mem|content~24_combout ))))

	.dataa(\control_logic|control_mem|content~38_combout ),
	.datab(\control_logic|control_mem|content~20_combout ),
	.datac(\control_logic|control_mem|content~19_combout ),
	.datad(\control_logic|control_mem|content~24_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~53_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~53 .lut_mask = 16'hFCF8;
defparam \control_logic|control_mem|content~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N17
dffeas \memory|address_reg|addr[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[3] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y41_N15
dffeas \memory|address_reg|addr[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[2] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y41_N21
dffeas \InstructionReg|instr[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[0] .is_wysiwyg = "true";
defparam \InstructionReg|instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N20
cycloneive_lcell_comb \out_mux|Selector7~11 (
// Equation(s):
// \out_mux|Selector7~11_combout  = (!\control_logic|control_mem|content~37_combout  & (!\control_logic|control_mem|content~35_combout  & (\InstructionReg|instr [0] & \out_mux|Selector7~8_combout )))

	.dataa(\control_logic|control_mem|content~37_combout ),
	.datab(\control_logic|control_mem|content~35_combout ),
	.datac(\InstructionReg|instr [0]),
	.datad(\out_mux|Selector7~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~11 .lut_mask = 16'h1000;
defparam \out_mux|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N2
cycloneive_lcell_comb \out_mux|Selector7~5 (
// Equation(s):
// \out_mux|Selector7~5_combout  = (!\control_logic|control_mem|content~37_combout  & \control_logic|control_mem|content~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~37_combout ),
	.datad(\control_logic|control_mem|content~35_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~5 .lut_mask = 16'h0F00;
defparam \out_mux|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N24
cycloneive_lcell_comb \out_mux|Selector7~6 (
// Equation(s):
// \out_mux|Selector7~6_combout  = (\control_logic|control_mem|content~37_combout  & !\control_logic|control_mem|content~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~37_combout ),
	.datad(\control_logic|control_mem|content~35_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~6 .lut_mask = 16'h00F0;
defparam \out_mux|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N8
cycloneive_lcell_comb \ProgramCounter|PC[0]~feeder (
// Equation(s):
// \ProgramCounter|PC[0]~feeder_combout  = \ProgramCounter|PC[0]~0_combout 

	.dataa(\ProgramCounter|PC[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ProgramCounter|PC[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[0]~feeder .lut_mask = 16'hAAAA;
defparam \ProgramCounter|PC[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N10
cycloneive_lcell_comb \ProgramCounter|Add0~0 (
// Equation(s):
// \ProgramCounter|Add0~0_combout  = \ProgramCounter|PC [0] $ (VCC)
// \ProgramCounter|Add0~1  = CARRY(\ProgramCounter|PC [0])

	.dataa(\ProgramCounter|PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ProgramCounter|Add0~0_combout ),
	.cout(\ProgramCounter|Add0~1 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~0 .lut_mask = 16'h55AA;
defparam \ProgramCounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N12
cycloneive_lcell_comb \ProgramCounter|PC[3]~feeder (
// Equation(s):
// \ProgramCounter|PC[3]~feeder_combout  = \ProgramCounter|PC[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[3]~3_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N0
cycloneive_lcell_comb \ProgramCounter|PC[2]~feeder (
// Equation(s):
// \ProgramCounter|PC[2]~feeder_combout  = \ProgramCounter|PC[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[2]~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[2]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N29
dffeas \InstructionReg|instr[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[1] .is_wysiwyg = "true";
defparam \InstructionReg|instr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N14
cycloneive_lcell_comb \out_mux|Selector6~6 (
// Equation(s):
// \out_mux|Selector6~6_combout  = (\InstructionReg|instr [1] & (!\control_logic|control_mem|content~37_combout  & (!\control_logic|control_mem|content~35_combout  & \out_mux|Selector7~8_combout )))

	.dataa(\InstructionReg|instr [1]),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\control_logic|control_mem|content~35_combout ),
	.datad(\out_mux|Selector7~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~6 .lut_mask = 16'h0200;
defparam \out_mux|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N24
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[12]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N25
dffeas \memory|mem_array_rtl_0_bypass[12] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N17
dffeas \memory|mem_array_rtl_0_bypass[11] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y41_N23
dffeas \memory|mem_array~2 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~2 .is_wysiwyg = "true";
defparam \memory|mem_array~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N25
dffeas \memory|address_reg|addr[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[1] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N24
cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \memory|mem_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control_logic|control_mem|content~53_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_logic|control_mem|content~56_combout ),
	.clk0(\clk_module|CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\out_mux|Selector0~4_combout ,\out_mux|Selector1~6_combout ,\out_mux|Selector2~6_combout ,\out_mux|Selector3~6_combout ,\ProgramCounter|PC[3]~3_combout ,
\ProgramCounter|PC[2]~2_combout ,\ProgramCounter|PC[1]~1_combout ,\ProgramCounter|PC[0]~0_combout }),
	.portaaddr({\memory|address_reg|addr [3],\memory|address_reg|addr [2],\memory|address_reg|addr [1],\memory|address_reg|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\ProgramCounter|PC[3]~3_combout ,\ProgramCounter|PC[2]~2_combout ,\ProgramCounter|PC[1]~1_combout ,\ProgramCounter|PC[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/8b_Computer.ram0_memory_e411fb78.hdl.mif";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory|altsyncram:mem_array_rtl_0|altsyncram_dmi1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|mem_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 576'h0000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000F00000000610000000750000000E0000000028000000018;
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N22
cycloneive_lcell_comb \memory|mem_array~14 (
// Equation(s):
// \memory|mem_array~14_combout  = (\memory|mem_array~0_q  & ((\memory|mem_array_rtl_0|auto_generated|ram_block1a1 ))) # (!\memory|mem_array~0_q  & (\memory|mem_array~2_q ))

	.dataa(\memory|mem_array~0_q ),
	.datab(gnd),
	.datac(\memory|mem_array~2_q ),
	.datad(\memory|mem_array_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\memory|mem_array~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~14 .lut_mask = 16'hFA50;
defparam \memory|mem_array~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N16
cycloneive_lcell_comb \memory|mem_array~15 (
// Equation(s):
// \memory|mem_array~15_combout  = (\memory|mem_array~12_combout  & (((\memory|mem_array_rtl_0_bypass [11])))) # (!\memory|mem_array~12_combout  & ((\memory|mem_array_rtl_0_bypass [12] & ((\memory|mem_array~14_combout ))) # (!\memory|mem_array_rtl_0_bypass 
// [12] & (\memory|mem_array_rtl_0_bypass [11]))))

	.dataa(\memory|mem_array~12_combout ),
	.datab(\memory|mem_array_rtl_0_bypass [12]),
	.datac(\memory|mem_array_rtl_0_bypass [11]),
	.datad(\memory|mem_array~14_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~15 .lut_mask = 16'hF4B0;
defparam \memory|mem_array~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N15
dffeas \ALU_Register|register_array|registerB|data_reg[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[1] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N2
cycloneive_lcell_comb \out_mux|Selector6~3 (
// Equation(s):
// \out_mux|Selector6~3_combout  = (\control_logic|control_mem|content~61_combout  & (((\ALU_Register|register_array|registerB|data_reg [1] & !\control_logic|control_mem|content~28_combout )))) # (!\control_logic|control_mem|content~61_combout  & 
// (\memory|mem_array~15_combout  & ((\control_logic|control_mem|content~28_combout ))))

	.dataa(\memory|mem_array~15_combout ),
	.datab(\control_logic|control_mem|content~61_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [1]),
	.datad(\control_logic|control_mem|content~28_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~3 .lut_mask = 16'h22C0;
defparam \out_mux|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N5
dffeas \ALU_Register|register_array|registerA|data_reg[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[1] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N26
cycloneive_lcell_comb \out_mux|Selector6~4 (
// Equation(s):
// \out_mux|Selector6~4_combout  = (\out_mux|Selector6~3_combout  & (((\ALU_Register|register_array|registerA|data_reg [1] & \out_mux|Selector7~2_combout )) # (!\control_logic|control_mem|content~25_combout ))) # (!\out_mux|Selector6~3_combout  & 
// (\ALU_Register|register_array|registerA|data_reg [1] & ((\out_mux|Selector7~2_combout ))))

	.dataa(\out_mux|Selector6~3_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [1]),
	.datac(\control_logic|control_mem|content~25_combout ),
	.datad(\out_mux|Selector7~2_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~4 .lut_mask = 16'hCE0A;
defparam \out_mux|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N14
cycloneive_lcell_comb \ALU_Register|ALU|Add0~5 (
// Equation(s):
// \ALU_Register|ALU|Add0~5_combout  = \ALU_Register|register_array|registerB|data_reg [1] $ (((\control_logic|control_mem|content~30_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [1]),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~5 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N17
dffeas \ALU_Register|register_array|registerB|data_reg[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[0] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N16
cycloneive_lcell_comb \ALU_Register|ALU|Add0~0 (
// Equation(s):
// \ALU_Register|ALU|Add0~0_combout  = \ALU_Register|register_array|registerB|data_reg [0] $ (((\control_logic|control_mem|content~30_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [0]),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~0 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N3
dffeas \ALU_Register|register_array|registerA|data_reg[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[0] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N0
cycloneive_lcell_comb \ALU_Register|ALU|Add0~2 (
// Equation(s):
// \ALU_Register|ALU|Add0~2_cout  = CARRY(\control_logic|control_mem|content~61_combout )

	.dataa(\control_logic|control_mem|content~61_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_Register|ALU|Add0~2_cout ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~2 .lut_mask = 16'h00AA;
defparam \ALU_Register|ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N2
cycloneive_lcell_comb \ALU_Register|ALU|Add0~3 (
// Equation(s):
// \ALU_Register|ALU|Add0~3_combout  = (\ALU_Register|ALU|Add0~0_combout  & ((\ALU_Register|register_array|registerA|data_reg [0] & (\ALU_Register|ALU|Add0~2_cout  & VCC)) # (!\ALU_Register|register_array|registerA|data_reg [0] & 
// (!\ALU_Register|ALU|Add0~2_cout )))) # (!\ALU_Register|ALU|Add0~0_combout  & ((\ALU_Register|register_array|registerA|data_reg [0] & (!\ALU_Register|ALU|Add0~2_cout )) # (!\ALU_Register|register_array|registerA|data_reg [0] & 
// ((\ALU_Register|ALU|Add0~2_cout ) # (GND)))))
// \ALU_Register|ALU|Add0~4  = CARRY((\ALU_Register|ALU|Add0~0_combout  & (!\ALU_Register|register_array|registerA|data_reg [0] & !\ALU_Register|ALU|Add0~2_cout )) # (!\ALU_Register|ALU|Add0~0_combout  & ((!\ALU_Register|ALU|Add0~2_cout ) # 
// (!\ALU_Register|register_array|registerA|data_reg [0]))))

	.dataa(\ALU_Register|ALU|Add0~0_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~2_cout ),
	.combout(\ALU_Register|ALU|Add0~3_combout ),
	.cout(\ALU_Register|ALU|Add0~4 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~3 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N4
cycloneive_lcell_comb \ALU_Register|ALU|Add0~6 (
// Equation(s):
// \ALU_Register|ALU|Add0~6_combout  = ((\ALU_Register|ALU|Add0~5_combout  $ (\ALU_Register|register_array|registerA|data_reg [1] $ (!\ALU_Register|ALU|Add0~4 )))) # (GND)
// \ALU_Register|ALU|Add0~7  = CARRY((\ALU_Register|ALU|Add0~5_combout  & ((\ALU_Register|register_array|registerA|data_reg [1]) # (!\ALU_Register|ALU|Add0~4 ))) # (!\ALU_Register|ALU|Add0~5_combout  & (\ALU_Register|register_array|registerA|data_reg [1] & 
// !\ALU_Register|ALU|Add0~4 )))

	.dataa(\ALU_Register|ALU|Add0~5_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~4 ),
	.combout(\ALU_Register|ALU|Add0~6_combout ),
	.cout(\ALU_Register|ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~6 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N2
cycloneive_lcell_comb \out_mux|Selector6~2 (
// Equation(s):
// \out_mux|Selector6~2_combout  = (\ProgramCounter|PC [1] & ((\out_mux|Selector7~5_combout ) # ((\out_mux|Selector7~6_combout  & \ALU_Register|ALU|Add0~6_combout )))) # (!\ProgramCounter|PC [1] & (\out_mux|Selector7~6_combout  & 
// ((\ALU_Register|ALU|Add0~6_combout ))))

	.dataa(\ProgramCounter|PC [1]),
	.datab(\out_mux|Selector7~6_combout ),
	.datac(\out_mux|Selector7~5_combout ),
	.datad(\ALU_Register|ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~2 .lut_mask = 16'hECA0;
defparam \out_mux|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N20
cycloneive_lcell_comb \out_mux|Selector6~5 (
// Equation(s):
// \out_mux|Selector6~5_combout  = (\out_mux|Selector7~8_combout  & ((\out_mux|Selector6~2_combout ) # ((\out_mux|Selector7~9_combout  & \out_mux|Selector6~4_combout )))) # (!\out_mux|Selector7~8_combout  & (\out_mux|Selector7~9_combout  & 
// (\out_mux|Selector6~4_combout )))

	.dataa(\out_mux|Selector7~8_combout ),
	.datab(\out_mux|Selector7~9_combout ),
	.datac(\out_mux|Selector6~4_combout ),
	.datad(\out_mux|Selector6~2_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~5 .lut_mask = 16'hEAC0;
defparam \out_mux|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N24
cycloneive_lcell_comb \ProgramCounter|PC[1]~1 (
// Equation(s):
// \ProgramCounter|PC[1]~1_combout  = (\control_logic|control_mem|content~44_combout  & (\out_mux|Selector6~6_combout )) # (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector6~5_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~44_combout ),
	.datac(\out_mux|Selector6~6_combout ),
	.datad(\out_mux|Selector6~5_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[1]~1 .lut_mask = 16'hF3C0;
defparam \ProgramCounter|PC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N22
cycloneive_lcell_comb \ProgramCounter|PC[1]~feeder (
// Equation(s):
// \ProgramCounter|PC[1]~feeder_combout  = \ProgramCounter|PC[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[1]~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[1]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N12
cycloneive_lcell_comb \ProgramCounter|Add0~2 (
// Equation(s):
// \ProgramCounter|Add0~2_combout  = (\ProgramCounter|PC [1] & (!\ProgramCounter|Add0~1 )) # (!\ProgramCounter|PC [1] & ((\ProgramCounter|Add0~1 ) # (GND)))
// \ProgramCounter|Add0~3  = CARRY((!\ProgramCounter|Add0~1 ) # (!\ProgramCounter|PC [1]))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~1 ),
	.combout(\ProgramCounter|Add0~2_combout ),
	.cout(\ProgramCounter|Add0~3 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~2 .lut_mask = 16'h3C3F;
defparam \ProgramCounter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N26
cycloneive_lcell_comb \control_logic|control_mem|content~62 (
// Equation(s):
// \control_logic|control_mem|content~62_combout  = (\control_logic|control_mem|content~43_combout ) # ((\micro_instr|micro [0]) # (\micro_instr|micro [1]))

	.dataa(\control_logic|control_mem|content~43_combout ),
	.datab(gnd),
	.datac(\micro_instr|micro [0]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~62_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~62 .lut_mask = 16'hFFFA;
defparam \control_logic|control_mem|content~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N30
cycloneive_lcell_comb \ALU_Register|ALU|Add0~13 (
// Equation(s):
// \ALU_Register|ALU|Add0~13_combout  = \ALU_Register|register_array|registerB|data_reg [2] $ (((\control_logic|control_mem|content~19_combout ) # (\control_logic|control_mem|content~30_combout )))

	.dataa(\control_logic|control_mem|content~19_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [2]),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~13 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N6
cycloneive_lcell_comb \ALU_Register|ALU|Add0~14 (
// Equation(s):
// \ALU_Register|ALU|Add0~14_combout  = (\ALU_Register|register_array|registerA|data_reg [2] & ((\ALU_Register|ALU|Add0~13_combout  & (\ALU_Register|ALU|Add0~7  & VCC)) # (!\ALU_Register|ALU|Add0~13_combout  & (!\ALU_Register|ALU|Add0~7 )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [2] & ((\ALU_Register|ALU|Add0~13_combout  & (!\ALU_Register|ALU|Add0~7 )) # (!\ALU_Register|ALU|Add0~13_combout  & ((\ALU_Register|ALU|Add0~7 ) # (GND)))))
// \ALU_Register|ALU|Add0~15  = CARRY((\ALU_Register|register_array|registerA|data_reg [2] & (!\ALU_Register|ALU|Add0~13_combout  & !\ALU_Register|ALU|Add0~7 )) # (!\ALU_Register|register_array|registerA|data_reg [2] & ((!\ALU_Register|ALU|Add0~7 ) # 
// (!\ALU_Register|ALU|Add0~13_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [2]),
	.datab(\ALU_Register|ALU|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~7 ),
	.combout(\ALU_Register|ALU|Add0~14_combout ),
	.cout(\ALU_Register|ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N22
cycloneive_lcell_comb \ALU_Register|ALU|ZERO~0 (
// Equation(s):
// \ALU_Register|ALU|ZERO~0_combout  = (\ALU_Register|ALU|Add0~14_combout ) # ((\ALU_Register|ALU|Add0~6_combout ) # ((\ALU_Register|ALU|Add0~16_combout ) # (\ALU_Register|ALU|Add0~3_combout )))

	.dataa(\ALU_Register|ALU|Add0~14_combout ),
	.datab(\ALU_Register|ALU|Add0~6_combout ),
	.datac(\ALU_Register|ALU|Add0~16_combout ),
	.datad(\ALU_Register|ALU|Add0~3_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO~0 .lut_mask = 16'hFFFE;
defparam \ALU_Register|ALU|ZERO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N7
dffeas \ALU_Register|register_array|registerB|data_reg[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[7] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N12
cycloneive_lcell_comb \ALU_Register|ALU|Add0~8 (
// Equation(s):
// \ALU_Register|ALU|Add0~8_combout  = \ALU_Register|register_array|registerB|data_reg [7] $ (((\control_logic|control_mem|content~19_combout ) # (\control_logic|control_mem|content~30_combout )))

	.dataa(\ALU_Register|register_array|registerB|data_reg [7]),
	.datab(\control_logic|control_mem|content~19_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~8 .lut_mask = 16'h5566;
defparam \ALU_Register|ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N17
dffeas \ALU_Register|register_array|registerA|data_reg[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[7] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y41_N15
dffeas \ALU_Register|register_array|registerA|data_reg[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[6] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y41_N31
dffeas \ALU_Register|register_array|registerB|data_reg[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[6] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N30
cycloneive_lcell_comb \ALU_Register|ALU|Add0~9 (
// Equation(s):
// \ALU_Register|ALU|Add0~9_combout  = \ALU_Register|register_array|registerB|data_reg [6] $ (((\control_logic|control_mem|content~30_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [6]),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~9 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N0
cycloneive_lcell_comb \ALU_Register|ALU|Add0~10 (
// Equation(s):
// \ALU_Register|ALU|Add0~10_combout  = \ALU_Register|register_array|registerB|data_reg [5] $ (((\control_logic|control_mem|content~30_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [5]),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~10 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N13
dffeas \ALU_Register|register_array|registerA|data_reg[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[5] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y41_N27
dffeas \ALU_Register|register_array|registerA|data_reg[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[4] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y41_N23
dffeas \ALU_Register|register_array|registerB|data_reg[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[4] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N0
cycloneive_lcell_comb \ALU_Register|ALU|Add0~11 (
// Equation(s):
// \ALU_Register|ALU|Add0~11_combout  = \ALU_Register|register_array|registerB|data_reg [4] $ (((\control_logic|control_mem|content~30_combout ) # (\control_logic|control_mem|content~19_combout )))

	.dataa(\ALU_Register|register_array|registerB|data_reg [4]),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\control_logic|control_mem|content~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~11 .lut_mask = 16'h5656;
defparam \ALU_Register|ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N8
cycloneive_lcell_comb \ALU_Register|ALU|Add0~16 (
// Equation(s):
// \ALU_Register|ALU|Add0~16_combout  = ((\ALU_Register|register_array|registerA|data_reg [3] $ (\ALU_Register|ALU|Add0~12_combout  $ (!\ALU_Register|ALU|Add0~15 )))) # (GND)
// \ALU_Register|ALU|Add0~17  = CARRY((\ALU_Register|register_array|registerA|data_reg [3] & ((\ALU_Register|ALU|Add0~12_combout ) # (!\ALU_Register|ALU|Add0~15 ))) # (!\ALU_Register|register_array|registerA|data_reg [3] & (\ALU_Register|ALU|Add0~12_combout  
// & !\ALU_Register|ALU|Add0~15 )))

	.dataa(\ALU_Register|register_array|registerA|data_reg [3]),
	.datab(\ALU_Register|ALU|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~15 ),
	.combout(\ALU_Register|ALU|Add0~16_combout ),
	.cout(\ALU_Register|ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N10
cycloneive_lcell_comb \ALU_Register|ALU|Add0~18 (
// Equation(s):
// \ALU_Register|ALU|Add0~18_combout  = (\ALU_Register|register_array|registerA|data_reg [4] & ((\ALU_Register|ALU|Add0~11_combout  & (\ALU_Register|ALU|Add0~17  & VCC)) # (!\ALU_Register|ALU|Add0~11_combout  & (!\ALU_Register|ALU|Add0~17 )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [4] & ((\ALU_Register|ALU|Add0~11_combout  & (!\ALU_Register|ALU|Add0~17 )) # (!\ALU_Register|ALU|Add0~11_combout  & ((\ALU_Register|ALU|Add0~17 ) # (GND)))))
// \ALU_Register|ALU|Add0~19  = CARRY((\ALU_Register|register_array|registerA|data_reg [4] & (!\ALU_Register|ALU|Add0~11_combout  & !\ALU_Register|ALU|Add0~17 )) # (!\ALU_Register|register_array|registerA|data_reg [4] & ((!\ALU_Register|ALU|Add0~17 ) # 
// (!\ALU_Register|ALU|Add0~11_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [4]),
	.datab(\ALU_Register|ALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~17 ),
	.combout(\ALU_Register|ALU|Add0~18_combout ),
	.cout(\ALU_Register|ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N12
cycloneive_lcell_comb \ALU_Register|ALU|Add0~20 (
// Equation(s):
// \ALU_Register|ALU|Add0~20_combout  = ((\ALU_Register|ALU|Add0~10_combout  $ (\ALU_Register|register_array|registerA|data_reg [5] $ (!\ALU_Register|ALU|Add0~19 )))) # (GND)
// \ALU_Register|ALU|Add0~21  = CARRY((\ALU_Register|ALU|Add0~10_combout  & ((\ALU_Register|register_array|registerA|data_reg [5]) # (!\ALU_Register|ALU|Add0~19 ))) # (!\ALU_Register|ALU|Add0~10_combout  & (\ALU_Register|register_array|registerA|data_reg [5] 
// & !\ALU_Register|ALU|Add0~19 )))

	.dataa(\ALU_Register|ALU|Add0~10_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~19 ),
	.combout(\ALU_Register|ALU|Add0~20_combout ),
	.cout(\ALU_Register|ALU|Add0~21 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N14
cycloneive_lcell_comb \ALU_Register|ALU|Add0~22 (
// Equation(s):
// \ALU_Register|ALU|Add0~22_combout  = (\ALU_Register|register_array|registerA|data_reg [6] & ((\ALU_Register|ALU|Add0~9_combout  & (\ALU_Register|ALU|Add0~21  & VCC)) # (!\ALU_Register|ALU|Add0~9_combout  & (!\ALU_Register|ALU|Add0~21 )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [6] & ((\ALU_Register|ALU|Add0~9_combout  & (!\ALU_Register|ALU|Add0~21 )) # (!\ALU_Register|ALU|Add0~9_combout  & ((\ALU_Register|ALU|Add0~21 ) # (GND)))))
// \ALU_Register|ALU|Add0~23  = CARRY((\ALU_Register|register_array|registerA|data_reg [6] & (!\ALU_Register|ALU|Add0~9_combout  & !\ALU_Register|ALU|Add0~21 )) # (!\ALU_Register|register_array|registerA|data_reg [6] & ((!\ALU_Register|ALU|Add0~21 ) # 
// (!\ALU_Register|ALU|Add0~9_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [6]),
	.datab(\ALU_Register|ALU|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~21 ),
	.combout(\ALU_Register|ALU|Add0~22_combout ),
	.cout(\ALU_Register|ALU|Add0~23 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N16
cycloneive_lcell_comb \ALU_Register|ALU|Add0~24 (
// Equation(s):
// \ALU_Register|ALU|Add0~24_combout  = ((\ALU_Register|ALU|Add0~8_combout  $ (\ALU_Register|register_array|registerA|data_reg [7] $ (!\ALU_Register|ALU|Add0~23 )))) # (GND)
// \ALU_Register|ALU|Add0~25  = CARRY((\ALU_Register|ALU|Add0~8_combout  & ((\ALU_Register|register_array|registerA|data_reg [7]) # (!\ALU_Register|ALU|Add0~23 ))) # (!\ALU_Register|ALU|Add0~8_combout  & (\ALU_Register|register_array|registerA|data_reg [7] & 
// !\ALU_Register|ALU|Add0~23 )))

	.dataa(\ALU_Register|ALU|Add0~8_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~23 ),
	.combout(\ALU_Register|ALU|Add0~24_combout ),
	.cout(\ALU_Register|ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N20
cycloneive_lcell_comb \ALU_Register|ALU|ZERO~1 (
// Equation(s):
// \ALU_Register|ALU|ZERO~1_combout  = (\ALU_Register|ALU|Add0~18_combout ) # (\ALU_Register|ALU|Add0~20_combout )

	.dataa(\ALU_Register|ALU|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU_Register|ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO~1 .lut_mask = 16'hFFAA;
defparam \ALU_Register|ALU|ZERO~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N24
cycloneive_lcell_comb \ALU_Register|ALU|ZERO (
// Equation(s):
// \ALU_Register|ALU|ZERO~combout  = (!\ALU_Register|ALU|ZERO~0_combout  & (!\ALU_Register|ALU|Add0~24_combout  & (!\ALU_Register|ALU|Add0~22_combout  & !\ALU_Register|ALU|ZERO~1_combout )))

	.dataa(\ALU_Register|ALU|ZERO~0_combout ),
	.datab(\ALU_Register|ALU|Add0~24_combout ),
	.datac(\ALU_Register|ALU|Add0~22_combout ),
	.datad(\ALU_Register|ALU|ZERO~1_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO .lut_mask = 16'h0001;
defparam \ALU_Register|ALU|ZERO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N25
dffeas \flag_reg|FZ (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ALU_Register|ALU|ZERO~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_reg|FZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag_reg|FZ .is_wysiwyg = "true";
defparam \flag_reg|FZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N22
cycloneive_lcell_comb \control_logic|control_mem|content~60 (
// Equation(s):
// \control_logic|control_mem|content~60_combout  = (!\micro_instr|micro [0] & (\InstructionReg|instr [5] & ((\flag_reg|FZ~q ) # (!\InstructionReg|instr [4]))))

	.dataa(\flag_reg|FZ~q ),
	.datab(\InstructionReg|instr [4]),
	.datac(\micro_instr|micro [0]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~60_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~60 .lut_mask = 16'h0B00;
defparam \control_logic|control_mem|content~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N18
cycloneive_lcell_comb \ALU_Register|ALU|Add0~26 (
// Equation(s):
// \ALU_Register|ALU|Add0~26_combout  = \ALU_Register|ALU|Add0~25  $ (\control_logic|control_mem|content~61_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~61_combout ),
	.cin(\ALU_Register|ALU|Add0~25 ),
	.combout(\ALU_Register|ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~26 .lut_mask = 16'h0FF0;
defparam \ALU_Register|ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y41_N19
dffeas \flag_reg|FC (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ALU_Register|ALU|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_reg|FC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag_reg|FC .is_wysiwyg = "true";
defparam \flag_reg|FC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N6
cycloneive_lcell_comb \control_logic|control_mem|content~59 (
// Equation(s):
// \control_logic|control_mem|content~59_combout  = (\InstructionReg|instr [5]) # ((\InstructionReg|instr [4]) # ((!\micro_instr|micro [0] & \flag_reg|FC~q )))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [4]),
	.datac(\micro_instr|micro [0]),
	.datad(\flag_reg|FC~q ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~59_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~59 .lut_mask = 16'hEFEE;
defparam \control_logic|control_mem|content~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N0
cycloneive_lcell_comb \ProgramCounter|PC[3]~15 (
// Equation(s):
// \ProgramCounter|PC[3]~15_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & (\InstructionReg|instr [5])) # (!\InstructionReg|instr [6] & ((!\control_logic|control_mem|content~59_combout ))))) # (!\InstructionReg|instr [7] & 
// (((!\InstructionReg|instr [6]))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [6]),
	.datad(\control_logic|control_mem|content~59_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~15 .lut_mask = 16'h838F;
defparam \ProgramCounter|PC[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N8
cycloneive_lcell_comb \ProgramCounter|PC[3]~16 (
// Equation(s):
// \ProgramCounter|PC[3]~16_combout  = ((\ProgramCounter|PC[3]~15_combout ) # ((!\control_logic|control_mem|content~60_combout  & !\InstructionReg|instr [7]))) # (!\micro_instr|micro [1])

	.dataa(\control_logic|control_mem|content~60_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\micro_instr|micro [1]),
	.datad(\ProgramCounter|PC[3]~15_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~16 .lut_mask = 16'hFF1F;
defparam \ProgramCounter|PC[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N14
cycloneive_lcell_comb \ProgramCounter|PC[3]~17 (
// Equation(s):
// \ProgramCounter|PC[3]~17_combout  = (\control_logic|control_mem|content~49_combout ) # ((\control_logic|control_mem|content~62_combout  & ((\micro_instr|micro [2]) # (!\ProgramCounter|PC[3]~16_combout ))))

	.dataa(\control_logic|control_mem|content~62_combout ),
	.datab(\control_logic|control_mem|content~49_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\ProgramCounter|PC[3]~16_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~17 .lut_mask = 16'hECEE;
defparam \ProgramCounter|PC[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N23
dffeas \ProgramCounter|PC[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[1]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~14_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[1] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N14
cycloneive_lcell_comb \ProgramCounter|Add0~4 (
// Equation(s):
// \ProgramCounter|Add0~4_combout  = (\ProgramCounter|PC [2] & (\ProgramCounter|Add0~3  $ (GND))) # (!\ProgramCounter|PC [2] & (!\ProgramCounter|Add0~3  & VCC))
// \ProgramCounter|Add0~5  = CARRY((\ProgramCounter|PC [2] & !\ProgramCounter|Add0~3 ))

	.dataa(\ProgramCounter|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~3 ),
	.combout(\ProgramCounter|Add0~4_combout ),
	.cout(\ProgramCounter|Add0~5 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~4 .lut_mask = 16'hA50A;
defparam \ProgramCounter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y41_N1
dffeas \ProgramCounter|PC[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[2]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~14_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[2] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N16
cycloneive_lcell_comb \ProgramCounter|Add0~6 (
// Equation(s):
// \ProgramCounter|Add0~6_combout  = (\ProgramCounter|PC [3] & (!\ProgramCounter|Add0~5 )) # (!\ProgramCounter|PC [3] & ((\ProgramCounter|Add0~5 ) # (GND)))
// \ProgramCounter|Add0~7  = CARRY((!\ProgramCounter|Add0~5 ) # (!\ProgramCounter|PC [3]))

	.dataa(\ProgramCounter|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~5 ),
	.combout(\ProgramCounter|Add0~6_combout ),
	.cout(\ProgramCounter|Add0~7 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~6 .lut_mask = 16'h5A5F;
defparam \ProgramCounter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X88_Y41_N13
dffeas \ProgramCounter|PC[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[3]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~14_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[3] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N30
cycloneive_lcell_comb \ProgramCounter|LessThan0~0 (
// Equation(s):
// \ProgramCounter|LessThan0~0_combout  = (((!\ProgramCounter|PC [0]) # (!\ProgramCounter|PC [2])) # (!\ProgramCounter|PC [1])) # (!\ProgramCounter|PC [3])

	.dataa(\ProgramCounter|PC [3]),
	.datab(\ProgramCounter|PC [1]),
	.datac(\ProgramCounter|PC [2]),
	.datad(\ProgramCounter|PC [0]),
	.cin(gnd),
	.combout(\ProgramCounter|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \ProgramCounter|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N18
cycloneive_lcell_comb \ProgramCounter|Add0~8 (
// Equation(s):
// \ProgramCounter|Add0~8_combout  = (\ProgramCounter|PC [4] & (\ProgramCounter|Add0~7  $ (GND))) # (!\ProgramCounter|PC [4] & (!\ProgramCounter|Add0~7  & VCC))
// \ProgramCounter|Add0~9  = CARRY((\ProgramCounter|PC [4] & !\ProgramCounter|Add0~7 ))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~7 ),
	.combout(\ProgramCounter|Add0~8_combout ),
	.cout(\ProgramCounter|Add0~9 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~8 .lut_mask = 16'hC30C;
defparam \ProgramCounter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N8
cycloneive_lcell_comb \ProgramCounter|PC~21 (
// Equation(s):
// \ProgramCounter|PC~21_combout  = (\ProgramCounter|LessThan0~0_combout  & (\ProgramCounter|PC[7]~13_combout  & (\control_logic|control_mem|content~49_combout  & \ProgramCounter|Add0~8_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|PC[7]~13_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|Add0~8_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~21 .lut_mask = 16'h8000;
defparam \ProgramCounter|PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y41_N9
dffeas \ProgramCounter|PC[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[4] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N20
cycloneive_lcell_comb \ProgramCounter|Add0~10 (
// Equation(s):
// \ProgramCounter|Add0~10_combout  = (\ProgramCounter|PC [5] & (!\ProgramCounter|Add0~9 )) # (!\ProgramCounter|PC [5] & ((\ProgramCounter|Add0~9 ) # (GND)))
// \ProgramCounter|Add0~11  = CARRY((!\ProgramCounter|Add0~9 ) # (!\ProgramCounter|PC [5]))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~9 ),
	.combout(\ProgramCounter|Add0~10_combout ),
	.cout(\ProgramCounter|Add0~11 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~10 .lut_mask = 16'h3C3F;
defparam \ProgramCounter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N2
cycloneive_lcell_comb \ProgramCounter|PC~20 (
// Equation(s):
// \ProgramCounter|PC~20_combout  = (\ProgramCounter|LessThan0~0_combout  & (\ProgramCounter|PC[7]~13_combout  & (\control_logic|control_mem|content~49_combout  & \ProgramCounter|Add0~10_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|PC[7]~13_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|Add0~10_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~20 .lut_mask = 16'h8000;
defparam \ProgramCounter|PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y41_N3
dffeas \ProgramCounter|PC[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[5] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N22
cycloneive_lcell_comb \ProgramCounter|Add0~12 (
// Equation(s):
// \ProgramCounter|Add0~12_combout  = (\ProgramCounter|PC [6] & (\ProgramCounter|Add0~11  $ (GND))) # (!\ProgramCounter|PC [6] & (!\ProgramCounter|Add0~11  & VCC))
// \ProgramCounter|Add0~13  = CARRY((\ProgramCounter|PC [6] & !\ProgramCounter|Add0~11 ))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~11 ),
	.combout(\ProgramCounter|Add0~12_combout ),
	.cout(\ProgramCounter|Add0~13 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~12 .lut_mask = 16'hC30C;
defparam \ProgramCounter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N4
cycloneive_lcell_comb \ProgramCounter|PC~19 (
// Equation(s):
// \ProgramCounter|PC~19_combout  = (\ProgramCounter|LessThan0~0_combout  & (\ProgramCounter|PC[7]~13_combout  & (\control_logic|control_mem|content~49_combout  & \ProgramCounter|Add0~12_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|PC[7]~13_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|Add0~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~19 .lut_mask = 16'h8000;
defparam \ProgramCounter|PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y41_N5
dffeas \ProgramCounter|PC[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[6] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N24
cycloneive_lcell_comb \ProgramCounter|Add0~14 (
// Equation(s):
// \ProgramCounter|Add0~14_combout  = \ProgramCounter|Add0~13  $ (\ProgramCounter|PC [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC [7]),
	.cin(\ProgramCounter|Add0~13 ),
	.combout(\ProgramCounter|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|Add0~14 .lut_mask = 16'h0FF0;
defparam \ProgramCounter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N26
cycloneive_lcell_comb \ProgramCounter|PC~18 (
// Equation(s):
// \ProgramCounter|PC~18_combout  = (\ProgramCounter|LessThan0~0_combout  & (\ProgramCounter|PC[7]~13_combout  & (\control_logic|control_mem|content~49_combout  & \ProgramCounter|Add0~14_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|PC[7]~13_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(\ProgramCounter|Add0~14_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~18 .lut_mask = 16'h8000;
defparam \ProgramCounter|PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y41_N27
dffeas \ProgramCounter|PC[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[7] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N28
cycloneive_lcell_comb \ProgramCounter|PC[7]~13 (
// Equation(s):
// \ProgramCounter|PC[7]~13_combout  = (!\ProgramCounter|PC [7] & (!\ProgramCounter|PC [6] & (!\ProgramCounter|PC [4] & !\ProgramCounter|PC [5])))

	.dataa(\ProgramCounter|PC [7]),
	.datab(\ProgramCounter|PC [6]),
	.datac(\ProgramCounter|PC [4]),
	.datad(\ProgramCounter|PC [5]),
	.cin(gnd),
	.combout(\ProgramCounter|PC[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[7]~13 .lut_mask = 16'h0001;
defparam \ProgramCounter|PC[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y41_N6
cycloneive_lcell_comb \ProgramCounter|PC[3]~14 (
// Equation(s):
// \ProgramCounter|PC[3]~14_combout  = (\control_logic|control_mem|content~49_combout  & ((!\ProgramCounter|PC[7]~13_combout ) # (!\ProgramCounter|LessThan0~0_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|PC[7]~13_combout ),
	.datac(\control_logic|control_mem|content~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~14 .lut_mask = 16'h7070;
defparam \ProgramCounter|PC[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y41_N9
dffeas \ProgramCounter|PC[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[0]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~14_combout ),
	.sload(\control_logic|control_mem|content~49_combout ),
	.ena(\ProgramCounter|PC[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[0] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N4
cycloneive_lcell_comb \out_mux|Selector7~7 (
// Equation(s):
// \out_mux|Selector7~7_combout  = (\out_mux|Selector7~5_combout  & ((\ProgramCounter|PC [0]) # ((\out_mux|Selector7~6_combout  & \ALU_Register|ALU|Add0~3_combout )))) # (!\out_mux|Selector7~5_combout  & (\out_mux|Selector7~6_combout  & 
// ((\ALU_Register|ALU|Add0~3_combout ))))

	.dataa(\out_mux|Selector7~5_combout ),
	.datab(\out_mux|Selector7~6_combout ),
	.datac(\ProgramCounter|PC [0]),
	.datad(\ALU_Register|ALU|Add0~3_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~7 .lut_mask = 16'hECA0;
defparam \out_mux|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N18
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[10]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[10]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N19
dffeas \memory|mem_array_rtl_0_bypass[10] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N7
dffeas \memory|mem_array_rtl_0_bypass[9] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y41_N13
dffeas \memory|mem_array~1 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~1 .is_wysiwyg = "true";
defparam \memory|mem_array~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N12
cycloneive_lcell_comb \memory|mem_array~9 (
// Equation(s):
// \memory|mem_array~9_combout  = (\memory|mem_array~0_q  & ((\memory|mem_array_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\memory|mem_array~0_q  & (\memory|mem_array~1_q ))

	.dataa(\memory|mem_array~0_q ),
	.datab(gnd),
	.datac(\memory|mem_array~1_q ),
	.datad(\memory|mem_array_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\memory|mem_array~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~9 .lut_mask = 16'hFA50;
defparam \memory|mem_array~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N6
cycloneive_lcell_comb \memory|mem_array~13 (
// Equation(s):
// \memory|mem_array~13_combout  = (\memory|mem_array~12_combout  & (((\memory|mem_array_rtl_0_bypass [9])))) # (!\memory|mem_array~12_combout  & ((\memory|mem_array_rtl_0_bypass [10] & ((\memory|mem_array~9_combout ))) # (!\memory|mem_array_rtl_0_bypass 
// [10] & (\memory|mem_array_rtl_0_bypass [9]))))

	.dataa(\memory|mem_array~12_combout ),
	.datab(\memory|mem_array_rtl_0_bypass [10]),
	.datac(\memory|mem_array_rtl_0_bypass [9]),
	.datad(\memory|mem_array~9_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~13 .lut_mask = 16'hF4B0;
defparam \memory|mem_array~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N20
cycloneive_lcell_comb \out_mux|Selector7~3 (
// Equation(s):
// \out_mux|Selector7~3_combout  = (\control_logic|control_mem|content~61_combout  & (\ALU_Register|register_array|registerB|data_reg [0] & ((!\control_logic|control_mem|content~28_combout )))) # (!\control_logic|control_mem|content~61_combout  & 
// (((\memory|mem_array~13_combout  & \control_logic|control_mem|content~28_combout ))))

	.dataa(\ALU_Register|register_array|registerB|data_reg [0]),
	.datab(\control_logic|control_mem|content~61_combout ),
	.datac(\memory|mem_array~13_combout ),
	.datad(\control_logic|control_mem|content~28_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~3 .lut_mask = 16'h3088;
defparam \out_mux|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N10
cycloneive_lcell_comb \out_mux|Selector7~4 (
// Equation(s):
// \out_mux|Selector7~4_combout  = (\ALU_Register|register_array|registerA|data_reg [0] & ((\out_mux|Selector7~2_combout ) # ((\out_mux|Selector7~3_combout  & !\control_logic|control_mem|content~25_combout )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [0] & (((\out_mux|Selector7~3_combout  & !\control_logic|control_mem|content~25_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [0]),
	.datab(\out_mux|Selector7~2_combout ),
	.datac(\out_mux|Selector7~3_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~4 .lut_mask = 16'h88F8;
defparam \out_mux|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N2
cycloneive_lcell_comb \out_mux|Selector7~10 (
// Equation(s):
// \out_mux|Selector7~10_combout  = (\out_mux|Selector7~8_combout  & ((\out_mux|Selector7~7_combout ) # ((\out_mux|Selector7~9_combout  & \out_mux|Selector7~4_combout )))) # (!\out_mux|Selector7~8_combout  & (\out_mux|Selector7~9_combout  & 
// ((\out_mux|Selector7~4_combout ))))

	.dataa(\out_mux|Selector7~8_combout ),
	.datab(\out_mux|Selector7~9_combout ),
	.datac(\out_mux|Selector7~7_combout ),
	.datad(\out_mux|Selector7~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~10 .lut_mask = 16'hECA0;
defparam \out_mux|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N28
cycloneive_lcell_comb \ProgramCounter|PC[0]~0 (
// Equation(s):
// \ProgramCounter|PC[0]~0_combout  = (\control_logic|control_mem|content~44_combout  & (\out_mux|Selector7~11_combout )) # (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector7~10_combout )))

	.dataa(gnd),
	.datab(\out_mux|Selector7~11_combout ),
	.datac(\control_logic|control_mem|content~44_combout ),
	.datad(\out_mux|Selector7~10_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[0]~0 .lut_mask = 16'hCFC0;
defparam \ProgramCounter|PC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N29
dffeas \memory|address_reg|addr[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[0] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N4
cycloneive_lcell_comb \memory|mem_array~22 (
// Equation(s):
// \memory|mem_array~22_combout  = (!\memory|address_reg|addr [3] & (!\memory|address_reg|addr [2] & (!\memory|address_reg|addr [0] & !\memory|address_reg|addr [1])))

	.dataa(\memory|address_reg|addr [3]),
	.datab(\memory|address_reg|addr [2]),
	.datac(\memory|address_reg|addr [0]),
	.datad(\memory|address_reg|addr [1]),
	.cin(gnd),
	.combout(\memory|mem_array~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~22 .lut_mask = 16'h0001;
defparam \memory|mem_array~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N10
cycloneive_lcell_comb \memory|mem_array~23 (
// Equation(s):
// \memory|mem_array~23_combout  = (\control_logic|control_mem|content~53_combout  & \memory|mem_array~22_combout )

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~53_combout ),
	.datac(gnd),
	.datad(\memory|mem_array~22_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~23 .lut_mask = 16'hCC00;
defparam \memory|mem_array~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N21
dffeas \memory|mem_array~3 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~3 .is_wysiwyg = "true";
defparam \memory|mem_array~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N20
cycloneive_lcell_comb \memory|mem_array~20 (
// Equation(s):
// \memory|mem_array~20_combout  = (\memory|mem_array~0_q  & ((\memory|mem_array_rtl_0|auto_generated|ram_block1a2 ))) # (!\memory|mem_array~0_q  & (\memory|mem_array~3_q ))

	.dataa(\memory|mem_array~0_q ),
	.datab(gnd),
	.datac(\memory|mem_array~3_q ),
	.datad(\memory|mem_array_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\memory|mem_array~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~20 .lut_mask = 16'hFA50;
defparam \memory|mem_array~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N16
cycloneive_lcell_comb \memory|mem_array~21 (
// Equation(s):
// \memory|mem_array~21_combout  = (\memory|mem_array~12_combout  & (((\memory|mem_array_rtl_0_bypass [13])))) # (!\memory|mem_array~12_combout  & ((\memory|mem_array_rtl_0_bypass [14] & ((\memory|mem_array~20_combout ))) # (!\memory|mem_array_rtl_0_bypass 
// [14] & (\memory|mem_array_rtl_0_bypass [13]))))

	.dataa(\memory|mem_array~12_combout ),
	.datab(\memory|mem_array_rtl_0_bypass [14]),
	.datac(\memory|mem_array_rtl_0_bypass [13]),
	.datad(\memory|mem_array~20_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~21 .lut_mask = 16'hF4B0;
defparam \memory|mem_array~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N12
cycloneive_lcell_comb \out_mux|Selector5~2 (
// Equation(s):
// \out_mux|Selector5~2_combout  = (\control_logic|control_mem|content~61_combout  & (\ALU_Register|register_array|registerB|data_reg [2] & (!\control_logic|control_mem|content~28_combout ))) # (!\control_logic|control_mem|content~61_combout  & 
// (((\control_logic|control_mem|content~28_combout  & \memory|mem_array~21_combout ))))

	.dataa(\control_logic|control_mem|content~61_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [2]),
	.datac(\control_logic|control_mem|content~28_combout ),
	.datad(\memory|mem_array~21_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~2 .lut_mask = 16'h5808;
defparam \out_mux|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N8
cycloneive_lcell_comb \out_mux|Selector5~3 (
// Equation(s):
// \out_mux|Selector5~3_combout  = (\ALU_Register|register_array|registerA|data_reg [2] & ((\out_mux|Selector7~2_combout ) # ((\out_mux|Selector5~2_combout  & !\control_logic|control_mem|content~25_combout )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [2] & (((\out_mux|Selector5~2_combout  & !\control_logic|control_mem|content~25_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [2]),
	.datab(\out_mux|Selector7~2_combout ),
	.datac(\out_mux|Selector5~2_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~3 .lut_mask = 16'h88F8;
defparam \out_mux|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N18
cycloneive_lcell_comb \out_mux|Selector5~4 (
// Equation(s):
// \out_mux|Selector5~4_combout  = (\ProgramCounter|PC [2] & ((\out_mux|Selector7~5_combout ) # ((\out_mux|Selector7~6_combout  & \ALU_Register|ALU|Add0~14_combout )))) # (!\ProgramCounter|PC [2] & (\out_mux|Selector7~6_combout  & 
// (\ALU_Register|ALU|Add0~14_combout )))

	.dataa(\ProgramCounter|PC [2]),
	.datab(\out_mux|Selector7~6_combout ),
	.datac(\ALU_Register|ALU|Add0~14_combout ),
	.datad(\out_mux|Selector7~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~4 .lut_mask = 16'hEAC0;
defparam \out_mux|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N24
cycloneive_lcell_comb \out_mux|Selector5~5 (
// Equation(s):
// \out_mux|Selector5~5_combout  = (\out_mux|Selector7~8_combout  & ((\out_mux|Selector5~4_combout ) # ((\out_mux|Selector7~9_combout  & \out_mux|Selector5~3_combout )))) # (!\out_mux|Selector7~8_combout  & (\out_mux|Selector7~9_combout  & 
// (\out_mux|Selector5~3_combout )))

	.dataa(\out_mux|Selector7~8_combout ),
	.datab(\out_mux|Selector7~9_combout ),
	.datac(\out_mux|Selector5~3_combout ),
	.datad(\out_mux|Selector5~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~5 .lut_mask = 16'hEAC0;
defparam \out_mux|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N14
cycloneive_lcell_comb \ProgramCounter|PC[2]~2 (
// Equation(s):
// \ProgramCounter|PC[2]~2_combout  = (\control_logic|control_mem|content~44_combout  & (\out_mux|Selector5~6_combout )) # (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector5~5_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~44_combout ),
	.datac(\out_mux|Selector5~6_combout ),
	.datad(\out_mux|Selector5~5_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[2]~2 .lut_mask = 16'hF3C0;
defparam \ProgramCounter|PC[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N7
dffeas \ALU_Register|register_array|registerA|data_reg[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[2] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N18
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[15]~1 (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[15]~1_combout  = !\ProgramCounter|PC[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramCounter|PC[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[15]~1 .lut_mask = 16'h0F0F;
defparam \memory|mem_array_rtl_0_bypass[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N19
dffeas \memory|mem_array_rtl_0_bypass[15] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N4
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[16]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N5
dffeas \memory|mem_array_rtl_0_bypass[16] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N22
cycloneive_lcell_comb \memory|mem_array~25 (
// Equation(s):
// \memory|mem_array~25_combout  = !\ProgramCounter|PC[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[3]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~25 .lut_mask = 16'h00FF;
defparam \memory|mem_array~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N23
dffeas \memory|mem_array~4 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~4 .is_wysiwyg = "true";
defparam \memory|mem_array~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N14
cycloneive_lcell_comb \memory|mem_array~18 (
// Equation(s):
// \memory|mem_array~18_combout  = (\memory|mem_array~0_q  & ((\memory|mem_array_rtl_0|auto_generated|ram_block1a3 ))) # (!\memory|mem_array~0_q  & (!\memory|mem_array~4_q ))

	.dataa(gnd),
	.datab(\memory|mem_array~0_q ),
	.datac(\memory|mem_array~4_q ),
	.datad(\memory|mem_array_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\memory|mem_array~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~18 .lut_mask = 16'hCF03;
defparam \memory|mem_array~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N10
cycloneive_lcell_comb \memory|mem_array~19 (
// Equation(s):
// \memory|mem_array~19_combout  = (\memory|mem_array~12_combout  & (!\memory|mem_array_rtl_0_bypass [15])) # (!\memory|mem_array~12_combout  & ((\memory|mem_array_rtl_0_bypass [16] & ((\memory|mem_array~18_combout ))) # (!\memory|mem_array_rtl_0_bypass [16] 
// & (!\memory|mem_array_rtl_0_bypass [15]))))

	.dataa(\memory|mem_array~12_combout ),
	.datab(\memory|mem_array_rtl_0_bypass [15]),
	.datac(\memory|mem_array_rtl_0_bypass [16]),
	.datad(\memory|mem_array~18_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~19 .lut_mask = 16'h7323;
defparam \memory|mem_array~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N28
cycloneive_lcell_comb \ProgramCounter|PC[3]~8 (
// Equation(s):
// \ProgramCounter|PC[3]~8_combout  = (\control_logic|control_mem|content~61_combout  & (\ALU_Register|register_array|registerB|data_reg [3] & ((!\control_logic|control_mem|content~28_combout )))) # (!\control_logic|control_mem|content~61_combout  & 
// (((\memory|mem_array~19_combout  & \control_logic|control_mem|content~28_combout ))))

	.dataa(\control_logic|control_mem|content~61_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [3]),
	.datac(\memory|mem_array~19_combout ),
	.datad(\control_logic|control_mem|content~28_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~8 .lut_mask = 16'h5088;
defparam \ProgramCounter|PC[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N0
cycloneive_lcell_comb \ProgramCounter|PC[3]~9 (
// Equation(s):
// \ProgramCounter|PC[3]~9_combout  = (\ALU_Register|register_array|registerA|data_reg [3] & ((\out_mux|Selector7~2_combout ) # ((!\control_logic|control_mem|content~25_combout  & \ProgramCounter|PC[3]~8_combout )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [3] & (!\control_logic|control_mem|content~25_combout  & ((\ProgramCounter|PC[3]~8_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [3]),
	.datab(\control_logic|control_mem|content~25_combout ),
	.datac(\out_mux|Selector7~2_combout ),
	.datad(\ProgramCounter|PC[3]~8_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~9 .lut_mask = 16'hB3A0;
defparam \ProgramCounter|PC[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N8
cycloneive_lcell_comb \ProgramCounter|PC[3]~22 (
// Equation(s):
// \ProgramCounter|PC[3]~22_combout  = (!\control_logic|control_mem|content~35_combout  & (!\control_logic|control_mem|content~37_combout  & \ProgramCounter|PC[3]~9_combout ))

	.dataa(\control_logic|control_mem|content~35_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(gnd),
	.datad(\ProgramCounter|PC[3]~9_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~22 .lut_mask = 16'h1100;
defparam \ProgramCounter|PC[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N15
dffeas \InstructionReg|instr[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[3] .is_wysiwyg = "true";
defparam \InstructionReg|instr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N14
cycloneive_lcell_comb \ProgramCounter|PC[3]~10 (
// Equation(s):
// \ProgramCounter|PC[3]~10_combout  = (\control_logic|control_mem|content~44_combout  & (((\InstructionReg|instr [3])))) # (!\control_logic|control_mem|content~44_combout  & (\ProgramCounter|PC [3] & (\out_mux|Selector7~5_combout )))

	.dataa(\ProgramCounter|PC [3]),
	.datab(\out_mux|Selector7~5_combout ),
	.datac(\InstructionReg|instr [3]),
	.datad(\control_logic|control_mem|content~44_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~10 .lut_mask = 16'hF088;
defparam \ProgramCounter|PC[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N30
cycloneive_lcell_comb \ProgramCounter|PC[3]~23 (
// Equation(s):
// \ProgramCounter|PC[3]~23_combout  = (\out_mux|Selector7~8_combout  & ((\ProgramCounter|PC[3]~10_combout ) # ((!\control_logic|control_mem|content~35_combout  & \control_logic|control_mem|content~37_combout ))))

	.dataa(\control_logic|control_mem|content~35_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\out_mux|Selector7~8_combout ),
	.datad(\ProgramCounter|PC[3]~10_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~23 .lut_mask = 16'hF040;
defparam \ProgramCounter|PC[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N4
cycloneive_lcell_comb \ProgramCounter|PC[3]~11 (
// Equation(s):
// \ProgramCounter|PC[3]~11_combout  = (\control_logic|control_mem|content~44_combout  & (\out_mux|Selector7~9_combout  & ((\ProgramCounter|PC[3]~23_combout )))) # (!\control_logic|control_mem|content~44_combout  & (((\ProgramCounter|PC[3]~22_combout ) # 
// (\ProgramCounter|PC[3]~23_combout ))))

	.dataa(\out_mux|Selector7~9_combout ),
	.datab(\control_logic|control_mem|content~44_combout ),
	.datac(\ProgramCounter|PC[3]~22_combout ),
	.datad(\ProgramCounter|PC[3]~23_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~11 .lut_mask = 16'hBB30;
defparam \ProgramCounter|PC[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N6
cycloneive_lcell_comb \ProgramCounter|PC[3]~12 (
// Equation(s):
// \ProgramCounter|PC[3]~12_combout  = (\ProgramCounter|PC[3]~10_combout ) # ((!\control_logic|control_mem|content~44_combout  & \ProgramCounter|PC[3]~22_combout ))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(gnd),
	.datac(\ProgramCounter|PC[3]~22_combout ),
	.datad(\ProgramCounter|PC[3]~10_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~12 .lut_mask = 16'hFF50;
defparam \ProgramCounter|PC[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N16
cycloneive_lcell_comb \ProgramCounter|PC[3]~3 (
// Equation(s):
// \ProgramCounter|PC[3]~3_combout  = (\ProgramCounter|PC[3]~11_combout  & ((\ProgramCounter|PC[3]~12_combout ) # ((!\control_logic|control_mem|content~44_combout  & \ALU_Register|ALU|Add0~16_combout ))))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(\ALU_Register|ALU|Add0~16_combout ),
	.datac(\ProgramCounter|PC[3]~11_combout ),
	.datad(\ProgramCounter|PC[3]~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~3 .lut_mask = 16'hF040;
defparam \ProgramCounter|PC[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N9
dffeas \memory|mem_array_rtl_0_bypass[8] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N29
dffeas \memory|mem_array_rtl_0_bypass[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|address_reg|addr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N15
dffeas \memory|mem_array_rtl_0_bypass[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|address_reg|addr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y41_N17
dffeas \memory|mem_array_rtl_0_bypass[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N14
cycloneive_lcell_comb \memory|mem_array~11 (
// Equation(s):
// \memory|mem_array~11_combout  = (\memory|mem_array_rtl_0_bypass [8] & (\memory|mem_array_rtl_0_bypass [7] & (\memory|mem_array_rtl_0_bypass [5] $ (!\memory|mem_array_rtl_0_bypass [6])))) # (!\memory|mem_array_rtl_0_bypass [8] & 
// (!\memory|mem_array_rtl_0_bypass [7] & (\memory|mem_array_rtl_0_bypass [5] $ (!\memory|mem_array_rtl_0_bypass [6]))))

	.dataa(\memory|mem_array_rtl_0_bypass [8]),
	.datab(\memory|mem_array_rtl_0_bypass [5]),
	.datac(\memory|mem_array_rtl_0_bypass [7]),
	.datad(\memory|mem_array_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\memory|mem_array~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~11 .lut_mask = 16'h8421;
defparam \memory|mem_array~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N31
dffeas \memory|mem_array_rtl_0_bypass[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\control_logic|control_mem|content~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N8
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[3]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[3]~feeder_combout  = \memory|address_reg|addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|address_reg|addr [1]),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N9
dffeas \memory|mem_array_rtl_0_bypass[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N5
dffeas \memory|mem_array_rtl_0_bypass[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|address_reg|addr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N13
dffeas \memory|mem_array_rtl_0_bypass[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y41_N11
dffeas \memory|mem_array_rtl_0_bypass[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N12
cycloneive_lcell_comb \memory|mem_array~10 (
// Equation(s):
// \memory|mem_array~10_combout  = (\memory|mem_array_rtl_0_bypass [3] & (\memory|mem_array_rtl_0_bypass [4] & (\memory|mem_array_rtl_0_bypass [1] $ (!\memory|mem_array_rtl_0_bypass [2])))) # (!\memory|mem_array_rtl_0_bypass [3] & 
// (!\memory|mem_array_rtl_0_bypass [4] & (\memory|mem_array_rtl_0_bypass [1] $ (!\memory|mem_array_rtl_0_bypass [2]))))

	.dataa(\memory|mem_array_rtl_0_bypass [3]),
	.datab(\memory|mem_array_rtl_0_bypass [1]),
	.datac(\memory|mem_array_rtl_0_bypass [2]),
	.datad(\memory|mem_array_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\memory|mem_array~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~10 .lut_mask = 16'h8241;
defparam \memory|mem_array~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N30
cycloneive_lcell_comb \memory|mem_array~12 (
// Equation(s):
// \memory|mem_array~12_combout  = (\memory|mem_array~11_combout  & (\memory|mem_array_rtl_0_bypass [0] & \memory|mem_array~10_combout ))

	.dataa(gnd),
	.datab(\memory|mem_array~11_combout ),
	.datac(\memory|mem_array_rtl_0_bypass [0]),
	.datad(\memory|mem_array~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~12 .lut_mask = 16'hC000;
defparam \memory|mem_array~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N29
dffeas \memory|mem_array_rtl_0_bypass[19] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N27
dffeas \memory|mem_array~6 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~6 .is_wysiwyg = "true";
defparam \memory|mem_array~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N28
cycloneive_lcell_comb \out_mux|Selector2~1 (
// Equation(s):
// \out_mux|Selector2~1_combout  = (\memory|mem_array~0_q  & (\memory|mem_array_rtl_0|auto_generated|ram_block1a5 )) # (!\memory|mem_array~0_q  & ((\memory|mem_array~6_q )))

	.dataa(\memory|mem_array_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\memory|mem_array~0_q ),
	.datac(gnd),
	.datad(\memory|mem_array~6_q ),
	.cin(gnd),
	.combout(\out_mux|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~1 .lut_mask = 16'hBB88;
defparam \out_mux|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N28
cycloneive_lcell_comb \out_mux|Selector2~2 (
// Equation(s):
// \out_mux|Selector2~2_combout  = (\memory|mem_array_rtl_0_bypass [20] & ((\memory|mem_array~12_combout  & (\memory|mem_array_rtl_0_bypass [19])) # (!\memory|mem_array~12_combout  & ((\out_mux|Selector2~1_combout ))))) # (!\memory|mem_array_rtl_0_bypass 
// [20] & (((\memory|mem_array_rtl_0_bypass [19]))))

	.dataa(\memory|mem_array_rtl_0_bypass [20]),
	.datab(\memory|mem_array~12_combout ),
	.datac(\memory|mem_array_rtl_0_bypass [19]),
	.datad(\out_mux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~2 .lut_mask = 16'hF2D0;
defparam \out_mux|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N6
cycloneive_lcell_comb \out_mux|Selector2~4 (
// Equation(s):
// \out_mux|Selector2~4_combout  = (\control_logic|control_mem|content~28_combout  & (((!\control_logic|control_mem|content~61_combout  & !\out_mux|Selector2~3_combout )))) # (!\control_logic|control_mem|content~28_combout  & (\out_mux|Selector2~3_combout  & 
// ((\ALU_Register|register_array|registerA|data_reg [5]) # (\control_logic|control_mem|content~61_combout ))))

	.dataa(\control_logic|control_mem|content~28_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [5]),
	.datac(\control_logic|control_mem|content~61_combout ),
	.datad(\out_mux|Selector2~3_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~4 .lut_mask = 16'h540A;
defparam \out_mux|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N4
cycloneive_lcell_comb \out_mux|Selector2~5 (
// Equation(s):
// \out_mux|Selector2~5_combout  = (\out_mux|Selector7~9_combout  & (\out_mux|Selector2~4_combout  & ((\out_mux|Selector2~3_combout ) # (\out_mux|Selector2~2_combout ))))

	.dataa(\out_mux|Selector2~3_combout ),
	.datab(\out_mux|Selector2~2_combout ),
	.datac(\out_mux|Selector7~9_combout ),
	.datad(\out_mux|Selector2~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~5 .lut_mask = 16'hE000;
defparam \out_mux|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N10
cycloneive_lcell_comb \out_mux|Selector2~0 (
// Equation(s):
// \out_mux|Selector2~0_combout  = (\out_mux|Selector7~5_combout  & ((\ProgramCounter|PC [5]) # ((\out_mux|Selector7~6_combout  & \ALU_Register|ALU|Add0~20_combout )))) # (!\out_mux|Selector7~5_combout  & (\out_mux|Selector7~6_combout  & 
// ((\ALU_Register|ALU|Add0~20_combout ))))

	.dataa(\out_mux|Selector7~5_combout ),
	.datab(\out_mux|Selector7~6_combout ),
	.datac(\ProgramCounter|PC [5]),
	.datad(\ALU_Register|ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~0 .lut_mask = 16'hECA0;
defparam \out_mux|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N26
cycloneive_lcell_comb \out_mux|Selector2~6 (
// Equation(s):
// \out_mux|Selector2~6_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector2~5_combout ) # ((\out_mux|Selector7~8_combout  & \out_mux|Selector2~0_combout ))))

	.dataa(\out_mux|Selector7~8_combout ),
	.datab(\control_logic|control_mem|content~44_combout ),
	.datac(\out_mux|Selector2~5_combout ),
	.datad(\out_mux|Selector2~0_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~6 .lut_mask = 16'h3230;
defparam \out_mux|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N19
dffeas \InstructionReg|instr[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[5] .is_wysiwyg = "true";
defparam \InstructionReg|instr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N10
cycloneive_lcell_comb \control_logic|control_mem|content~18 (
// Equation(s):
// \control_logic|control_mem|content~18_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & ((!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [5])))))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~18_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~18 .lut_mask = 16'h22A8;
defparam \control_logic|control_mem|content~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N10
cycloneive_lcell_comb \control_logic|control_mem|content~61 (
// Equation(s):
// \control_logic|control_mem|content~61_combout  = (\micro_instr|micro [1] & (((\control_logic|control_mem|content~18_combout ) # (\micro_instr|micro [2])))) # (!\micro_instr|micro [1] & (\micro_instr|micro [2] & ((\micro_instr|micro [0]) # 
// (\control_logic|control_mem|content~18_combout ))))

	.dataa(\micro_instr|micro [0]),
	.datab(\micro_instr|micro [1]),
	.datac(\control_logic|control_mem|content~18_combout ),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~61_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~61 .lut_mask = 16'hFEC0;
defparam \control_logic|control_mem|content~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N16
cycloneive_lcell_comb \out_mux|Selector7~8 (
// Equation(s):
// \out_mux|Selector7~8_combout  = (!\control_logic|control_mem|content~61_combout  & (!\control_logic|control_mem|content~28_combout  & !\control_logic|control_mem|content~25_combout ))

	.dataa(\control_logic|control_mem|content~61_combout ),
	.datab(\control_logic|control_mem|content~28_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~8 .lut_mask = 16'h0011;
defparam \out_mux|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N30
cycloneive_lcell_comb \out_mux|Selector3~5 (
// Equation(s):
// \out_mux|Selector3~5_combout  = (\ProgramCounter|PC [4] & ((\out_mux|Selector7~5_combout ) # ((\out_mux|Selector7~6_combout  & \ALU_Register|ALU|Add0~18_combout )))) # (!\ProgramCounter|PC [4] & (\out_mux|Selector7~6_combout  & 
// ((\ALU_Register|ALU|Add0~18_combout ))))

	.dataa(\ProgramCounter|PC [4]),
	.datab(\out_mux|Selector7~6_combout ),
	.datac(\out_mux|Selector7~5_combout ),
	.datad(\ALU_Register|ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~5 .lut_mask = 16'hECA0;
defparam \out_mux|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N28
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[17]~0 (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[17]~0_combout  = !\out_mux|Selector3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector3~6_combout ),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[17]~0 .lut_mask = 16'h00FF;
defparam \memory|mem_array_rtl_0_bypass[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N29
dffeas \memory|mem_array_rtl_0_bypass[17] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N28
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[18]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N29
dffeas \memory|mem_array_rtl_0_bypass[18] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N30
cycloneive_lcell_comb \memory|mem_array~24 (
// Equation(s):
// \memory|mem_array~24_combout  = !\out_mux|Selector3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector3~6_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~24 .lut_mask = 16'h00FF;
defparam \memory|mem_array~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N31
dffeas \memory|mem_array~5 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~5 .is_wysiwyg = "true";
defparam \memory|mem_array~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N8
cycloneive_lcell_comb \out_mux|Selector3~0 (
// Equation(s):
// \out_mux|Selector3~0_combout  = (\memory|mem_array~0_q  & ((\memory|mem_array_rtl_0|auto_generated|ram_block1a4 ))) # (!\memory|mem_array~0_q  & (!\memory|mem_array~5_q ))

	.dataa(gnd),
	.datab(\memory|mem_array~0_q ),
	.datac(\memory|mem_array~5_q ),
	.datad(\memory|mem_array_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\out_mux|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~0 .lut_mask = 16'hCF03;
defparam \out_mux|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N14
cycloneive_lcell_comb \out_mux|Selector3~1 (
// Equation(s):
// \out_mux|Selector3~1_combout  = (\memory|mem_array_rtl_0_bypass [18] & ((\memory|mem_array~12_combout  & (!\memory|mem_array_rtl_0_bypass [17])) # (!\memory|mem_array~12_combout  & ((\out_mux|Selector3~0_combout ))))) # (!\memory|mem_array_rtl_0_bypass 
// [18] & (!\memory|mem_array_rtl_0_bypass [17]))

	.dataa(\memory|mem_array_rtl_0_bypass [17]),
	.datab(\memory|mem_array_rtl_0_bypass [18]),
	.datac(\memory|mem_array~12_combout ),
	.datad(\out_mux|Selector3~0_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~1 .lut_mask = 16'h5D51;
defparam \out_mux|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N30
cycloneive_lcell_comb \out_mux|Selector3~2 (
// Equation(s):
// \out_mux|Selector3~2_combout  = (\out_mux|Selector3~1_combout  & (\control_logic|control_mem|content~28_combout  & (!\control_logic|control_mem|content~61_combout  & !\control_logic|control_mem|content~25_combout )))

	.dataa(\out_mux|Selector3~1_combout ),
	.datab(\control_logic|control_mem|content~28_combout ),
	.datac(\control_logic|control_mem|content~61_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~2 .lut_mask = 16'h0008;
defparam \out_mux|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N12
cycloneive_lcell_comb \out_mux|Selector3~3 (
// Equation(s):
// \out_mux|Selector3~3_combout  = (\control_logic|control_mem|content~61_combout  & (\ALU_Register|register_array|registerB|data_reg [4] & ((!\control_logic|control_mem|content~25_combout )))) # (!\control_logic|control_mem|content~61_combout  & 
// (((\ALU_Register|register_array|registerA|data_reg [4] & \control_logic|control_mem|content~25_combout ))))

	.dataa(\ALU_Register|register_array|registerB|data_reg [4]),
	.datab(\ALU_Register|register_array|registerA|data_reg [4]),
	.datac(\control_logic|control_mem|content~61_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~3 .lut_mask = 16'h0CA0;
defparam \out_mux|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N26
cycloneive_lcell_comb \out_mux|Selector3~4 (
// Equation(s):
// \out_mux|Selector3~4_combout  = (\out_mux|Selector7~9_combout  & ((\out_mux|Selector3~2_combout ) # ((!\control_logic|control_mem|content~28_combout  & \out_mux|Selector3~3_combout ))))

	.dataa(\out_mux|Selector3~2_combout ),
	.datab(\control_logic|control_mem|content~28_combout ),
	.datac(\out_mux|Selector3~3_combout ),
	.datad(\out_mux|Selector7~9_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~4 .lut_mask = 16'hBA00;
defparam \out_mux|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N26
cycloneive_lcell_comb \out_mux|Selector3~6 (
// Equation(s):
// \out_mux|Selector3~6_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector3~4_combout ) # ((\out_mux|Selector7~8_combout  & \out_mux|Selector3~5_combout ))))

	.dataa(\out_mux|Selector7~8_combout ),
	.datab(\control_logic|control_mem|content~44_combout ),
	.datac(\out_mux|Selector3~5_combout ),
	.datad(\out_mux|Selector3~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~6 .lut_mask = 16'h3320;
defparam \out_mux|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N1
dffeas \InstructionReg|instr[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[4] .is_wysiwyg = "true";
defparam \InstructionReg|instr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N24
cycloneive_lcell_comb \control_logic|control_mem|content~36 (
// Equation(s):
// \control_logic|control_mem|content~36_combout  = (\InstructionReg|instr [5] & (((!\InstructionReg|instr [6])))) # (!\InstructionReg|instr [5] & (\InstructionReg|instr [7] & ((\InstructionReg|instr [6]) # (\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~36_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~36 .lut_mask = 16'h33A8;
defparam \control_logic|control_mem|content~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N8
cycloneive_lcell_comb \control_logic|control_mem|content~37 (
// Equation(s):
// \control_logic|control_mem|content~37_combout  = (\control_logic|control_mem|content~30_combout ) # ((\micro_instr|micro [2] & ((\control_logic|control_mem|content~36_combout ) # (!\micro_instr|Equal0~0_combout ))))

	.dataa(\control_logic|control_mem|content~36_combout ),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~37_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~37 .lut_mask = 16'hECFC;
defparam \control_logic|control_mem|content~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N26
cycloneive_lcell_comb \out_mux|Selector7~9 (
// Equation(s):
// \out_mux|Selector7~9_combout  = (!\control_logic|control_mem|content~37_combout  & !\control_logic|control_mem|content~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~37_combout ),
	.datad(\control_logic|control_mem|content~35_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~9 .lut_mask = 16'h000F;
defparam \out_mux|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N13
dffeas \memory|mem_array~8 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~8 .is_wysiwyg = "true";
defparam \memory|mem_array~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N30
cycloneive_lcell_comb \memory|mem_array~16 (
// Equation(s):
// \memory|mem_array~16_combout  = (\memory|mem_array~0_q  & (\memory|mem_array_rtl_0|auto_generated|ram_block1a7 )) # (!\memory|mem_array~0_q  & ((\memory|mem_array~8_q )))

	.dataa(gnd),
	.datab(\memory|mem_array_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\memory|mem_array~8_q ),
	.datad(\memory|mem_array~0_q ),
	.cin(gnd),
	.combout(\memory|mem_array~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~16 .lut_mask = 16'hCCF0;
defparam \memory|mem_array~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N24
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[24]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N25
dffeas \memory|mem_array_rtl_0_bypass[24] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N1
dffeas \memory|mem_array_rtl_0_bypass[23] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N0
cycloneive_lcell_comb \memory|mem_array~17 (
// Equation(s):
// \memory|mem_array~17_combout  = (\memory|mem_array_rtl_0_bypass [24] & ((\memory|mem_array~12_combout  & ((\memory|mem_array_rtl_0_bypass [23]))) # (!\memory|mem_array~12_combout  & (\memory|mem_array~16_combout )))) # (!\memory|mem_array_rtl_0_bypass 
// [24] & (((\memory|mem_array_rtl_0_bypass [23]))))

	.dataa(\memory|mem_array~16_combout ),
	.datab(\memory|mem_array_rtl_0_bypass [24]),
	.datac(\memory|mem_array_rtl_0_bypass [23]),
	.datad(\memory|mem_array~12_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~17 .lut_mask = 16'hF0B8;
defparam \memory|mem_array~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N18
cycloneive_lcell_comb \out_mux|Selector0~0 (
// Equation(s):
// \out_mux|Selector0~0_combout  = (\control_logic|control_mem|content~61_combout  & (\ALU_Register|register_array|registerB|data_reg [7] & ((!\control_logic|control_mem|content~28_combout )))) # (!\control_logic|control_mem|content~61_combout  & 
// (((\memory|mem_array~17_combout  & \control_logic|control_mem|content~28_combout ))))

	.dataa(\ALU_Register|register_array|registerB|data_reg [7]),
	.datab(\memory|mem_array~17_combout ),
	.datac(\control_logic|control_mem|content~61_combout ),
	.datad(\control_logic|control_mem|content~28_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~0 .lut_mask = 16'h0CA0;
defparam \out_mux|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N8
cycloneive_lcell_comb \out_mux|Selector0~1 (
// Equation(s):
// \out_mux|Selector0~1_combout  = (\out_mux|Selector7~2_combout  & ((\ALU_Register|register_array|registerA|data_reg [7]) # ((!\control_logic|control_mem|content~25_combout  & \out_mux|Selector0~0_combout )))) # (!\out_mux|Selector7~2_combout  & 
// (((!\control_logic|control_mem|content~25_combout  & \out_mux|Selector0~0_combout ))))

	.dataa(\out_mux|Selector7~2_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [7]),
	.datac(\control_logic|control_mem|content~25_combout ),
	.datad(\out_mux|Selector0~0_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~1 .lut_mask = 16'h8F88;
defparam \out_mux|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N22
cycloneive_lcell_comb \out_mux|Selector0~2 (
// Equation(s):
// \out_mux|Selector0~2_combout  = (!\control_logic|control_mem|content~37_combout  & (\ProgramCounter|PC [7] & \control_logic|control_mem|content~35_combout ))

	.dataa(\control_logic|control_mem|content~37_combout ),
	.datab(\ProgramCounter|PC [7]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~35_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~2 .lut_mask = 16'h4400;
defparam \out_mux|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N2
cycloneive_lcell_comb \out_mux|Selector0~3 (
// Equation(s):
// \out_mux|Selector0~3_combout  = (\out_mux|Selector7~8_combout  & ((\out_mux|Selector0~2_combout ) # ((\out_mux|Selector7~6_combout  & \ALU_Register|ALU|Add0~24_combout ))))

	.dataa(\out_mux|Selector7~8_combout ),
	.datab(\out_mux|Selector7~6_combout ),
	.datac(\out_mux|Selector0~2_combout ),
	.datad(\ALU_Register|ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~3 .lut_mask = 16'hA8A0;
defparam \out_mux|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N6
cycloneive_lcell_comb \out_mux|Selector0~4 (
// Equation(s):
// \out_mux|Selector0~4_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector0~3_combout ) # ((\out_mux|Selector7~9_combout  & \out_mux|Selector0~1_combout ))))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(\out_mux|Selector7~9_combout ),
	.datac(\out_mux|Selector0~1_combout ),
	.datad(\out_mux|Selector0~3_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~4 .lut_mask = 16'h5540;
defparam \out_mux|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N11
dffeas \InstructionReg|instr[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[7] .is_wysiwyg = "true";
defparam \InstructionReg|instr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N6
cycloneive_lcell_comb \control_logic|control_mem|content~43 (
// Equation(s):
// \control_logic|control_mem|content~43_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [5] & (!\InstructionReg|instr [6])) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [6]) # (\InstructionReg|instr [4])))))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~43_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~43 .lut_mask = 16'h2A28;
defparam \control_logic|control_mem|content~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N18
cycloneive_lcell_comb \control_logic|control_mem|content~39 (
// Equation(s):
// \control_logic|control_mem|content~39_combout  = (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # ((\InstructionReg|instr [7] & \flag_reg|FC~q ))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [4]),
	.datad(\flag_reg|FC~q ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~39_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~39 .lut_mask = 16'h5450;
defparam \control_logic|control_mem|content~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N4
cycloneive_lcell_comb \control_logic|control_mem|content~40 (
// Equation(s):
// \control_logic|control_mem|content~40_combout  = (\InstructionReg|instr [6] & (!\InstructionReg|instr [7] & ((\flag_reg|FZ~q ) # (!\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [4]),
	.datac(\flag_reg|FZ~q ),
	.datad(\InstructionReg|instr [7]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~40_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~40 .lut_mask = 16'h00A2;
defparam \control_logic|control_mem|content~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N14
cycloneive_lcell_comb \control_logic|control_mem|content~41 (
// Equation(s):
// \control_logic|control_mem|content~41_combout  = (\control_logic|control_mem|content~39_combout ) # ((\control_logic|control_mem|content~40_combout ) # (\InstructionReg|instr [5] $ (\InstructionReg|instr [6])))

	.dataa(\InstructionReg|instr [5]),
	.datab(\control_logic|control_mem|content~39_combout ),
	.datac(\control_logic|control_mem|content~40_combout ),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~41_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~41 .lut_mask = 16'hFDFE;
defparam \control_logic|control_mem|content~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N8
cycloneive_lcell_comb \control_logic|control_mem|content~42 (
// Equation(s):
// \control_logic|control_mem|content~42_combout  = (\micro_instr|micro [1] & ((\micro_instr|micro [0] & (\control_logic|control_mem|content~38_combout )) # (!\micro_instr|micro [0] & ((\control_logic|control_mem|content~41_combout )))))

	.dataa(\control_logic|control_mem|content~38_combout ),
	.datab(\control_logic|control_mem|content~41_combout ),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~42_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~42 .lut_mask = 16'hA0C0;
defparam \control_logic|control_mem|content~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N20
cycloneive_lcell_comb \control_logic|control_mem|content~44 (
// Equation(s):
// \control_logic|control_mem|content~44_combout  = (\control_logic|control_mem|content~42_combout ) # ((\micro_instr|micro [2] & ((\control_logic|control_mem|content~43_combout ) # (!\micro_instr|Equal0~0_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\control_logic|control_mem|content~42_combout ),
	.datad(\micro_instr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~44_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~44 .lut_mask = 16'hF8FA;
defparam \control_logic|control_mem|content~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N22
cycloneive_lcell_comb \memory|mem_array_rtl_0_bypass[22]~feeder (
// Equation(s):
// \memory|mem_array_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_array_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N23
dffeas \memory|mem_array_rtl_0_bypass[22] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N17
dffeas \memory|mem_array_rtl_0_bypass[21] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memory|mem_array_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y41_N27
dffeas \memory|mem_array~7 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~7 .is_wysiwyg = "true";
defparam \memory|mem_array~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N8
cycloneive_lcell_comb \out_mux|Selector1~1 (
// Equation(s):
// \out_mux|Selector1~1_combout  = (\memory|mem_array~0_q  & ((\memory|mem_array_rtl_0|auto_generated|ram_block1a6 ))) # (!\memory|mem_array~0_q  & (\memory|mem_array~7_q ))

	.dataa(\memory|mem_array~7_q ),
	.datab(\memory|mem_array~0_q ),
	.datac(gnd),
	.datad(\memory|mem_array_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\out_mux|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~1 .lut_mask = 16'hEE22;
defparam \out_mux|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N16
cycloneive_lcell_comb \out_mux|Selector1~2 (
// Equation(s):
// \out_mux|Selector1~2_combout  = (\memory|mem_array_rtl_0_bypass [22] & ((\memory|mem_array~12_combout  & (\memory|mem_array_rtl_0_bypass [21])) # (!\memory|mem_array~12_combout  & ((\out_mux|Selector1~1_combout ))))) # (!\memory|mem_array_rtl_0_bypass 
// [22] & (((\memory|mem_array_rtl_0_bypass [21]))))

	.dataa(\memory|mem_array_rtl_0_bypass [22]),
	.datab(\memory|mem_array~12_combout ),
	.datac(\memory|mem_array_rtl_0_bypass [21]),
	.datad(\out_mux|Selector1~1_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~2 .lut_mask = 16'hF2D0;
defparam \out_mux|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N24
cycloneive_lcell_comb \out_mux|Selector1~3 (
// Equation(s):
// \out_mux|Selector1~3_combout  = (\control_logic|control_mem|content~25_combout  & ((!\control_logic|control_mem|content~61_combout ))) # (!\control_logic|control_mem|content~25_combout  & (\ALU_Register|register_array|registerB|data_reg [6] & 
// \control_logic|control_mem|content~61_combout ))

	.dataa(\ALU_Register|register_array|registerB|data_reg [6]),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~25_combout ),
	.datad(\control_logic|control_mem|content~61_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~3 .lut_mask = 16'h0AF0;
defparam \out_mux|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N10
cycloneive_lcell_comb \out_mux|Selector1~4 (
// Equation(s):
// \out_mux|Selector1~4_combout  = (\control_logic|control_mem|content~28_combout  & (!\control_logic|control_mem|content~61_combout  & ((!\out_mux|Selector1~3_combout )))) # (!\control_logic|control_mem|content~28_combout  & (\out_mux|Selector1~3_combout  & 
// ((\control_logic|control_mem|content~61_combout ) # (\ALU_Register|register_array|registerA|data_reg [6]))))

	.dataa(\control_logic|control_mem|content~61_combout ),
	.datab(\control_logic|control_mem|content~28_combout ),
	.datac(\ALU_Register|register_array|registerA|data_reg [6]),
	.datad(\out_mux|Selector1~3_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~4 .lut_mask = 16'h3244;
defparam \out_mux|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N4
cycloneive_lcell_comb \out_mux|Selector1~5 (
// Equation(s):
// \out_mux|Selector1~5_combout  = (\out_mux|Selector7~9_combout  & (\out_mux|Selector1~4_combout  & ((\out_mux|Selector1~2_combout ) # (\out_mux|Selector1~3_combout ))))

	.dataa(\out_mux|Selector1~2_combout ),
	.datab(\out_mux|Selector7~9_combout ),
	.datac(\out_mux|Selector1~3_combout ),
	.datad(\out_mux|Selector1~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~5 .lut_mask = 16'hC800;
defparam \out_mux|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N20
cycloneive_lcell_comb \out_mux|Selector1~0 (
// Equation(s):
// \out_mux|Selector1~0_combout  = (\out_mux|Selector7~6_combout  & ((\ALU_Register|ALU|Add0~22_combout ) # ((\ProgramCounter|PC [6] & \out_mux|Selector7~5_combout )))) # (!\out_mux|Selector7~6_combout  & (\ProgramCounter|PC [6] & 
// (\out_mux|Selector7~5_combout )))

	.dataa(\out_mux|Selector7~6_combout ),
	.datab(\ProgramCounter|PC [6]),
	.datac(\out_mux|Selector7~5_combout ),
	.datad(\ALU_Register|ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~0 .lut_mask = 16'hEAC0;
defparam \out_mux|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N26
cycloneive_lcell_comb \out_mux|Selector1~6 (
// Equation(s):
// \out_mux|Selector1~6_combout  = (!\control_logic|control_mem|content~44_combout  & ((\out_mux|Selector1~5_combout ) # ((\out_mux|Selector7~8_combout  & \out_mux|Selector1~0_combout ))))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(\out_mux|Selector7~8_combout ),
	.datac(\out_mux|Selector1~5_combout ),
	.datad(\out_mux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~6 .lut_mask = 16'h5450;
defparam \out_mux|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N9
dffeas \InstructionReg|instr[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[6] .is_wysiwyg = "true";
defparam \InstructionReg|instr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N16
cycloneive_lcell_comb \control_logic|control_mem|content~5 (
// Equation(s):
// \control_logic|control_mem|content~5_combout  = (\micro_instr|micro [2] & ((\micro_instr|micro [0]) # (\micro_instr|micro [1])))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~5 .lut_mask = 16'hFA00;
defparam \control_logic|control_mem|content~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N10
cycloneive_lcell_comb \control_logic|control_mem|content~6 (
// Equation(s):
// \control_logic|control_mem|content~6_combout  = (\InstructionReg|instr [4] & ((\control_logic|control_mem|content~5_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~5_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~5_combout ),
	.datac(\InstructionReg|instr [4]),
	.datad(\control_logic|control_mem|content~5_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~6_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~6 .lut_mask = 16'hFC0C;
defparam \control_logic|control_mem|content~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N24
cycloneive_lcell_comb \control_logic|control_mem|content~7 (
// Equation(s):
// \control_logic|control_mem|content~7_combout  = (\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~6_combout ))) # (!\InstructionReg|instr [5] & (!\control_logic|control_mem|content~6_combout ))

	.dataa(\control_logic|control_mem|content~6_combout ),
	.datab(gnd),
	.datac(\InstructionReg|instr [5]),
	.datad(\control_logic|control_mem|content~6_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~7_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~7 .lut_mask = 16'h05F5;
defparam \control_logic|control_mem|content~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N12
cycloneive_lcell_comb \control_logic|control_mem|content~8 (
// Equation(s):
// \control_logic|control_mem|content~8_combout  = (\InstructionReg|instr [6] & ((\control_logic|control_mem|content~7_combout ))) # (!\InstructionReg|instr [6] & (\control_logic|control_mem|content~7_combout ))

	.dataa(\InstructionReg|instr [6]),
	.datab(\control_logic|control_mem|content~7_combout ),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~7_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~8_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~8 .lut_mask = 16'hEE44;
defparam \control_logic|control_mem|content~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N2
cycloneive_lcell_comb \control_logic|control_mem|content~9 (
// Equation(s):
// \control_logic|control_mem|content~9_combout  = (\micro_instr|micro [1]) # (\micro_instr|micro [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~9_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~9 .lut_mask = 16'hFFF0;
defparam \control_logic|control_mem|content~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N22
cycloneive_lcell_comb \control_logic|control_mem|content~11 (
// Equation(s):
// \control_logic|control_mem|content~11_combout  = (\InstructionReg|instr [4] & ((\control_logic|control_mem|content~9_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~9_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~9_combout ),
	.datac(\InstructionReg|instr [4]),
	.datad(\control_logic|control_mem|content~9_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~11_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~11 .lut_mask = 16'hFC0C;
defparam \control_logic|control_mem|content~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N0
cycloneive_lcell_comb \control_logic|control_mem|content~10 (
// Equation(s):
// \control_logic|control_mem|content~10_combout  = (\InstructionReg|instr [4] & (\control_logic|control_mem|content~9_combout )) # (!\InstructionReg|instr [4] & ((\control_logic|control_mem|content~5_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~9_combout ),
	.datac(\InstructionReg|instr [4]),
	.datad(\control_logic|control_mem|content~5_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~10_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~10 .lut_mask = 16'hCFC0;
defparam \control_logic|control_mem|content~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N12
cycloneive_lcell_comb \control_logic|control_mem|content~12 (
// Equation(s):
// \control_logic|control_mem|content~12_combout  = (\InstructionReg|instr [5] & (!\control_logic|control_mem|content~11_combout )) # (!\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~10_combout )))

	.dataa(\control_logic|control_mem|content~11_combout ),
	.datab(gnd),
	.datac(\InstructionReg|instr [5]),
	.datad(\control_logic|control_mem|content~10_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~12_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~12 .lut_mask = 16'h505F;
defparam \control_logic|control_mem|content~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N14
cycloneive_lcell_comb \control_logic|control_mem|content~13 (
// Equation(s):
// \control_logic|control_mem|content~13_combout  = (\micro_instr|micro [0]) # (!\micro_instr|micro [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~13_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~13 .lut_mask = 16'hFF0F;
defparam \control_logic|control_mem|content~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N4
cycloneive_lcell_comb \control_logic|control_mem|content~14 (
// Equation(s):
// \control_logic|control_mem|content~14_combout  = (\micro_instr|micro [2] & (\micro_instr|Equal0~0_combout )) # (!\micro_instr|micro [2] & ((\control_logic|control_mem|content~13_combout )))

	.dataa(gnd),
	.datab(\micro_instr|Equal0~0_combout ),
	.datac(\control_logic|control_mem|content~13_combout ),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~14_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~14 .lut_mask = 16'hCCF0;
defparam \control_logic|control_mem|content~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N26
cycloneive_lcell_comb \control_logic|control_mem|content~15 (
// Equation(s):
// \control_logic|control_mem|content~15_combout  = (\InstructionReg|instr [4] & ((!\control_logic|control_mem|content~14_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~5_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~5_combout ),
	.datac(\control_logic|control_mem|content~14_combout ),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~15_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~15 .lut_mask = 16'h0FCC;
defparam \control_logic|control_mem|content~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N28
cycloneive_lcell_comb \control_logic|control_mem|content~16 (
// Equation(s):
// \control_logic|control_mem|content~16_combout  = (\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~15_combout ))) # (!\InstructionReg|instr [5] & (!\control_logic|control_mem|content~11_combout ))

	.dataa(gnd),
	.datab(\InstructionReg|instr [5]),
	.datac(\control_logic|control_mem|content~11_combout ),
	.datad(\control_logic|control_mem|content~15_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~16_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~16 .lut_mask = 16'h03CF;
defparam \control_logic|control_mem|content~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N18
cycloneive_lcell_comb \control_logic|control_mem|content~17 (
// Equation(s):
// \control_logic|control_mem|content~17_combout  = (\InstructionReg|instr [6] & ((\control_logic|control_mem|content~16_combout ))) # (!\InstructionReg|instr [6] & (\control_logic|control_mem|content~12_combout ))

	.dataa(\control_logic|control_mem|content~12_combout ),
	.datab(gnd),
	.datac(\InstructionReg|instr [6]),
	.datad(\control_logic|control_mem|content~16_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~17_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~17 .lut_mask = 16'hFA0A;
defparam \control_logic|control_mem|content~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N2
cycloneive_lcell_comb \control_logic|control_mem|content~0 (
// Equation(s):
// \control_logic|control_mem|content~0_combout  = (\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~17_combout ))) # (!\InstructionReg|instr [7] & (!\control_logic|control_mem|content~8_combout ))

	.dataa(\control_logic|control_mem|content~8_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~17_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~0 .lut_mask = 16'h11DD;
defparam \control_logic|control_mem|content~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y53_N16
cycloneive_lcell_comb MANUAL(
// Equation(s):
// \MANUAL~combout  = (\control_logic|control_mem|content~0_combout ) # (\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~0_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\MANUAL~combout ),
	.cout());
// synopsys translate_off
defparam MANUAL.lut_mask = 16'hFFF0;
defparam MANUAL.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb AUTO(
// Equation(s):
// \AUTO~combout  = (!\control_logic|control_mem|content~0_combout  & \CLOCK_50~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~0_combout ),
	.datad(\CLOCK_50~input_o ),
	.cin(gnd),
	.combout(\AUTO~combout ),
	.cout());
// synopsys translate_off
defparam AUTO.lut_mask = 16'h0F00;
defparam AUTO.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \clk_module|CLK (
// Equation(s):
// \clk_module|CLK~combout  = LCELL((\SW[0]~input_o  & (!\MANUAL~combout )) # (!\SW[0]~input_o  & ((\AUTO~combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\MANUAL~combout ),
	.datad(\AUTO~combout ),
	.cin(gnd),
	.combout(\clk_module|CLK~combout ),
	.cout());
// synopsys translate_off
defparam \clk_module|CLK .lut_mask = 16'h5F0A;
defparam \clk_module|CLK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \clk_module|CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_module|CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_module|CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_module|CLK~clkctrl .clock_type = "global clock";
defparam \clk_module|CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N26
cycloneive_lcell_comb \output_module|output_reg|data_out[5]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[5]~feeder_combout  = \out_mux|Selector2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector2~6_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N26
cycloneive_lcell_comb \control_logic|control_mem|content~45 (
// Equation(s):
// \control_logic|control_mem|content~45_combout  = (\InstructionReg|instr [5] & (((!\InstructionReg|instr [4] & !\micro_instr|micro [0])) # (!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [6]) # ((\InstructionReg|instr 
// [4]))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\InstructionReg|instr [6]),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~45_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~45 .lut_mask = 16'h767E;
defparam \control_logic|control_mem|content~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y41_N16
cycloneive_lcell_comb \control_logic|control_mem|content~46 (
// Equation(s):
// \control_logic|control_mem|content~46_combout  = (\control_logic|control_mem|content~19_combout ) # ((\InstructionReg|instr [7] & (\control_logic|control_mem|content~45_combout  & \control_logic|control_mem|content~20_combout )))

	.dataa(\InstructionReg|instr [7]),
	.datab(\control_logic|control_mem|content~19_combout ),
	.datac(\control_logic|control_mem|content~45_combout ),
	.datad(\control_logic|control_mem|content~20_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~46_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~46 .lut_mask = 16'hECCC;
defparam \control_logic|control_mem|content~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N27
dffeas \output_module|output_reg|data_out[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[5] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \output_module|output_reg|data_out [5] $ (VCC)
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\output_module|output_reg|data_out [5])

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N6
cycloneive_lcell_comb \output_module|output_reg|data_out[7]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[7]~feeder_combout  = \out_mux|Selector0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector0~4_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N7
dffeas \output_module|output_reg|data_out[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[7] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N12
cycloneive_lcell_comb \output_module|output_reg|data_out[6]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[6]~feeder_combout  = \out_mux|Selector1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector1~6_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N13
dffeas \output_module|output_reg|data_out[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[6] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\output_module|output_reg|data_out [6] & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [6] & (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\output_module|output_reg|data_out [6] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\output_module|output_reg|data_out [5] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hCC00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N4
cycloneive_lcell_comb \output_module|output_reg|data_out[4]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[4]~feeder_combout  = \out_mux|Selector3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector3~6_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N5
dffeas \output_module|output_reg|data_out[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[4] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\output_module|output_reg|data_out [4] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hA0A0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\output_module|output_reg|data_out [4] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0A0A;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\output_module|output_reg|data_out [7] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [7]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\output_module|output_reg|data_out [6] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [6]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h5500;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [5])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'h88A0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [6])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|output_reg|data_out [6]),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'h8A80;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0A0A;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\output_module|output_reg|data_out [4] & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N22
cycloneive_lcell_comb \output_module|output_reg|data_out[3]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[3]~feeder_combout  = \ProgramCounter|PC[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[3]~3_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N23
dffeas \output_module|output_reg|data_out[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[3] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hCE00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [4])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h8C80;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hC0C0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N28
cycloneive_lcell_comb \output_module|output_reg|data_out[2]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[2]~feeder_combout  = \ProgramCounter|PC[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \output_module|output_reg|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N29
dffeas \output_module|output_reg|data_out[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[2] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h3300;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hCC00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hCC00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N28
cycloneive_lcell_comb \output_module|output_reg|data_out[1]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[1]~feeder_combout  = \ProgramCounter|PC[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramCounter|PC[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \output_module|output_reg|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N29
dffeas \output_module|output_reg|data_out[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[1] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (\output_module|output_reg|data_out [1] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [1]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\output_module|output_reg|data_out [1] & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [1]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hC0C8;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [3])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'h88C0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hEEE2;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (((\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hFACC;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\output_module|output_reg|data_out [1])) # 
// (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [1]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hF3C0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N24
cycloneive_lcell_comb \output_module|output_reg|data_out[0]~feeder (
// Equation(s):
// \output_module|output_reg|data_out[0]~feeder_combout  = \ProgramCounter|PC[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ProgramCounter|PC[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|output_reg|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|output_reg|data_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \output_module|output_reg|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N25
dffeas \output_module|output_reg|data_out[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\output_module|output_reg|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[0] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N30
cycloneive_lcell_comb \output_module|units|WideOr5~0 (
// Equation(s):
// \output_module|units|WideOr5~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\output_module|output_reg|data_out [0] & (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|output_reg|data_out [0] & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datad(\output_module|output_reg|data_out [0]),
	.cin(gnd),
	.combout(\output_module|units|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr5~0 .lut_mask = 16'h4182;
defparam \output_module|units|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N0
cycloneive_lcell_comb \output_module|units|WideOr4~0 (
// Equation(s):
// \output_module|units|WideOr4~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & \output_module|output_reg|data_out [0])) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ (\output_module|output_reg|data_out [0])))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datad(\output_module|output_reg|data_out [0]),
	.cin(gnd),
	.combout(\output_module|units|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr4~0 .lut_mask = 16'h8440;
defparam \output_module|units|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N0
cycloneive_lcell_comb \output_module|units|out[2]~0 (
// Equation(s):
// \output_module|units|out[2]~0_combout  = (!\output_module|output_reg|data_out [0] & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datad(\output_module|output_reg|data_out [0]),
	.cin(gnd),
	.combout(\output_module|units|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|out[2]~0 .lut_mask = 16'h0018;
defparam \output_module|units|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N26
cycloneive_lcell_comb \output_module|units|WideOr3~0 (
// Equation(s):
// \output_module|units|WideOr3~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (\output_module|output_reg|data_out [0])))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ (!\output_module|output_reg|data_out [0]))) # 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & \output_module|output_reg|data_out [0]))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datad(\output_module|output_reg|data_out [0]),
	.cin(gnd),
	.combout(\output_module|units|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr3~0 .lut_mask = 16'h6184;
defparam \output_module|units|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N8
cycloneive_lcell_comb \output_module|units|WideOr2~0 (
// Equation(s):
// \output_module|units|WideOr2~0_combout  = (\output_module|output_reg|data_out [0]) # ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datad(\output_module|output_reg|data_out [0]),
	.cin(gnd),
	.combout(\output_module|units|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr2~0 .lut_mask = 16'hFF84;
defparam \output_module|units|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N30
cycloneive_lcell_comb \output_module|units|WideOr1~0 (
// Equation(s):
// \output_module|units|WideOr1~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// \output_module|output_reg|data_out [0])))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & \output_module|output_reg|data_out [0])) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ) # (\output_module|output_reg|data_out [0])))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datad(\output_module|output_reg|data_out [0]),
	.cin(gnd),
	.combout(\output_module|units|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr1~0 .lut_mask = 16'h7918;
defparam \output_module|units|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N4
cycloneive_lcell_comb \output_module|units|WideOr0~0 (
// Equation(s):
// \output_module|units|WideOr0~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # ((!\output_module|output_reg|data_out [0]) # 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datad(\output_module|output_reg|data_out [0]),
	.cin(gnd),
	.combout(\output_module|units|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr0~0 .lut_mask = 16'h9EDE;
defparam \output_module|units|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \output_module|output_reg|data_out [5] $ (VCC)
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\output_module|output_reg|data_out [5])

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\output_module|output_reg|data_out [6] & (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [6] & (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\output_module|output_reg|data_out [6] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\output_module|output_reg|data_out [7] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [7]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\output_module|output_reg|data_out [6] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hAA00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\output_module|output_reg|data_out [5] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hCC00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h3300;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\output_module|output_reg|data_out [4] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [4]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\output_module|output_reg|data_out [4] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [4]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N30
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0A0A;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [6])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hA0C0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [5])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'h88A0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h3030;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N30
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\output_module|output_reg|data_out [4] & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hAA00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h3030;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\output_module|output_reg|data_out [3] & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\output_module|output_reg|data_out [3] & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N18
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N20
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
// )) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N22
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & VCC)) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
// ))

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N24
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N26
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N6
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N28
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h00F0;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N6
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h00F0;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N20
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N16
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h3030;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N14
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hBA00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & ((\output_module|output_reg|data_out [4]))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hA820;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h0F00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h0F00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N12
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h5050;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N16
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N18
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N22
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N24
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// !\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N26
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N28
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & 
// !\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N30
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0F00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hCC08;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & ((\output_module|output_reg|data_out [3]))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hC808;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h0C0C;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h5050;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (\output_module|output_reg|data_out [2] & \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [2]),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hC0C0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (\output_module|output_reg|data_out [1] & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [1]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\output_module|output_reg|data_out [1] & \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [1]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout 
// ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N12
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h0F0F;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N10
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 
// )) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 .lut_mask = 16'h3F0C;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N8
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'hFACA;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N4
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hFACA;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y37_N10
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ) # 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 16'hEFE0;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N0
cycloneive_lcell_comb \output_module|tens|WideOr5~0 (
// Equation(s):
// \output_module|tens|WideOr5~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr5~0 .lut_mask = 16'h4182;
defparam \output_module|tens|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N14
cycloneive_lcell_comb \output_module|tens|WideOr4~0 (
// Equation(s):
// \output_module|tens|WideOr4~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr4~0 .lut_mask = 16'h8600;
defparam \output_module|tens|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N8
cycloneive_lcell_comb \output_module|tens|out[2]~0 (
// Equation(s):
// \output_module|tens|out[2]~0_combout  = (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cin(gnd),
	.combout(\output_module|tens|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|out[2]~0 .lut_mask = 16'h1004;
defparam \output_module|tens|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N22
cycloneive_lcell_comb \output_module|tens|WideOr3~0 (
// Equation(s):
// \output_module|tens|WideOr3~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  $ (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr3~0 .lut_mask = 16'h4982;
defparam \output_module|tens|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N4
cycloneive_lcell_comb \output_module|tens|WideOr2~0 (
// Equation(s):
// \output_module|tens|WideOr2~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr2~0 .lut_mask = 16'hEBAA;
defparam \output_module|tens|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N18
cycloneive_lcell_comb \output_module|tens|WideOr1~0 (
// Equation(s):
// \output_module|tens|WideOr1~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// ((!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr1~0 .lut_mask = 16'h388E;
defparam \output_module|tens|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N28
cycloneive_lcell_comb \output_module|tens|WideOr0~0 (
// Equation(s):
// \output_module|tens|WideOr0~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr0~0 .lut_mask = 16'hF73C;
defparam \output_module|tens|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N0
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \output_module|output_reg|data_out [3] $ (VCC)
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N2
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\output_module|output_reg|data_out [4] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [4] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\output_module|output_reg|data_out [4] & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N4
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\output_module|output_reg|data_out [5] & ((GND) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\output_module|output_reg|data_out [5] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\output_module|output_reg|data_out [5]) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N6
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\output_module|output_reg|data_out [6] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\output_module|output_reg|data_out [6] 
// & ((\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\output_module|output_reg|data_out [6]))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N8
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N10
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N12
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (\output_module|output_reg|data_out [7] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [7]),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N20
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h00F0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N16
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h00AA;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N30
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (\output_module|output_reg|data_out [6] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [6]),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N10
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (\output_module|output_reg|data_out [5] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hCC00;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N22
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h00F0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N12
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (\output_module|output_reg|data_out [4] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [4]),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N18
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h00CC;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N26
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h00CC;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N24
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [3])

	.dataa(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hAA00;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N20
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N6
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h0F00;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N18
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ) # (\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N20
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N22
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # ((\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # 
// (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N24
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout  & !\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout )) # 
// (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N26
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ) 
// # (\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N28
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & 
// !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N30
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N20
cycloneive_lcell_comb \output_module|hundreds|WideOr5~0 (
// Equation(s):
// \output_module|hundreds|WideOr5~0_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|hundreds|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|WideOr5~0 .lut_mask = 16'h3030;
defparam \output_module|hundreds|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N2
cycloneive_lcell_comb \output_module|hundreds|out[2]~0 (
// Equation(s):
// \output_module|hundreds|out[2]~0_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|hundreds|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|out[2]~0 .lut_mask = 16'h0C0C;
defparam \output_module|hundreds|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N0
cycloneive_lcell_comb \output_module|hundreds|WideOr1~0 (
// Equation(s):
// \output_module|hundreds|WideOr1~0_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|hundreds|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|WideOr1~0 .lut_mask = 16'h3F3F;
defparam \output_module|hundreds|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
