m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vram
!s110 1641820585
!i10b 1
!s100 13=iA6>G6bBTHKZ2NYPza1
IK[m6gBUaGa31efLX@g=i]3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/sim
w1641819743
8C:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/rtl/ram.v
FC:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/rtl/ram.v
L0 24
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1641820585.000000
!s107 C:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/rtl/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/rtl/ram.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vram_tb
!s110 1641821023
!i10b 1
!s100 QJ2<PdkN291Q`@i^LUMh=3
IzR;536jW`]O:LGa07NDFY3
R0
R1
w1641821018
8C:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/tb/ram_tb.v
FC:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/tb/ram_tb.v
L0 25
R2
r1
!s85 0
31
!s108 1641821023.000000
!s107 C:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/tb/ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Verilog_Lab/BRN19/Verilog_labs/lab5/tb/ram_tb.v|
!i113 1
R3
R4
