

================================================================
== Vivado HLS Report for 'Loop_1_proc188'
================================================================
* Date:           Wed Aug 10 16:30:15 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.968 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075| 15.375 us | 15.375 us |  3075|  3075|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3073|     3073|         3|          1|          1|  3072|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     35|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      38|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      38|    110|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_85_p2                        |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln21_fu_79_p2                |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  35|          30|          19|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_i_i_reg_68           |   9|          2|   12|         24|
    |in_local_V_V_blk_n       |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   18|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ctype_V_reg_110                 |  16|   0|   16|          0|
    |i_0_i_i_reg_68                  |  12|   0|   12|          0|
    |icmp_ln21_reg_96                |   1|   0|    1|          0|
    |icmp_ln21_reg_96_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  38|   0|   38|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|start_out            | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|start_write          | out |    1| ap_ctrl_hs | Loop_1_proc188 | return value |
|in_V_address0        | out |   12|  ap_memory |      in_V      |     array    |
|in_V_ce0             | out |    1|  ap_memory |      in_V      |     array    |
|in_V_q0              |  in |   16|  ap_memory |      in_V      |     array    |
|in_local_V_V_din     | out |   16|   ap_fifo  |  in_local_V_V  |    pointer   |
|in_local_V_V_full_n  |  in |    1|   ap_fifo  |  in_local_V_V  |    pointer   |
|in_local_V_V_write   | out |    1|   ap_fifo  |  in_local_V_V  |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([3072 x i16]* %in_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i12 [ 0, %newFuncRoot ], [ %i, %hls_label_0 ]"   --->   Operation 9 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.99ns)   --->   "%icmp_ln21 = icmp eq i12 %i_0_i_i, -1024" [firmware/myproject_axi.cpp:21]   --->   Operation 10 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 11 'speclooptripcount' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.54ns)   --->   "%i = add i12 %i_0_i_i, 1" [firmware/myproject_axi.cpp:21]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %myproject_axi_.exit4.exitStub, label %hls_label_0" [firmware/myproject_axi.cpp:21]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i12 %i_0_i_i to i64" [firmware/myproject_axi.cpp:23]   --->   Operation 14 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [3072 x i16]* %in_V, i64 0, i64 %zext_ln23" [firmware/myproject_axi.cpp:23]   --->   Operation 15 'getelementptr' 'in_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.56ns)   --->   "%ctype_V = load i16* %in_V_addr, align 2" [firmware/myproject_axi.cpp:23]   --->   Operation 16 'load' 'ctype_V' <Predicate = (!icmp_ln21)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 17 [1/2] (2.56ns)   --->   "%ctype_V = load i16* %in_V_addr, align 2" [firmware/myproject_axi.cpp:23]   --->   Operation 17 'load' 'ctype_V' <Predicate = (!icmp_ln21)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [firmware/myproject_axi.cpp:21]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject_axi.cpp:22]   --->   Operation 19 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %in_local_V_V, i16 %ctype_V)" [firmware/myproject_axi.cpp:24]   --->   Operation 20 'write' <Predicate = (!icmp_ln21)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty_221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [firmware/myproject_axi.cpp:25]   --->   Operation 21 'specregionend' 'empty_221' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:21]   --->   Operation 22 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in_local_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specmemcore      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln0            (br               ) [ 011110]
i_0_i_i           (phi              ) [ 001000]
icmp_ln21         (icmp             ) [ 001110]
empty_220         (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln21           (br               ) [ 000000]
zext_ln23         (zext             ) [ 000000]
in_V_addr         (getelementptr    ) [ 001100]
ctype_V           (load             ) [ 001010]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln22 (specpipeline     ) [ 000000]
write_ln24        (write            ) [ 000000]
empty_221         (specregionend    ) [ 000000]
br_ln21           (br               ) [ 011110]
ret_ln0           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln24_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="1"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="in_V_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="12" slack="0"/>
<pin id="59" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctype_V/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i_0_i_i_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="1"/>
<pin id="70" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_0_i_i_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln21_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="12" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln23_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="icmp_ln21_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="105" class="1005" name="in_V_addr_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="1"/>
<pin id="107" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="110" class="1005" name="ctype_V_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ctype_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="44" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="72" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="72" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="72" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="99"><net_src comp="79" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="85" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="108"><net_src comp="55" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="113"><net_src comp="62" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="48" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
	Port: in_local_V_V | {4 }
 - Input state : 
	Port: Loop_1_proc188 : in_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln21 : 1
		i : 1
		br_ln21 : 2
		zext_ln23 : 1
		in_V_addr : 2
		ctype_V : 3
	State 3
	State 4
		empty_221 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln21_fu_79    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |         i_fu_85        |    0    |    12   |
|----------|------------------------|---------|---------|
|   write  | write_ln24_write_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     zext_ln23_fu_91    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    25   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| ctype_V_reg_110 |   16   |
|  i_0_i_i_reg_68 |   12   |
|    i_reg_100    |   12   |
| icmp_ln21_reg_96|    1   |
|in_V_addr_reg_105|   12   |
+-----------------+--------+
|      Total      |   53   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   25   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   34   |
+-----------+--------+--------+--------+
