read -sv run_verilog_mid/adder_32b_9_86_0f76f34288d2dba1c840b3011b8615a9.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_86_0f76f34288d2dba1c840b3011b8615a9_yosys.v
