m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/simulation/modelsim
vbuffer_ram_dp
Z1 !s110 1607179570
!i10b 1
!s100 jmKDD_@0BHJJmO6LhV7SC1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ii7M]o_c]0[H_ciz2fDU6a0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1607178083
8C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v
FC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v
!i122 4
L0 3 42
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1607179570.000000
!s107 C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr|C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr
Z8 tCvgOpt 0
vcl_25_24_quartus
!s110 1607179569
!i10b 1
!s100 QCI8AD8]OYK3Y9YcFIL]E0
R2
Ii;jn6WkiN_:RLNJ_`9P9>0
R3
R0
Z9 w1606868888
8C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v
FC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v
!i122 0
L0 40 119
R4
r1
!s85 0
31
Z10 !s108 1607179569.000000
!s107 C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr|C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v|
!i113 1
R6
R7
R8
vcl_25_24_quartus_altpll
Z11 !s110 1607179571
!i10b 1
!s100 7;4;AL:<[Mdfm3;VP8nAo2
R2
IJLXcJT9U]0Z?0?i`GA@jz0
R3
R0
R9
8C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v
FC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v
!i122 5
L0 30 66
R4
r1
!s85 0
31
Z12 !s108 1607179571.000000
!s107 C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db|C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db
R8
vFSM_game
R1
!i10b 1
!s100 UPF>`UjCGFN><l<]a[Hl^3
R2
I6TZTVQUSbIRGR1;7>XEKf0
R3
R0
w1607178081
8C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v
FC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v
!i122 1
L0 4 91
R4
r1
!s85 0
31
R10
!s107 C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr|C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v|
!i113 1
R6
R7
R8
n@f@s@m_game
vtest_VGA
R1
!i10b 1
!s100 1IGfX<gb;0;UW>6l_RHSc0
R2
ILCRCmdO5?zDQM`kC7IAn=0
R3
R0
w1607178914
8C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v
FC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v
!i122 3
L0 3 150
R4
r1
!s85 0
31
R5
!s107 C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr|C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v|
!i113 1
R6
R7
R8
ntest_@v@g@a
vtest_VGA_TB
R11
!i10b 1
!s100 _mDCCneTKUhk7i470MAg80
R2
IY=KK133RznWzz?Teg^Hi41
R3
R0
w1607179307
8C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA_TB.v
FC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA_TB.v
!i122 6
L0 3 69
R4
r1
!s85 0
31
R12
!s107 C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr|C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA_TB.v|
!i113 1
R6
R7
R8
ntest_@v@g@a_@t@b
vVGA_Driver640x480
R1
!i10b 1
!s100 iUg[85WJBZV@0VQ3>Ce:Y3
R2
IfI<c>dzgD8[j<TD4k8CH90
R3
R0
w1607178269
8C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v
FC:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v
!i122 2
L0 1 60
R4
r1
!s85 0
31
R5
!s107 C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr|C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v|
!i113 1
R6
R7
R8
n@v@g@a_@driver640x480
