Design and implement 64-bit ALU in Verilog to support the following 6 operations: AND, ORR, ADD, SUB, PASS INPUT B, NOR.
