Analysis & Synthesis report for DE2_115
Wed Dec 09 11:35:12 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated
 16. Parameter Settings for User Entity Instance: pll:i_clock|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: rv3n_top:dut|rv3n_stage_dc:i_stage_dc
 18. Parameter Settings for User Entity Instance: rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op
 19. Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: rxtx:i_uart
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "rxtx:i_uart"
 24. Port Connectivity Checks: "ssrv_memory:i_memory_tb|dualram:i_dram"
 25. Port Connectivity Checks: "rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 09 11:35:11 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,006                                       ;
;     Total combinational functions  ; 7,791                                       ;
;     Dedicated logic registers      ; 2,862                                       ;
; Total registers                    ; 2862                                        ;
; Total pins                         ; 436                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; pll/pll.v                        ; yes             ; User Wizard-Generated File             ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/pll/pll.v              ;         ;
; test/ssrv_memory.v               ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/test/ssrv_memory.v     ;         ;
; test/rxtx.v                      ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/test/rxtx.v            ;         ;
; ram/dualram.v                    ; yes             ; User Wizard-Generated File             ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/ram/dualram.v          ;         ;
; ../../rtl/rv3n_top.v             ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_top.v                      ;         ;
; ../../rtl/rv3n_stage_if.v        ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_if.v                 ;         ;
; ../../rtl/rv3n_stage_id.v        ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_id.v                 ;         ;
; ../../rtl/rv3n_stage_dc.v        ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_dc.v                 ;         ;
; ../../rtl/rv3n_stage_ch.v        ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_ch.v                 ;         ;
; ../../rtl/rv3n_predictor.v       ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_predictor.v                ;         ;
; ../../rtl/rv3n_gsr.v             ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_gsr.v                      ;         ;
; ../../rtl/rv3n_func_op.v         ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_op.v                  ;         ;
; ../../rtl/rv3n_func_muldiv.v     ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_muldiv.v              ;         ;
; ../../rtl/rv3n_func_lsu.v        ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_lsu.v                 ;         ;
; ../../rtl/rv3n_func_jcond.v      ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_jcond.v               ;         ;
; ../../rtl/rv3n_csr.v             ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_csr.v                      ;         ;
; ../../rtl/rv3n_chain_manager.v   ; yes             ; User Verilog HDL File                  ; F:/likeyi/onedrive/independent/dualrv/release/rtl/rv3n_chain_manager.v            ;         ;
; define.v                         ; yes             ; Auto-Found Verilog HDL File            ; F:/likeyi/onedrive/independent/dualrv/release/rtl/define.v                        ;         ;
; include_func.v                   ; yes             ; Auto-Found Verilog HDL File            ; F:/likeyi/onedrive/independent/dualrv/release/rtl/include_func.v                  ;         ;
; define_para.v                    ; yes             ; Auto-Found Verilog HDL File            ; F:/likeyi/onedrive/independent/dualrv/release/rtl/define_para.v                   ;         ;
; de2_115.v                        ; yes             ; Auto-Found Verilog HDL File            ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/de2_115.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/aglobal131.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/db/pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_3lp2.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/db/altsyncram_3lp2.tdf ;         ;
; ram/code.mif                     ; yes             ; Auto-Found Memory Initialization File  ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/ram/code.mif           ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction            ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/db/decode_jsa.tdf      ;         ;
; db/mux_gob.tdf                   ; yes             ; Auto-Generated Megafunction            ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/db/mux_gob.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,006                                                                          ;
;                                             ;                                                                                ;
; Total combinational functions               ; 7791                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 5353                                                                           ;
;     -- 3 input functions                    ; 1590                                                                           ;
;     -- <=2 input functions                  ; 848                                                                            ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 7046                                                                           ;
;     -- arithmetic mode                      ; 745                                                                            ;
;                                             ;                                                                                ;
; Total registers                             ; 2862                                                                           ;
;     -- Dedicated logic registers            ; 2862                                                                           ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 436                                                                            ;
; Total memory bits                           ; 524288                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                              ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll:i_clock|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2927                                                                           ;
; Total fan-out                               ; 41578                                                                          ;
; Average fan-out                             ; 3.54                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                ; 7791 (22)         ; 2862 (2)     ; 524288      ; 0            ; 0       ; 0         ; 436  ; 0            ; |DE2_115                                                                                                                                ; work         ;
;    |pll:i_clock|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|pll:i_clock                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|pll:i_clock|altpll:altpll_component                                                                                            ; work         ;
;          |pll_altpll:auto_generated|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|pll:i_clock|altpll:altpll_component|pll_altpll:auto_generated                                                                  ; work         ;
;    |rv3n_top:dut|                                                       ; 7582 (41)         ; 2816 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut                                                                                                                   ; work         ;
;       |rv3n_chain_manager:i_chain_manager|                              ; 1453 (1430)       ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager                                                                                ; work         ;
;          |get_rs_available:gen_flag_switch[0].i_rs0_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[0].i_rs0_switch                               ; work         ;
;          |get_rs_available:gen_flag_switch[0].i_rs1_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[0].i_rs1_switch                               ; work         ;
;          |get_rs_available:gen_flag_switch[1].i_rs0_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[1].i_rs0_switch                               ; work         ;
;          |get_rs_available:gen_flag_switch[1].i_rs1_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[1].i_rs1_switch                               ; work         ;
;          |get_rs_available:gen_flag_switch[2].i_rs0_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[2].i_rs0_switch                               ; work         ;
;          |get_rs_available:gen_flag_switch[2].i_rs1_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[2].i_rs1_switch                               ; work         ;
;          |get_rs_available:gen_flag_switch[3].i_rs0_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[3].i_rs0_switch                               ; work         ;
;          |get_rs_available:gen_flag_switch[3].i_rs1_switch|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_flag_switch[3].i_rs1_switch                               ; work         ;
;          |get_rs_available:gen_rs_forward_array[0].i_rs0_forward_array| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_rs_forward_array[0].i_rs0_forward_array                   ; work         ;
;          |get_rs_available:gen_rs_forward_array[0].i_rs1_forward_array| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_rs_forward_array[0].i_rs1_forward_array                   ; work         ;
;          |get_rs_available:gen_rs_forward_array[1].i_rs0_forward_array| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_rs_forward_array[1].i_rs0_forward_array                   ; work         ;
;          |get_rs_available:gen_rs_forward_array[1].i_rs1_forward_array| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:gen_rs_forward_array[1].i_rs1_forward_array                   ; work         ;
;          |get_rs_available:i_rs1_available|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:i_rs1_available                                               ; work         ;
;       |rv3n_csr:i_csr|                                                  ; 447 (447)         ; 341 (341)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_csr:i_csr                                                                                                    ; work         ;
;       |rv3n_func_jcond:i_func_jcond|                                    ; 176 (176)         ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_func_jcond:i_func_jcond                                                                                      ; work         ;
;       |rv3n_func_lsu:i_func_lsu|                                        ; 92 (92)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_func_lsu:i_func_lsu                                                                                          ; work         ;
;       |rv3n_func_muldiv:i_func_muldiv|                                  ; 750 (750)         ; 359 (359)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv                                                                                    ; work         ;
;       |rv3n_func_op:gen_func_op[0].i_func_op|                           ; 703 (703)         ; 161 (161)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op                                                                             ; work         ;
;       |rv3n_gsr:i_gsr|                                                  ; 67 (67)           ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_gsr:i_gsr                                                                                                    ; work         ;
;       |rv3n_predictor:i_predictor|                                      ; 354 (354)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor                                                                                        ; work         ;
;       |rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|                        ; 1704 (1704)       ; 150 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch                                                                          ; work         ;
;       |rv3n_stage_ch:gen_stage_ch[1].i_stage_ch|                        ; 288 (288)         ; 148 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[1].i_stage_ch                                                                          ; work         ;
;       |rv3n_stage_ch:gen_stage_ch[2].i_stage_ch|                        ; 243 (243)         ; 148 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch                                                                          ; work         ;
;       |rv3n_stage_dc:i_stage_dc|                                        ; 917 (917)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc                                                                                          ; work         ;
;       |rv3n_stage_id:i_stage_id|                                        ; 253 (253)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id                                                                                          ; work         ;
;       |rv3n_stage_if:i_stage_if|                                        ; 94 (94)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rv3n_top:dut|rv3n_stage_if:i_stage_if                                                                                          ; work         ;
;    |rxtx:i_uart|                                                        ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rxtx:i_uart                                                                                                                    ; work         ;
;    |ssrv_memory:i_memory_tb|                                            ; 143 (97)          ; 11 (6)       ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb                                                                                                        ; work         ;
;       |dualram:i_dram|                                                  ; 46 (0)            ; 5 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                              ; 46 (0)            ; 5 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_3lp2:auto_generated|                            ; 46 (0)            ; 5 (5)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated                          ; work         ;
;                |decode_jsa:decode3|                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|decode_jsa:decode3       ; work         ;
;                |decode_jsa:rden_decode_a|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|decode_jsa:rden_decode_a ; work         ;
;                |decode_jsa:rden_decode_b|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|decode_jsa:rden_decode_b ; work         ;
;                |mux_gob:mux4|                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|mux_gob:mux4             ; work         ;
;                |mux_gob:mux5|                                           ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|mux_gob:mux5             ; work         ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; ../ram/code.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DE2_115|pll:i_clock                            ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/pll/pll.v     ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram ; F:/likeyi/onedrive/independent/dualrv/release/FPGA/DE2_115/ram/dualram.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal                                                                  ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|wren_a_store ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs0_switch[0][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs1_switch[0][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs0_switch[1][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs1_switch[1][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs0_switch[2][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs1_switch[2][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs0_switch[3][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|calc_rs1_switch[3][2]                                              ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_pc[0]                                                                 ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_stage_id:i_stage_id|active_pc[0]                                                                 ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[100]                                          ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[1].i_stage_ch|active_package[100]                                          ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch|active_package[100]                                          ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][24]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][5]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][30]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][9]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][14]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][21]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][17]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][25]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][3]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][27]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][4]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][26]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][0]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][8]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][15]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][10]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][29]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][6]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][22]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][1]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][20]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][28]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][16]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][18]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][12]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][11]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][13]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][2]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][19]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][23]                                                                         ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][7]                                                                          ; Merged with rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                              ;
; rv3n_top:dut|rv3n_func_jcond:i_func_jcond|jcond_ack_signal                                                         ; Merged with rv3n_top:dut|rv3n_func_jcond:i_func_jcond|jcond_break_valid             ;
; rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[66]                                                         ; Merged with rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[76]              ;
; rv3n_top:dut|rv3n_gsr:i_gsr|rg_file[0][31]                                                                         ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_err[0..5]                                                             ; Stuck at GND due to stuck port data_in                                              ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch|active_package[0]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[0][2]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[1].i_stage_ch|active_package[0]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[0][1]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch|active_package[1]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[1][2]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[1].i_stage_ch|active_package[1]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[1][1]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch|active_package[2]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[2][2]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[1].i_stage_ch|active_package[2]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[2][1]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch|active_package[3]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[3][2]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[1].i_stage_ch|active_package[3]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[3][1]     ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[1][0]                                                ; Merged with rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[1] ;
; rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[0][0]                                                ; Merged with rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[0] ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[3]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[3][0]     ;
; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[2]                                            ; Merged with rv3n_top:dut|rv3n_chain_manager:i_chain_manager|func_approved[2][0]     ;
; rv3n_top:dut|rv3n_csr:i_csr|mtime_cnt[0]                                                                           ; Merged with rv3n_top:dut|rv3n_csr:i_csr|mcycle[0]                                   ;
; rv3n_top:dut|rv3n_csr:i_csr|mtime_cnt[1]                                                                           ; Merged with rv3n_top:dut|rv3n_csr:i_csr|mcycle[1]                                   ;
; rv3n_top:dut|rv3n_csr:i_csr|mtime[32..63]                                                                          ; Lost fanout                                                                         ;
; Total Number of Removed Registers = 100                                                                            ;                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_err[5] ; Stuck at GND              ; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_err[4],                      ;
;                                                     ; due to stuck port data_in ; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_err[3],                      ;
;                                                     ;                           ; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_err[2],                      ;
;                                                     ;                           ; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_err[1],                      ;
;                                                     ;                           ; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_err[0]                       ;
; rv3n_top:dut|rv3n_stage_dc:i_stage_dc|buffer_pc[0]  ; Stuck at GND              ; rv3n_top:dut|rv3n_stage_id:i_stage_id|active_pc[0],                       ;
;                                                     ; due to stuck port data_in ; rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[100] ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2862  ;
; Number of registers using Synchronous Clear  ; 272   ;
; Number of registers using Synchronous Load   ; 178   ;
; Number of registers using Asynchronous Clear ; 2852  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1775  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; rv3n_top:dut|rv3n_csr:i_csr|jump_root_pc[9]                  ; 1       ;
; rxtx:i_uart|tx                                               ; 2       ;
; rv3n_top:dut|rv3n_csr:i_csr|jump_root_valid                  ; 63      ;
; rv3n_top:dut|rv3n_stage_id:i_stage_id|current_state[0]       ; 9       ;
; rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|current_state[0] ; 79      ;
; Total number of inverted registers = 5                       ;         ;
+--------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|rxtx:i_uart|tran_cnt[3]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|calc_mul_carry[2]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|shift_operand1[17]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[56]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|status_jcond[0]           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|calc_b[48]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|calc_count[4]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|shift_operand1[26]            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_csr:i_csr|jump_root_pc[28]                              ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|calc_b[31]                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|calc_x[37]                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|calc_x[22]                    ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|calc_a[17]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|shift_operand1[29]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[25]                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|shift_operand1[31]            ;
; 9:1                ; 11 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[40]                ;
; 8:1                ; 29 bits   ; 145 LEs       ; 145 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_csr:i_csr|write_csr_raw[10]                             ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[56]  ;
; 36:1               ; 31 bits   ; 744 LEs       ; 713 LEs              ; 31 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch|active_package[95]  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_csr:i_csr|write_csr_raw[0]                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[34]                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[22]                ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[31]                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[29]                ;
; 18:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[5]                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 10 LEs               ; 18 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[12]                ;
; 26:1               ; 2 bits    ; 34 LEs        ; 6 LEs                ; 28 LEs                 ; Yes        ; |DE2_115|rv3n_top:dut|rv3n_stage_id:i_stage_id|active_arguments[2]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_lsu:i_func_lsu|func_lsu_ack_data[7]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|Mux8                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv|func_muldiv_ack_data[31]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|status_final_rs1_map[1]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|ch2gsr_order[2]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op|ShiftRight0            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op|ShiftLeft1             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op|ShiftLeft1             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|Selector35                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|imem_data[24]                       ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|ShiftRight6                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|ShiftLeft1                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|ShiftLeft3                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|ShiftLeft1                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_chain_manager:i_chain_manager|status_final_rs0_map[1]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_csr:i_csr|Mux8                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft6                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft6                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft10                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft10                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft7                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft7                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|instr_para                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|gen_out_instr[0].break_immediate[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|fetch_offset[0]                     ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op|Mux1                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op|ShiftLeft0             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|Selector35                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|data_b[27]                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|Selector35                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|imem_data[6]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft6                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft6                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft10                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft10                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft7                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft9                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft9                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|gen_out_instr[0].break_immediate[7] ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|dc2if_new_pc[11]                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_lsu:i_func_lsu|func_lsu_ack_data[25]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|byteena_b[2]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|byteena_b[1]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op|ShiftLeft0             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_predictor:i_predictor|ShiftLeft9                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dmem_rdata[25]                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op|ShiftRight0            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dmem_rdata[12]                                    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|rv3n_top:dut|rv3n_func_lsu:i_func_lsu|func_lsu_ack_data[11]               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |DE2_115|rv3n_top:dut|rv3n_stage_dc:i_stage_dc|gen_out_instr[0].break_immediate[6] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dmem_rdata[2]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:i_clock|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------+
; Parameter Name                ; Value                 ; Type                     ;
+-------------------------------+-----------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                  ;
; LOCK_LOW                      ; 1                     ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                  ;
; BANDWIDTH                     ; 0                     ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 7                     ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; VCO_MIN                       ; 0                     ; Untyped                  ;
; VCO_MAX                       ; 0                     ; Untyped                  ;
; VCO_CENTER                    ; 0                     ; Untyped                  ;
; PFD_MIN                       ; 0                     ; Untyped                  ;
; PFD_MAX                       ; 0                     ; Untyped                  ;
; M_INITIAL                     ; 0                     ; Untyped                  ;
; M                             ; 0                     ; Untyped                  ;
; N                             ; 1                     ; Untyped                  ;
; M2                            ; 1                     ; Untyped                  ;
; N2                            ; 1                     ; Untyped                  ;
; SS                            ; 1                     ; Untyped                  ;
; C0_HIGH                       ; 0                     ; Untyped                  ;
; C1_HIGH                       ; 0                     ; Untyped                  ;
; C2_HIGH                       ; 0                     ; Untyped                  ;
; C3_HIGH                       ; 0                     ; Untyped                  ;
; C4_HIGH                       ; 0                     ; Untyped                  ;
; C5_HIGH                       ; 0                     ; Untyped                  ;
; C6_HIGH                       ; 0                     ; Untyped                  ;
; C7_HIGH                       ; 0                     ; Untyped                  ;
; C8_HIGH                       ; 0                     ; Untyped                  ;
; C9_HIGH                       ; 0                     ; Untyped                  ;
; C0_LOW                        ; 0                     ; Untyped                  ;
; C1_LOW                        ; 0                     ; Untyped                  ;
; C2_LOW                        ; 0                     ; Untyped                  ;
; C3_LOW                        ; 0                     ; Untyped                  ;
; C4_LOW                        ; 0                     ; Untyped                  ;
; C5_LOW                        ; 0                     ; Untyped                  ;
; C6_LOW                        ; 0                     ; Untyped                  ;
; C7_LOW                        ; 0                     ; Untyped                  ;
; C8_LOW                        ; 0                     ; Untyped                  ;
; C9_LOW                        ; 0                     ; Untyped                  ;
; C0_INITIAL                    ; 0                     ; Untyped                  ;
; C1_INITIAL                    ; 0                     ; Untyped                  ;
; C2_INITIAL                    ; 0                     ; Untyped                  ;
; C3_INITIAL                    ; 0                     ; Untyped                  ;
; C4_INITIAL                    ; 0                     ; Untyped                  ;
; C5_INITIAL                    ; 0                     ; Untyped                  ;
; C6_INITIAL                    ; 0                     ; Untyped                  ;
; C7_INITIAL                    ; 0                     ; Untyped                  ;
; C8_INITIAL                    ; 0                     ; Untyped                  ;
; C9_INITIAL                    ; 0                     ; Untyped                  ;
; C0_MODE                       ; BYPASS                ; Untyped                  ;
; C1_MODE                       ; BYPASS                ; Untyped                  ;
; C2_MODE                       ; BYPASS                ; Untyped                  ;
; C3_MODE                       ; BYPASS                ; Untyped                  ;
; C4_MODE                       ; BYPASS                ; Untyped                  ;
; C5_MODE                       ; BYPASS                ; Untyped                  ;
; C6_MODE                       ; BYPASS                ; Untyped                  ;
; C7_MODE                       ; BYPASS                ; Untyped                  ;
; C8_MODE                       ; BYPASS                ; Untyped                  ;
; C9_MODE                       ; BYPASS                ; Untyped                  ;
; C0_PH                         ; 0                     ; Untyped                  ;
; C1_PH                         ; 0                     ; Untyped                  ;
; C2_PH                         ; 0                     ; Untyped                  ;
; C3_PH                         ; 0                     ; Untyped                  ;
; C4_PH                         ; 0                     ; Untyped                  ;
; C5_PH                         ; 0                     ; Untyped                  ;
; C6_PH                         ; 0                     ; Untyped                  ;
; C7_PH                         ; 0                     ; Untyped                  ;
; C8_PH                         ; 0                     ; Untyped                  ;
; C9_PH                         ; 0                     ; Untyped                  ;
; L0_HIGH                       ; 1                     ; Untyped                  ;
; L1_HIGH                       ; 1                     ; Untyped                  ;
; G0_HIGH                       ; 1                     ; Untyped                  ;
; G1_HIGH                       ; 1                     ; Untyped                  ;
; G2_HIGH                       ; 1                     ; Untyped                  ;
; G3_HIGH                       ; 1                     ; Untyped                  ;
; E0_HIGH                       ; 1                     ; Untyped                  ;
; E1_HIGH                       ; 1                     ; Untyped                  ;
; E2_HIGH                       ; 1                     ; Untyped                  ;
; E3_HIGH                       ; 1                     ; Untyped                  ;
; L0_LOW                        ; 1                     ; Untyped                  ;
; L1_LOW                        ; 1                     ; Untyped                  ;
; G0_LOW                        ; 1                     ; Untyped                  ;
; G1_LOW                        ; 1                     ; Untyped                  ;
; G2_LOW                        ; 1                     ; Untyped                  ;
; G3_LOW                        ; 1                     ; Untyped                  ;
; E0_LOW                        ; 1                     ; Untyped                  ;
; E1_LOW                        ; 1                     ; Untyped                  ;
; E2_LOW                        ; 1                     ; Untyped                  ;
; E3_LOW                        ; 1                     ; Untyped                  ;
; L0_INITIAL                    ; 1                     ; Untyped                  ;
; L1_INITIAL                    ; 1                     ; Untyped                  ;
; G0_INITIAL                    ; 1                     ; Untyped                  ;
; G1_INITIAL                    ; 1                     ; Untyped                  ;
; G2_INITIAL                    ; 1                     ; Untyped                  ;
; G3_INITIAL                    ; 1                     ; Untyped                  ;
; E0_INITIAL                    ; 1                     ; Untyped                  ;
; E1_INITIAL                    ; 1                     ; Untyped                  ;
; E2_INITIAL                    ; 1                     ; Untyped                  ;
; E3_INITIAL                    ; 1                     ; Untyped                  ;
; L0_MODE                       ; BYPASS                ; Untyped                  ;
; L1_MODE                       ; BYPASS                ; Untyped                  ;
; G0_MODE                       ; BYPASS                ; Untyped                  ;
; G1_MODE                       ; BYPASS                ; Untyped                  ;
; G2_MODE                       ; BYPASS                ; Untyped                  ;
; G3_MODE                       ; BYPASS                ; Untyped                  ;
; E0_MODE                       ; BYPASS                ; Untyped                  ;
; E1_MODE                       ; BYPASS                ; Untyped                  ;
; E2_MODE                       ; BYPASS                ; Untyped                  ;
; E3_MODE                       ; BYPASS                ; Untyped                  ;
; L0_PH                         ; 0                     ; Untyped                  ;
; L1_PH                         ; 0                     ; Untyped                  ;
; G0_PH                         ; 0                     ; Untyped                  ;
; G1_PH                         ; 0                     ; Untyped                  ;
; G2_PH                         ; 0                     ; Untyped                  ;
; G3_PH                         ; 0                     ; Untyped                  ;
; E0_PH                         ; 0                     ; Untyped                  ;
; E1_PH                         ; 0                     ; Untyped                  ;
; E2_PH                         ; 0                     ; Untyped                  ;
; E3_PH                         ; 0                     ; Untyped                  ;
; M_PH                          ; 0                     ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                  ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE           ;
+-------------------------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv3n_top:dut|rv3n_stage_dc:i_stage_dc ;
+----------------+--------+----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                     ;
+----------------+--------+----------------------------------------------------------+
; OP_ADD         ; 000000 ; Unsigned Binary                                          ;
; OP_SLT         ; 000001 ; Unsigned Binary                                          ;
; OP_SLTU        ; 000010 ; Unsigned Binary                                          ;
; OP_XOR         ; 000011 ; Unsigned Binary                                          ;
; OP_OR          ; 000100 ; Unsigned Binary                                          ;
; OP_AND         ; 000101 ; Unsigned Binary                                          ;
; OP_SUB         ; 001000 ; Unsigned Binary                                          ;
; OP_SLL         ; 010000 ; Unsigned Binary                                          ;
; OP_SRL         ; 011000 ; Unsigned Binary                                          ;
; OP_SRA         ; 100000 ; Unsigned Binary                                          ;
; BR_EQ          ; 111000 ; Unsigned Binary                                          ;
; BR_NE          ; 111001 ; Unsigned Binary                                          ;
; BR_LT          ; 111010 ; Unsigned Binary                                          ;
; BR_GE          ; 111011 ; Unsigned Binary                                          ;
; BR_LTU         ; 111100 ; Unsigned Binary                                          ;
; BR_GEU         ; 111101 ; Unsigned Binary                                          ;
+----------------+--------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op ;
+----------------+--------+-----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                  ;
+----------------+--------+-----------------------------------------------------------------------+
; OP_ADD         ; 000000 ; Unsigned Binary                                                       ;
; OP_SLT         ; 000001 ; Unsigned Binary                                                       ;
; OP_SLTU        ; 000010 ; Unsigned Binary                                                       ;
; OP_XOR         ; 000011 ; Unsigned Binary                                                       ;
; OP_OR          ; 000100 ; Unsigned Binary                                                       ;
; OP_AND         ; 000101 ; Unsigned Binary                                                       ;
; OP_SUB         ; 001000 ; Unsigned Binary                                                       ;
; OP_SLL         ; 010000 ; Unsigned Binary                                                       ;
; OP_SRL         ; 011000 ; Unsigned Binary                                                       ;
; OP_SRA         ; 100000 ; Unsigned Binary                                                       ;
; BR_EQ          ; 111000 ; Unsigned Binary                                                       ;
; BR_NE          ; 111001 ; Unsigned Binary                                                       ;
; BR_LT          ; 111010 ; Unsigned Binary                                                       ;
; BR_GE          ; 111011 ; Unsigned Binary                                                       ;
; BR_LTU         ; 111100 ; Unsigned Binary                                                       ;
; BR_GEU         ; 111101 ; Unsigned Binary                                                       ;
+----------------+--------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                  ;
+------------------------------------+------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                               ;
; WIDTH_A                            ; 32                     ; Signed Integer                                        ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                        ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                               ;
; WIDTH_B                            ; 32                     ; Signed Integer                                        ;
; WIDTHAD_B                          ; 14                     ; Signed Integer                                        ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK0                 ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                               ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ../ram/code.mif        ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_3lp2        ; Untyped                                               ;
+------------------------------------+------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxtx:i_uart ;
+----------------+--------+--------------------------------+
; Parameter Name ; Value  ; Type                           ;
+----------------+--------+--------------------------------+
; baud           ; 115200 ; Signed Integer                 ;
; mhz            ; 70     ; Signed Integer                 ;
+----------------+--------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; pll:i_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 16384                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "rxtx:i_uart"              ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rx_vld  ; Output ; Info     ; Explicitly unconnected ;
; rx_data ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ssrv_memory:i_memory_tb|dualram:i_dram" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                           ;
; wren_a ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[2].i_stage_ch"                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; chain_package_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Dec 09 11:34:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file test/ssrv_memory.v
    Info (12023): Found entity 1: ssrv_memory
Info (12021): Found 1 design units, including 1 entities, in source file test/rxtx.v
    Info (12023): Found entity 1: rxtx
Info (12021): Found 1 design units, including 1 entities, in source file ram/dualram.v
    Info (12023): Found entity 1: dualram
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_top.v
    Info (12023): Found entity 1: rv3n_top
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_if.v
    Info (12023): Found entity 1: rv3n_stage_if
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_id.v
    Info (12023): Found entity 1: rv3n_stage_id
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_dc.v
    Info (12023): Found entity 1: rv3n_stage_dc
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_stage_ch.v
    Info (12023): Found entity 1: rv3n_stage_ch
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_predictor.v
    Info (12023): Found entity 1: rv3n_predictor
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_gsr.v
    Info (12023): Found entity 1: rv3n_gsr
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_op.v
    Info (12023): Found entity 1: rv3n_func_op
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_muldiv.v
    Info (12023): Found entity 1: rv3n_func_muldiv
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_lsu.v
    Info (12023): Found entity 1: rv3n_func_lsu
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_func_jcond.v
    Info (12023): Found entity 1: rv3n_func_jcond
Info (12021): Found 1 design units, including 1 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_csr.v
    Info (12023): Found entity 1: rv3n_csr
Info (12021): Found 3 design units, including 3 entities, in source file /likeyi/onedrive/independent/dualrv/release/rtl/rv3n_chain_manager.v
    Info (12023): Found entity 1: rv3n_chain_manager
    Info (12023): Found entity 2: shift_rs_map
    Info (12023): Found entity 3: get_rs_available
Warning (10037): Verilog HDL or VHDL warning at rv3n_stage_id.v(86): conditional expression evaluates to a constant
Warning (12125): Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at de2_115.v(19) has no driver
Warning (10034): Output port "LEDR" at de2_115.v(20) has no driver
Warning (10034): Output port "HEX0" at de2_115.v(32) has no driver
Warning (10034): Output port "HEX1" at de2_115.v(33) has no driver
Warning (10034): Output port "HEX2" at de2_115.v(34) has no driver
Warning (10034): Output port "HEX3" at de2_115.v(35) has no driver
Warning (10034): Output port "HEX4" at de2_115.v(36) has no driver
Warning (10034): Output port "HEX5" at de2_115.v(37) has no driver
Warning (10034): Output port "HEX6" at de2_115.v(38) has no driver
Warning (10034): Output port "HEX7" at de2_115.v(39) has no driver
Warning (10034): Output port "VGA_B" at de2_115.v(68) has no driver
Warning (10034): Output port "VGA_G" at de2_115.v(71) has no driver
Warning (10034): Output port "VGA_R" at de2_115.v(73) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at de2_115.v(107) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at de2_115.v(126) has no driver
Warning (10034): Output port "OTG_ADDR" at de2_115.v(138) has no driver
Warning (10034): Output port "DRAM_ADDR" at de2_115.v(150) has no driver
Warning (10034): Output port "DRAM_BA" at de2_115.v(151) has no driver
Warning (10034): Output port "DRAM_DQM" at de2_115.v(157) has no driver
Warning (10034): Output port "SRAM_ADDR" at de2_115.v(162) has no driver
Warning (10034): Output port "FL_ADDR" at de2_115.v(171) has no driver
Warning (10034): Output port "SMA_CLKOUT" at de2_115.v(16) has no driver
Warning (10034): Output port "LCD_BLON" at de2_115.v(42) has no driver
Warning (10034): Output port "LCD_EN" at de2_115.v(44) has no driver
Warning (10034): Output port "LCD_ON" at de2_115.v(45) has no driver
Warning (10034): Output port "LCD_RS" at de2_115.v(46) has no driver
Warning (10034): Output port "LCD_RW" at de2_115.v(47) has no driver
Warning (10034): Output port "UART_RTS" at de2_115.v(51) has no driver
Warning (10034): Output port "SD_CLK" at de2_115.v(62) has no driver
Warning (10034): Output port "VGA_BLANK_N" at de2_115.v(69) has no driver
Warning (10034): Output port "VGA_CLK" at de2_115.v(70) has no driver
Warning (10034): Output port "VGA_HS" at de2_115.v(72) has no driver
Warning (10034): Output port "VGA_SYNC_N" at de2_115.v(74) has no driver
Warning (10034): Output port "VGA_VS" at de2_115.v(75) has no driver
Warning (10034): Output port "AUD_DACDAT" at de2_115.v(81) has no driver
Warning (10034): Output port "AUD_XCK" at de2_115.v(83) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115.v(86) has no driver
Warning (10034): Output port "I2C_SCLK" at de2_115.v(90) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at de2_115.v(94) has no driver
Warning (10034): Output port "ENET0_MDC" at de2_115.v(97) has no driver
Warning (10034): Output port "ENET0_RST_N" at de2_115.v(99) has no driver
Warning (10034): Output port "ENET0_TX_EN" at de2_115.v(108) has no driver
Warning (10034): Output port "ENET0_TX_ER" at de2_115.v(109) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at de2_115.v(113) has no driver
Warning (10034): Output port "ENET1_MDC" at de2_115.v(116) has no driver
Warning (10034): Output port "ENET1_RST_N" at de2_115.v(118) has no driver
Warning (10034): Output port "ENET1_TX_EN" at de2_115.v(127) has no driver
Warning (10034): Output port "ENET1_TX_ER" at de2_115.v(128) has no driver
Warning (10034): Output port "TD_RESET_N" at de2_115.v(134) has no driver
Warning (10034): Output port "OTG_CS_N" at de2_115.v(139) has no driver
Warning (10034): Output port "OTG_RD_N" at de2_115.v(142) has no driver
Warning (10034): Output port "OTG_RST_N" at de2_115.v(143) has no driver
Warning (10034): Output port "OTG_WE_N" at de2_115.v(144) has no driver
Warning (10034): Output port "DRAM_CAS_N" at de2_115.v(152) has no driver
Warning (10034): Output port "DRAM_CKE" at de2_115.v(153) has no driver
Warning (10034): Output port "DRAM_CLK" at de2_115.v(154) has no driver
Warning (10034): Output port "DRAM_CS_N" at de2_115.v(155) has no driver
Warning (10034): Output port "DRAM_RAS_N" at de2_115.v(158) has no driver
Warning (10034): Output port "DRAM_WE_N" at de2_115.v(159) has no driver
Warning (10034): Output port "SRAM_CE_N" at de2_115.v(163) has no driver
Warning (10034): Output port "SRAM_LB_N" at de2_115.v(165) has no driver
Warning (10034): Output port "SRAM_OE_N" at de2_115.v(166) has no driver
Warning (10034): Output port "SRAM_UB_N" at de2_115.v(167) has no driver
Warning (10034): Output port "SRAM_WE_N" at de2_115.v(168) has no driver
Warning (10034): Output port "FL_CE_N" at de2_115.v(172) has no driver
Warning (10034): Output port "FL_OE_N" at de2_115.v(174) has no driver
Warning (10034): Output port "FL_RST_N" at de2_115.v(175) has no driver
Warning (10034): Output port "FL_WE_N" at de2_115.v(177) has no driver
Warning (10034): Output port "FL_WP_N" at de2_115.v(178) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:i_clock"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:i_clock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:i_clock|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:i_clock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "7"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:i_clock|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "rv3n_top" for hierarchy "rv3n_top:dut"
Info (12128): Elaborating entity "rv3n_stage_if" for hierarchy "rv3n_top:dut|rv3n_stage_if:i_stage_if"
Info (12128): Elaborating entity "rv3n_stage_dc" for hierarchy "rv3n_top:dut|rv3n_stage_dc:i_stage_dc"
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(83): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(84): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(85): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(96): truncated value with size 96 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(100): truncated value with size 6 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(102): truncated value with size 6 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at include_func.v(131): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at include_func.v(164): truncated value with size 32 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at include_func.v(314): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at include_func.v(474): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at include_func.v(488): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(122): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(134): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(137): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_dc.v(140): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "rv3n_stage_id" for hierarchy "rv3n_top:dut|rv3n_stage_id:i_stage_id"
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(256): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(189): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(190): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(191): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(192): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(194): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(195): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(196): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(197): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(199): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(200): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(201): truncated value with size 78 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(203): truncated value with size 78 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(204): truncated value with size 78 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(205): truncated value with size 78 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(206): truncated value with size 78 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(207): truncated value with size 78 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(208): truncated value with size 78 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(233): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(252): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(261): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(262): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(263): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(264): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(266): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_stage_id.v(268): truncated value with size 3 to match size of target (2)
Warning (10763): Verilog HDL warning at rv3n_stage_id.v(298): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10270): Verilog HDL Case Statement warning at rv3n_stage_id.v(298): incomplete case statement has no default case item
Info (12128): Elaborating entity "rv3n_stage_ch" for hierarchy "rv3n_top:dut|rv3n_stage_ch:gen_stage_ch[0].i_stage_ch"
Warning (10230): Verilog HDL assignment warning at rv3n_stage_ch.v(120): truncated value with size 4 to match size of target (1)
Info (12128): Elaborating entity "rv3n_chain_manager" for hierarchy "rv3n_top:dut|rv3n_chain_manager:i_chain_manager"
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(217): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(218): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(219): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(220): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(221): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(76): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(327): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(328): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(329): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(330): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(331): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(332): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(335): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(340): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(425): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(426): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(430): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(431): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(459): truncated value with size 12 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(460): truncated value with size 12 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(461): truncated value with size 12 to match size of target (3)
Info (12128): Elaborating entity "shift_rs_map" for hierarchy "rv3n_top:dut|rv3n_chain_manager:i_chain_manager|shift_rs_map:i_rs0_map"
Warning (10230): Verilog HDL assignment warning at rv3n_chain_manager.v(579): truncated value with size 2 to match size of target (1)
Info (12128): Elaborating entity "get_rs_available" for hierarchy "rv3n_top:dut|rv3n_chain_manager:i_chain_manager|get_rs_available:i_rs0_available"
Info (12128): Elaborating entity "rv3n_func_op" for hierarchy "rv3n_top:dut|rv3n_func_op:gen_func_op[0].i_func_op"
Warning (10270): Verilog HDL Case Statement warning at rv3n_func_op.v(76): incomplete case statement has no default case item
Info (12128): Elaborating entity "rv3n_func_lsu" for hierarchy "rv3n_top:dut|rv3n_func_lsu:i_func_lsu"
Warning (10036): Verilog HDL or VHDL warning at rv3n_func_lsu.v(88): object "memory_err" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at rv3n_func_lsu.v(61): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at rv3n_func_lsu.v(67): truncated value with size 4 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_func_lsu.v(68): truncated value with size 4 to match size of target (2)
Info (12128): Elaborating entity "rv3n_func_muldiv" for hierarchy "rv3n_top:dut|rv3n_func_muldiv:i_func_muldiv"
Warning (10763): Verilog HDL warning at rv3n_func_muldiv.v(108): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10270): Verilog HDL Case Statement warning at rv3n_func_muldiv.v(108): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(183): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(52): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(195): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(246): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(249): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(262): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(272): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at rv3n_func_muldiv.v(274): truncated value with size 64 to match size of target (32)
Info (12128): Elaborating entity "rv3n_func_jcond" for hierarchy "rv3n_top:dut|rv3n_func_jcond:i_func_jcond"
Warning (10230): Verilog HDL assignment warning at rv3n_func_jcond.v(57): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rv3n_func_jcond.v(58): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_func_jcond.v(59): truncated value with size 8 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at rv3n_func_jcond.v(68): incomplete case statement has no default case item
Info (12128): Elaborating entity "rv3n_predictor" for hierarchy "rv3n_top:dut|rv3n_predictor:i_predictor"
Warning (10230): Verilog HDL assignment warning at rv3n_predictor.v(120): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at rv3n_predictor.v(124): truncated value with size 7 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rv3n_predictor.v(125): truncated value with size 7 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at rv3n_predictor.v(148): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at rv3n_predictor.v(153): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rv3n_predictor.v(172): truncated value with size 25 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_predictor.v(173): truncated value with size 6 to match size of target (5)
Warning (10764): Verilog HDL warning at rv3n_predictor.v(176): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at rv3n_predictor.v(177): converting signed shift amount to unsigned
Info (12128): Elaborating entity "rv3n_gsr" for hierarchy "rv3n_top:dut|rv3n_gsr:i_gsr"
Info (12128): Elaborating entity "rv3n_csr" for hierarchy "rv3n_top:dut|rv3n_csr:i_csr"
Warning (10036): Verilog HDL or VHDL warning at rv3n_csr.v(97): object "command_csr_rd" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at rv3n_csr.v(97): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_csr.v(98): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rv3n_csr.v(99): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at rv3n_csr.v(100): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at rv3n_csr.v(114): truncated value with size 64 to match size of target (32)
Warning (10270): Verilog HDL Case Statement warning at rv3n_csr.v(106): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at rv3n_csr.v(126): truncated value with size 3 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at rv3n_csr.v(176): truncated value with size 8 to match size of target (3)
Info (12128): Elaborating entity "ssrv_memory" for hierarchy "ssrv_memory:i_memory_tb"
Warning (10230): Verilog HDL assignment warning at ssrv_memory.v(29): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at ssrv_memory.v(40): truncated value with size 16 to match size of target (14)
Info (12128): Elaborating entity "dualram" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../ram/code.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3lp2.tdf
    Info (12023): Found entity 1: altsyncram_3lp2
Info (12128): Elaborating entity "altsyncram_3lp2" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|decode_jsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_3lp2:auto_generated|mux_gob:mux4"
Info (12128): Elaborating entity "rxtx" for hierarchy "rxtx:i_uart"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_RTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 66 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_CTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
Info (21057): Implemented 9729 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 228 output pins
    Info (21060): Implemented 139 bidirectional pins
    Info (21061): Implemented 9228 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 612 warnings
    Info: Peak virtual memory: 562 megabytes
    Info: Processing ended: Wed Dec 09 11:35:12 2020
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:34


