//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_512x23m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/12, 18:11:38" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_22_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 23 ;
        bit_from : 22 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_512x23m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 23 ;
    }
    functional_peak_current : 44794.600000;
    area : 2297.142000 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3605675, 0.3605780, 0.3605885, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3605675, 0.3605780, 0.3605885, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3245108, 0.3245202, 0.3245297, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3245108, 0.3245202, 0.3245297, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3605675, 0.3605780, 0.3605885, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3605675, 0.3605780, 0.3605885, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3245108, 0.3245202, 0.3245297, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3245108, 0.3245202, 0.3245297, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_22_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[22:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1925999, 0.2024354, 0.2129759, 0.2333751, 0.2741384",\
              "0.1969247, 0.2067602, 0.2173007, 0.2376999, 0.2784632",\
              "0.1991338, 0.2089693, 0.2195098, 0.2399090, 0.2806723",\
              "0.2002578, 0.2100933, 0.2206338, 0.2410330, 0.2817963",\
              "0.1956889, 0.2055244, 0.2160649, 0.2364641, 0.2772274"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1925999, 0.2024354, 0.2129759, 0.2333751, 0.2741384",\
              "0.1969247, 0.2067602, 0.2173007, 0.2376999, 0.2784632",\
              "0.1991338, 0.2089693, 0.2195098, 0.2399090, 0.2806723",\
              "0.2002578, 0.2100933, 0.2206338, 0.2410330, 0.2817963",\
              "0.1956889, 0.2055244, 0.2160649, 0.2364641, 0.2772274"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2352242, 0.2453840, 0.2564626, 0.2793767, 0.3240122",\
              "0.2402558, 0.2504156, 0.2614942, 0.2844083, 0.3290438",\
              "0.2430415, 0.2532013, 0.2642798, 0.2871940, 0.3318295",\
              "0.2438752, 0.2540350, 0.2651135, 0.2880277, 0.3326632",\
              "0.2438857, 0.2540455, 0.2651240, 0.2880382, 0.3326737"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2352242, 0.2453840, 0.2564626, 0.2793767, 0.3240122",\
              "0.2402558, 0.2504156, 0.2614942, 0.2844083, 0.3290438",\
              "0.2430415, 0.2532013, 0.2642798, 0.2871940, 0.3318295",\
              "0.2438752, 0.2540350, 0.2651135, 0.2880277, 0.3326632",\
              "0.2438857, 0.2540455, 0.2651240, 0.2880382, 0.3326737"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033737 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0458020, 0.0618660, 0.0795310, 0.1119180, 0.1723340" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0458020, 0.0618660, 0.0795310, 0.1119180, 0.1723340" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0458020, 0.0618660, 0.0795310, 0.1119180, 0.1723340" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0458020, 0.0618660, 0.0795310, 0.1119180, 0.1723340" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0745718, 0.0797798, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1244482, 0.1314107, 0.1359992, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3605675, 0.3605780, 0.3605885, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3605675, 0.3605780, 0.3605885, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.023890" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109521" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.065050" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111610" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.729020" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111837" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.897040" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111724" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066523" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001910 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035381" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036912" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923851, 0.0979876, 0.1032625, 0.1103387, 0.1210070",\
              "0.0923560, 0.0979585, 0.1032334, 0.1103095, 0.1209779",\
              "0.0922489, 0.0978514, 0.1031263, 0.1102024, 0.1208707",\
              "0.0918891, 0.0974915, 0.1027664, 0.1098426, 0.1205109",\
              "0.0915230, 0.0971255, 0.1024003, 0.1094765, 0.1201448"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923851, 0.0979876, 0.1032625, 0.1103387, 0.1210070",\
              "0.0923560, 0.0979585, 0.1032334, 0.1103095, 0.1209779",\
              "0.0922489, 0.0978514, 0.1031263, 0.1102024, 0.1208707",\
              "0.0918891, 0.0974915, 0.1027664, 0.1098426, 0.1205109",\
              "0.0915230, 0.0971255, 0.1024003, 0.1094765, 0.1201448"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605383, 0.0565843, 0.0533553, 0.0496503, 0.0441993",\
              "0.0669373, 0.0629833, 0.0597543, 0.0560493, 0.0505983",\
              "0.0712183, 0.0672643, 0.0640353, 0.0603303, 0.0548793",\
              "0.0766243, 0.0726703, 0.0694413, 0.0657363, 0.0602853",\
              "0.0825453, 0.0785913, 0.0753623, 0.0716573, 0.0662063"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605383, 0.0565843, 0.0533553, 0.0496503, 0.0441993",\
              "0.0669373, 0.0629833, 0.0597543, 0.0560493, 0.0505983",\
              "0.0712183, 0.0672643, 0.0640353, 0.0603303, 0.0548793",\
              "0.0766243, 0.0726703, 0.0694413, 0.0657363, 0.0602853",\
              "0.0825453, 0.0785913, 0.0753623, 0.0716573, 0.0662063"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001704 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028776" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0816526, 0.0881973, 0.0947046, 0.1045025, 0.1185248",\
              "0.0816869, 0.0882316, 0.0947389, 0.1045368, 0.1185591",\
              "0.0815403, 0.0880850, 0.0945923, 0.1043901, 0.1184125",\
              "0.0809693, 0.0875140, 0.0940213, 0.1038192, 0.1178415",\
              "0.0800656, 0.0866103, 0.0931176, 0.1029154, 0.1169377"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0816526, 0.0881973, 0.0947046, 0.1045025, 0.1185248",\
              "0.0816869, 0.0882316, 0.0947389, 0.1045368, 0.1185591",\
              "0.0815403, 0.0880850, 0.0945923, 0.1043901, 0.1184125",\
              "0.0809693, 0.0875140, 0.0940213, 0.1038192, 0.1178415",\
              "0.0800656, 0.0866103, 0.0931176, 0.1029154, 0.1169377"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0661004, 0.0624944, 0.0605674, 0.0577524, 0.0559224",\
              "0.0725694, 0.0689634, 0.0670364, 0.0642214, 0.0623914",\
              "0.0763124, 0.0727064, 0.0707794, 0.0679644, 0.0661344",\
              "0.0785574, 0.0749514, 0.0730244, 0.0702094, 0.0683794",\
              "0.0740414, 0.0704354, 0.0685084, 0.0656934, 0.0638634"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0661004, 0.0624944, 0.0605674, 0.0577524, 0.0559224",\
              "0.0725694, 0.0689634, 0.0670364, 0.0642214, 0.0623914",\
              "0.0763124, 0.0727064, 0.0707794, 0.0679644, 0.0661344",\
              "0.0785574, 0.0749514, 0.0730244, 0.0702094, 0.0683794",\
              "0.0740414, 0.0704354, 0.0685084, 0.0656934, 0.0638634"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001697 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010936" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010844" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675610, 0.0723429, 0.0761649, 0.0831173, 0.0938876",\
              "0.0675922, 0.0723741, 0.0761961, 0.0831485, 0.0939187",\
              "0.0673977, 0.0721796, 0.0760016, 0.0829540, 0.0937243",\
              "0.0668850, 0.0716669, 0.0754889, 0.0824413, 0.0932116",\
              "0.0659750, 0.0707569, 0.0745789, 0.0815313, 0.0923015"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675610, 0.0723429, 0.0761649, 0.0831173, 0.0938876",\
              "0.0675922, 0.0723741, 0.0761961, 0.0831485, 0.0939187",\
              "0.0673977, 0.0721796, 0.0760016, 0.0829540, 0.0937243",\
              "0.0668850, 0.0716669, 0.0754889, 0.0824413, 0.0932116",\
              "0.0659750, 0.0707569, 0.0745789, 0.0815313, 0.0923015"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0749783, 0.0719213, 0.0700073, 0.0666663, 0.0638513",\
              "0.0812553, 0.0781983, 0.0762843, 0.0729433, 0.0701283",\
              "0.0850853, 0.0820283, 0.0801143, 0.0767733, 0.0739583",\
              "0.0873683, 0.0843113, 0.0823973, 0.0790563, 0.0762413",\
              "0.0829953, 0.0799383, 0.0780243, 0.0746833, 0.0718683"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0749783, 0.0719213, 0.0700073, 0.0666663, 0.0638513",\
              "0.0812553, 0.0781983, 0.0762843, 0.0729433, 0.0701283",\
              "0.0850853, 0.0820283, 0.0801143, 0.0767733, 0.0739583",\
              "0.0873683, 0.0843113, 0.0823973, 0.0790563, 0.0762413",\
              "0.0829953, 0.0799383, 0.0780243, 0.0746833, 0.0718683"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_22_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001028 ;
        pin ( BWEB[22:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004827" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005536" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481183, 0.0542834, 0.0602343, 0.0700061, 0.0854054",\
              "0.0432750, 0.0494401, 0.0553910, 0.0651629, 0.0805621",\
              "0.0419251, 0.0480902, 0.0540411, 0.0638129, 0.0792122",\
              "0.0460404, 0.0522055, 0.0581564, 0.0679282, 0.0833275",\
              "0.0687269, 0.0748921, 0.0808429, 0.0906148, 0.1060141"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481183, 0.0542834, 0.0602343, 0.0700061, 0.0854054",\
              "0.0432750, 0.0494401, 0.0553910, 0.0651629, 0.0805621",\
              "0.0419251, 0.0480902, 0.0540411, 0.0638129, 0.0792122",\
              "0.0460404, 0.0522055, 0.0581564, 0.0679282, 0.0833275",\
              "0.0687269, 0.0748921, 0.0808429, 0.0906148, 0.1060141"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0707859, 0.0766379, 0.0855079, 0.1061519, 0.1512849",\
              "0.0871249, 0.0929769, 0.1018469, 0.1224909, 0.1676239",\
              "0.1037179, 0.1095699, 0.1184399, 0.1390839, 0.1842169",\
              "0.1293469, 0.1351989, 0.1440689, 0.1647129, 0.2098459",\
              "0.1647799, 0.1706319, 0.1795019, 0.2001459, 0.2452789"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0707859, 0.0766379, 0.0855079, 0.1061519, 0.1512849",\
              "0.0871249, 0.0929769, 0.1018469, 0.1224909, 0.1676239",\
              "0.1037179, 0.1095699, 0.1184399, 0.1390839, 0.1842169",\
              "0.1293469, 0.1351989, 0.1440689, 0.1647129, 0.2098459",\
              "0.1647799, 0.1706319, 0.1795019, 0.2001459, 0.2452789"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_22_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001019 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[22:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006323" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481183, 0.0542834, 0.0602343, 0.0700061, 0.0854054",\
              "0.0432750, 0.0494401, 0.0553910, 0.0651629, 0.0805621",\
              "0.0419251, 0.0480902, 0.0540411, 0.0638129, 0.0792122",\
              "0.0460404, 0.0522055, 0.0581564, 0.0679282, 0.0833275",\
              "0.0687269, 0.0748921, 0.0808429, 0.0906148, 0.1060141"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0481183, 0.0542834, 0.0602343, 0.0700061, 0.0854054",\
              "0.0432750, 0.0494401, 0.0553910, 0.0651629, 0.0805621",\
              "0.0419251, 0.0480902, 0.0540411, 0.0638129, 0.0792122",\
              "0.0460404, 0.0522055, 0.0581564, 0.0679282, 0.0833275",\
              "0.0687269, 0.0748921, 0.0808429, 0.0906148, 0.1060141"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0707013, 0.0765533, 0.0854233, 0.1060673, 0.1512003",\
              "0.0870403, 0.0928923, 0.1017623, 0.1224063, 0.1675393",\
              "0.1036333, 0.1094853, 0.1183553, 0.1389993, 0.1841323",\
              "0.1292623, 0.1351143, 0.1439843, 0.1646283, 0.2097613",\
              "0.1646953, 0.1705473, 0.1794173, 0.2000613, 0.2451943"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0707013, 0.0765533, 0.0854233, 0.1060673, 0.1512003",\
              "0.0870403, 0.0928923, 0.1017623, 0.1224063, 0.1675393",\
              "0.1036333, 0.1094853, 0.1183553, 0.1389993, 0.1841323",\
              "0.1292623, 0.1351143, 0.1439843, 0.1646283, 0.2097613",\
              "0.1646953, 0.1705473, 0.1794173, 0.2000613, 0.2451943"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 4.638860 ;
    }
}
}
