Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sat Dec 14 17:56:54 2019
| Host         : DESKTOP-1M6FA7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPSMulticiclo_timing_summary_routed.rpt -pb MIPSMulticiclo_timing_summary_routed.pb -rpx MIPSMulticiclo_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPSMulticiclo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.533        0.000                      0                 2539        0.120        0.000                      0                 2539        3.000        0.000                       0                  1262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
reloj/inst/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_100MHz_10MHz  {0.000 50.000}       100.000         10.000          
  clkfbout_DCM_100MHz_10MHz  {0.000 10.000}       20.000          50.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DCM_100MHz_10MHz       88.535        0.000                      0                 2519        0.120        0.000                      0                 2519       49.500        0.000                       0                  1238  
  clkfbout_DCM_100MHz_10MHz                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                        7.533        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_100MHz_10MHz
  To Clock:  clk_out1_DCM_100MHz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       88.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.535ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[31][23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 0.766ns (6.938%)  route 10.275ns (93.062%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.967     3.065    RD/reg_IR/Q[15]
    SLICE_X43Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.189 r  RD/reg_IR/bancoDeRegistros[31][31]_i_2/O
                         net (fo=1, routed)           0.433     3.622    RD/reg_IR/bancoDeRegistros[31][31]_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.746 r  RD/reg_IR/bancoDeRegistros[31][31]_i_1/O
                         net (fo=32, routed)          4.874     8.620    RD/banco_registros/bancoDeRegistros_reg[31][31]_0[0]
    SLICE_X42Y93         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.437    97.053    RD/banco_registros/clk_out1
    SLICE_X42Y93         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][23]/C
                         clock pessimism              0.420    97.473    
                         clock uncertainty           -0.149    97.324    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.169    97.155    RD/banco_registros/bancoDeRegistros_reg[31][23]
  -------------------------------------------------------------------
                         required time                         97.155    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 88.535    

Slack (MET) :             88.535ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[31][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 0.766ns (6.938%)  route 10.275ns (93.062%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.967     3.065    RD/reg_IR/Q[15]
    SLICE_X43Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.189 r  RD/reg_IR/bancoDeRegistros[31][31]_i_2/O
                         net (fo=1, routed)           0.433     3.622    RD/reg_IR/bancoDeRegistros[31][31]_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.746 r  RD/reg_IR/bancoDeRegistros[31][31]_i_1/O
                         net (fo=32, routed)          4.874     8.620    RD/banco_registros/bancoDeRegistros_reg[31][31]_0[0]
    SLICE_X42Y93         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.437    97.053    RD/banco_registros/clk_out1
    SLICE_X42Y93         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][28]/C
                         clock pessimism              0.420    97.473    
                         clock uncertainty           -0.149    97.324    
    SLICE_X42Y93         FDCE (Setup_fdce_C_CE)      -0.169    97.155    RD/banco_registros/bancoDeRegistros_reg[31][28]
  -------------------------------------------------------------------
                         required time                         97.155    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 88.535    

Slack (MET) :             88.687ns  (required time - arrival time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.167ns  (logic 2.484ns (22.244%)  route 8.683ns (77.756%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 97.049 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.537    -2.433    eliminadorRebotesModo/clk_out1
    SLICE_X44Y76         FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDPE (Prop_fdpe_C_Q)         0.456    -1.977 r  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=29, routed)          1.792    -0.185    eliminadorRebotesModo/XSync
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.124    -0.061 r  eliminadorRebotesModo/dout[31]_i_3/O
                         net (fo=103, routed)         2.018     1.957    UC/dout_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.081 r  UC/R_signed0_carry__6_i_1/O
                         net (fo=4, routed)           1.435     3.517    RD/reg_A/DI[1]
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.641 r  RD/reg_A/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.641    RD/ALU_i/dout_reg[29]_1[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.993 f  RD/ALU_i/R_signed0_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.960     4.953    RD/ALU_i/data0[31]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.337     5.290 f  RD/ALU_i/dout[31]_i_5/O
                         net (fo=1, routed)           0.264     5.554    RD/reg_IR/dout_reg[31]_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.881 f  RD/reg_IR/dout[31]_i_4/O
                         net (fo=1, routed)           0.000     5.881    RD/ALU_i/dout_reg[31]
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     6.098 f  RD/ALU_i/dout_reg[31]_i_2/O
                         net (fo=3, routed)           1.259     7.357    RD/ALU_i/FSM_onehot_currentState_reg[3][30]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.299     7.656 f  RD/ALU_i/FSM_onehot_currentState[11]_i_3/O
                         net (fo=2, routed)           0.954     8.610    RD/ALU_i/FSM_onehot_currentState[11]_i_3_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I2_O)        0.124     8.734 r  RD/ALU_i/FSM_onehot_currentState[11]_i_1/O
                         net (fo=1, routed)           0.000     8.734    UC/FSM_onehot_currentState_reg[15]_0[5]
    SLICE_X41Y87         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.433    97.049    UC/clk_out1
    SLICE_X41Y87         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/C
                         clock pessimism              0.491    97.541    
                         clock uncertainty           -0.149    97.391    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.029    97.420    UC/FSM_onehot_currentState_reg[11]
  -------------------------------------------------------------------
                         required time                         97.420    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 88.687    

Slack (MET) :             88.823ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[31][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 0.766ns (7.123%)  route 9.987ns (92.877%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.967     3.065    RD/reg_IR/Q[15]
    SLICE_X43Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.189 r  RD/reg_IR/bancoDeRegistros[31][31]_i_2/O
                         net (fo=1, routed)           0.433     3.622    RD/reg_IR/bancoDeRegistros[31][31]_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.746 r  RD/reg_IR/bancoDeRegistros[31][31]_i_1/O
                         net (fo=32, routed)          4.587     8.333    RD/banco_registros/bancoDeRegistros_reg[31][31]_0[0]
    SLICE_X42Y97         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.438    97.054    RD/banco_registros/clk_out1
    SLICE_X42Y97         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][24]/C
                         clock pessimism              0.420    97.474    
                         clock uncertainty           -0.149    97.325    
    SLICE_X42Y97         FDCE (Setup_fdce_C_CE)      -0.169    97.156    RD/banco_registros/bancoDeRegistros_reg[31][24]
  -------------------------------------------------------------------
                         required time                         97.156    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                 88.823    

Slack (MET) :             88.823ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[31][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 0.766ns (7.123%)  route 9.987ns (92.877%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.967     3.065    RD/reg_IR/Q[15]
    SLICE_X43Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.189 r  RD/reg_IR/bancoDeRegistros[31][31]_i_2/O
                         net (fo=1, routed)           0.433     3.622    RD/reg_IR/bancoDeRegistros[31][31]_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.746 r  RD/reg_IR/bancoDeRegistros[31][31]_i_1/O
                         net (fo=32, routed)          4.587     8.333    RD/banco_registros/bancoDeRegistros_reg[31][31]_0[0]
    SLICE_X42Y97         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.438    97.054    RD/banco_registros/clk_out1
    SLICE_X42Y97         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][27]/C
                         clock pessimism              0.420    97.474    
                         clock uncertainty           -0.149    97.325    
    SLICE_X42Y97         FDCE (Setup_fdce_C_CE)      -0.169    97.156    RD/banco_registros/bancoDeRegistros_reg[31][27]
  -------------------------------------------------------------------
                         required time                         97.156    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                 88.823    

Slack (MET) :             88.914ns  (required time - arrival time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 2.484ns (22.702%)  route 8.458ns (77.298%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 97.049 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.537    -2.433    eliminadorRebotesModo/clk_out1
    SLICE_X44Y76         FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDPE (Prop_fdpe_C_Q)         0.456    -1.977 r  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=29, routed)          1.792    -0.185    eliminadorRebotesModo/XSync
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.124    -0.061 r  eliminadorRebotesModo/dout[31]_i_3/O
                         net (fo=103, routed)         2.018     1.957    UC/dout_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.081 r  UC/R_signed0_carry__6_i_1/O
                         net (fo=4, routed)           1.435     3.517    RD/reg_A/DI[1]
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.641 r  RD/reg_A/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.641    RD/ALU_i/dout_reg[29]_1[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.993 r  RD/ALU_i/R_signed0_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           0.960     4.953    RD/ALU_i/data0[31]
    SLICE_X39Y92         LUT3 (Prop_lut3_I0_O)        0.337     5.290 r  RD/ALU_i/dout[31]_i_5/O
                         net (fo=1, routed)           0.264     5.554    RD/reg_IR/dout_reg[31]_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.881 r  RD/reg_IR/dout[31]_i_4/O
                         net (fo=1, routed)           0.000     5.881    RD/ALU_i/dout_reg[31]
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     6.098 r  RD/ALU_i/dout_reg[31]_i_2/O
                         net (fo=3, routed)           1.259     7.357    RD/ALU_i/FSM_onehot_currentState_reg[3][30]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.299     7.656 r  RD/ALU_i/FSM_onehot_currentState[11]_i_3/O
                         net (fo=2, routed)           0.729     8.385    RD/ALU_i/FSM_onehot_currentState[11]_i_3_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I2_O)        0.124     8.509 r  RD/ALU_i/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.509    UC/FSM_onehot_currentState_reg[15]_0[0]
    SLICE_X41Y87         FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.433    97.049    UC/clk_out1
    SLICE_X41Y87         FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.491    97.541    
                         clock uncertainty           -0.149    97.391    
    SLICE_X41Y87         FDPE (Setup_fdpe_C_D)        0.031    97.422    UC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.422    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 88.914    

Slack (MET) :             89.064ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[23][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 1.028ns (10.006%)  route 9.246ns (89.994%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.549     2.646    RD/reg_IR/Q[15]
    SLICE_X44Y87         LUT5 (Prop_lut5_I2_O)        0.150     2.796 r  RD/reg_IR/bancoDeRegistros[3][31]_i_4/O
                         net (fo=6, routed)           0.856     3.653    RD/reg_IR/bancoDeRegistros[3][31]_i_4_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.360     4.013 r  RD/reg_IR/bancoDeRegistros[23][31]_i_1/O
                         net (fo=32, routed)          3.841     7.854    RD/banco_registros/bancoDeRegistros_reg[23][31]_0[0]
    SLICE_X40Y98         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[23][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.438    97.054    RD/banco_registros/clk_out1
    SLICE_X40Y98         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[23][24]/C
                         clock pessimism              0.420    97.474    
                         clock uncertainty           -0.149    97.325    
    SLICE_X40Y98         FDCE (Setup_fdce_C_CE)      -0.407    96.918    RD/banco_registros/bancoDeRegistros_reg[23][24]
  -------------------------------------------------------------------
                         required time                         96.918    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 89.064    

Slack (MET) :             89.064ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[23][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 1.028ns (10.006%)  route 9.246ns (89.994%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.549     2.646    RD/reg_IR/Q[15]
    SLICE_X44Y87         LUT5 (Prop_lut5_I2_O)        0.150     2.796 r  RD/reg_IR/bancoDeRegistros[3][31]_i_4/O
                         net (fo=6, routed)           0.856     3.653    RD/reg_IR/bancoDeRegistros[3][31]_i_4_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.360     4.013 r  RD/reg_IR/bancoDeRegistros[23][31]_i_1/O
                         net (fo=32, routed)          3.841     7.854    RD/banco_registros/bancoDeRegistros_reg[23][31]_0[0]
    SLICE_X40Y98         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[23][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.438    97.054    RD/banco_registros/clk_out1
    SLICE_X40Y98         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[23][25]/C
                         clock pessimism              0.420    97.474    
                         clock uncertainty           -0.149    97.325    
    SLICE_X40Y98         FDCE (Setup_fdce_C_CE)      -0.407    96.918    RD/banco_registros/bancoDeRegistros_reg[23][25]
  -------------------------------------------------------------------
                         required time                         96.918    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 89.064    

Slack (MET) :             89.076ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[31][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 0.766ns (7.321%)  route 9.697ns (92.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 97.052 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.967     3.065    RD/reg_IR/Q[15]
    SLICE_X43Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.189 r  RD/reg_IR/bancoDeRegistros[31][31]_i_2/O
                         net (fo=1, routed)           0.433     3.622    RD/reg_IR/bancoDeRegistros[31][31]_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.746 r  RD/reg_IR/bancoDeRegistros[31][31]_i_1/O
                         net (fo=32, routed)          4.296     8.042    RD/banco_registros/bancoDeRegistros_reg[31][31]_0[0]
    SLICE_X39Y97         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.436    97.052    RD/banco_registros/clk_out1
    SLICE_X39Y97         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][25]/C
                         clock pessimism              0.420    97.472    
                         clock uncertainty           -0.149    97.323    
    SLICE_X39Y97         FDCE (Setup_fdce_C_CE)      -0.205    97.118    RD/banco_registros/bancoDeRegistros_reg[31][25]
  -------------------------------------------------------------------
                         required time                         97.118    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 89.076    

Slack (MET) :             89.143ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[31][20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 0.766ns (7.320%)  route 9.699ns (92.680%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 97.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.550    -2.420    RD/reg_IR/clk_out1
    SLICE_X34Y90         FDCE                                         r  RD/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.518    -1.902 r  RD/reg_IR/dout_reg[16]/Q
                         net (fo=90, routed)          4.967     3.065    RD/reg_IR/Q[15]
    SLICE_X43Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.189 r  RD/reg_IR/bancoDeRegistros[31][31]_i_2/O
                         net (fo=1, routed)           0.433     3.622    RD/reg_IR/bancoDeRegistros[31][31]_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.746 r  RD/reg_IR/bancoDeRegistros[31][31]_i_1/O
                         net (fo=32, routed)          4.299     8.045    RD/banco_registros/bancoDeRegistros_reg[31][31]_0[0]
    SLICE_X31Y96         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        1.435    97.051    RD/banco_registros/clk_out1
    SLICE_X31Y96         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[31][20]/C
                         clock pessimism              0.491    97.543    
                         clock uncertainty           -0.149    97.393    
    SLICE_X31Y96         FDCE (Setup_fdce_C_CE)      -0.205    97.188    RD/banco_registros/bancoDeRegistros_reg[31][20]
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 89.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.109%)  route 0.327ns (69.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.565    -0.843    RD/reg_B/clk_out1
    SLICE_X48Y97         FDCE                                         r  RD/reg_B/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  RD/reg_B/dout_reg[30]/Q
                         net (fo=3, routed)           0.327    -0.374    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[30]
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.871    -1.233    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.790    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    -0.494    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RD/reg_IR/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_B/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.624%)  route 0.351ns (65.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.560    -0.848    RD/reg_IR/clk_out1
    SLICE_X39Y91         FDCE                                         r  RD/reg_IR/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  RD/reg_IR/dout_reg[20]/Q
                         net (fo=44, routed)          0.351    -0.356    RD/banco_registros/Q[4]
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.311 r  RD/banco_registros/dout[16]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.311    RD/reg_B/D[16]
    SLICE_X30Y93         FDCE                                         r  RD/reg_B/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.829    -1.274    RD/reg_B/clk_out1
    SLICE_X30Y93         FDCE                                         r  RD/reg_B/dout_reg[16]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.121    -0.462    RD/reg_B/dout_reg[16]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.994%)  route 0.423ns (75.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.561    -0.847    RD/reg_B/clk_out1
    SLICE_X41Y94         FDCE                                         r  RD/reg_B/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  RD/reg_B/dout_reg[24]/Q
                         net (fo=5, routed)           0.423    -0.283    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[24]
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.871    -1.233    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.770    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    -0.474    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 RD/reg_IR/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.645%)  route 0.111ns (37.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.559    -0.849    RD/reg_IR/clk_out1
    SLICE_X37Y88         FDCE                                         r  RD/reg_IR/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  RD/reg_IR/dout_reg[19]/Q
                         net (fo=46, routed)          0.111    -0.597    RD/reg_IR/Q[18]
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.045    -0.552 r  RD/reg_IR/dout[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.552    RD/reg_PC/D[19]
    SLICE_X36Y88         FDCE                                         r  RD/reg_PC/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.827    -1.276    RD/reg_PC/clk_out1
    SLICE_X36Y88         FDCE                                         r  RD/reg_PC/dout_reg[19]/C
                         clock pessimism              0.440    -0.836    
    SLICE_X36Y88         FDCE (Hold_fdce_C_D)         0.092    -0.744    RD/reg_PC/dout_reg[19]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 RD/reg_IR/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_A/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.141%)  route 0.339ns (61.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.559    -0.849    RD/reg_IR/clk_out1
    SLICE_X42Y88         FDCE                                         r  RD/reg_IR/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  RD/reg_IR/dout_reg[25]/Q
                         net (fo=33, routed)          0.339    -0.346    RD/banco_registros/Q[9]
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.301 r  RD/banco_registros/dout[14]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.301    RD/reg_A/D[14]
    SLICE_X31Y87         FDCE                                         r  RD/reg_A/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.825    -1.278    RD/reg_A/clk_out1
    SLICE_X31Y87         FDCE                                         r  RD/reg_A/dout_reg[14]/C
                         clock pessimism              0.691    -0.587    
    SLICE_X31Y87         FDCE (Hold_fdce_C_D)         0.091    -0.496    RD/reg_A/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.519%)  route 0.664ns (82.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.558    -0.850    RD/reg_B/clk_out1
    SLICE_X31Y87         FDCE                                         r  RD/reg_B/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.709 r  RD/reg_B/dout_reg[14]/Q
                         net (fo=4, routed)           0.664    -0.045    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[14]
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.874    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.691    -0.538    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296    -0.242    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.270%)  route 0.417ns (74.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.559    -0.849    RD/reg_B/clk_out1
    SLICE_X48Y83         FDCE                                         r  RD/reg_B/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  RD/reg_B/dout_reg[3]/Q
                         net (fo=4, routed)           0.417    -0.291    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.874    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.787    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.491    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.790%)  route 0.452ns (76.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.557    -0.851    RD/reg_B/clk_out1
    SLICE_X44Y83         FDCE                                         r  RD/reg_B/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  RD/reg_B/dout_reg[10]/Q
                         net (fo=4, routed)           0.452    -0.258    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.874    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.767    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.471    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.120%)  route 0.158ns (52.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.561    -0.847    UC/clk_out1
    SLICE_X44Y90         FDCE                                         r  UC/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  UC/FSM_onehot_currentState_reg[3]/Q
                         net (fo=80, routed)          0.158    -0.547    UC/Q[3]
    SLICE_X44Y89         FDCE                                         r  UC/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.830    -1.274    UC/clk_out1
    SLICE_X44Y89         FDCE                                         r  UC/FSM_onehot_currentState_reg[4]/C
                         clock pessimism              0.442    -0.832    
    SLICE_X44Y89         FDCE (Hold_fdce_C_D)         0.066    -0.766    UC/FSM_onehot_currentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 RD/reg_IR/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.185ns (30.241%)  route 0.427ns (69.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.557    -0.851    RD/reg_IR/clk_out1
    SLICE_X36Y85         FDCE                                         r  RD/reg_IR/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  RD/reg_IR/dout_reg[8]/Q
                         net (fo=9, routed)           0.427    -0.283    RD/reg_IR/Q[7]
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.044    -0.239 r  RD/reg_IR/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    RD/reg_PC/D[8]
    SLICE_X34Y86         FDCE                                         r  RD/reg_PC/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1236, routed)        0.823    -1.280    RD/reg_PC/clk_out1
    SLICE_X34Y86         FDCE                                         r  RD/reg_PC/dout_reg[8]/C
                         clock pessimism              0.691    -0.589    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.131    -0.458    RD/reg_PC/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y34     RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y34     RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y87     RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X42Y82     RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y86     RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X30Y87     RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y84     RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y86     RD/banco_registros/bancoDeRegistros_reg[0][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y93     RD/banco_registros/bancoDeRegistros_reg[0][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y93     RD/banco_registros/bancoDeRegistros_reg[22][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96     RD/banco_registros/bancoDeRegistros_reg[30][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96     RD/banco_registros/bancoDeRegistros_reg[30][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y96     RD/banco_registros/bancoDeRegistros_reg[6][26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y96     RD/banco_registros/bancoDeRegistros_reg[6][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y96     RD/banco_registros/bancoDeRegistros_reg[6][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y93     RD/banco_registros/bancoDeRegistros_reg[0][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y94     RD/banco_registros/bancoDeRegistros_reg[14][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y94     RD/banco_registros/bancoDeRegistros_reg[14][26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y82     RD/banco_registros/bancoDeRegistros_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y94     RD/banco_registros/bancoDeRegistros_reg[0][19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y98     RD/banco_registros/bancoDeRegistros_reg[13][29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y92     RD/banco_registros/bancoDeRegistros_reg[13][30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y92     RD/banco_registros/bancoDeRegistros_reg[13][31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y82     RD/banco_registros/bancoDeRegistros_reg[13][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y82     RD/banco_registros/bancoDeRegistros_reg[14][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y95     RD/banco_registros/bancoDeRegistros_reg[18][20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y95     RD/banco_registros/bancoDeRegistros_reg[18][22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y92     RD/banco_registros/bancoDeRegistros_reg[18][29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_100MHz_10MHz
  To Clock:  clkfbout_DCM_100MHz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.913    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.247 r  displays_i/contador_refresco_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.247    displays_i/contador_refresco_reg[16]_i_1_n_6
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.243    12.631    displays_i/clk
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[17]/C
                         clock pessimism              0.122    12.754    
                         clock uncertainty           -0.035    12.718    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)        0.062    12.780    displays_i/contador_refresco_reg[17]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.913    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.226 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.226    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.243    12.631    displays_i/clk
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism              0.122    12.754    
                         clock uncertainty           -0.035    12.718    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)        0.062    12.780    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 12.608 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.133 r  displays_i/contador_refresco_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.133    displays_i/contador_refresco_reg[12]_i_1_n_6
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.220    12.608    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[13]/C
                         clock pessimism              0.122    12.730    
                         clock uncertainty           -0.035    12.695    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.062    12.757    displays_i/contador_refresco_reg[13]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.913    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.152 r  displays_i/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.152    displays_i/contador_refresco_reg[16]_i_1_n_5
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.243    12.631    displays_i/clk
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[18]/C
                         clock pessimism              0.122    12.754    
                         clock uncertainty           -0.035    12.718    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)        0.062    12.780    displays_i/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.913 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.913    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.136 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.136    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.243    12.631    displays_i/clk
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism              0.122    12.754    
                         clock uncertainty           -0.035    12.718    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)        0.062    12.780    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 12.608 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.112 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.112    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.220    12.608    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism              0.122    12.730    
                         clock uncertainty           -0.035    12.695    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.062    12.757    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 12.608 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.038 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.038    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.220    12.608    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism              0.122    12.730    
                         clock uncertainty           -0.035    12.695    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.062    12.757    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.734ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 12.608 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.799 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.799    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.022 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.022    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.220    12.608    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism              0.122    12.730    
                         clock uncertainty           -0.035    12.695    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.062    12.757    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  7.734    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 12.609 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.019 r  displays_i/contador_refresco_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.019    displays_i/contador_refresco_reg[8]_i_1_n_6
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.221    12.609    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[9]/C
                         clock pessimism              0.122    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)        0.062    12.758    displays_i/contador_refresco_reg[9]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 12.609 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.503     2.961    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.897    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.571 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.685 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.685    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.998 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.998    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.221    12.609    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism              0.122    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)        0.062    12.758    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                  7.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.870    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.011 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.119    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.227 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.227    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.734     1.148    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism             -0.278     0.870    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.105     0.975    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.630     0.856    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     0.997 r  displays_i/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.105    displays_i/contador_refresco_reg_n_0_[15]
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.213 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.213    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.716     1.130    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism             -0.274     0.856    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.105     0.961    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.688     0.914    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  displays_i/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.163    displays_i/contador_refresco_reg_n_0_[3]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.271 r  displays_i/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.271    displays_i/contador_refresco_reg[0]_i_1_n_4
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.782     1.196    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
                         clock pessimism             -0.282     0.914    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.105     1.019    displays_i/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.654     0.880    displays_i/clk
    SLICE_X55Y29         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.129    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.237 r  displays_i/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.237    displays_i/contador_refresco_reg[4]_i_1_n_4
    SLICE_X55Y29         FDRE                                         r  displays_i/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.745     1.159    displays_i/clk
    SLICE_X55Y29         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
                         clock pessimism             -0.279     0.880    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.105     0.985    displays_i/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.688     0.914    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  displays_i/contador_refresco_reg[0]/Q
                         net (fo=1, routed)           0.105     1.160    displays_i/contador_refresco_reg_n_0_[0]
    SLICE_X55Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.205 r  displays_i/contador_refresco[0]_i_2/O
                         net (fo=1, routed)           0.000     1.205    displays_i/contador_refresco[0]_i_2_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.275 r  displays_i/contador_refresco_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.275    displays_i/contador_refresco_reg[0]_i_1_n_7
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.782     1.196    displays_i/clk
    SLICE_X55Y28         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
                         clock pessimism             -0.282     0.914    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.105     1.019    displays_i/contador_refresco_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.630     0.856    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     0.997 r  displays_i/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.102    displays_i/contador_refresco_reg_n_0_[12]
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.217 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.217    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.716     1.130    displays_i/clk
    SLICE_X55Y31         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism             -0.274     0.856    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.105     0.961    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.654     0.881    displays_i/clk
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  displays_i/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     1.127    displays_i/contador_refresco_reg_n_0_[16]
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.242 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.242    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.746     1.161    displays_i/clk
    SLICE_X55Y32         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism             -0.280     0.881    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.105     0.986    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.654     0.880    displays_i/clk
    SLICE_X55Y29         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  displays_i/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.126    displays_i/contador_refresco_reg_n_0_[4]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.241 r  displays_i/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.241    displays_i/contador_refresco_reg[4]_i_1_n_7
    SLICE_X55Y29         FDRE                                         r  displays_i/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.745     1.159    displays_i/clk
    SLICE_X55Y29         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
                         clock pessimism             -0.279     0.880    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.105     0.985    displays_i/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.870    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.011 r  displays_i/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.116    displays_i/contador_refresco_reg_n_0_[8]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.231 r  displays_i/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.231    displays_i/contador_refresco_reg[8]_i_1_n_7
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.734     1.148    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
                         clock pessimism             -0.278     0.870    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.105     0.975    displays_i/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.870    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.011 r  displays_i/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.109     1.121    displays_i/contador_refresco_reg_n_0_[10]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.232 r  displays_i/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.232    displays_i/contador_refresco_reg[8]_i_1_n_5
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.734     1.148    displays_i/clk
    SLICE_X55Y30         FDRE                                         r  displays_i/contador_refresco_reg[10]/C
                         clock pessimism             -0.278     0.870    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.105     0.975    displays_i/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32  displays_i/contador_refresco_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32  displays_i/contador_refresco_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32  displays_i/contador_refresco_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28  displays_i/contador_refresco_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28  displays_i/contador_refresco_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28  displays_i/contador_refresco_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29  displays_i/contador_refresco_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29  displays_i/contador_refresco_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29  displays_i/contador_refresco_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29  displays_i/contador_refresco_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28  displays_i/contador_refresco_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28  displays_i/contador_refresco_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28  displays_i/contador_refresco_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29  displays_i/contador_refresco_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29  displays_i/contador_refresco_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29  displays_i/contador_refresco_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29  displays_i/contador_refresco_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29  displays_i/contador_refresco_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29  displays_i/contador_refresco_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29  displays_i/contador_refresco_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32  displays_i/contador_refresco_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32  displays_i/contador_refresco_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32  displays_i/contador_refresco_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30  displays_i/contador_refresco_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30  displays_i/contador_refresco_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30  displays_i/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31  displays_i/contador_refresco_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31  displays_i/contador_refresco_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31  displays_i/contador_refresco_reg[14]/C



