# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_synth.vhd" \
"../../../../../../docs/Test Bench  Progetto/cartella_1/tb_re_encode.vhd" \

# Do not sort compile order
nosort
