// Seed: 3353116271
module module_0 (
    output wor id_0
    , id_7,
    output wire id_1,
    output wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wand id_5
);
  assign id_0 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output logic id_3,
    input tri id_4,
    input supply0 id_5
);
  parameter id_7 = -1'd0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_5,
      id_2
  );
  parameter id_8 = 1;
  always @(posedge id_1 == -1) id_3 = id_1;
  wire id_9;
endmodule
