---------------------------------------------------------------------------------------------------------
debug_config.h: /root/CLionProjects/HookUtilV3//src/auto_generate/debug_config.h
normal_config.h: /root/CLionProjects/HookUtilV3//src/auto_generate/normal_config.h
sandbox_config.h: /root/CLionProjects/HookUtilV3//src/auto_generate/sandbox_config.h
input elf: input_elf
###########################################process debug_config.h#######################################
#define PATCH_DEBUG 1
###########################################process normal_config.h######################################
#define TCP_TIME_OUT 1
#define REDIRECT_HOST "127.0.0.1"
#define REDIRECT_PORT 10000
#define SHELL_PASSWD "!Huawei12#$"
#define USE_LOCAL_FILE_INSTEAD_OF_UDP 1
#define IO_REDIRECT_PATH "/tmp/"
#define USE_IO_INLINE_REDIRECT 0
###########################################process sandbox_config.h######################################
#define TCP_TIME_OUT 1
#define SANDBOX_HOST "127.0.0.1"
#define SANDBOX_PORT 10001
---------------------------------------------------------------------------------------------------------
stage_one: /root/CLionProjects/HookUtilV3//out/stage_one
stage_two: /root/CLionProjects/HookUtilV3//out/stage_two
stage_three_normal: /root/CLionProjects/HookUtilV3//out/stage_three_normal
stage_three_sandbox: /root/CLionProjects/HookUtilV3//out/stage_three_sandbox
target_dir: out
check /root/CLionProjects/HookUtilV3//out/stage_two start
check /root/CLionProjects/HookUtilV3//out/stage_two end
generate normal_data_file:/root/CLionProjects/HookUtilV3//out/normal.datafile
libloader_stage_two TLV structure values:
	length:                     0x2aa
	entry_offset:               0x0
libloader_stage_three TLV structure values:
	entry_offset:                     0x4734
	length:                           0x24288
	analysis_server_ip:               127.0.0.1
	analysis_server_port:             10000
	sandbox_server_ip:                127.0.0.1
	sandbox_server_port:              10001
generate sandbox_data_file:/root/CLionProjects/HookUtilV3//out/sandbox.datafile
libloader_stage_two TLV structure values:
	length:                     0x2aa
	entry_offset:               0x0
libloader_stage_three TLV structure values:
	entry_offset:                     0x31a9
	length:                           0x1c900
	analysis_server_ip:               127.0.0.1
	analysis_server_port:             10000
	sandbox_server_ip:                127.0.0.1
	sandbox_server_port:              10001
---------------------------------------------------------------------------------------------------------
stage_one_normal_config.h: /root/CLionProjects/HookUtilV3//src/auto_generate/stage_one_normal_config.h
stage_one_sandbox_config_h: /root/CLionProjects/HookUtilV3//src/auto_generate/stage_one_sandbox_config.h
normal_data_file:/root/CLionProjects/HookUtilV3//out/normal.datafile
sandbox_data_file:/root/CLionProjects/HookUtilV3//out/sandbox.datafile
input_elf: /root/CLionProjects/HookUtilV3//out/input_elf
#define IS_PIE 0
#define IS_PIE 0
0x804887f:	xor		ebp, ebp
0x8048881:	pop		esi
0x8048882:	mov		ecx, esp
0x8048884:	and		esp, 0xfffffff0
0x8048887:	push		eax
0x8048888:	push		esp
0x8048889:	push		edx
0x804888a:	push		0x8049910
0x804888f:	push		0x8049870
0x8048894:	push		ecx
0x8048895:	push		esi
0x8048896:	push		0x8048bdd
0x804889b:	call		0x80491f0
find start call libc_start_main
identify libc_start_main_addr_type : code
identify libc_start_main_addr              : 0x80491f0
identify libc_start_main_start_call_offset : 0x89b
identify libc_start_main_start_call_vaddr  : 0x804889b
#define LIBC_START_MAIN_ADDR_TYPE CODE
#define LIBC_START_MAIN_ADDR_TYPE CODE
#define LIB_C_START_MAIN_ADDR 0x80491f0
#define LIB_C_START_MAIN_ADDR 0x80491f0
#define FIRST_ENTRY_OFFSET 0x8f87c
#define FIRST_ENTRY_OFFSET 0x8f87c
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:         8048000	file_offset:               0	file_size:           a29c7	mem_size:           a29c7
vaddr:         80ebf1c	file_offset:           a2f1c	file_size:            1004	mem_size:            1f88
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:         80fb000	file_offset:           b3000
#define CONFIG_LOADER_TYPE LOAD_FROM_MEM
#define CONFIG_LOADER_TYPE LOAD_FROM_MEM
#define PATCH_DATA_MMAP_FILE_SIZE 0x245be
#define PATCH_DATA_MMAP_FILE_SIZE 0x1cc36
#define PATCH_DATA_MMAP_FILE_VADDR 0x80fc000
#define PATCH_DATA_MMAP_FILE_VADDR 0x80fc000
---------------------------------------------------------------------------------------------------------
normal_data_file:/root/CLionProjects/HookUtilV3//out/normal.datafile
sandbox_data_file:/root/CLionProjects/HookUtilV3//out/sandbox.datafile
input_elf: /root/CLionProjects/HookUtilV3//out/input_elf
stage_one_normal: /root/CLionProjects/HookUtilV3//out/stage_one_normal
stage_one_sandbox: /root/CLionProjects/HookUtilV3//out/stage_one_sandbox
check /root/CLionProjects/HookUtilV3//out/stage_one_normal start
when target is i386, ignore got checkcheck /root/CLionProjects/HookUtilV3//out/stage_one_normal end
check /root/CLionProjects/HookUtilV3//out/stage_one_sandbox start
when target is i386, ignore got checkcheck /root/CLionProjects/HookUtilV3//out/stage_one_sandbox end
0x804887f:	xor		ebp, ebp
0x8048881:	pop		esi
0x8048882:	mov		ecx, esp
0x8048884:	and		esp, 0xfffffff0
0x8048887:	push		eax
0x8048888:	push		esp
0x8048889:	push		edx
0x804888a:	push		0x8049910
0x804888f:	push		0x8049870
0x8048894:	push		ecx
0x8048895:	push		esi
0x8048896:	push		0x8048bdd
0x804889b:	call		0x80491f0
find start call libc_start_main
identify libc_start_main_addr_type : code
identify libc_start_main_addr              : 0x80491f0
identify libc_start_main_start_call_offset : 0x89b
identify libc_start_main_start_call_vaddr  : 0x804889b
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:         8048000	file_offset:               0	file_size:           a29c7	mem_size:           a29c7
vaddr:         80ebf1c	file_offset:           a2f1c	file_size:            1004	mem_size:            1f88
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:         80fb000	file_offset:           b3000
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:         8048000	file_offset:               0	file_size:           a29c7	mem_size:           a29c7
vaddr:         80ebf1c	file_offset:           a2f1c	file_size:            1004	mem_size:            1f88
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:         80fb000	file_offset:           b3000
generate done
-------------------------------------------------------------------------------------------------------------
