<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 32</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:8px;font-family:Times;color:#0860a8;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page32-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a032.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">2-2&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:45px;left:101px;white-space:nowrap" class="ft02">®</p>
<p style="position:absolute;top:47px;left:112px;white-space:nowrap" class="ft01">&#160;64&#160;AND IA-32&#160;ARCHITECTURES</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft03">2.1.4 The&#160;</p>
<p style="position:absolute;top:98px;left:183px;white-space:nowrap" class="ft03">Intel486</p>
<p style="position:absolute;top:101px;left:253px;white-space:nowrap" class="ft01">™&#160;</p>
<p style="position:absolute;top:98px;left:270px;white-space:nowrap" class="ft03">Processor (1989)</p>
<p style="position:absolute;top:129px;left:68px;white-space:nowrap" class="ft04">The Intel486</p>
<p style="position:absolute;top:126px;left:154px;white-space:nowrap" class="ft05"><i>™</i></p>
<p style="position:absolute;top:129px;left:164px;white-space:nowrap" class="ft04">&#160;processor added&#160;more parallel&#160;execution capability&#160;by&#160;expanding&#160;the Intel386&#160;processor’s instruc-</p>
<p style="position:absolute;top:145px;left:68px;white-space:nowrap" class="ft09">tion decode&#160;and execution units&#160;into five&#160;pipelined&#160;stages.&#160;Each&#160;stage operates in parallel with the others on up to&#160;<br/>five&#160;instructions in&#160;different stages of&#160;execution.&#160;<br/>In addition,&#160;the processor added:</p>
<p style="position:absolute;top:208px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:208px;left:93px;white-space:nowrap" class="ft08">An&#160;8-KByte&#160;on-chip first-level&#160;cache that&#160;increased&#160;the percent of instructions that&#160;could execute at&#160;the scalar&#160;<br/>rate&#160;of one&#160;per&#160;clock</p>
<p style="position:absolute;top:247px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:247px;left:93px;white-space:nowrap" class="ft04">An&#160;integrated x87&#160;FPU</p>
<p style="position:absolute;top:269px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:270px;left:93px;white-space:nowrap" class="ft04">Power saving&#160;and&#160;system management&#160;capabilities</p>
<p style="position:absolute;top:320px;left:68px;white-space:nowrap" class="ft03">2.1.5 The&#160;</p>
<p style="position:absolute;top:320px;left:183px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:323px;left:220px;white-space:nowrap" class="ft01">®&#160;</p>
<p style="position:absolute;top:320px;left:233px;white-space:nowrap" class="ft03">Pentium</p>
<p style="position:absolute;top:323px;left:301px;white-space:nowrap" class="ft01">®&#160;</p>
<p style="position:absolute;top:320px;left:315px;white-space:nowrap" class="ft03">Processor (1993)</p>
<p style="position:absolute;top:351px;left:68px;white-space:nowrap" class="ft09">The introduction&#160;of&#160;the Intel&#160;Pentium processor&#160;added a&#160;second execution pipeline to achieve superscalar&#160;perfor-<br/>mance (two&#160;pipelines,&#160;known as&#160;u and v,&#160;together&#160;can&#160;execute two instructions&#160;per clock). The on-chip&#160;first-level&#160;<br/>cache doubled, with 8 KBytes&#160;devoted&#160;to&#160;code and another 8&#160;KBytes devoted&#160;to data.&#160;The data cache&#160;uses the MESI&#160;<br/>protocol&#160;to support more&#160;efficient write-back cache in&#160;addition&#160;to&#160;the write-through&#160;cache previously used by the&#160;<br/>Intel486&#160;processor.&#160;Branch prediction&#160;with&#160;an&#160;on-chip branch table&#160;was added&#160;to increase&#160;performance&#160;in looping&#160;<br/>constructs.&#160;<br/>In addition,&#160;the processor added:</p>
<p style="position:absolute;top:479px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:480px;left:93px;white-space:nowrap" class="ft04">Extensions&#160;to make&#160;the&#160;virtual-8086&#160;mode&#160;more&#160;efficient and&#160;allow for 4-MByte&#160;as well&#160;as 4-KByte&#160;pages</p>
<p style="position:absolute;top:502px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:502px;left:93px;white-space:nowrap" class="ft04">Internal&#160;data&#160;paths of 128&#160;and 256 bits&#160;add&#160;speed to&#160;internal data&#160;transfers</p>
<p style="position:absolute;top:524px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:525px;left:93px;white-space:nowrap" class="ft04">Burstable&#160;external data bus&#160;was&#160;increased&#160;to 64 bits</p>
<p style="position:absolute;top:547px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:547px;left:93px;white-space:nowrap" class="ft04">An&#160;APIC&#160;to support systems with multiple&#160;processors</p>
<p style="position:absolute;top:569px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:570px;left:93px;white-space:nowrap" class="ft04">A dual&#160;processor&#160;mode to&#160;support&#160;glueless two processor systems</p>
<p style="position:absolute;top:594px;left:68px;white-space:nowrap" class="ft09">A&#160;subsequent stepping&#160;of&#160;the Pentium family introduced&#160;Intel&#160;MMX technology&#160;(the&#160;Pentium Processor with MMX&#160;<br/>technology).&#160;Intel MMX technology uses the&#160;single-instruction, multiple-data (SIMD)&#160;execution model to perform&#160;<br/>parallel&#160;computations on packed&#160;integer data&#160;contained&#160;in 64-bit registers.&#160;<br/>Se<a href="o_7281d5ea06a5b67a-45.html">e Section 2.2.7,&#160;“SIMD&#160;Instructions.”</a></p>
<p style="position:absolute;top:701px;left:68px;white-space:nowrap" class="ft03">2.1.6&#160;</p>
<p style="position:absolute;top:701px;left:148px;white-space:nowrap" class="ft03">The P6 Family of&#160;Processors (1995-1999)</p>
<p style="position:absolute;top:732px;left:68px;white-space:nowrap" class="ft08">The P6 family&#160;of processors was&#160;based on a&#160;superscalar microarchitecture&#160;that set&#160;new performance&#160;standards;&#160;<br/><a href="o_7281d5ea06a5b67a-37.html">see also Section 2.2.1,&#160;“P6 Family Microarchitecture.”&#160;</a>One of&#160;the goals in the design&#160;of the P6 family microarchitec-<br/>ture was&#160;to exceed the&#160;performance of the Pentium&#160;processor significantly while using&#160;the&#160;same&#160;0.6-micrometer,&#160;</p>
<p style="position:absolute;top:781px;left:68px;white-space:nowrap" class="ft04">four-layer,&#160;metal BICMOS&#160;manufacturing process.&#160;Members of this&#160;family include the&#160;following:&#160;</p>
<p style="position:absolute;top:803px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:804px;left:93px;white-space:nowrap" class="ft08">The&#160;<b>Intel Pentium&#160;Pro&#160;processor</b>&#160;is three-way superscalar.&#160;Using&#160;parallel processing techniques,&#160;the&#160;<br/>processor is&#160;able&#160;on average&#160;to decode, dispatch, and&#160;complete&#160;execution of (retire) three instructions per&#160;<br/>clock&#160;cycle.&#160;The Pentium Pro introduced&#160;the&#160;dynamic&#160;execution&#160;(micro-data flow analysis,&#160;out-of-order&#160;<br/>execution,&#160;superior branch&#160;prediction,&#160;and&#160;speculative&#160;execution)&#160;in&#160;a superscalar implementation.&#160;The&#160;<br/>processor was&#160;further&#160;enhanced&#160;by&#160;its caches.&#160;It has the&#160;same&#160;two&#160;on-chip 8-KByte 1st-Level caches&#160;as&#160;the&#160;<br/>Pentium processor and&#160;an additional 256-KByte&#160;Level&#160;2 cache&#160;in the&#160;same&#160;package&#160;as the&#160;processor.</p>
<p style="position:absolute;top:908px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:909px;left:93px;white-space:nowrap" class="ft08">The<b>&#160;Intel Pentium II processor</b>&#160;added Intel MMX&#160;technology to the&#160;P6&#160;family&#160;processors&#160;along with new&#160;<br/>packaging&#160;and&#160;several hardware&#160;enhancements.&#160;The&#160;processor core&#160;is&#160;packaged in the&#160;single&#160;edge&#160;contact&#160;<br/>cartridge&#160;(SECC). The&#160;Level&#160;l data and instruction&#160;caches&#160;were&#160;enlarged to 16 KBytes&#160;each, and Level 2 cache&#160;<br/>sizes of 256&#160;KBytes,&#160;512 KBytes, and&#160;1&#160;MByte&#160;are supported. A half-frequency backside bus&#160;connects the&#160;Level&#160;<br/>2 cache to&#160;the processor.&#160;Multiple&#160;low-power states&#160;such as&#160;AutoHALT, Stop-Grant, Sleep,&#160;and&#160;Deep&#160;Sleep&#160;are&#160;<br/>supported to&#160;conserve&#160;power when idling.</p>
<p style="position:absolute;top:1013px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:1014px;left:93px;white-space:nowrap" class="ft08">The<b>&#160;Pentium II Xeon processor&#160;</b>combined&#160;the&#160;premium characteristics of&#160;previous generations of&#160;Intel&#160;<br/>processors.&#160;This includes: 4-way,&#160;8-way (and up)&#160;scalability&#160;and a&#160;2&#160;MByte 2nd-Level&#160;cache running&#160;on a&#160;full-<br/>frequency backside bus.</p>
</div>
</body>
</html>
