// Seed: 1109245699
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    input uwire id_4,
    output supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wor id_9
    , id_12,
    input supply0 id_10
);
  id_13 :
  assert property (@(posedge (1)) -1 == id_12)
  else;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
