m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst
vconvolution_burst
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1595886676
!i10b 1
!s100 kQ;zcfVB8m`:;XRooaBAi3
I^ZXB2i>=;cN>OnAUQDfe=0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 convolution_burst_sv_unit
S1
R0
w1595801396
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1595886676.000000
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv|
!s90 -reportprogress|300|-work|work|-sv|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vconvolution_burst_tb
R1
!s110 1595894869
!i10b 1
!s100 mGBC49]9WKB^>TdX]PN9R0
I9HP?U<a[>LGV32CCId;@P3
R3
!s105 convolution_burst_tb_sv_unit
S1
R0
w1595894865
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst_tb.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst_tb.sv
L0 2
R4
r1
!s85 0
31
!s108 1595894869.000000
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst_tb.sv|
!i113 1
R6
R7
vconvolution_calc
R1
Z8 !s110 1595886677
!i10b 1
!s100 WM;=eLY7H]Ad6W<^N<[ch3
IiLolzLL[UPokLDORWHZj?2
R3
!s105 convolution_calc_sv_unit
S1
R0
w1595563932
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv
L0 1
R4
r1
!s85 0
31
Z9 !s108 1595886677.000000
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv|
!s90 -reportprogress|300|-work|work|-sv|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv|
!i113 1
R6
R7
vfp_add
R1
R2
!i10b 1
!s100 24CRBI@Th8>>dADTPcNPI3
Id=1OGZO7[AY>d<nkkdd0F1
R3
!s105 fp_add_sv_unit
S1
R0
w1595885940
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv|
!s90 -reportprogress|300|-work|work|-sv|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv|
!i113 1
R6
R7
vfp_add_tree
R1
R8
!i10b 1
!s100 T80jQ_IJ_0AceVR2Lzo:73
I5P[V9]He5CzkdK]31LgCT2
R3
!s105 fp_add_tree_sv_unit
S1
R0
w1594788358
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv
L0 2
R4
r1
!s85 0
31
R9
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv|
!s90 -reportprogress|300|-work|work|-sv|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv|
!i113 1
R6
R7
vfp_mlt
R1
R2
!i10b 1
!s100 Ga8J@mdhN3Wm9G2G`zHD92
I5Z>0TFbNle4d]2SnK7PFN2
R3
!s105 fp_mlt_sv_unit
S1
R0
w1595886280
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv|
!s90 -reportprogress|300|-work|work|-sv|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv|
!i113 1
R6
R7
vram
R1
!s110 1595894905
!i10b 1
!s100 XBHVJN3_@UG4:]W6O4<`F1
IDbXVKjgcW]NK<cZ6>7iUJ0
R3
!s105 ram_sv_unit
S1
R0
w1595894893
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/ram.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/ram.sv
L0 1
R4
r1
!s85 0
31
!s108 1595894905.000000
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/ram.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/ram.sv|
!i113 1
R6
R7
vzero_count
R1
R2
!i10b 1
!s100 ?ddhJb6?kTG>R>A?[hVMQ2
IKYoY5VJiZI4_Ko>ZKfLNC0
R3
!s105 zero_count_sv_unit
S1
R0
w1594632880
8D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv
FD:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv|
!s90 -reportprogress|300|-work|work|-sv|D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv|
!i113 1
R6
R7
