// Seed: 2913513524
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output uwire id_2;
  inout wire id_1;
  assign id_2 = id_4 - -1;
endmodule
module module_0 #(
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_1,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output supply0 id_7;
  input logic [7:0] id_6;
  output wire id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_8,
      id_8,
      id_1,
      id_13
  );
  assign modCall_1.id_2 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = id_8 || id_6[id_4];
endmodule
