Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 19:05:37 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                33198        0.009        0.000                      0                33198        3.558        0.000                       0                 11622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 4.808}        9.615           104.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          17.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.174        0.000                      0                33198        0.009        0.000                      0                33198        3.558        0.000                       0                 11617  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 2.350ns (26.833%)  route 6.408ns (73.167%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.238 - 9.615 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.757     1.757    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/ap_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456     2.213 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg[0]/Q
                         net (fo=83, routed)          0.927     3.140    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg_n_5_[0]
    SLICE_X12Y1          LUT3 (Prop_lut3_I0_O)        0.124     3.264 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/add_ln32_1_reg_1317[9]_i_4/O
                         net (fo=53, routed)          1.176     4.440    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/add_ln32_1_reg_1317[9]_i_4_n_5
    SLICE_X6Y0           LUT6 (Prop_lut6_I1_O)        0.124     4.564 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln32_reg_1252[0]_i_5/O
                         net (fo=1, routed)           0.000     4.564    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln32_reg_1252[0]_i_5_n_5
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.077 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln32_reg_1252_reg[0]_i_1/CO[3]
                         net (fo=44, routed)          0.923     6.001    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/p_0_in
    SLICE_X9Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270[3]_i_4/O
                         net (fo=1, routed)           0.612     6.737    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270[3]_i_4_n_5
    SLICE_X8Y2           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.257 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270_reg[3]_i_1_n_5
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270_reg[7]_i_1/CO[3]
                         net (fo=2, routed)           0.990     8.364    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/data4_1[7]
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.488 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_35/O
                         net (fo=1, routed)           0.492     8.979    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_35_n_5
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.103 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_20/O
                         net (fo=1, routed)           0.452     9.555    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_20_n_5
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.679 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_3/O
                         net (fo=2, routed)           0.835    10.515    design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/ADDRARDADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.623    11.238    design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/ap_clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.105    11.343    
                         clock uncertainty           -0.088    11.254    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.688    design_1_i/network_0/inst/SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 2.350ns (26.833%)  route 6.408ns (73.167%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.238 - 9.615 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.757     1.757    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/ap_clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456     2.213 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg[0]/Q
                         net (fo=83, routed)          0.927     3.140    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln23_reg_1243_reg_n_5_[0]
    SLICE_X12Y1          LUT3 (Prop_lut3_I0_O)        0.124     3.264 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/add_ln32_1_reg_1317[9]_i_4/O
                         net (fo=53, routed)          1.176     4.440    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/add_ln32_1_reg_1317[9]_i_4_n_5
    SLICE_X6Y0           LUT6 (Prop_lut6_I1_O)        0.124     4.564 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln32_reg_1252[0]_i_5/O
                         net (fo=1, routed)           0.000     4.564    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln32_reg_1252[0]_i_5_n_5
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.077 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/icmp_ln32_reg_1252_reg[0]_i_1/CO[3]
                         net (fo=44, routed)          0.923     6.001    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/p_0_in
    SLICE_X9Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270[3]_i_4/O
                         net (fo=1, routed)           0.612     6.737    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270[3]_i_4_n_5
    SLICE_X8Y2           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.257 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270_reg[3]_i_1_n_5
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/select_ln24_1_reg_1270_reg[7]_i_1/CO[3]
                         net (fo=2, routed)           0.990     8.364    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/data4_1[7]
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.488 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_35/O
                         net (fo=1, routed)           0.492     8.979    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_35_n_5
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.103 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_20/O
                         net (fo=1, routed)           0.452     9.555    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_20_n_5
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     9.679 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/q0_reg_i_3/O
                         net (fo=2, routed)           0.835    10.515    design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/ADDRARDADDR[7]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.623    11.238    design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/ap_clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.105    11.343    
                         clock uncertainty           -0.088    11.254    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.688    design_1_i/network_0/inst/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 4.042ns (47.324%)  route 4.499ns (52.676%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.153 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.790 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.457     6.246    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.953 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.953    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.287 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[1]
                         net (fo=1, routed)           0.443     7.731    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_11
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.303     8.034 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351/O
                         net (fo=1, routed)           0.165     8.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351_n_5
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.323 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.303     8.626    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[9]
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.750 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.295     9.045    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_31
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.169 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.121    10.290    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.538    11.153    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.105    11.258    
                         clock uncertainty           -0.088    11.169    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.603    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.068ns (47.771%)  route 4.448ns (52.229%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.153 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.971 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.587     6.557    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.887     7.444 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[2]
                         net (fo=1, routed)           0.299     7.743    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_10
    SLICE_X26Y11         LUT6 (Prop_lut6_I1_O)        0.302     8.045 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344/O
                         net (fo=1, routed)           0.289     8.334    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344_n_5
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.154     8.612    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X27Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.360     9.096    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_34
    SLICE_X26Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.220 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.045    10.265    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.538    11.153    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.105    11.258    
                         clock uncertainty           -0.088    11.169    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.603    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 4.068ns (47.880%)  route 4.428ns (52.120%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.138 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.971 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.587     6.557    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.887     7.444 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[2]
                         net (fo=1, routed)           0.299     7.743    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_10
    SLICE_X26Y11         LUT6 (Prop_lut6_I1_O)        0.302     8.045 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344/O
                         net (fo=1, routed)           0.289     8.334    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344_n_5
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.154     8.612    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X27Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.360     9.096    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_34
    SLICE_X26Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.220 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.026    10.245    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.523    11.138    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.105    11.243    
                         clock uncertainty           -0.088    11.154    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.588    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.588    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 4.042ns (47.862%)  route 4.403ns (52.138%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.138 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.790 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.457     6.246    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.953 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.953    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.287 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[1]
                         net (fo=1, routed)           0.443     7.731    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_11
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.303     8.034 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351/O
                         net (fo=1, routed)           0.165     8.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351_n_5
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.323 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.303     8.626    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[9]
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.750 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.295     9.045    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_31
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.169 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.025    10.194    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.523    11.138    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.105    11.243    
                         clock uncertainty           -0.088    11.154    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.588    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.588    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 3.926ns (46.429%)  route 4.530ns (53.571%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.153 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.790 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.457     6.246    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.953 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.953    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.175 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[0]
                         net (fo=1, routed)           0.304     7.479    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_12
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.299     7.778 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355/O
                         net (fo=1, routed)           0.424     8.203    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355_n_5
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.435     8.762    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.886 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.151     9.037    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_28
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.161 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.044    10.205    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.538    11.153    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.105    11.258    
                         clock uncertainty           -0.088    11.169    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.603    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 4.068ns (48.221%)  route 4.368ns (51.779%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.143 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.971 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.587     6.557    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.887     7.444 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[2]
                         net (fo=1, routed)           0.299     7.743    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_10
    SLICE_X26Y11         LUT6 (Prop_lut6_I1_O)        0.302     8.045 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344/O
                         net (fo=1, routed)           0.289     8.334    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344_n_5
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.154     8.612    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X27Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.360     9.096    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_34
    SLICE_X26Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.220 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_6/O
                         net (fo=8, routed)           0.966    10.185    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.528    11.143    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.105    11.248    
                         clock uncertainty           -0.088    11.159    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.593    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 4.068ns (48.208%)  route 4.370ns (51.792%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.152 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.971 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.587     6.557    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.887     7.444 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[2]
                         net (fo=1, routed)           0.299     7.743    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_10
    SLICE_X26Y11         LUT6 (Prop_lut6_I1_O)        0.302     8.045 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344/O
                         net (fo=1, routed)           0.289     8.334    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344_n_5
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.154     8.612    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X27Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.360     9.096    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_34
    SLICE_X26Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.220 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_6/O
                         net (fo=8, routed)           0.968    10.187    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.537    11.152    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.105    11.257    
                         clock uncertainty           -0.088    11.168    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.602    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.615ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 4.042ns (48.157%)  route 4.351ns (51.843%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.143 - 9.615 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.749     1.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456     2.205 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.590     2.795    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X24Y4          LUT2 (Prop_lut2_I0_O)        0.124     2.919 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.469 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.469    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.315     4.007    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X24Y7          LUT5 (Prop_lut5_I2_O)        0.299     4.306 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.443     4.749    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.873 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.366     5.239    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X26Y9          LUT4 (Prop_lut4_I0_O)        0.124     5.363 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     5.363    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.790 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.457     6.246    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.953 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.953    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.287 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[1]
                         net (fo=1, routed)           0.443     7.731    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_11
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.303     8.034 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351/O
                         net (fo=1, routed)           0.165     8.199    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351_n_5
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.323 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.303     8.626    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[9]
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.750 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.295     9.045    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_31
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.169 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_7/O
                         net (fo=8, routed)           0.974    10.142    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.615     9.615 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     9.615 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.385    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.512 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.524    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.615 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       1.528    11.143    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.105    11.248    
                         clock uncertainty           -0.088    11.159    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.593    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.581     0.581    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X55Y40         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][13]/Q
                         net (fo=1, routed)           0.222     0.944    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[61]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.891     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.639    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.296     0.935    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.833%)  route 0.302ns (68.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.577     0.577    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X28Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/Q
                         net (fo=1, routed)           0.302     1.020    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.858     0.858    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism              0.000     0.858    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.005    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.974%)  route 0.203ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.547     0.547    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[72]/Q
                         net (fo=1, routed)           0.203     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[65]
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.810     0.810    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]/C
                         clock pessimism             -0.005     0.805    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.071     0.876    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.924%)  route 0.212ns (60.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.548     0.548    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[85]/Q
                         net (fo=1, routed)           0.212     0.901    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[78]
    SLICE_X51Y79         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.809     0.809    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y79         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]/C
                         clock pessimism             -0.005     0.804    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.078     0.882    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.553     0.553    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y50         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[48]/Q
                         net (fo=1, routed)           0.157     0.858    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[47]
    SLICE_X49Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.825     0.825    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.017     0.837    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.553     0.553    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y51         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/Q
                         net (fo=1, routed)           0.157     0.858    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[77]
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.825     0.825    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.017     0.837    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.317%)  route 0.158ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.553     0.553    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y51         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/Q
                         net (fo=1, routed)           0.158     0.859    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[79]
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.825     0.825    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.016     0.836    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.121%)  route 0.160ns (51.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.553     0.553    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y50         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[50]/Q
                         net (fo=1, routed)           0.160     0.860    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[49]
    SLICE_X48Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.825     0.825    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.012     0.832    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.617%)  route 0.231ns (64.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.562     0.562    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y48         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/Q
                         net (fo=1, routed)           0.231     0.921    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA1
    SLICE_X42Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.825     0.825    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X42Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
                         clock pessimism              0.000     0.825    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     0.891    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1064]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.758%)  route 0.223ns (61.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.548     0.548    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X47Y69         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1064]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1064]/Q
                         net (fo=2, routed)           0.223     0.912    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[6]
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11629, routed)       0.813     0.813    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y66         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.072     0.880    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y2       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U39/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X2Y11      design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_481/mul_ln39_reg_1652_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y11      design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_449/network_mul_mul_16s_16s_29_1_1_U65/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y3       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U35/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X2Y2       design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_523/add_ln36_reg_882_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X1Y4       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U40/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X1Y12      design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_544/mul_ln39_fu_493_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y5       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U36/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y7       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U41/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.615       5.731      DSP48_X0Y4       design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U37/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X54Y71     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X54Y71     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X54Y71     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X54Y71     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X54Y71     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X54Y71     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.808       3.558      SLICE_X32Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X30Y35     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X32Y34     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X32Y34     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X32Y34     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X32Y34     design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.808       3.558      SLICE_X54Y71     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



