<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  UVM cheatsheet - TLM · Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="put port to imp  Link to heading   class A; uvm_blocking_put_port #(obj) m_port; task run_phase() m_port.put(pkt); endtask endclass class B; uvm_blocking_put_export #(obj, comp) m_imp; virtual task put(pkt p); endtask endclass a.m_port.connect(b.m_imp); get port/imp  Link to heading   class A; uvm_blocking_get_imp #(obj) m_imp; virtual task get(pkt p); endtask endclass class B; uvm_blocking_get_port #(obj, comp) m_port; task run_phase() m_port.get(pkt); endtask endclass b.m_port.connect(a.m_imp); Port to Port  Link to heading   m_subcompo.">
<meta name="keywords" content="">

<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content=""/>

<meta name="twitter:title" content="UVM cheatsheet - TLM"/>
<meta name="twitter:description" content="put port to imp  Link to heading   class A; uvm_blocking_put_port #(obj) m_port; task run_phase() m_port.put(pkt); endtask endclass class B; uvm_blocking_put_export #(obj, comp) m_imp; virtual task put(pkt p); endtask endclass a.m_port.connect(b.m_imp); get port/imp  Link to heading   class A; uvm_blocking_get_imp #(obj) m_imp; virtual task get(pkt p); endtask endclass class B; uvm_blocking_get_port #(obj, comp) m_port; task run_phase() m_port.get(pkt); endtask endclass b.m_port.connect(a.m_imp); Port to Port  Link to heading   m_subcompo."/>

<meta property="og:title" content="UVM cheatsheet - TLM" />
<meta property="og:description" content="put port to imp  Link to heading   class A; uvm_blocking_put_port #(obj) m_port; task run_phase() m_port.put(pkt); endtask endclass class B; uvm_blocking_put_export #(obj, comp) m_imp; virtual task put(pkt p); endtask endclass a.m_port.connect(b.m_imp); get port/imp  Link to heading   class A; uvm_blocking_get_imp #(obj) m_imp; virtual task get(pkt p); endtask endclass class B; uvm_blocking_get_port #(obj, comp) m_port; task run_phase() m_port.get(pkt); endtask endclass b.m_port.connect(a.m_imp); Port to Port  Link to heading   m_subcompo." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/2023/02/uvm-cheatsheet-tlm/" /><meta property="og:image" content=""/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-02-04T00:00:00+00:00" />
<meta property="article:modified_time" content="2023-02-04T00:00:00+00:00" /><meta property="og:site_name" content="Techiedeepdive" />





<link rel="canonical" href="/posts/2023/02/uvm-cheatsheet-tlm/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.577e3c5ead537873430da16f0964b754a120fd87c4e2203a00686e7c75b51378.css" integrity="sha256-V348Xq1TeHNDDaFvCWS3VKEg/YfE4iA6AGhufHW1E3g=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2023/02/uvm-cheatsheet-tlm/">
              UVM cheatsheet - TLM
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2023-02-04T00:00:00Z">
                February 4, 2023
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              One-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/uvm/">UVM</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <h1 id="put-port-to-imp">
  put port to imp
  <a class="heading-link" href="#put-port-to-imp">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">class A;
	uvm_blocking_put_port #(obj) m_port;

	<span style="color:#fff;font-weight:bold">task</span> run_phase()
		m_port.put(pkt);
	<span style="color:#fff;font-weight:bold">endtask</span>

endclass


class B;
	uvm_blocking_put_export #(obj, comp) m_imp;

	virtual <span style="color:#fff;font-weight:bold">task</span> put(pkt p);
	<span style="color:#fff;font-weight:bold">endtask</span>

endclass

a.m_port.connect(b.m_imp);
</code></pre></div><h1 id="get-portimp">
  get port/imp
  <a class="heading-link" href="#get-portimp">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">class A;
	uvm_blocking_get_imp #(obj) m_imp;

	virtual <span style="color:#fff;font-weight:bold">task</span> get(pkt p);
	<span style="color:#fff;font-weight:bold">endtask</span>

endclass

class B;
	uvm_blocking_get_port #(obj, comp) m_port;

	<span style="color:#fff;font-weight:bold">task</span> run_phase()
		m_port.get(pkt);
	<span style="color:#fff;font-weight:bold">endtask</span>

endclass

b.m_port.connect(a.m_imp);
</code></pre></div><h2 id="port-to-port">
  Port to Port
  <a class="heading-link" href="#port-to-port">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">m_subcompo.m_port.connect(this.m_port)
</code></pre></div><h2 id="imp-to-export">
  imp to export
  <a class="heading-link" href="#imp-to-export">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">m_export.connect(subcomp.m_imp)
</code></pre></div><h2 id="port-to-export">
  port to export
  <a class="heading-link" href="#port-to-export">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">subcom.m_port.connect(comp.m_export)
</code></pre></div><h1 id="tlm_fifo">
  tlm_fifo
  <a class="heading-link" href="#tlm_fifo">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">uvm_blocking_put_port #(pkt) m_put;
m_put(p);


uvm_blocking_get_port #(pkt) m_get;
m_get(p)

uvm_tlm_fifo #(pkt) m_tlm_fifo;

comp1.m_put.connect(m_tlm_fifo.put_export);
comp2.m_get.connect(m_tlm_fifo.get_export);
</code></pre></div><h1 id="uvm_analysis_port">
  uvm_analysis_port
  <a class="heading-link" href="#uvm_analysis_port">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">uvm_analysis_port #(pkt) ap;
ap.write(p)

in uvm_subscriber
  uvm_analysis_imp #(T, this_type) analysis_export;


class s extends uvm_subscriber #(pkt);
	virtual <span style="color:#fff;font-weight:bold">function</span> <span style="color:#fff;font-weight:bold">void</span> write(pkt p1);
	<span style="color:#fff;font-weight:bold">endfunction</span>

endclass

c1.ap.connect(c2.analysis_export)
</code></pre></div><h1 id="tlm-analysis-fifo">
  TLM analysis fifo
  <a class="heading-link" href="#tlm-analysis-fifo">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">
<span style="color:#007f7f">// declare fifo
</span><span style="color:#007f7f"></span> uvm_tlm_analysis_fifo #(transaction) analy_fifo;  

<span style="color:#007f7f">// on one side create ap
</span><span style="color:#007f7f"></span> uvm_analysis_port#(transaction) analysis_port; 

<span style="color:#007f7f">// connect fifo to ap
</span><span style="color:#007f7f"></span> analysis_port.connect(analy_fifo.analysis_export);

<span style="color:#007f7f">// write to port
</span><span style="color:#007f7f"></span>analysis_port.write(trans);

<span style="color:#007f7f">// get from fifo
</span><span style="color:#007f7f"></span>analy_fifo.get(trans);
</code></pre></div><h1 id="tlm-macros">
  TLM macros
  <a class="heading-link" href="#tlm-macros">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div class="highlight"><pre tabindex="0" style="color:#e5e5e5;background-color:#000;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">`uvm_put_imp_decl(_1)
`uvm_put_imp_decl(_2)

uvm_put_imp_2 #(pkt, my_put_compo#(pkt) ) put_imp2
uvm_put_imp_1 #(pkt, my_put_compo#(pkt) ) put_imp1

<span style="color:#fff;font-weight:bold">function</span> <span style="color:#fff;font-weight:bold">void</span> put_1(<span style="color:#fff;font-weight:bold">input</span> pkt t);
<span style="color:#fff;font-weight:bold">endfunction</span>
<span style="color:#fff;font-weight:bold">function</span> <span style="color:#fff;font-weight:bold">void</span> put_2(<span style="color:#fff;font-weight:bold">input</span> pkt t);
<span style="color:#fff;font-weight:bold">endfunction</span>


uvm_blocking_put_port #(pkt) put_port;
put_port.put(p);

compoS1.put_port.connect(compoR.put_imp1);
compoS2.put_port.connect(compoR.put_imp2);
</code></pre></div>
      </div>


      <footer>
        


        
        
        
        
        

        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    ©
    
    2024
    
    ·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    ·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.369d90111ae4409b4e51de5efd23a46b92663fcc82dc9a0efde7f70bffc3f949.js" integrity="sha256-Np2QERrkQJtOUd5e/SOka5JmP8yC3JoO/ef3C//D&#43;Uk="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
