// Copyright (c) 2015, Intel Corporation
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
// 
//     * Redistributions of source code must retain the above copyright notice,
//       this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of the copyright holder nor the names of its contributors
//       may be used to endorse or promote products derived from this software
//       without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// 
// @file
// This file is part of SeisSol.
// 
// @author Alexander Breuer (breuer AT mytum.de, http://www5.in.tum.de/wiki/index.php/Dipl.-Math._Alexander_Breuer)
// @author Alexander Heinecke (alexander.heinecke AT mytum.de, http://www5.in.tum.de/wiki/index.php/Alexander_Heinecke,_M.Sc.,_M.Sc._with_honors)
// 
// @date 2015-10-20 16:04:36.145560
// 
// @section LICENSE
// Copyright (c) 2012-2015, SeisSol Group
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
// 
// 1. Redistributions of source code must retain the above copyright notice,
//    this list of conditions and the following disclaimer.
// 
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution.
// 
// 3. Neither the name of the copyright holder nor the names of its
//    contributors may be used to endorse or promote products derived from this
//    software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
// 
// @section DESCRIPTION
// Remark: This file was generated.
#ifndef DGEMMKNCCPP
#define DGEMMKNCCPP

#if defined( __SSE3__) || defined(__MIC__)
#include <immintrin.h>
#endif

#include <cstddef>
#ifndef NDEBUG
extern long long libxsmm_num_total_flops;
#endif

void dgemm_m8_n9_k4_ldA56_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1792, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1728, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 576;
#endif
}

void dgemm_m8_n9_k4_ldA40_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1280, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1216, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 576;
#endif
}

void dgemm_m16_n9_k20_ldA16_ldB24_ldC16_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 128(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vprefetch0 256(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 192(%%rdi)\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 256(%%rsi)\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 320(%%rdi)\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 512(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 640(%%rsi)\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 512(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 576(%%rdi)\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1184(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1192(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1216(%%rsi)\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1200(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1024(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1208(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1024, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $16, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $512, %%rdi\n\t"
                       "subq $128, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $2496, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 5760;
#endif
}

void dgemm_m16_n9_k9_ldA16_ldB9_ldC16_beta1_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vmovapd 0(%%rdx), %%zmm23\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vmovapd 128(%%rdx), %%zmm24\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vmovapd 256(%%rdx), %%zmm25\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vmovapd 384(%%rdx), %%zmm26\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vmovapd 512(%%rdx), %%zmm27\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vmovapd 640(%%rdx), %%zmm28\n\t"
                       "vprefetch1 704(%%rdx)\n\t"
                       "vmovapd 768(%%rdx), %%zmm29\n\t"
                       "vprefetch1 832(%%rdx)\n\t"
                       "vmovapd 896(%%rdx), %%zmm30\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vmovapd 1024(%%rdx), %%zmm31\n\t"
                       "vprefetch1 1088(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 128(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vprefetch0 256(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 192(%%rdi)\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 320(%%rdi)\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 512(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 96(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 512(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 576(%%rdi)\n\t"
                       "vfmadd231pd 104(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 112(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 120(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1024(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1024(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1152(%%rdi)\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1088(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1152, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1088, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 2592;
#endif
}

void dgemm_m8_n9_k4_ldA16_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $512, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $448, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 576;
#endif
}

void dgemm_m8_n9_k4_ldA24_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $768, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $704, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 576;
#endif
}

void dgemm_m88_n9_k56_ldA88_ldB88_ldC88_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 704(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 1408(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 2112(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 2816(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 3520(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 4224(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 4928(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 5632(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 704(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 1408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2112(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3520(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4224(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 712(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 768(%%rsi)\n\t"
                       "vfmadd231pd 1416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2120(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3528(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4232(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 720(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1472(%%rsi)\n\t"
                       "vfmadd231pd 1424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2128(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3536(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4240(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5648(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 728(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2176(%%rsi)\n\t"
                       "vfmadd231pd 1432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2136(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3544(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4248(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5656(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 736(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2880(%%rsi)\n\t"
                       "vfmadd231pd 1440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2144(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3552(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4256(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4960(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5664(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 744(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3584(%%rsi)\n\t"
                       "vfmadd231pd 1448(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2152(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3560(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4264(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4968(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5672(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 752(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4288(%%rsi)\n\t"
                       "vfmadd231pd 1456(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2160(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3568(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4272(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4976(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 760(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4992(%%rsi)\n\t"
                       "vfmadd231pd 1464(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2168(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2872(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3576(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4280(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4984(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $56, %%r14\n\t"
                       "jl 1b\n\t"
                       "subq $448, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 704(%%rdx)\n\t"
                       "vmovapd %%zmm25, 1408(%%rdx)\n\t"
                       "vmovapd %%zmm26, 2112(%%rdx)\n\t"
                       "vmovapd %%zmm27, 2816(%%rdx)\n\t"
                       "vmovapd %%zmm28, 3520(%%rdx)\n\t"
                       "vmovapd %%zmm29, 4224(%%rdx)\n\t"
                       "vmovapd %%zmm30, 4928(%%rdx)\n\t"
                       "vmovapd %%zmm31, 5632(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $39360, %%rdi\n\t"
                       "cmpq $88, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 88704;
#endif
}

void dgemm_m24_n9_k10_ldA24_ldB24_ldC24_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1152(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1536(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 256(%%rsi)\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 576(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 640(%%rdi)\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 640(%%rsi)\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1184(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1152(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1192(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1152(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1216(%%rdi)\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1216(%%rsi)\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1200(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1536(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1208(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1536, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $384, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 192(%%rdx)\n\t"
                       "vmovapd %%zmm25, 384(%%rdx)\n\t"
                       "vmovapd %%zmm26, 576(%%rdx)\n\t"
                       "vmovapd %%zmm27, 768(%%rdx)\n\t"
                       "vmovapd %%zmm28, 960(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1152(%%rdx)\n\t"
                       "vmovapd %%zmm30, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1536(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1856, %%rdi\n\t"
                       "cmpq $24, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 4320;
#endif
}

void dgemm_m40_n9_k56_ldA88_ldB56_ldC40_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1280(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 1600(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1920(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 2560(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2688(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3136(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 512(%%rsi)\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2696(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3144(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2704(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3152(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2712(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3160(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1856(%%rsi)\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2720(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3168(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2728(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3176(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2752(%%rsi)\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2736(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3184(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3200(%%rsi)\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2744(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3192(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $56, %%r14\n\t"
                       "jl 1b\n\t"
                       "subq $448, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 320(%%rdx)\n\t"
                       "vmovapd %%zmm25, 640(%%rdx)\n\t"
                       "vmovapd %%zmm26, 960(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1280(%%rdx)\n\t"
                       "vmovapd %%zmm28, 1600(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm30, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm31, 2560(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $39360, %%rdi\n\t"
                       "cmpq $40, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 40320;
#endif
}

void dgemm_m8_n9_k9_ldA8_ldB9_ldC8_beta1_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vmovapd 0(%%rdx), %%zmm23\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vmovapd 64(%%rdx), %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vmovapd 128(%%rdx), %%zmm25\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vmovapd 192(%%rdx), %%zmm26\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vmovapd 256(%%rdx), %%zmm27\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vmovapd 320(%%rdx), %%zmm28\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vmovapd 384(%%rdx), %%zmm29\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vmovapd 448(%%rdx), %%zmm30\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 512(%%rdx), %%zmm31\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 64(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 64(%%rdi), %%zmm0\n\t"
                       "vprefetch0 128(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 128(%%rdi)\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 192(%%rdi)\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 256(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 96(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 320(%%rdi)\n\t"
                       "vfmadd231pd 104(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 112(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 120(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 512(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 512(%%rdi), %%zmm0\n\t"
                       "vprefetch0 576(%%rdi)\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 576(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $576, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $512, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1296;
#endif
}

void dgemm_m8_n9_k4_ldA88_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2816, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $2752, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 576;
#endif
}

void dgemm_m8_n9_k0_ldA8_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "addq $0, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $-64, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 0;
#endif
}

void dgemm_m8_n9_k1_ldA8_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $64, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $0, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 144;
#endif
}

void dgemm_m24_n9_k35_ldA56_ldB40_ldC24_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1152(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1536(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 384(%%rsi)\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1624(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1344(%%rsi)\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1632(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1664(%%rsi)\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3584, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $32, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1344, %%rdi\n\t"
                       "subq $256, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 192(%%rdx)\n\t"
                       "vmovapd %%zmm25, 384(%%rdx)\n\t"
                       "vmovapd %%zmm26, 576(%%rdx)\n\t"
                       "vmovapd %%zmm27, 768(%%rdx)\n\t"
                       "vmovapd %%zmm28, 960(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1152(%%rdx)\n\t"
                       "vmovapd %%zmm30, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1536(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $15616, %%rdi\n\t"
                       "cmpq $24, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 15120;
#endif
}

void dgemm_m24_n9_k20_ldA24_ldB24_ldC24_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1152(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1536(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 256(%%rsi)\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 576(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 640(%%rdi)\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 640(%%rsi)\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1184(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1152(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1192(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1152(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1216(%%rdi)\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1216(%%rsi)\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1200(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1536(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1208(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1536, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $16, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $768, %%rdi\n\t"
                       "subq $128, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 192(%%rdx)\n\t"
                       "vmovapd %%zmm25, 384(%%rdx)\n\t"
                       "vmovapd %%zmm26, 576(%%rdx)\n\t"
                       "vmovapd %%zmm27, 768(%%rdx)\n\t"
                       "vmovapd %%zmm28, 960(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1152(%%rdx)\n\t"
                       "vmovapd %%zmm30, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1536(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $3776, %%rdi\n\t"
                       "cmpq $24, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 8640;
#endif
}

void dgemm_m16_n9_k20_ldA40_ldB24_ldC16_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 256(%%rsi)\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1280(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 640(%%rsi)\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1280(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1600(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1344(%%rdi)\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1184(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1600(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1664(%%rdi)\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1192(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1216(%%rsi)\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1200(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2560(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1208(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2560, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $16, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1280, %%rdi\n\t"
                       "subq $128, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $6336, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 5760;
#endif
}

void dgemm_m56_n9_k9_ldA56_ldB9_ldC56_beta1_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vmovapd 0(%%rdx), %%zmm23\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vmovapd 448(%%rdx), %%zmm24\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 896(%%rdx), %%zmm25\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vmovapd 1344(%%rdx), %%zmm26\n\t"
                       "vprefetch1 1408(%%rdx)\n\t"
                       "vmovapd 1792(%%rdx), %%zmm27\n\t"
                       "vprefetch1 1856(%%rdx)\n\t"
                       "vmovapd 2240(%%rdx), %%zmm28\n\t"
                       "vprefetch1 2304(%%rdx)\n\t"
                       "vmovapd 2688(%%rdx), %%zmm29\n\t"
                       "vprefetch1 2752(%%rdx)\n\t"
                       "vmovapd 3136(%%rdx), %%zmm30\n\t"
                       "vprefetch1 3200(%%rdx)\n\t"
                       "vmovapd 3584(%%rdx), %%zmm31\n\t"
                       "vprefetch1 3648(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 96(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 104(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 112(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 120(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3584(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4032(%%rdi)\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3648(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $4032, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 448(%%rdx)\n\t"
                       "vmovapd %%zmm25, 896(%%rdx)\n\t"
                       "vmovapd %%zmm26, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1792(%%rdx)\n\t"
                       "vmovapd %%zmm28, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm29, 2688(%%rdx)\n\t"
                       "vmovapd %%zmm30, 3136(%%rdx)\n\t"
                       "vmovapd %%zmm31, 3584(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $3968, %%rdi\n\t"
                       "cmpq $56, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 9072;
#endif
}

void dgemm_m24_n9_k35_ldA88_ldB40_ldC24_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1152(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1536(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 384(%%rsi)\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1624(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1344(%%rsi)\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1632(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1664(%%rsi)\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $32, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2112, %%rdi\n\t"
                       "subq $256, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 192(%%rdx)\n\t"
                       "vmovapd %%zmm25, 384(%%rdx)\n\t"
                       "vmovapd %%zmm26, 576(%%rdx)\n\t"
                       "vmovapd %%zmm27, 768(%%rdx)\n\t"
                       "vmovapd %%zmm28, 960(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1152(%%rdx)\n\t"
                       "vmovapd %%zmm30, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1536(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $24576, %%rdi\n\t"
                       "cmpq $24, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 15120;
#endif
}

void dgemm_m8_n9_k10_ldA56_ldB16_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 192(%%rsi)\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 320(%%rsi)\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 576(%%rsi)\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1056(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1064(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1072(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1080(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3584, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $896, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $4416, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1440;
#endif
}

void dgemm_m40_n9_k20_ldA40_ldB40_ldC40_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1280(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 1600(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1920(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 2560(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 384(%%rsi)\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1280(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1624(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1280(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1600(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1344(%%rdi)\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1344(%%rsi)\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1632(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1600(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1664(%%rdi)\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1664(%%rsi)\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2560(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2560, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $16, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1624(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1280, %%rdi\n\t"
                       "subq $128, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 320(%%rdx)\n\t"
                       "vmovapd %%zmm25, 640(%%rdx)\n\t"
                       "vmovapd %%zmm26, 960(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1280(%%rdx)\n\t"
                       "vmovapd %%zmm28, 1600(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm30, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm31, 2560(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $6336, %%rdi\n\t"
                       "cmpq $40, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 14400;
#endif
}

void dgemm_m24_n9_k35_ldA40_ldB40_ldC24_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1152(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1536(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 384(%%rsi)\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1280(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1624(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1280(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1600(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1344(%%rdi)\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1344(%%rsi)\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1632(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1600(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1664(%%rdi)\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1664(%%rsi)\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2560(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2560, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $32, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $960, %%rdi\n\t"
                       "subq $256, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 192(%%rdx)\n\t"
                       "vmovapd %%zmm25, 384(%%rdx)\n\t"
                       "vmovapd %%zmm26, 576(%%rdx)\n\t"
                       "vmovapd %%zmm27, 768(%%rdx)\n\t"
                       "vmovapd %%zmm28, 960(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1152(%%rdx)\n\t"
                       "vmovapd %%zmm30, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1536(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $11136, %%rdi\n\t"
                       "cmpq $24, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 15120;
#endif
}

void dgemm_m120_n9_k9_ldA120_ldB9_ldC120_beta1_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vmovapd 0(%%rdx), %%zmm23\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vmovapd 960(%%rdx), %%zmm24\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "vmovapd 1920(%%rdx), %%zmm25\n\t"
                       "vprefetch1 1984(%%rdx)\n\t"
                       "vmovapd 2880(%%rdx), %%zmm26\n\t"
                       "vprefetch1 2944(%%rdx)\n\t"
                       "vmovapd 3840(%%rdx), %%zmm27\n\t"
                       "vprefetch1 3904(%%rdx)\n\t"
                       "vmovapd 4800(%%rdx), %%zmm28\n\t"
                       "vprefetch1 4864(%%rdx)\n\t"
                       "vmovapd 5760(%%rdx), %%zmm29\n\t"
                       "vprefetch1 5824(%%rdx)\n\t"
                       "vmovapd 6720(%%rdx), %%zmm30\n\t"
                       "vprefetch1 6784(%%rdx)\n\t"
                       "vmovapd 7680(%%rdx), %%zmm31\n\t"
                       "vprefetch1 7744(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2880(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2880(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3840(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2944(%%rdi)\n\t"
                       "vfmadd231pd 96(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3840(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4800(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3904(%%rdi)\n\t"
                       "vfmadd231pd 104(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4800(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5760(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4864(%%rdi)\n\t"
                       "vfmadd231pd 112(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 5760(%%rdi), %%zmm0\n\t"
                       "vprefetch0 6720(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 5824(%%rdi)\n\t"
                       "vfmadd231pd 120(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 6720(%%rdi), %%zmm0\n\t"
                       "vprefetch0 7680(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 6784(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 7680(%%rdi), %%zmm0\n\t"
                       "vprefetch0 8640(%%rdi)\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 7744(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $8640, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 960(%%rdx)\n\t"
                       "vmovapd %%zmm25, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm26, 2880(%%rdx)\n\t"
                       "vmovapd %%zmm27, 3840(%%rdx)\n\t"
                       "vmovapd %%zmm28, 4800(%%rdx)\n\t"
                       "vmovapd %%zmm29, 5760(%%rdx)\n\t"
                       "vmovapd %%zmm30, 6720(%%rdx)\n\t"
                       "vmovapd %%zmm31, 7680(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $8576, %%rdi\n\t"
                       "cmpq $120, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 19440;
#endif
}

void dgemm_m88_n9_k84_ldA88_ldB88_ldC88_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 704(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 1408(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 2112(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 2816(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 3520(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 4224(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 4928(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 5632(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 704(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 1408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2112(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3520(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4224(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 712(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 768(%%rsi)\n\t"
                       "vfmadd231pd 1416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2120(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3528(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4232(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 720(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1472(%%rsi)\n\t"
                       "vfmadd231pd 1424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2128(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3536(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4240(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5648(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 728(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2176(%%rsi)\n\t"
                       "vfmadd231pd 1432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2136(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3544(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4248(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5656(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 736(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2880(%%rsi)\n\t"
                       "vfmadd231pd 1440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2144(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3552(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4256(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4960(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5664(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 744(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3584(%%rsi)\n\t"
                       "vfmadd231pd 1448(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2152(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3560(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4264(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4968(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5672(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 752(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4288(%%rsi)\n\t"
                       "vfmadd231pd 1456(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2160(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3568(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4272(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4976(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 760(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4992(%%rsi)\n\t"
                       "vfmadd231pd 1464(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2168(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2872(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3576(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4280(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4984(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $80, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 704(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2112(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3520(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4224(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 712(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2120(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3528(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4232(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 720(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2128(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3536(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4240(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5648(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 728(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2136(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3544(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4248(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5656(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2816, %%rdi\n\t"
                       "subq $640, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 704(%%rdx)\n\t"
                       "vmovapd %%zmm25, 1408(%%rdx)\n\t"
                       "vmovapd %%zmm26, 2112(%%rdx)\n\t"
                       "vmovapd %%zmm27, 2816(%%rdx)\n\t"
                       "vmovapd %%zmm28, 3520(%%rdx)\n\t"
                       "vmovapd %%zmm29, 4224(%%rdx)\n\t"
                       "vmovapd %%zmm30, 4928(%%rdx)\n\t"
                       "vmovapd %%zmm31, 5632(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $59072, %%rdi\n\t"
                       "cmpq $88, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 133056;
#endif
}

void dgemm_m8_n9_k10_ldA16_ldB16_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 128(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vprefetch0 256(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 192(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 192(%%rsi)\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 320(%%rdi)\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 320(%%rsi)\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 512(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 512(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 576(%%rdi)\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 576(%%rsi)\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1056(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1064(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1072(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1024(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1080(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1024, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $256, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1216, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1440;
#endif
}

void dgemm_m8_n9_k10_ldA8_ldB16_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 64(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 64(%%rdi), %%zmm0\n\t"
                       "vprefetch0 128(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 128(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 192(%%rsi)\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 192(%%rdi)\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 320(%%rsi)\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 256(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 320(%%rdi)\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 576(%%rsi)\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1056(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1064(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1072(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 512(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1080(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $512, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 64(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $128, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $576, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1440;
#endif
}

void dgemm_m120_n9_k120_ldA120_ldB120_ldC120_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 1920(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 2880(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 3840(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 4800(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 5760(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 6720(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 7680(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2880(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4800(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5760(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6720(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2888(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4808(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6728(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2880(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2896(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4816(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6736(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7696(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2880(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3840(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2944(%%rdi)\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2944(%%rsi)\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2904(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4824(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6744(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7704(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3840(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4800(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3904(%%rdi)\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3904(%%rsi)\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2912(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3872(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4832(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6752(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7712(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4800(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5760(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4864(%%rdi)\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4864(%%rsi)\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2920(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3880(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4840(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6760(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7720(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 5760(%%rdi), %%zmm0\n\t"
                       "vprefetch0 6720(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 5824(%%rdi)\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 5824(%%rsi)\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2928(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3888(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4848(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6768(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7728(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 6720(%%rdi), %%zmm0\n\t"
                       "vprefetch0 7680(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 6784(%%rdi)\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 6784(%%rsi)\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2936(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3896(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4856(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6776(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7736(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $7680, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $120, %%r14\n\t"
                       "jl 1b\n\t"
                       "subq $960, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 960(%%rdx)\n\t"
                       "vmovapd %%zmm25, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm26, 2880(%%rdx)\n\t"
                       "vmovapd %%zmm27, 3840(%%rdx)\n\t"
                       "vmovapd %%zmm28, 4800(%%rdx)\n\t"
                       "vmovapd %%zmm29, 5760(%%rdx)\n\t"
                       "vmovapd %%zmm30, 6720(%%rdx)\n\t"
                       "vmovapd %%zmm31, 7680(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $115136, %%rdi\n\t"
                       "cmpq $120, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 259200;
#endif
}

void dgemm_m40_n9_k56_ldA40_ldB56_ldC40_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1280(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 1600(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1920(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 2560(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2688(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3136(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 512(%%rsi)\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2696(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3144(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2704(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3152(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1280(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2712(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3160(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1280(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1600(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1344(%%rdi)\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1856(%%rsi)\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2720(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3168(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1600(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1664(%%rdi)\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2728(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3176(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2752(%%rsi)\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2736(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3184(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2560(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3200(%%rsi)\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2744(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3192(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2560, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $56, %%r14\n\t"
                       "jl 1b\n\t"
                       "subq $448, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 320(%%rdx)\n\t"
                       "vmovapd %%zmm25, 640(%%rdx)\n\t"
                       "vmovapd %%zmm26, 960(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1280(%%rdx)\n\t"
                       "vmovapd %%zmm28, 1600(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm30, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm31, 2560(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $17856, %%rdi\n\t"
                       "cmpq $40, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 40320;
#endif
}

void dgemm_m56_n9_k35_ldA56_ldB56_ldC56_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1792(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 2688(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 3136(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 3584(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2688(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3136(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 512(%%rsi)\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2696(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3144(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2704(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3152(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2712(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3160(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1856(%%rsi)\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2720(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3168(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2728(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3176(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2752(%%rsi)\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2736(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3184(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3200(%%rsi)\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2744(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3192(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3584, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $32, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2688(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3136(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2696(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3144(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2704(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3152(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1344, %%rdi\n\t"
                       "subq $256, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 448(%%rdx)\n\t"
                       "vmovapd %%zmm25, 896(%%rdx)\n\t"
                       "vmovapd %%zmm26, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1792(%%rdx)\n\t"
                       "vmovapd %%zmm28, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm29, 2688(%%rdx)\n\t"
                       "vmovapd %%zmm30, 3136(%%rdx)\n\t"
                       "vmovapd %%zmm31, 3584(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $15616, %%rdi\n\t"
                       "cmpq $56, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 35280;
#endif
}

void dgemm_m16_n9_k20_ldA56_ldB24_ldC16_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 256(%%rsi)\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 640(%%rsi)\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1184(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1192(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1216(%%rsi)\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1200(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1208(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3584, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $16, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1792, %%rdi\n\t"
                       "subq $128, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $8896, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 5760;
#endif
}

void dgemm_m16_n9_k20_ldA24_ldB24_ldC16_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 256(%%rsi)\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 576(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 640(%%rdi)\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 640(%%rsi)\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1184(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1152(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1192(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1152(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1216(%%rdi)\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1216(%%rsi)\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1200(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1536(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1208(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1536, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $16, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $768, %%rdi\n\t"
                       "subq $128, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $3776, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 5760;
#endif
}

void dgemm_m120_n9_k84_ldA120_ldB120_ldC120_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 1920(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 2880(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 3840(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 4800(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 5760(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 6720(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 7680(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2880(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4800(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5760(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6720(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2888(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4808(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6728(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2880(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2896(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4816(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6736(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7696(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2880(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3840(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2944(%%rdi)\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2944(%%rsi)\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2904(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4824(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6744(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7704(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3840(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4800(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3904(%%rdi)\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3904(%%rsi)\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2912(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3872(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4832(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6752(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7712(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4800(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5760(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4864(%%rdi)\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4864(%%rsi)\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2920(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3880(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4840(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6760(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7720(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 5760(%%rdi), %%zmm0\n\t"
                       "vprefetch0 6720(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 5824(%%rdi)\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 5824(%%rsi)\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2928(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3888(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4848(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6768(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7728(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 6720(%%rdi), %%zmm0\n\t"
                       "vprefetch0 7680(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 6784(%%rdi)\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 6784(%%rsi)\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2936(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3896(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4856(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6776(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7736(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $7680, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $80, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2880(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4800(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5760(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6720(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2888(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4808(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6728(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2896(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4816(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6736(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7696(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2880(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2904(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4824(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6744(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7704(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3840, %%rdi\n\t"
                       "subq $640, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 960(%%rdx)\n\t"
                       "vmovapd %%zmm25, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm26, 2880(%%rdx)\n\t"
                       "vmovapd %%zmm27, 3840(%%rdx)\n\t"
                       "vmovapd %%zmm28, 4800(%%rdx)\n\t"
                       "vmovapd %%zmm29, 5760(%%rdx)\n\t"
                       "vmovapd %%zmm30, 6720(%%rdx)\n\t"
                       "vmovapd %%zmm31, 7680(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $80576, %%rdi\n\t"
                       "cmpq $120, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 181440;
#endif
}

void dgemm_m16_n9_k20_ldA88_ldB24_ldC16_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 256(%%rsi)\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 640(%%rsi)\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1184(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1192(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1216(%%rsi)\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1200(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1208(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $16, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1152(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1160(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1544(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1168(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1552(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1176(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2816, %%rdi\n\t"
                       "subq $128, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $14016, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 5760;
#endif
}

void dgemm_m16_n9_k4_ldA16_ldB16_ldC16_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $512, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $448, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1152;
#endif
}

void dgemm_m40_n9_k9_ldA40_ldB9_ldC40_beta1_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vmovapd 0(%%rdx), %%zmm23\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vmovapd 320(%%rdx), %%zmm24\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vmovapd 640(%%rdx), %%zmm25\n\t"
                       "vprefetch1 704(%%rdx)\n\t"
                       "vmovapd 960(%%rdx), %%zmm26\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "vmovapd 1280(%%rdx), %%zmm27\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vmovapd 1600(%%rdx), %%zmm28\n\t"
                       "vprefetch1 1664(%%rdx)\n\t"
                       "vmovapd 1920(%%rdx), %%zmm29\n\t"
                       "vprefetch1 1984(%%rdx)\n\t"
                       "vmovapd 2240(%%rdx), %%zmm30\n\t"
                       "vprefetch1 2304(%%rdx)\n\t"
                       "vmovapd 2560(%%rdx), %%zmm31\n\t"
                       "vprefetch1 2624(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1280(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 96(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1280(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1600(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1344(%%rdi)\n\t"
                       "vfmadd231pd 104(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1600(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1664(%%rdi)\n\t"
                       "vfmadd231pd 112(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 120(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2560(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2560(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2880(%%rdi)\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2624(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2880, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 320(%%rdx)\n\t"
                       "vmovapd %%zmm25, 640(%%rdx)\n\t"
                       "vmovapd %%zmm26, 960(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1280(%%rdx)\n\t"
                       "vmovapd %%zmm28, 1600(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm30, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm31, 2560(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $2816, %%rdi\n\t"
                       "cmpq $40, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 6480;
#endif
}

void dgemm_m88_n9_k120_ldA88_ldB120_ldC88_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 704(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 1408(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 2112(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 2816(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 3520(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 4224(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 4928(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 5632(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2880(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4800(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5760(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6720(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2888(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4808(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6728(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2896(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4816(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6736(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7696(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2944(%%rsi)\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2904(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4824(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6744(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7704(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3904(%%rsi)\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2912(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3872(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4832(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6752(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7712(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4864(%%rsi)\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2920(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3880(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4840(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6760(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7720(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 5824(%%rsi)\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2928(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3888(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4848(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6768(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7728(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 6784(%%rsi)\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2936(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 3896(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 4856(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 5816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 6776(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 7736(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $120, %%r14\n\t"
                       "jl 1b\n\t"
                       "subq $960, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 704(%%rdx)\n\t"
                       "vmovapd %%zmm25, 1408(%%rdx)\n\t"
                       "vmovapd %%zmm26, 2112(%%rdx)\n\t"
                       "vmovapd %%zmm27, 2816(%%rdx)\n\t"
                       "vmovapd %%zmm28, 3520(%%rdx)\n\t"
                       "vmovapd %%zmm29, 4224(%%rdx)\n\t"
                       "vmovapd %%zmm30, 4928(%%rdx)\n\t"
                       "vmovapd %%zmm31, 5632(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $84416, %%rdi\n\t"
                       "cmpq $88, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 190080;
#endif
}

void dgemm_m40_n9_k35_ldA40_ldB40_ldC40_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1280(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 1600(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1920(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 2560(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 384(%%rsi)\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1280(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1624(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1280(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1600(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1344(%%rdi)\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1344(%%rsi)\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1632(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1600(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1664(%%rdi)\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1664(%%rsi)\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2560(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2560, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $32, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $960, %%rdi\n\t"
                       "subq $256, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 320(%%rdx)\n\t"
                       "vmovapd %%zmm25, 640(%%rdx)\n\t"
                       "vmovapd %%zmm26, 960(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1280(%%rdx)\n\t"
                       "vmovapd %%zmm28, 1600(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm30, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm31, 2560(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $11136, %%rdi\n\t"
                       "cmpq $40, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 25200;
#endif
}

void dgemm_m8_n9_k4_ldA8_ldB8_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 64(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $256, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $192, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 576;
#endif
}

void dgemm_m40_n9_k56_ldA56_ldB56_ldC40_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1280(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 1600(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1920(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 2560(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2688(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3136(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 512(%%rsi)\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2696(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3144(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2704(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3152(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2712(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3160(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1856(%%rsi)\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2720(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3168(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2728(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3176(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2752(%%rsi)\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2736(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3184(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3200(%%rsi)\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2744(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3192(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3584, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $56, %%r14\n\t"
                       "jl 1b\n\t"
                       "subq $448, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 320(%%rdx)\n\t"
                       "vmovapd %%zmm25, 640(%%rdx)\n\t"
                       "vmovapd %%zmm26, 960(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1280(%%rdx)\n\t"
                       "vmovapd %%zmm28, 1600(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1920(%%rdx)\n\t"
                       "vmovapd %%zmm30, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm31, 2560(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $25024, %%rdi\n\t"
                       "cmpq $40, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 40320;
#endif
}

void dgemm_m56_n9_k56_ldA56_ldB56_ldC56_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1792(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 2688(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 3136(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 3584(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1344(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1792(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2688(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3136(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 512(%%rsi)\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1352(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1800(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2696(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3144(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1360(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1808(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2704(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3152(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1408(%%rsi)\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1368(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2712(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3160(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1856(%%rsi)\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1376(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2720(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3168(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2728(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3176(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2752(%%rsi)\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2736(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3184(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3200(%%rsi)\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 2744(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 3192(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 3640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3584, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $56, %%r14\n\t"
                       "jl 1b\n\t"
                       "subq $448, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 448(%%rdx)\n\t"
                       "vmovapd %%zmm25, 896(%%rdx)\n\t"
                       "vmovapd %%zmm26, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1792(%%rdx)\n\t"
                       "vmovapd %%zmm28, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm29, 2688(%%rdx)\n\t"
                       "vmovapd %%zmm30, 3136(%%rdx)\n\t"
                       "vmovapd %%zmm31, 3584(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $25024, %%rdi\n\t"
                       "cmpq $56, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 56448;
#endif
}

void dgemm_m16_n9_k10_ldA16_ldB16_ldC16_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 128(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vprefetch0 256(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 192(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 192(%%rsi)\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 256(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 320(%%rdi)\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 320(%%rsi)\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 512(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 512(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 576(%%rdi)\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 576(%%rsi)\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1056(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1064(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1072(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1024(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1080(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1024, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 128(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $256, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 128(%%rdx)\n\t"
                       "vmovapd %%zmm25, 256(%%rdx)\n\t"
                       "vmovapd %%zmm26, 384(%%rdx)\n\t"
                       "vmovapd %%zmm27, 512(%%rdx)\n\t"
                       "vmovapd %%zmm28, 640(%%rdx)\n\t"
                       "vmovapd %%zmm29, 768(%%rdx)\n\t"
                       "vmovapd %%zmm30, 896(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1024(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1216, %%rdi\n\t"
                       "cmpq $16, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 2880;
#endif
}

void dgemm_m8_n9_k10_ldA88_ldB16_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 192(%%rsi)\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 320(%%rsi)\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 576(%%rsi)\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1056(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1064(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1072(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1080(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1408, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $6976, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1440;
#endif
}

void dgemm_m56_n9_k84_ldA88_ldB88_ldC56_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1792(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 2688(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 3136(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 3584(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 704(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 1408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2112(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3520(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4224(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 712(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 768(%%rsi)\n\t"
                       "vfmadd231pd 1416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2120(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3528(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4232(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 720(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1472(%%rsi)\n\t"
                       "vfmadd231pd 1424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2128(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3536(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4240(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5648(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 728(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2176(%%rsi)\n\t"
                       "vfmadd231pd 1432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2136(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3544(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4248(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5656(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 736(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2880(%%rsi)\n\t"
                       "vfmadd231pd 1440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2144(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3552(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4256(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4960(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5664(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 744(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3584(%%rsi)\n\t"
                       "vfmadd231pd 1448(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2152(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3560(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4264(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4968(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5672(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 752(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4288(%%rsi)\n\t"
                       "vfmadd231pd 1456(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2160(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3568(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4272(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4976(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 760(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4992(%%rsi)\n\t"
                       "vfmadd231pd 1464(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2168(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2872(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3576(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4280(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4984(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $5632, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $80, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 704(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2112(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3520(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4224(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 712(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2120(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3528(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4232(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 720(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2128(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3536(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4240(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5648(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 728(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2136(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3544(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4248(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5656(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2816, %%rdi\n\t"
                       "subq $640, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 448(%%rdx)\n\t"
                       "vmovapd %%zmm25, 896(%%rdx)\n\t"
                       "vmovapd %%zmm26, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1792(%%rdx)\n\t"
                       "vmovapd %%zmm28, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm29, 2688(%%rdx)\n\t"
                       "vmovapd %%zmm30, 3136(%%rdx)\n\t"
                       "vmovapd %%zmm31, 3584(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $59072, %%rdi\n\t"
                       "cmpq $56, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 84672;
#endif
}

void dgemm_m24_n9_k9_ldA24_ldB9_ldC24_beta1_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vmovapd 0(%%rdx), %%zmm23\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vmovapd 192(%%rdx), %%zmm24\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vmovapd 384(%%rdx), %%zmm25\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vmovapd 576(%%rdx), %%zmm26\n\t"
                       "vprefetch1 640(%%rdx)\n\t"
                       "vmovapd 768(%%rdx), %%zmm27\n\t"
                       "vprefetch1 832(%%rdx)\n\t"
                       "vmovapd 960(%%rdx), %%zmm28\n\t"
                       "vprefetch1 1024(%%rdx)\n\t"
                       "vmovapd 1152(%%rdx), %%zmm29\n\t"
                       "vprefetch1 1216(%%rdx)\n\t"
                       "vmovapd 1344(%%rdx), %%zmm30\n\t"
                       "vprefetch1 1408(%%rdx)\n\t"
                       "vmovapd 1536(%%rdx), %%zmm31\n\t"
                       "vprefetch1 1600(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 576(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 640(%%rdi)\n\t"
                       "vfmadd231pd 96(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 104(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1152(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 112(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1152(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1216(%%rdi)\n\t"
                       "vfmadd231pd 120(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1536(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1536(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1728(%%rdi)\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1600(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1728, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 192(%%rdx)\n\t"
                       "vmovapd %%zmm25, 384(%%rdx)\n\t"
                       "vmovapd %%zmm26, 576(%%rdx)\n\t"
                       "vmovapd %%zmm27, 768(%%rdx)\n\t"
                       "vmovapd %%zmm28, 960(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1152(%%rdx)\n\t"
                       "vmovapd %%zmm30, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1536(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1664, %%rdi\n\t"
                       "cmpq $24, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 3888;
#endif
}

void dgemm_m56_n9_k84_ldA56_ldB88_ldC56_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 896(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 1792(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 2240(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 2688(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 3136(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 3584(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 448(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 704(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 1408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2112(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3520(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4224(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vprefetch0 896(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 512(%%rdi)\n\t"
                       "vfmadd231pd 712(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 768(%%rsi)\n\t"
                       "vfmadd231pd 1416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2120(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3528(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4232(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 960(%%rdi)\n\t"
                       "vfmadd231pd 720(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1472(%%rsi)\n\t"
                       "vfmadd231pd 1424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2128(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3536(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4240(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5648(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1792(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 728(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2176(%%rsi)\n\t"
                       "vfmadd231pd 1432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2136(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3544(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4248(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5656(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1792(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1856(%%rdi)\n\t"
                       "vfmadd231pd 736(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2880(%%rsi)\n\t"
                       "vfmadd231pd 1440(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2144(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2848(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3552(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4256(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4960(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5664(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2688(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 744(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 3584(%%rsi)\n\t"
                       "vfmadd231pd 1448(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2152(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2856(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3560(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4264(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4968(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5672(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2688(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3136(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2752(%%rdi)\n\t"
                       "vfmadd231pd 752(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4288(%%rsi)\n\t"
                       "vfmadd231pd 1456(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2160(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2864(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3568(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4272(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4976(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5680(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3136(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3584(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3200(%%rdi)\n\t"
                       "vfmadd231pd 760(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 4992(%%rsi)\n\t"
                       "vfmadd231pd 1464(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2168(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2872(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3576(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4280(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4984(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5688(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $3584, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $80, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 704(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1408(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2112(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2816(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3520(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4224(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 448(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 712(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1416(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2120(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2824(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3528(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4232(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 896(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 720(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1424(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2128(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2832(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3536(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4240(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5648(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 728(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 1432(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 2136(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 2840(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 3544(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 4248(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 4952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 5656(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1792, %%rdi\n\t"
                       "subq $640, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 448(%%rdx)\n\t"
                       "vmovapd %%zmm25, 896(%%rdx)\n\t"
                       "vmovapd %%zmm26, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm27, 1792(%%rdx)\n\t"
                       "vmovapd %%zmm28, 2240(%%rdx)\n\t"
                       "vmovapd %%zmm29, 2688(%%rdx)\n\t"
                       "vmovapd %%zmm30, 3136(%%rdx)\n\t"
                       "vmovapd %%zmm31, 3584(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $37568, %%rdi\n\t"
                       "cmpq $56, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 84672;
#endif
}

void dgemm_m88_n9_k9_ldA88_ldB9_ldC88_beta1_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vmovapd 0(%%rdx), %%zmm23\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vmovapd 704(%%rdx), %%zmm24\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vmovapd 1408(%%rdx), %%zmm25\n\t"
                       "vprefetch1 1472(%%rdx)\n\t"
                       "vmovapd 2112(%%rdx), %%zmm26\n\t"
                       "vprefetch1 2176(%%rdx)\n\t"
                       "vmovapd 2816(%%rdx), %%zmm27\n\t"
                       "vprefetch1 2880(%%rdx)\n\t"
                       "vmovapd 3520(%%rdx), %%zmm28\n\t"
                       "vprefetch1 3584(%%rdx)\n\t"
                       "vmovapd 4224(%%rdx), %%zmm29\n\t"
                       "vprefetch1 4288(%%rdx)\n\t"
                       "vmovapd 4928(%%rdx), %%zmm30\n\t"
                       "vprefetch1 4992(%%rdx)\n\t"
                       "vmovapd 5632(%%rdx), %%zmm31\n\t"
                       "vprefetch1 5696(%%rdx)\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 704(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 72(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 216(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 504(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 704(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1408(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 768(%%rdi)\n\t"
                       "vfmadd231pd 80(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 224(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1408(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2112(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1472(%%rdi)\n\t"
                       "vfmadd231pd 88(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 232(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 448(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2112(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2816(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2176(%%rdi)\n\t"
                       "vfmadd231pd 96(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 240(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 456(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2816(%%rdi), %%zmm0\n\t"
                       "vprefetch0 3520(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2880(%%rdi)\n\t"
                       "vfmadd231pd 104(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 248(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 464(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 3520(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4224(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 3584(%%rdi)\n\t"
                       "vfmadd231pd 112(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 472(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4224(%%rdi), %%zmm0\n\t"
                       "vprefetch0 4928(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4288(%%rdi)\n\t"
                       "vfmadd231pd 120(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 192(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 480(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 624(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 4928(%%rdi), %%zmm0\n\t"
                       "vprefetch0 5632(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 4992(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 200(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 488(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 632(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 5632(%%rdi), %%zmm0\n\t"
                       "vprefetch0 6336(%%rdi)\n\t"
                       "vfmadd231pd 64(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 5696(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 208(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 496(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $6336, %%rdi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 704(%%rdx)\n\t"
                       "vmovapd %%zmm25, 1408(%%rdx)\n\t"
                       "vmovapd %%zmm26, 2112(%%rdx)\n\t"
                       "vmovapd %%zmm27, 2816(%%rdx)\n\t"
                       "vmovapd %%zmm28, 3520(%%rdx)\n\t"
                       "vmovapd %%zmm29, 4224(%%rdx)\n\t"
                       "vmovapd %%zmm30, 4928(%%rdx)\n\t"
                       "vmovapd %%zmm31, 5632(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $6272, %%rdi\n\t"
                       "cmpq $88, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 14256;
#endif
}

void dgemm_m24_n9_k35_ldA24_ldB40_ldC24_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 576(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 768(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 960(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 1152(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 1344(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 1536(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 384(%%rsi)\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 576(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 640(%%rdi)\n\t"
                       "vfmadd231pd 344(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1024(%%rsi)\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 984(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1304(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1624(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1944(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2264(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2584(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 352(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1344(%%rsi)\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 992(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1312(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1632(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1952(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2272(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2592(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1152(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 360(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1664(%%rsi)\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1000(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1320(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1960(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2280(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2600(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1152(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1216(%%rdi)\n\t"
                       "vfmadd231pd 368(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 1984(%%rsi)\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1008(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1328(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1968(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2288(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2608(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1536(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 376(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 2304(%%rsi)\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 1016(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1336(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1976(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2296(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2616(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1536, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $32, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 320(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 960(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1280(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1600(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1920(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2240(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2560(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 328(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 968(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1288(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1608(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1928(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2248(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2568(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 336(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 976(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 1296(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 1616(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 1936(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 2256(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 2576(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $576, %%rdi\n\t"
                       "subq $256, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 192(%%rdx)\n\t"
                       "vmovapd %%zmm25, 384(%%rdx)\n\t"
                       "vmovapd %%zmm26, 576(%%rdx)\n\t"
                       "vmovapd %%zmm27, 768(%%rdx)\n\t"
                       "vmovapd %%zmm28, 960(%%rdx)\n\t"
                       "vmovapd %%zmm29, 1152(%%rdx)\n\t"
                       "vmovapd %%zmm30, 1344(%%rdx)\n\t"
                       "vmovapd %%zmm31, 1536(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $6656, %%rdi\n\t"
                       "cmpq $24, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 15120;
#endif
}

void dgemm_m8_n9_k10_ldA40_ldB16_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 320(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vprefetch0 640(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 384(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 192(%%rsi)\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 640(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 704(%%rdi)\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 320(%%rsi)\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1280(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1280(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1600(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1344(%%rdi)\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 576(%%rsi)\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1056(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1600(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1920(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1664(%%rdi)\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1064(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1920(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2240(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1984(%%rdi)\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1072(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 2240(%%rdi), %%zmm0\n\t"
                       "vprefetch0 2560(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 2304(%%rdi)\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1080(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $2560, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 320(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $640, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $3136, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1440;
#endif
}

void dgemm_m8_n9_k10_ldA24_ldB16_ldC8_beta0_pfsigonly(const double* A, const double* B, double* C, const double* A_prefetch, const double* B_prefetch, const double* C_prefetch) {
#ifdef __MIC__
  __asm__ __volatile__("movq %0, %%rsi\n\t"
                       "movq %1, %%rdi\n\t"
                       "movq %2, %%rdx\n\t"
                       "movq $0, %%r12\n\t"
                       "movq $0, %%r13\n\t"
                       "movq $0, %%r14\n\t"
                       "0:\n\t"
                       "addq $8, %%r12\n\t"
                       "vpxord %%zmm23, %%zmm23, %%zmm23\n\t"
                       "vprefetch1 0(%%rdx)\n\t"
                       "vpxord %%zmm24, %%zmm24, %%zmm24\n\t"
                       "vprefetch1 64(%%rdx)\n\t"
                       "vpxord %%zmm25, %%zmm25, %%zmm25\n\t"
                       "vprefetch1 128(%%rdx)\n\t"
                       "vpxord %%zmm26, %%zmm26, %%zmm26\n\t"
                       "vprefetch1 192(%%rdx)\n\t"
                       "vpxord %%zmm27, %%zmm27, %%zmm27\n\t"
                       "vprefetch1 256(%%rdx)\n\t"
                       "vpxord %%zmm28, %%zmm28, %%zmm28\n\t"
                       "vprefetch1 320(%%rdx)\n\t"
                       "vpxord %%zmm29, %%zmm29, %%zmm29\n\t"
                       "vprefetch1 384(%%rdx)\n\t"
                       "vpxord %%zmm30, %%zmm30, %%zmm30\n\t"
                       "vprefetch1 448(%%rdx)\n\t"
                       "vpxord %%zmm31, %%zmm31, %%zmm31\n\t"
                       "vprefetch1 512(%%rdx)\n\t"
                       "movq $0, %%r14\n\t"
                       "1:\n\t"
                       "addq $8, %%r14\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vprefetch0 192(%%rdi)\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 64(%%rdi)\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 64(%%rsi)\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vprefetch0 384(%%rdi)\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 256(%%rdi)\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 192(%%rsi)\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 384(%%rdi), %%zmm0\n\t"
                       "vprefetch0 576(%%rdi)\n\t"
                       "vfmadd231pd 16(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 448(%%rdi)\n\t"
                       "vfmadd231pd 144(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 320(%%rsi)\n\t"
                       "vfmadd231pd 272(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 400(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 528(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 656(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 784(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 912(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1040(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 576(%%rdi), %%zmm0\n\t"
                       "vprefetch0 768(%%rdi)\n\t"
                       "vfmadd231pd 24(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 640(%%rdi)\n\t"
                       "vfmadd231pd 152(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 448(%%rsi)\n\t"
                       "vfmadd231pd 280(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 408(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 536(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 664(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 792(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 920(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1048(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 768(%%rdi), %%zmm0\n\t"
                       "vprefetch0 960(%%rdi)\n\t"
                       "vfmadd231pd 32(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 832(%%rdi)\n\t"
                       "vfmadd231pd 160(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 576(%%rsi)\n\t"
                       "vfmadd231pd 288(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 416(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 544(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 672(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 800(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 928(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1056(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 960(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1152(%%rdi)\n\t"
                       "vfmadd231pd 40(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1024(%%rdi)\n\t"
                       "vfmadd231pd 168(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 704(%%rsi)\n\t"
                       "vfmadd231pd 296(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 424(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 552(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 680(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 808(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 936(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1064(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1152(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1344(%%rdi)\n\t"
                       "vfmadd231pd 48(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1216(%%rdi)\n\t"
                       "vfmadd231pd 176(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 832(%%rsi)\n\t"
                       "vfmadd231pd 304(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 432(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 560(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 688(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 816(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 944(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1072(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 1344(%%rdi), %%zmm0\n\t"
                       "vprefetch0 1536(%%rdi)\n\t"
                       "vfmadd231pd 56(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vprefetch1 1408(%%rdi)\n\t"
                       "vfmadd231pd 184(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vprefetch0 960(%%rsi)\n\t"
                       "vfmadd231pd 312(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 440(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 568(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 696(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 824(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 952(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1080(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $1536, %%rdi\n\t"
                       "addq $64, %%rsi\n\t"
                       "cmpq $8, %%r14\n\t"
                       "jl 1b\n\t"
                       "vmovapd 0(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 0(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 128(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 256(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 384(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 512(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 640(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 768(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 896(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1024(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "vmovapd 192(%%rdi), %%zmm0\n\t"
                       "vfmadd231pd 8(%%rsi)%{1to8%}, %%zmm0, %%zmm23\n\t"
                       "vfmadd231pd 136(%%rsi)%{1to8%}, %%zmm0, %%zmm24\n\t"
                       "vfmadd231pd 264(%%rsi)%{1to8%}, %%zmm0, %%zmm25\n\t"
                       "vfmadd231pd 392(%%rsi)%{1to8%}, %%zmm0, %%zmm26\n\t"
                       "vfmadd231pd 520(%%rsi)%{1to8%}, %%zmm0, %%zmm27\n\t"
                       "vfmadd231pd 648(%%rsi)%{1to8%}, %%zmm0, %%zmm28\n\t"
                       "vfmadd231pd 776(%%rsi)%{1to8%}, %%zmm0, %%zmm29\n\t"
                       "vfmadd231pd 904(%%rsi)%{1to8%}, %%zmm0, %%zmm30\n\t"
                       "vfmadd231pd 1032(%%rsi)%{1to8%}, %%zmm0, %%zmm31\n\t"
                       "addq $384, %%rdi\n\t"
                       "subq $64, %%rsi\n\t"
                       "vmovapd %%zmm23, 0(%%rdx)\n\t"
                       "vmovapd %%zmm24, 64(%%rdx)\n\t"
                       "vmovapd %%zmm25, 128(%%rdx)\n\t"
                       "vmovapd %%zmm26, 192(%%rdx)\n\t"
                       "vmovapd %%zmm27, 256(%%rdx)\n\t"
                       "vmovapd %%zmm28, 320(%%rdx)\n\t"
                       "vmovapd %%zmm29, 384(%%rdx)\n\t"
                       "vmovapd %%zmm30, 448(%%rdx)\n\t"
                       "vmovapd %%zmm31, 512(%%rdx)\n\t"
                       "addq $64, %%rdx\n\t"
                       "subq $1856, %%rdi\n\t"
                       "cmpq $8, %%r12\n\t"
                       "jl 0b\n\t"
                       : : "m"(B), "m"(A), "m"(C) : "k1","rax","rbx","rcx","rdx","rdi","rsi","r8","r9","r10","r12","r13","r14","r15","zmm0","zmm1","zmm2","zmm3","zmm4","zmm5","zmm6","zmm7","zmm8","zmm9","zmm10","zmm11","zmm12","zmm13","zmm14","zmm15","zmm16","zmm17","zmm18","zmm19","zmm20","zmm21","zmm22","zmm23","zmm24","zmm25","zmm26","zmm27","zmm28","zmm29","zmm30","zmm31");
#else
#pragma message ("LIBXSMM KERNEL COMPILATION ERROR in: " __FILE__)
#error No kernel was compiled, lacking support for current architecture?
#endif

#ifndef NDEBUG
#ifdef _OPENMP
#pragma omp atomic
#endif
libxsmm_num_total_flops += 1440;
#endif
}

#endif
