<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>decompressor_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.260</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_35_1_VITIS_LOOP_37_2>
                <Slack>7.30</Slack>
                <TripCount>2048</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_35_1_VITIS_LOOP_37_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../work/cc/src/decompressor_kernel.cc:37</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_35_1_VITIS_LOOP_37_2>
                    <Name>VITIS_LOOP_35_1_VITIS_LOOP_37_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../work/cc/src/decompressor_kernel.cc:35</SourceLocation>
                </VITIS_LOOP_35_1_VITIS_LOOP_37_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>3484</FF>
            <LUT>13241</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>decompressor_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>decompressor_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>decompressor_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>decompressor_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>decompressor_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>decompressor_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input</name>
            <Object>m_axi_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_din</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_full_n</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_write</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_eos_din</name>
            <Object>out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_eos_full_n</name>
            <Object>out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_eos_write</name>
            <Object>out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>decompressor_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142</InstName>
                    <ModuleName>decompressor_kernel_Pipeline_VITIS_LOOP_39_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>142</ID>
                </Instance>
                <Instance>
                    <InstName>grp_huffmanDecoderLL_2_0_s_fu_147</InstName>
                    <ModuleName>huffmanDecoderLL_2_0_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>147</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_loadBitStreamLL_fu_580</InstName>
                            <ModuleName>loadBitStreamLL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>580</ID>
                            <BindInstances>add_ln60_fu_159_p2 add_ln62_fu_166_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_discardBitStreamLL_fu_600</InstName>
                            <ModuleName>discardBitStreamLL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>600</ID>
                            <BindInstances>sub_ln74_fu_46_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636</InstName>
                            <ModuleName>huffmanDecoderLL_2_0_Pipeline_read_fname</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>636</ID>
                            <BindInstances>bits_cntr_fu_218_p2 bits_cntr_2_fu_289_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651</InstName>
                            <ModuleName>huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>651</ID>
                            <BindInstances>add_ln1130_fu_314_p2 bit9_1_fu_375_p2 grp_fu_275_p2 bit7_1_fu_410_p2 grp_fu_275_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_huffmanBytegenLL_fu_661</InstName>
                            <ModuleName>huffmanBytegenLL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>661</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_huffmanBytegenLL_Pipeline_ByteGen_fu_468</InstName>
                                    <ModuleName>huffmanBytegenLL_Pipeline_ByteGen</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>468</ID>
                                    <BindInstances>add_ln382_fu_2507_p2 counter_1_fu_2740_p2 counter_2_fu_2868_p2 lext_U dext_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>call_ret29_discardBitStreamLL_fu_610</InstName>
                            <ModuleName>discardBitStreamLL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>610</ID>
                            <BindInstances>sub_ln74_fu_46_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>call_ret30_discardBitStreamLL_fu_618</InstName>
                            <ModuleName>discardBitStreamLL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>618</ID>
                            <BindInstances>sub_ln74_fu_46_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711</InstName>
                            <ModuleName>huffmanDecoderLL_2_0_Pipeline_dyn_len_bits</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>711</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>call_ret_discardBitStreamLL_fu_213</InstName>
                                    <ModuleName>discardBitStreamLL</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>213</ID>
                                    <BindInstances>sub_ln74_fu_46_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dynamic_curInSize_2_fu_272_p2 bitbuffer_fu_341_p2 bits_cntr_fu_347_p2 add_ln1069_fu_308_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729</InstName>
                            <ModuleName>huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>729</ID>
                            <BindInstances>add_ln1081_fu_104_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_code_generator_array_dyn_new_fu_737</InstName>
                            <ModuleName>code_generator_array_dyn_new</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>737</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_code_generator_array_dyn_new_Pipeline_cnt_lens_fu_184</InstName>
                                    <ModuleName>code_generator_array_dyn_new_Pipeline_cnt_lens</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>184</ID>
                                    <BindInstances>add_ln774_fu_391_p2 add_ln776_fu_397_p2 count_16_fu_537_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_code_generator_array_dyn_new_Pipeline_firstCode_fu_208</InstName>
                                    <ModuleName>code_generator_array_dyn_new_Pipeline_firstCode</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>208</ID>
                                    <BindInstances>add_ln787_fu_426_p2 add_ln787_1_fu_509_p2 add_ln785_fu_605_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_code_generator_array_dyn_new_Pipeline_CodeGen_fu_243</InstName>
                                    <ModuleName>code_generator_array_dyn_new_Pipeline_CodeGen</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>243</ID>
                                    <BindInstances>i_5_fu_631_p2 add_ln796_fu_637_p2 firstCode_29_fu_924_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_byteGen_fu_762</InstName>
                            <ModuleName>byteGen</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>762</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_byteGen_Pipeline_bytegen_fu_274</InstName>
                                    <ModuleName>byteGen_Pipeline_bytegen</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>274</ID>
                                    <BindInstances>add_ln489_fu_966_p2 copy_5_fu_978_p2 sub_ln495_fu_987_p2 sub_ln499_fu_1010_p2 dynamic_curInSize_5_fu_1270_p2 copy_7_fu_1279_p2 add_ln531_fu_1355_p2 add_ln533_fu_1361_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln60_fu_361_p2 add_ln62_fu_367_p2 add_i307_fu_377_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_discardBitStreamLL_fu_626</InstName>
                            <ModuleName>discardBitStreamLL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>626</ID>
                            <BindInstances>sub_ln74_fu_46_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784</InstName>
                            <ModuleName>huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>784</ID>
                            <BindInstances>i_2_fu_227_p2 add_ln1041_fu_245_p2 add_ln1046_fu_273_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801</InstName>
                            <ModuleName>huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>801</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dynamic_lens_U codeOffsets_U codeOffsets_1_U bl1Code_U bl1Code_1_U bl2Code_U bl2Code_1_U bl3Code_U bl3Code_1_U bl4Code_U bl4Code_1_U bl5Code_U bl5Code_1_U bl6Code_U bl6Code_1_U bl7Code_U bl7Code_1_U bl8Code_U bl8Code_1_U bl9Code_U bl9Code_1_U bl10Code_U bl10Code_1_U bl11Code_U bl11Code_1_U bl12Code_U bl12Code_1_U bl13Code_U bl13Code_1_U bl14Code_U bl14Code_1_U bl15Code_U bl15Code_1_U bits_cntr_20_fu_1010_p2 dynamic_nlen_fu_1073_p2 dynamic_ndist_fu_1083_p2 add_ln1069_fu_1063_p2 bits_cntr_25_fu_1139_p2 order_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_decompressor_kernel_Pipeline_VITIS_LOOP_64_4_fu_160</InstName>
                    <ModuleName>decompressor_kernel_Pipeline_VITIS_LOOP_64_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>160</ID>
                    <BindInstances>decompressed_count_2_fu_103_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_decompressor_kernel_Pipeline_VITIS_LOOP_87_6_fu_168</InstName>
                    <ModuleName>decompressor_kernel_Pipeline_VITIS_LOOP_87_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>168</ID>
                </Instance>
            </InstancesList>
            <BindInstances>huffman_input_stream_fifo_U huffman_eos_stream_fifo_U lz77_output_stream_fifo_U add_ln35_fu_192_p2 j_1_fu_241_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>decompressor_kernel_Pipeline_VITIS_LOOP_39_3</Name>
            <Loops>
                <VITIS_LOOP_39_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_39_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../work/cc/src/decompressor_kernel.cc:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_39_3>
                            <Name>VITIS_LOOP_39_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../work/cc/src/decompressor_kernel.cc:39</SourceLocation>
                        </VITIS_LOOP_39_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>loadBitStreamLL</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.479</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_159_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_166_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>discardBitStreamLL</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>2</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:73</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln74_fu_46_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>huffmanDecoderLL_2_0_Pipeline_read_fname</Name>
            <Loops>
                <read_fname/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.808</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_fname>
                        <Name>read_fname</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_fname>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:961</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_fname>
                            <Name>read_fname</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:987</SourceLocation>
                        </read_fname>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>275</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_fname" OPTYPE="add" PRAGMA="" RTLNAME="bits_cntr_fu_218_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:991" STORAGESUBTYPE="" URAM="0" VARIABLE="bits_cntr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_fname" OPTYPE="add" PRAGMA="" RTLNAME="bits_cntr_2_fu_289_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:997" STORAGESUBTYPE="" URAM="0" VARIABLE="bits_cntr_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3</Name>
            <Loops>
                <VITIS_LOOP_1130_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.780</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290</Best-caseLatency>
                    <Average-caseLatency>290</Average-caseLatency>
                    <Worst-caseLatency>290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1130_3>
                        <Name>VITIS_LOOP_1130_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <Latency>288</Latency>
                        <AbsoluteTimeLatency>2.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1130_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1130_3>
                            <Name>VITIS_LOOP_1130_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130</SourceLocation>
                        </VITIS_LOOP_1130_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1130_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1130_fu_314_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1130_3" OPTYPE="add" PRAGMA="" RTLNAME="bit9_1_fu_375_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1159" STORAGESUBTYPE="" URAM="0" VARIABLE="bit9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1130_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_275_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1165" STORAGESUBTYPE="" URAM="0" VARIABLE="bit8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1130_3" OPTYPE="add" PRAGMA="" RTLNAME="bit7_1_fu_410_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1162" STORAGESUBTYPE="" URAM="0" VARIABLE="bit7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1130_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_275_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1156" STORAGESUBTYPE="" URAM="0" VARIABLE="bit8_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>huffmanBytegenLL_Pipeline_ByteGen</Name>
            <Loops>
                <ByteGen/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.459</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteGen>
                        <Name>ByteGen</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ByteGen>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:328</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ByteGen>
                            <Name>ByteGen</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:429</SourceLocation>
                        </ByteGen>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1746</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteGen" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_2507_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteGen" OPTYPE="sub" PRAGMA="" RTLNAME="counter_1_fu_2740_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="counter_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteGen" OPTYPE="add" PRAGMA="" RTLNAME="counter_2_fu_2868_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:431" STORAGESUBTYPE="" URAM="0" VARIABLE="counter_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="lext_U" SOURCE="" STORAGESIZE="4 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="lext"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dext_U" SOURCE="" STORAGESIZE="4 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dext"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>huffmanBytegenLL</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.459</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>637</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2022</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>huffmanDecoderLL_2_0_Pipeline_dyn_len_bits</Name>
            <Loops>
                <dyn_len_bits/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.449</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dyn_len_bits>
                        <Name>dyn_len_bits</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>call_ret_discardBitStreamLL_fu_213</Instance>
                        </InstanceList>
                    </dyn_len_bits>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dyn_len_bits>
                            <Name>dyn_len_bits</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077</SourceLocation>
                        </dyn_len_bits>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dyn_len_bits" OPTYPE="add" PRAGMA="" RTLNAME="dynamic_curInSize_2_fu_272_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077" STORAGESUBTYPE="" URAM="0" VARIABLE="dynamic_curInSize_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dyn_len_bits" OPTYPE="add" PRAGMA="" RTLNAME="bitbuffer_fu_341_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073" STORAGESUBTYPE="" URAM="0" VARIABLE="bitbuffer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dyn_len_bits" OPTYPE="add" PRAGMA="" RTLNAME="bits_cntr_fu_347_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075" STORAGESUBTYPE="" URAM="0" VARIABLE="bits_cntr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dyn_len_bits" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1069_fu_308_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1069"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2</Name>
            <Loops>
                <VITIS_LOOP_1081_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>513</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 513</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1081_2>
                        <Name>VITIS_LOOP_1081_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>511</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 511</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1081_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1081_2>
                            <Name>VITIS_LOOP_1081_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081</SourceLocation>
                        </VITIS_LOOP_1081_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1081_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1081_fu_104_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1081" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1081"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>code_generator_array_dyn_new_Pipeline_cnt_lens</Name>
            <Loops>
                <cnt_lens/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.652</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>513</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 513</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <cnt_lens>
                        <Name>cnt_lens</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>511</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 511</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </cnt_lens>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774</SourceLocation>
                    <SummaryOfLoopViolations>
                        <cnt_lens>
                            <Name>cnt_lens</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776</SourceLocation>
                        </cnt_lens>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>156</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cnt_lens" OPTYPE="add" PRAGMA="" RTLNAME="add_ln774_fu_391_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cnt_lens" OPTYPE="add" PRAGMA="" RTLNAME="add_ln776_fu_397_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="cnt_lens" OPTYPE="add" PRAGMA="" RTLNAME="count_16_fu_537_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777" STORAGESUBTYPE="" URAM="0" VARIABLE="count_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>code_generator_array_dyn_new_Pipeline_firstCode</Name>
            <Loops>
                <firstCode/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.889</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>17</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <firstCode>
                        <Name>firstCode</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>15</Latency>
                        <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </firstCode>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785</SourceLocation>
                    <SummaryOfLoopViolations>
                        <firstCode>
                            <Name>firstCode</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785</SourceLocation>
                        </firstCode>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>231</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="firstCode" OPTYPE="add" PRAGMA="" RTLNAME="add_ln787_fu_426_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="firstCode" OPTYPE="add" PRAGMA="" RTLNAME="add_ln787_1_fu_509_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln787_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="firstCode" OPTYPE="add" PRAGMA="" RTLNAME="add_ln785_fu_605_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln785"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>code_generator_array_dyn_new_Pipeline_CodeGen</Name>
            <Loops>
                <CodeGen/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.889</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>513</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 513</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CodeGen>
                        <Name>CodeGen</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>511</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 511</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CodeGen>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CodeGen>
                            <Name>CodeGen</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796</SourceLocation>
                        </CodeGen>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>246</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>350</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CodeGen" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_631_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CodeGen" OPTYPE="add" PRAGMA="" RTLNAME="add_ln796_fu_637_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CodeGen" OPTYPE="add" PRAGMA="" RTLNAME="firstCode_29_fu_924_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845" STORAGESUBTYPE="" URAM="0" VARIABLE="firstCode_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>code_generator_array_dyn_new</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.889</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1048</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26 ~ 1048</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:848</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>642</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>895</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>byteGen_Pipeline_bytegen</Name>
            <Loops>
                <bytegen/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bytegen>
                        <Name>bytegen</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bytegen>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:462</SourceLocation>
                    <SummaryOfLoopViolations>
                        <bytegen>
                            <Name>bytegen</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:493</SourceLocation>
                        </bytegen>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1266</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="add" PRAGMA="" RTLNAME="add_ln489_fu_966_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="add" PRAGMA="" RTLNAME="copy_5_fu_978_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="copy_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln495_fu_987_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:495" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln499_fu_1010_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="add" PRAGMA="" RTLNAME="dynamic_curInSize_5_fu_1270_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="dynamic_curInSize_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="add" PRAGMA="" RTLNAME="copy_7_fu_1279_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:527" STORAGESUBTYPE="" URAM="0" VARIABLE="copy_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="add" PRAGMA="" RTLNAME="add_ln531_fu_1355_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytegen" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_fu_1361_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>byteGen</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57~/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>344</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1613</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_361_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_367_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i307_fu_377_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i307"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy</Name>
            <Loops>
                <strd_blk_cpy/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.199</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>65538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 65538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <strd_blk_cpy>
                        <Name>strd_blk_cpy</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 65536</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </strd_blk_cpy>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035</SourceLocation>
                    <SummaryOfLoopViolations>
                        <strd_blk_cpy>
                            <Name>strd_blk_cpy</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035</SourceLocation>
                        </strd_blk_cpy>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>328</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="strd_blk_cpy" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_227_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="strd_blk_cpy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1041_fu_245_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1041"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="strd_blk_cpy" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1046_fu_273_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1046"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData</Name>
            <Loops>
                <consumeLeftOverData/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.562</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <consumeLeftOverData>
                        <Name>consumeLeftOverData</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </consumeLeftOverData>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <consumeLeftOverData>
                            <Name>consumeLeftOverData</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1204</SourceLocation>
                        </consumeLeftOverData>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>huffmanDecoderLL_2_0_s</Name>
            <Loops>
                <huffmanDecoder_label0>
                    <VITIS_LOOP_1009_1/>
                </huffmanDecoder_label0>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.260</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <huffmanDecoder_label0>
                        <Name>huffmanDecoder_label0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_loadBitStreamLL_fu_580</Instance>
                            <Instance>grp_discardBitStreamLL_fu_600</Instance>
                            <Instance>grp_huffmanDecoderLL_2_0_Pipeline_read_fname_fu_636</Instance>
                            <Instance>grp_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData_fu_801</Instance>
                        </InstanceList>
                        <VITIS_LOOP_1009_1>
                            <Name>VITIS_LOOP_1009_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>call_ret29_discardBitStreamLL_fu_610</Instance>
                                <Instance>call_ret30_discardBitStreamLL_fu_618</Instance>
                                <Instance>grp_discardBitStreamLL_fu_626</Instance>
                                <Instance>grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3_fu_651</Instance>
                                <Instance>grp_huffmanBytegenLL_fu_661</Instance>
                                <Instance>grp_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits_fu_711</Instance>
                                <Instance>grp_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2_fu_729</Instance>
                                <Instance>grp_code_generator_array_dyn_new_fu_737</Instance>
                                <Instance>grp_byteGen_fu_762</Instance>
                                <Instance>grp_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy_fu_784</Instance>
                            </InstanceList>
                        </VITIS_LOOP_1009_1>
                    </huffmanDecoder_label0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:894</SourceLocation>
                    <SummaryOfLoopViolations>
                        <huffmanDecoder_label0>
                            <Name>huffmanDecoder_label0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1200</SourceLocation>
                            <VITIS_LOOP_1009_1>
                                <Name>VITIS_LOOP_1009_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:952</SourceLocation>
                            </VITIS_LOOP_1009_1>
                        </huffmanDecoder_label0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3090</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10401</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="dynamic_lens_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:894" STORAGESIZE="5 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="dynamic_lens"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="codeOffsets_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:902" STORAGESIZE="16 15 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="codeOffsets"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="codeOffsets_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:902" STORAGESIZE="16 15 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="codeOffsets_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl1Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:904" STORAGESIZE="9 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl1Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl1Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:904" STORAGESIZE="9 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl1Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl2Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:905" STORAGESIZE="9 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl2Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl2Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:905" STORAGESIZE="9 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl2Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl3Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:906" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl3Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl3Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:906" STORAGESIZE="9 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl3Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl4Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:907" STORAGESIZE="9 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl4Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl4Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:907" STORAGESIZE="9 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl4Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl5Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:908" STORAGESIZE="9 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl5Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl5Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:908" STORAGESIZE="9 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl5Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl6Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:909" STORAGESIZE="9 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl6Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl6Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:909" STORAGESIZE="9 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl6Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl7Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:910" STORAGESIZE="9 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl7Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl7Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:910" STORAGESIZE="9 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl7Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl8Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:911" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl8Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl8Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:911" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl8Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl9Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:912" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl9Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl9Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:912" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl9Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl10Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:913" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl10Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl10Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:913" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl10Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl11Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:914" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl11Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl11Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:914" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl11Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl12Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:915" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl12Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl12Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:915" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl12Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl13Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:916" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl13Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl13Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:916" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl13Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl14Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:917" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl14Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl14Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:917" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl14Code_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl15Code_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:918" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl15Code"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="bl15Code_1_U" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:918" STORAGESIZE="9 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="bl15Code_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1009_1" OPTYPE="add" PRAGMA="" RTLNAME="bits_cntr_20_fu_1010_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1019" STORAGESUBTYPE="" URAM="0" VARIABLE="bits_cntr_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1009_1" OPTYPE="add" PRAGMA="" RTLNAME="dynamic_nlen_fu_1073_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1057" STORAGESUBTYPE="" URAM="0" VARIABLE="dynamic_nlen"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1009_1" OPTYPE="add" PRAGMA="" RTLNAME="dynamic_ndist_fu_1083_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1060" STORAGESUBTYPE="" URAM="0" VARIABLE="dynamic_ndist"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1009_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1069_fu_1063_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1069"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1009_1" OPTYPE="sub" PRAGMA="" RTLNAME="bits_cntr_25_fu_1139_p2" SOURCE="/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1023" STORAGESUBTYPE="" URAM="0" VARIABLE="bits_cntr_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="order_U" SOURCE="" STORAGESIZE="5 19 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="order"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decompressor_kernel_Pipeline_VITIS_LOOP_64_4</Name>
            <Loops>
                <VITIS_LOOP_64_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.560</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_4>
                        <Name>VITIS_LOOP_64_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../work/cc/src/decompressor_kernel.cc:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_4>
                            <Name>VITIS_LOOP_64_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../work/cc/src/decompressor_kernel.cc:84</SourceLocation>
                        </VITIS_LOOP_64_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>145</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="decompressed_count_2_fu_103_p2" SOURCE="../work/cc/src/decompressor_kernel.cc:84" STORAGESUBTYPE="" URAM="0" VARIABLE="decompressed_count_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decompressor_kernel_Pipeline_VITIS_LOOP_87_6</Name>
            <Loops>
                <VITIS_LOOP_87_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_6>
                        <Name>VITIS_LOOP_87_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../work/cc/src/decompressor_kernel.cc:87</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_6>
                            <Name>VITIS_LOOP_87_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../work/cc/src/decompressor_kernel.cc:87</SourceLocation>
                        </VITIS_LOOP_87_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>decompressor_kernel</Name>
            <Loops>
                <VITIS_LOOP_35_1_VITIS_LOOP_37_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.260</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1_VITIS_LOOP_37_2>
                        <Name>VITIS_LOOP_35_1_VITIS_LOOP_37_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_decompressor_kernel_Pipeline_VITIS_LOOP_39_3_fu_142</Instance>
                        </InstanceList>
                    </VITIS_LOOP_35_1_VITIS_LOOP_37_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../work/cc/src/decompressor_kernel.cc:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_35_1_VITIS_LOOP_37_2>
                            <Name>VITIS_LOOP_35_1_VITIS_LOOP_37_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../work/cc/src/decompressor_kernel.cc:35</SourceLocation>
                        </VITIS_LOOP_35_1_VITIS_LOOP_37_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3484</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13241</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="huffman_input_stream_fifo_U" SOURCE="../work/cc/src/decompressor_kernel.cc:27" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="huffman_input_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="huffman_eos_stream_fifo_U" SOURCE="../work/cc/src/decompressor_kernel.cc:28" STORAGESIZE="1 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="huffman_eos_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lz77_output_stream_fifo_U" SOURCE="../work/cc/src/decompressor_kernel.cc:29" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="lz77_output_stream"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_192_p2" SOURCE="../work/cc/src/decompressor_kernel.cc:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_241_p2" SOURCE="../work/cc/src/decompressor_kernel.cc:37" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="m_axi_input" index="0" direction="in" srcType="ap_uint&lt;1024&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="port" interface="m_axi_input" name="m_axi_input" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;hls::vector&lt;ap_fixed&lt;8, 4, AP_RND, AP_SAT, 0&gt;, 4&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_eos" index="2" direction="out" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="out_eos" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_input" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1024">
            <portMaps>
                <portMap portMapName="m_axi_input">DATA</portMap>
            </portMaps>
            <ports>
                <port>m_axi_input</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="m_axi_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="out_stream_">
            <portMaps>
                <portMap portMapName="out_stream_din">WR_DATA</portMap>
                <portMap portMapName="out_stream_full_n">FULL_N</portMap>
                <portMap portMapName="out_stream_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>out_stream_din</port>
                <port>out_stream_full_n</port>
                <port>out_stream_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="out_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_eos" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="1" portPrefix="out_eos_">
            <portMaps>
                <portMap portMapName="out_eos_din">WR_DATA</portMap>
                <portMap portMapName="out_eos_full_n">FULL_N</portMap>
                <portMap portMapName="out_eos_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>out_eos_din</port>
                <port>out_eos_full_n</port>
                <port>out_eos_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="out_eos"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="out_eos">out, 1</column>
                    <column name="out_stream">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="m_axi_input">ap_none, in, 1024</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="m_axi_input">in, ap_uint&lt;1024&gt;*</column>
                    <column name="out_stream">out, stream&lt;hls::vector&lt;ap_fixed&lt;8 4 AP_RND AP_SAT 0&gt; 4&gt; 0&gt;&amp;</column>
                    <column name="out_eos">out, stream&lt;bool 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="m_axi_input">m_axi_input, port</column>
                    <column name="out_stream">out_stream, interface</column>
                    <column name="out_eos">out_eos, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2022.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../work/cc/include/huffman_decoder.hpp:42" status="valid" parentFunction="loadbitstream" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../work/cc/include/huffman_decoder.hpp:72" status="valid" parentFunction="discardbitstreamll" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:79" status="valid" parentFunction="reg" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../work/cc/include/huffman_decoder.hpp:80" status="valid" parentFunction="reg" variable="" isDirective="0" options="ap_ctrl_none port = return"/>
        <Pragma type="inline" location="../work/cc/include/huffman_decoder.hpp:81" status="valid" parentFunction="reg" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../work/cc/include/huffman_decoder.hpp:94" status="valid" parentFunction="huffmanbytegenstatic" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:110" status="valid" parentFunction="huffmanbytegenstatic" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../work/cc/include/huffman_decoder.hpp:177" status="valid" parentFunction="huffmanbytegen" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:197" status="valid" parentFunction="huffmanbytegen" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:305" status="valid" parentFunction="huffmanbytegenll" variable="" isDirective="0" options="variable = current_bits complete dim = 0"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:307" status="valid" parentFunction="huffmanbytegenll" variable="" isDirective="0" options="variable = symbol complete dim = 0"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:311" status="valid" parentFunction="huffmanbytegenll" variable="" isDirective="0" options="variable = lBitBuffer complete dim = 0"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:332" status="valid" parentFunction="huffmanbytegenll" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:335" status="valid" parentFunction="huffmanbytegenll" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:338" status="valid" parentFunction="huffmanbytegenll" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:346" status="valid" parentFunction="huffmanbytegenll" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:461" status="valid" parentFunction="bytegen" variable="" isDirective="0" options="variable = symbol dim = 1 complete"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:470" status="valid" parentFunction="bytegen" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:472" status="valid" parentFunction="bytegen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../work/cc/include/huffman_decoder.hpp:556" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:584" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="variable = count"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:587" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="variable = offs"/>
        <Pragma type="dependence" location="../work/cc/include/huffman_decoder.hpp:590" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="false inter variable = codeBuffer"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:603" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:604" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="FACTOR = 2"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:614" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:623" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../work/cc/include/huffman_decoder.hpp:628" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="false inter variable = codeBuffer"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:629" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:630" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="FACTOR = 2"/>
        <Pragma type="dependence" location="../work/cc/include/huffman_decoder.hpp:685" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="false inter variable = nptr"/>
        <Pragma type="dependence" location="../work/cc/include/huffman_decoder.hpp:686" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="false inter variable = nptr_extra"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:687" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:688" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="FACTOR = 2"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:732" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../work/cc/include/huffman_decoder.hpp:733" status="valid" parentFunction="code_generator_array_dyn" variable="" isDirective="0" options="FACTOR = 2"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:771" status="valid" parentFunction="code_generator_array_dyn_new" variable="" isDirective="0" options="variable = count"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:775" status="valid" parentFunction="code_generator_array_dyn_new" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:782" status="valid" parentFunction="code_generator_array_dyn_new" variable="" isDirective="0" options="variable = firstCode"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:786" status="valid" parentFunction="code_generator_array_dyn_new" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:795" status="valid" parentFunction="code_generator_array_dyn_new" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:895" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = dynamic_lens type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:903" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = codeOffsets dim = 1 complete"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:919" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl1Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:920" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl1Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:921" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl2Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:922" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl2Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:923" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl3Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:924" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl3Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:925" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl4Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:926" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl4Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:927" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl5Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:928" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl5Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:929" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl6Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:930" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl6Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:931" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl7Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:932" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl7Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:933" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl8Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:934" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl8Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:935" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl9Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:936" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl9Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:937" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl10Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:938" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl10Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:939" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl11Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:940" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl11Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:941" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl12Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:942" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl12Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:943" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl13Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:944" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl13Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:945" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl14Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:946" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl14Code complete dim = 1"/>
        <Pragma type="bind_storage" location="../work/cc/include/huffman_decoder.hpp:947" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl15Code type = ram_1p impl = lutram"/>
        <Pragma type="array_partition" location="../work/cc/include/huffman_decoder.hpp:948" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="variable = bl15Code complete dim = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:988" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:1036" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:1070" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:1131" status="valid" parentFunction="huffmandecoderll" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:1299" status="valid" parentFunction="huffmandecoder" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:1339" status="valid" parentFunction="huffmandecoder" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:1371" status="valid" parentFunction="huffmandecoder" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../work/cc/include/huffman_decoder.hpp:1393" status="valid" parentFunction="huffmandecoder" variable="" isDirective="0" options="II = 1"/>
    </PragmaReport>
</profile>

