// This is the memory map header file for 'streamtoblock_fft'
// Generated by High Level Design Compiler for Intel(R) FPGAs Version 23.3 (Release Build #f9894c94f4) on Thu Jun 12 21:29:54 2025

// This file contains the address of each register in the design, with the block name, 
// read/write mode, and description in the block parameters as comments for each.

// Each section denotes one ModelIP/ModelBus block and is laid out as follows:
// <block name> : <description from block>
// <REGISTER_NAME>_BIT_WIDTH <bit width from block>
// <REGISTER_NAME>_FRAC_WIDTH <frac width from block>
// <REGISTER_NAME>_PRIVATE_SPACE <is the private register space box checked?>
// Then, for each addressable word of the block:
// <REGISTER_NAME>_LSB <LSB of word>
// <REGISTER_NAME>_MSB <MSB of word>
// <REGISTER_NAME>_WIDTH <width of word>
// <REGISTER_NAME> <word address in hex format> <read/write mode>

#define AVALON_BUS_WIDTH 32
#define AVALON_ADDRESS_WIDTH 14
// streamtoblock_fft/DUT/RegField4 : version_out
#define STREAMTOBLOCK_FFT_DUT_REGFIELD4_BIT_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_REGFIELD4_FRAC_WIDTH 0
#define STREAMTOBLOCK_FFT_DUT_REGFIELD4_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_REGFIELD4_LSB 0
#define STREAMTOBLOCK_FFT_DUT_REGFIELD4_MSB 31
#define STREAMTOBLOCK_FFT_DUT_REGFIELD4_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_REGFIELD4 0x7 // Read/Write 

// streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/ripple_comp/LookupTable_100MHz : Shared Memory Lookup Table - initial contents ripple compensation 100MHZ UL
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_BIT_WIDTH 16
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_FRAC_WIDTH 15
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_LSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_MSB 15
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_WIDTH 16
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_STARTADDR 0x64 // Read/Write 
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_100MHZ_LENGTH 4096 

// streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/SignalProcessing/BRandSCSelect1/Transpose/ripple_comp/LookupTable_60MHz : Shared Memory Lookup Table - initial contents ripple compensation 60MHZ UL
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_BIT_WIDTH 16
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_FRAC_WIDTH 15
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_LSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_MSB 15
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_WIDTH 16
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_STARTADDR 0x1064 // Read/Write 
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_BRANDSCSELECT1_TRANSPOSE_RIPPLE_COMP_LOOKUPTABLE_60MHZ_LENGTH 4096 

// streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO : NCO Phase Increment Registers (sin Inversion@MSB cos Inversion@MSB-1)
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_HCSHIFT_NCO_BIT_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_HCSHIFT_NCO_FRAC_WIDTH 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_HCSHIFT_NCO_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_HCSHIFT_NCO_LSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_HCSHIFT_NCO_MSB 31
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_HCSHIFT_NCO_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_FFT_S2B_SIGNALPROCESSING_HCSHIFT_NCO 0x9 // Read/Write 

// streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/PhasorGenerate/RegField1 : 32 bit  of Carrier Center Frequency
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD1_BIT_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD1_FRAC_WIDTH 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD1_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD1_LSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD1_MSB 31
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD1_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD1 0x4 // Read/Write 

// streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/PhasorGenerate/RegField2 : Enable/Disable Phase Compensation
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD2_BIT_WIDTH 1
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD2_FRAC_WIDTH 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD2_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD2_LSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD2_MSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD2_WIDTH 1
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD2 0x5 // Read/Write 

// streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/PhasorGenerate/RegField3 : 32 bit  of Carrier Center Frequency LSB
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD3_BIT_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD3_FRAC_WIDTH 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD3_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD3_LSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD3_MSB 31
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD3_WIDTH 32
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD3 0x0 // Read/Write 

// streamtoblock_fft/DUT/S2B_FFT_PC/PhaseCompensation_lite/PhasorGenerate/RegField4 : Enable/Disable Phase Compensation
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD4_BIT_WIDTH 1
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD4_FRAC_WIDTH 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD4_PRIVATE_SPACE false
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD4_LSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD4_MSB 0
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD4_WIDTH 1
#define STREAMTOBLOCK_FFT_DUT_S2B_FFT_PC_PHASECOMPENSATION_LITE_PHASORGENERATE_REGFIELD4 0x6 // Read/Write 

