// Seed: 1685578593
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wor id_2,
    output wire id_3
);
  always @(1'b0 or id_0) begin
    id_2 = id_0;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    output wand id_4,
    output supply1 id_5,
    output wire id_6,
    input tri id_7,
    output wand id_8,
    output tri id_9,
    input tri0 id_10,
    output tri1 id_11
);
  assign id_9 = 1;
  module_0(
      id_10, id_10, id_8, id_5
  ); id_13(
      id_3, id_8, 1, 1'b0, 1 - 1
  );
endmodule
