0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/dis_alpha_gen/dis_alpha_gen/dis_alpha_gen.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/dis_alpha_gen/dis_alpha_gen/dis_alpha_gen.srcs/sources_1/ip/mult_gen_dis_alpha/sim/mult_gen_dis_alpha.vhd,1766613308,vhdl,,,,mult_gen_dis_alpha,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/dis_alpha_gen/dis_alpha_gen/dis_alpha_gen.srcs/sources_1/new/dis_alpha_gen.v,1766613328,verilog,,,,dis_alpha_gen,,,,,,,,
