{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759035061574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759035061574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 23:51:01 2025 " "Processing started: Sat Sep 27 23:51:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759035061574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035061574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mac_demo_top -c mac_demo_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off mac_demo_top -c mac_demo_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035061574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759035061808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759035061808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl_training/npu/mac_int8_pipeline1/mac_int8_pipeline1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl_training/npu/mac_int8_pipeline1/mac_int8_pipeline1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_int8_pipeline1-rtl_pipe " "Found design unit 1: mac_int8_pipeline1-rtl_pipe" {  } { { "../mac_int8_pipeline1/mac_int8_pipeline1.vhd" "" { Text "C:/VHDL_training/NPU/mac_int8_pipeline1/mac_int8_pipeline1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035074989 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_int8_pipeline1 " "Found entity 1: mac_int8_pipeline1" {  } { { "../mac_int8_pipeline1/mac_int8_pipeline1.vhd" "" { Text "C:/VHDL_training/NPU/mac_int8_pipeline1/mac_int8_pipeline1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035074989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035074989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_demo_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac_demo_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_demo_top-rtl " "Found design unit 1: mac_demo_top-rtl" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035074990 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_demo_top " "Found entity 1: mac_demo_top" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035074990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035074990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mac_demo_top " "Elaborating entity \"mac_demo_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759035075018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_int8_pipeline1 mac_int8_pipeline1:U_MAC " "Elaborating entity \"mac_int8_pipeline1\" for hierarchy \"mac_int8_pipeline1:U_MAC\"" {  } { { "mac_demo_top.vhd" "U_MAC" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759035075046 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "mac_demo_top.vhd" "Mod0" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "mac_demo_top.vhd" "Div0" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "mac_demo_top.vhd" "Mod1" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "mac_demo_top.vhd" "Div1" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "mac_demo_top.vhd" "Mod2" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "mac_demo_top.vhd" "Div2" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "mac_demo_top.vhd" "Mod3" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "mac_demo_top.vhd" "Div3" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "mac_demo_top.vhd" "Mod4" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "mac_demo_top.vhd" "Div4" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "mac_demo_top.vhd" "Mod5" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "mac_demo_top.vhd" "Div5" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "mac_demo_top.vhd" "Mod6" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mac_int8_pipeline1:U_MAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mac_int8_pipeline1:U_MAC\|Mult0\"" {  } { { "../mac_int8_pipeline1/mac_int8_pipeline1.vhd" "Mult0" { Text "C:/VHDL_training/NPU/mac_int8_pipeline1/mac_int8_pipeline1.vhd" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035075320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759035075320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759035075356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075356 ""}  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759035075356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759035075560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075560 ""}  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759035075560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_int8_pipeline1:U_MAC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mac_int8_pipeline1:U_MAC\|lpm_mult:Mult0\"" {  } { { "../mac_int8_pipeline1/mac_int8_pipeline1.vhd" "" { Text "C:/VHDL_training/NPU/mac_int8_pipeline1/mac_int8_pipeline1.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759035075724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_int8_pipeline1:U_MAC\|lpm_mult:Mult0 " "Instantiated megafunction \"mac_int8_pipeline1:U_MAC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759035075724 ""}  } { { "../mac_int8_pipeline1/mac_int8_pipeline1.vhd" "" { Text "C:/VHDL_training/NPU/mac_int8_pipeline1/mac_int8_pipeline1.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759035075724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/VHDL_training/NPU/mac_demo_top/db/mult_73t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759035075757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035075757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759035082088 "|mac_demo_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759035082088 "|mac_demo_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759035082088 "|mac_demo_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759035082088 "|mac_demo_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759035082088 "|mac_demo_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759035082088 "|mac_demo_top|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1759035082088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759035082246 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_6~8 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_6~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~14 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_9~18 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_9~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~22 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~26 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~30 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~34 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~38 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~42 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~46 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~50 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~54 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~54\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_7~8 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_7~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~8 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~14 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_9~18 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_9~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~22 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~26 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~30 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~34 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~38 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~42 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~46 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~50 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~54 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~54\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_7~6 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_7~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~18 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_10~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~22 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_12~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~26 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_13~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~30 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~34 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~38 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~42 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~46 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~50 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~54 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~54\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~58 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~58\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_30_result_int\[0\]~62" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_6af.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/VHDL_training/NPU/mac_demo_top/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~0 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_24~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~26 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~30 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_15~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~34 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_16~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~38 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_17~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~42 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_18~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~46 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_19~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~50 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_20~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~54 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_21~54\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~58 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_23~58\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759035083567 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1759035083567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759035083898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759035083898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7376 " "Implemented 7376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759035084127 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759035084127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7304 " "Implemented 7304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759035084127 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1759035084127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759035084127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13414 " "Peak virtual memory: 13414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759035084159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 23:51:24 2025 " "Processing ended: Sat Sep 27 23:51:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759035084159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759035084159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759035084159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759035084159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1759035085287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759035085288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 23:51:25 2025 " "Processing started: Sat Sep 27 23:51:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759035085288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1759035085288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mac_demo_top -c mac_demo_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mac_demo_top -c mac_demo_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1759035085288 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1759035085336 ""}
{ "Info" "0" "" "Project  = mac_demo_top" {  } {  } 0 0 "Project  = mac_demo_top" 0 0 "Fitter" 0 0 1759035085337 ""}
{ "Info" "0" "" "Revision = mac_demo_top" {  } {  } 0 0 "Revision = mac_demo_top" 0 0 "Fitter" 0 0 1759035085337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1759035085444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1759035085444 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mac_demo_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"mac_demo_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759035085465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759035085530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759035085530 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759035085867 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1759035085871 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759035085981 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1759035085981 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/VHDL_training/NPU/mac_demo_top/" { { 0 { 0 ""} 0 14304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759035085995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/VHDL_training/NPU/mac_demo_top/" { { 0 { 0 ""} 0 14306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759035085995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/VHDL_training/NPU/mac_demo_top/" { { 0 { 0 ""} 0 14308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759035085995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/VHDL_training/NPU/mac_demo_top/" { { 0 { 0 ""} 0 14310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759035085995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/VHDL_training/NPU/mac_demo_top/" { { 0 { 0 ""} 0 14312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759035085995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1759035085995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1759035085998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mac_demo_top.sdc " "Synopsys Design Constraints File file not found: 'mac_demo_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1759035088084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759035088085 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1759035088120 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1759035088120 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1759035088121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1759035088423 ""}  } { { "mac_demo_top.vhd" "" { Text "C:/VHDL_training/NPU/mac_demo_top/mac_demo_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/VHDL_training/NPU/mac_demo_top/" { { 0 { 0 ""} 0 14285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759035088423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759035088907 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759035088908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759035088909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759035088911 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759035088912 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759035088913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759035089035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1759035089036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759035089036 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759035089817 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1759035089827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759035091973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759035093041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759035093106 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759035106930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759035106930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759035107654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/VHDL_training/NPU/mac_demo_top/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1759035111485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759035111485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1759035116526 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759035116526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759035116532 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.83 " "Total time spent on timing analysis during the Fitter is 1.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1759035116718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759035116754 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759035117288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759035117290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759035117798 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759035118511 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VHDL_training/NPU/mac_demo_top/output_files/mac_demo_top.fit.smsg " "Generated suppressed messages file C:/VHDL_training/NPU/mac_demo_top/output_files/mac_demo_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1759035119918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "14356 " "Peak virtual memory: 14356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759035120718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 23:52:00 2025 " "Processing ended: Sat Sep 27 23:52:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759035120718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759035120718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759035120718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759035120718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1759035121794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759035121795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 23:52:01 2025 " "Processing started: Sat Sep 27 23:52:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759035121795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1759035121795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mac_demo_top -c mac_demo_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mac_demo_top -c mac_demo_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1759035121795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1759035122076 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1759035124356 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1759035124441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13466 " "Peak virtual memory: 13466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759035124712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 23:52:04 2025 " "Processing ended: Sat Sep 27 23:52:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759035124712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759035124712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759035124712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1759035124712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1759035125371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1759035125849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759035125849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 23:52:05 2025 " "Processing started: Sat Sep 27 23:52:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759035125849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759035125849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mac_demo_top -c mac_demo_top " "Command: quartus_sta mac_demo_top -c mac_demo_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759035125850 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759035125900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759035126037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759035126037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mac_demo_top.sdc " "Synopsys Design Constraints File file not found: 'mac_demo_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1759035126670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126670 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759035126681 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759035126681 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1759035126699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759035126700 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759035126701 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759035126708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759035126829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759035126829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -73.225 " "Worst-case setup slack is -73.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -73.225           -2217.765 clk_in  " "  -73.225           -2217.765 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.533 " "Worst-case hold slack is 0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 clk_in  " "    0.533               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.566 " "Worst-case recovery slack is -1.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566             -53.128 clk_in  " "   -1.566             -53.128 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.635 " "Worst-case removal slack is 1.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.635               0.000 clk_in  " "    1.635               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.051 clk_in  " "   -3.000            -154.051 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035126850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035126850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035127083 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759035127083 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759035127086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759035127113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759035127679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759035127828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759035127856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759035127856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.916 " "Worst-case setup slack is -65.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.916           -1996.455 clk_in  " "  -65.916           -1996.455 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035127858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.481 " "Worst-case hold slack is 0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 clk_in  " "    0.481               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035127869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.303 " "Worst-case recovery slack is -1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303             -44.024 clk_in  " "   -1.303             -44.024 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035127873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.479 " "Worst-case removal slack is 1.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.479               0.000 clk_in  " "    1.479               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035127877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.019 clk_in  " "   -3.000            -154.019 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035127879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035127879 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035128123 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759035128123 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759035128126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759035128253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759035128264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759035128264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.130 " "Worst-case setup slack is -36.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.130           -1055.634 clk_in  " "  -36.130           -1055.634 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035128266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clk_in  " "    0.252               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035128278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.325 " "Worst-case recovery slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325              -7.269 clk_in  " "   -0.325              -7.269 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035128283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.778 " "Worst-case removal slack is 0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 clk_in  " "    0.778               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035128287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.800 clk_in  " "   -3.000            -121.800 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759035128289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759035128289 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035128567 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035128567 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035128567 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035128567 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.306 ns " "Worst Case Available Settling Time: 0.306 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035128567 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759035128567 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759035128567 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759035128895 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759035128896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13454 " "Peak virtual memory: 13454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759035128966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 23:52:08 2025 " "Processing ended: Sat Sep 27 23:52:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759035128966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759035128966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759035128966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759035128966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1759035130099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759035130100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 23:52:10 2025 " "Processing started: Sat Sep 27 23:52:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759035130100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759035130100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mac_demo_top -c mac_demo_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mac_demo_top -c mac_demo_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759035130100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1759035130480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_demo_top.vo C:/VHDL_training/NPU/mac_demo_top/simulation/questa/ simulation " "Generated file mac_demo_top.vo in folder \"C:/VHDL_training/NPU/mac_demo_top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1759035131108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13137 " "Peak virtual memory: 13137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759035131162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 23:52:11 2025 " "Processing ended: Sat Sep 27 23:52:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759035131162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759035131162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759035131162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759035131162 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759035131909 ""}
