// Seed: 3492976714
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_4;
  wire  id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    output supply0 id_8
);
  assign id_8 = -1;
  logic ["" : -1] id_10;
  ;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
