=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 81.70631917566061, gates: 764, depth: 382
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/1Y39DP99ZX.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/adder//adder_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1Y39DP99ZX.v
Parsing Verilog input from `/tmp/1Y39DP99ZX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6b9349c9ff
CPU: user 0.09s system 0.01s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 49% 2x read_liberty (0 sec), 44% 2x read_verilog (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 52.07975926250219, gates: 511, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/4WPFEF3QLF.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/adder//adder_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4WPFEF3QLF.v
Parsing Verilog input from `/tmp/4WPFEF3QLF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: aed937d78d
CPU: user 0.07s system 0.00s, MEM: 20.98 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> full mapping succeed!
adder saveArea=(81.70631917566061-52.07975926250219) / 52.07975926250219 =  36.25981467781483 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 1066.512434039265, gates: 12286, depth: 89
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/3FVWGR5PVY.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/arbiter//arbiter_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3FVWGR5PVY.v
Parsing Verilog input from `/tmp/3FVWGR5PVY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 98e0a7078b
CPU: user 0.95s system 0.03s, MEM: 111.96 MB total, 105.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 479.7403043657541, gates: 6885, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/MXPMI0WBBT.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/arbiter//arbiter_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MXPMI0WBBT.v
Parsing Verilog input from `/tmp/MXPMI0WBBT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ea0026f201
CPU: user 0.63s system 0.03s, MEM: 77.75 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
arbiter saveArea=(1066.512434039265-479.7403043657541) / 479.7403043657541 =  55.01784235662348 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 277.18038364872336, gates: 3172, depth: 15
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/78L3WL6OR5.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/bar//bar_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/78L3WL6OR5.v
Parsing Verilog input from `/tmp/78L3WL6OR5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 03c7fb081c
CPU: user 0.24s system 0.01s, MEM: 40.57 MB total, 34.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 153.92105695605278, gates: 2225, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/61Q37VWUUU.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/bar//bar_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/61Q37VWUUU.v
Parsing Verilog input from `/tmp/61Q37VWUUU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 83fec46a64
CPU: user 0.20s system 0.01s, MEM: 35.46 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> full mapping succeed!
bar saveArea=(277.18038364872336-153.92105695605278) / 153.92105695605278 =  44.46899346559812 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 69.77988079190254, gates: 813, depth: 19
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/IQZQKN5WSB.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/cavlc//cavlc_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IQZQKN5WSB.v
Parsing Verilog input from `/tmp/IQZQKN5WSB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5c1375d653
CPU: user 0.09s system 0.01s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 49% 2x read_liberty (0 sec), 45% 2x read_verilog (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 33.781859286129475, gates: 480, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/8TDZYEE9UY.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/cavlc//cavlc_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8TDZYEE9UY.v
Parsing Verilog input from `/tmp/8TDZYEE9UY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 56f3144e05
CPU: user 0.07s system 0.01s, MEM: 20.98 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> full mapping succeed!
cavlc saveArea=(69.77988079190254-33.781859286129475) / 33.781859286129475 =  51.587966470057914 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 12.3930001296103, gates: 146, depth: 8
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/MWMPJH0G4R.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/ctrl//ctrl_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MWMPJH0G4R.v
Parsing Verilog input from `/tmp/MWMPJH0G4R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 830b87989c
CPU: user 0.06s system 0.00s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_liberty (0 sec), 15% 2x read_verilog (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 6.619319874793291, gates: 94, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/D8Y83K8GIY.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/ctrl//ctrl_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D8Y83K8GIY.v
Parsing Verilog input from `/tmp/D8Y83K8GIY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 812c346372
CPU: user 0.04s system 0.01s, MEM: 20.98 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_liberty (0 sec), 12% 2x read_verilog (0 sec), ...
>>> full mapping succeed!
ctrl saveArea=(12.3930001296103-6.619319874793291) / 6.619319874793291 =  46.58823686301828 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 27.906120367348194, gates: 326, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/BE6XF50FFO.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/dec//dec_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BE6XF50FFO.v
Parsing Verilog input from `/tmp/BE6XF50FFO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9b281f8098
CPU: user 0.06s system 0.00s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 68% 2x read_liberty (0 sec), 28% 2x read_verilog (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 18.545760184526443, gates: 312, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/YC3JZDD2TO.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/dec//dec_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YC3JZDD2TO.v
Parsing Verilog input from `/tmp/YC3JZDD2TO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e0961b8309
CPU: user 0.05s system 0.02s, MEM: 20.98 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 67% 2x read_liberty (0 sec), 28% 2x read_verilog (0 sec), ...
>>> full mapping succeed!
dec saveArea=(27.906120367348194-18.545760184526443) / 18.545760184526443 =  33.54231996280617 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3665.4848822541535, gates: 37529, depth: 4336
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/79X4GHF8E6.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/div//div_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/79X4GHF8E6.v
Parsing Verilog input from `/tmp/79X4GHF8E6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d012c5829b
CPU: user 2.85s system 0.13s, MEM: 308.20 MB total, 298.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2240.989705506712, gates: 24434, depth: 2179
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/9090CTIW2J.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/div//div_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9090CTIW2J.v
Parsing Verilog input from `/tmp/9090CTIW2J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 067f2bb4cb
CPU: user 1.98s system 0.08s, MEM: 218.63 MB total, 211.46 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
div saveArea=(3665.4848822541535-2240.989705506712) / 2240.989705506712 =  38.86239399441809 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 19206.671332944185, gates: 197756, depth: 21358
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/JUSB0AMI2S.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/hyp//hyp_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JUSB0AMI2S.v
Parsing Verilog input from `/tmp/JUSB0AMI2S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5684ba856d
CPU: user 16.20s system 0.63s, MEM: 1544.42 MB total, 1530.76 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (15 sec), 8% 2x write_blif (1 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 11300.476699080318, gates: 116049, depth: 8635
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/AWUGUB9JUQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/hyp//hyp_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AWUGUB9JUQ.v
Parsing Verilog input from `/tmp/AWUGUB9JUQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 36096fc890
CPU: user 10.26s system 0.36s, MEM: 977.80 MB total, 970.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (9 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
hyp saveArea=(19206.671332944185-11300.476699080318) / 11300.476699080318 =  41.16379406307011 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 132.18228145316243, gates: 1556, depth: 20
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/BYAKJSETGM.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/i2c//i2c_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BYAKJSETGM.v
Parsing Verilog input from `/tmp/BYAKJSETGM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c2d0621bcf
CPU: user 0.15s system 0.00s, MEM: 27.91 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 67.91363882645965, gates: 992, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/NVCC1X3CPA.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/i2c//i2c_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NVCC1X3CPA.v
Parsing Verilog input from `/tmp/NVCC1X3CPA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b478f3bb2a
CPU: user 0.10s system 0.01s, MEM: 24.53 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_verilog (0 sec), 38% 2x read_liberty (0 sec), ...
>>> full mapping succeed!
i2c saveArea=(132.18228145316243-67.91363882645965) / 67.91363882645965 =  48.62122360134614 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 23.911200258880854, gates: 277, depth: 17
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/926URIVG54.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/int2float//int2float_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/926URIVG54.v
Parsing Verilog input from `/tmp/926URIVG54.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4556d1968e
CPU: user 0.05s system 0.01s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_liberty (0 sec), 24% 2x read_verilog (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 11.547359753400087, gates: 161, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/WLIMUXI0AD.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/int2float//int2float_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WLIMUXI0AD.v
Parsing Verilog input from `/tmp/WLIMUXI0AD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 23d5d9df94
CPU: user 0.05s system 0.01s, MEM: 20.98 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_liberty (0 sec), 18% 2x read_verilog (0 sec), ...
>>> full mapping succeed!
int2float saveArea=(23.911200258880854-11.547359753400087) / 11.547359753400087 =  51.707318627339575 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2630.377802912146, gates: 28143, depth: 435
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/4A32Q6P21D.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/log2//log2_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4A32Q6P21D.v
Parsing Verilog input from `/tmp/4A32Q6P21D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d2413def32
CPU: user 2.18s system 0.10s, MEM: 233.28 MB total, 226.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 1445.125834479928, gates: 16750, depth: 198
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/UQ27XOU1TZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/log2//log2_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UQ27XOU1TZ.v
Parsing Verilog input from `/tmp/UQ27XOU1TZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 38ee9344f4
CPU: user 1.42s system 0.05s, MEM: 159.86 MB total, 151.14 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
log2 saveArea=(2630.377802912146-1445.125834479928) / 1445.125834479928 =  45.06014182145245 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/max.aig
resyn runtime: 0
[i] area: 279.01746233180165, gates: 3327, depth: 351
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/PVT07K7ONN.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/max//max_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PVT07K7ONN.v
Parsing Verilog input from `/tmp/PVT07K7ONN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0a45524a6a
CPU: user 0.24s system 0.02s, MEM: 41.57 MB total, 35.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/max.aig
resyn runtime: 0
[i] area: 144.44405861198902, gates: 2052, depth: 149
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/7R9325YLD9.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/max//max_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7R9325YLD9.v
Parsing Verilog input from `/tmp/7R9325YLD9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9cb4eaa75a
CPU: user 0.18s system 0.01s, MEM: 33.45 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> full mapping succeed!
max saveArea=(279.01746233180165-144.44405861198902) / 144.44405861198902 =  48.23117614043124 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 4417.113110162318, gates: 51020, depth: 147
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/9BNZAD710S.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/mem_ctrl//mem_ctrl_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9BNZAD710S.v
Parsing Verilog input from `/tmp/9BNZAD710S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 27bc11434c
CPU: user 3.98s system 0.18s, MEM: 412.71 MB total, 404.93 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 2318.6427789554, gates: 33428, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/B3XM8P9QDW.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/mem_ctrl//mem_ctrl_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B3XM8P9QDW.v
Parsing Verilog input from `/tmp/B3XM8P9QDW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bb95c2109c
CPU: user 3.13s system 0.13s, MEM: 310.12 MB total, 299.94 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
mem_ctrl saveArea=(4417.113110162318-2318.6427789554) / 2318.6427789554 =  47.50773364573868 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 2068.537493161857, gates: 21127, depth: 352
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/6RB2I0CZG5.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/multiplier//multiplier_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6RB2I0CZG5.v
Parsing Verilog input from `/tmp/6RB2I0CZG5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1683051593
CPU: user 1.59s system 0.05s, MEM: 180.54 MB total, 173.49 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1190.3403403274715, gates: 12688, depth: 132
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/N0PMFNPECF.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/multiplier//multiplier_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N0PMFNPECF.v
Parsing Verilog input from `/tmp/N0PMFNPECF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3c895e964b
CPU: user 1.01s system 0.06s, MEM: 123.30 MB total, 116.60 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
multiplier saveArea=(2068.537493161857-1190.3403403274715) / 1190.3403403274715 =  42.45497873437236 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 112.12020146101713, gates: 1442, depth: 127
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/04FELMZWMI.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/priority//priority_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/04FELMZWMI.v
Parsing Verilog input from `/tmp/04FELMZWMI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8b4f6b4b31
CPU: user 0.12s system 0.01s, MEM: 26.57 MB total, 20.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 33% 2x read_liberty (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 63.93329926580191, gates: 979, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/99Q7GL4LP5.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/priority//priority_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/99Q7GL4LP5.v
Parsing Verilog input from `/tmp/99Q7GL4LP5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cf721e42ea
CPU: user 0.10s system 0.01s, MEM: 24.02 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_verilog (0 sec), 40% 2x read_liberty (0 sec), ...
>>> full mapping succeed!
priority saveArea=(112.12020146101713-63.93329926580191) / 63.93329926580191 =  42.977894765885914 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/router.aig
resyn runtime: 0
[i] area: 27.687420193105936, gates: 327, depth: 47
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/EJ9V4KX8T4.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/router//router_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EJ9V4KX8T4.v
Parsing Verilog input from `/tmp/EJ9V4KX8T4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 020c62e7f4
CPU: user 0.07s system 0.00s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 67% 2x read_liberty (0 sec), 28% 2x read_verilog (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/router.aig
resyn runtime: 0
[i] area: 15.935939732939005, gates: 217, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/75HA2HMBXC.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/router//router_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/75HA2HMBXC.v
Parsing Verilog input from `/tmp/75HA2HMBXC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1bcd113e83
CPU: user 0.05s system 0.01s, MEM: 20.98 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_liberty (0 sec), 24% 2x read_verilog (0 sec), ...
>>> full mapping succeed!
router saveArea=(27.687420193105936-15.935939732939005) / 15.935939732939005 =  42.443392624542916 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 470.80278131738305, gates: 5177, depth: 214
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/9HGRTWYGJH.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/sin//sin_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9HGRTWYGJH.v
Parsing Verilog input from `/tmp/9HGRTWYGJH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9cd11ac0bf
CPU: user 0.36s system 0.02s, MEM: 55.67 MB total, 49.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 268.03871585428715, gates: 3342, depth: 99
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/3AA1SJ5A6S.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/sin//sin_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3AA1SJ5A6S.v
Parsing Verilog input from `/tmp/3AA1SJ5A6S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ec827473ec
CPU: user 0.27s system 0.02s, MEM: 43.68 MB total, 37.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> full mapping succeed!
sin saveArea=(470.80278131738305-268.03871585428715) / 268.03871585428715 =  43.0677288897336 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1624.3869592919946, gates: 18363, depth: 6045
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/F06G6HVOSP.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/sqrt//sqrt_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F06G6HVOSP.v
Parsing Verilog input from `/tmp/F06G6HVOSP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 07b518346a
CPU: user 1.26s system 0.08s, MEM: 156.27 MB total, 148.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 985.1705881431699, gates: 11467, depth: 2169
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/HPKB4CVTF2.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/sqrt//sqrt_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HPKB4CVTF2.v
Parsing Verilog input from `/tmp/HPKB4CVTF2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1ab7f6c0a7
CPU: user 0.92s system 0.06s, MEM: 112.93 MB total, 106.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
sqrt saveArea=(1624.3869592919946-985.1705881431699) / 985.1705881431699 =  39.351237554100635 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1660.3412399701774, gates: 17617, depth: 330
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/AEPCBFBUGY.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/square//square_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AEPCBFBUGY.v
Parsing Verilog input from `/tmp/AEPCBFBUGY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 68df50a5f5
CPU: user 1.24s system 0.08s, MEM: 153.18 MB total, 145.08 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/square.aig
resyn runtime: 9
[i] area: 944.5944461002946, gates: 10631, depth: 125
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/UA9K1Q56NR.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/square//square_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UA9K1Q56NR.v
Parsing Verilog input from `/tmp/UA9K1Q56NR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 21d55fcf3b
CPU: user 0.86s system 0.04s, MEM: 104.88 MB total, 97.99 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> full mapping succeed!
square saveArea=(1660.3412399701774-944.5944461002946) / 944.5944461002946 =  43.10841510403842 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1031.8994932360947, gates: 10578, depth: 60
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7_75t_L.lib; read_verilog /tmp/5GNQJLYX61.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/voter//voter_init.blif;' --

1. Executing Liberty frontend.
Imported 58 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5GNQJLYX61.v
Parsing Verilog input from `/tmp/5GNQJLYX61.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a9344f61fb
CPU: user 0.74s system 0.04s, MEM: 98.05 MB total, 91.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> initial mapping succeed!
[i] processing /home/flynn/workplace/CEMapping/benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 665.7811107710004, gates: 6837, depth: 36
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib stdCellLib/asap7/asap7sc7p5t_FULL_LVT_TT_nldm_28_K3.lib; read_verilog /tmp/PE71OERYMX.v; write_blif -impltf /home/flynn/workplace/CEMapping/outputs/iCell/full/voter//voter_full.blif;' --

1. Executing Liberty frontend.
Imported 88 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PE71OERYMX.v
Parsing Verilog input from `/tmp/PE71OERYMX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5c8d7093c8
CPU: user 0.54s system 0.03s, MEM: 73.40 MB total, 67.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> full mapping succeed!
voter saveArea=(1031.8994932360947-665.7811107710004) / 665.7811107710004 =  35.48004285930275 %
