
Ludz_le_chat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b754  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  0800b814  0800b814  0001b814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba20  0800ba20  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  0800ba20  0800ba20  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ba20  0800ba20  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba20  0800ba20  0001ba20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba24  0800ba24  0001ba24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800ba28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000087ac  2000006c  0800ba94  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008818  0800ba94  00028818  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d821  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004bd3  00000000  00000000  0003d8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ab0  00000000  00000000  000424d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000149e  00000000  00000000  00043f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c066  00000000  00000000  0004541e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021e8b  00000000  00000000  00061484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a58ad  00000000  00000000  0008330f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006790  00000000  00000000  00128bbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0012f34c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b7fc 	.word	0x0800b7fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	0800b7fc 	.word	0x0800b7fc

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_cdrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	0010      	movs	r0, r2
 800040c:	4662      	mov	r2, ip
 800040e:	468c      	mov	ip, r1
 8000410:	0019      	movs	r1, r3
 8000412:	4663      	mov	r3, ip
 8000414:	e000      	b.n	8000418 <__aeabi_cdcmpeq>
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdcmpeq>:
 8000418:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800041a:	f000 f8db 	bl	80005d4 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	d401      	bmi.n	8000426 <__aeabi_cdcmpeq+0xe>
 8000422:	2100      	movs	r1, #0
 8000424:	42c8      	cmn	r0, r1
 8000426:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000428 <__aeabi_dcmpeq>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 f82b 	bl	8000484 <__eqdf2>
 800042e:	4240      	negs	r0, r0
 8000430:	3001      	adds	r0, #1
 8000432:	bd10      	pop	{r4, pc}

08000434 <__aeabi_dcmplt>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 f8cd 	bl	80005d4 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	db01      	blt.n	8000442 <__aeabi_dcmplt+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmple>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 f8c3 	bl	80005d4 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dd01      	ble.n	8000456 <__aeabi_dcmple+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpgt>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 f853 	bl	8000508 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	dc01      	bgt.n	800046a <__aeabi_dcmpgt+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_dcmpge>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f000 f849 	bl	8000508 <__gedf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	da01      	bge.n	800047e <__aeabi_dcmpge+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__eqdf2>:
 8000484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000486:	464e      	mov	r6, r9
 8000488:	4645      	mov	r5, r8
 800048a:	46de      	mov	lr, fp
 800048c:	4657      	mov	r7, sl
 800048e:	4690      	mov	r8, r2
 8000490:	b5e0      	push	{r5, r6, r7, lr}
 8000492:	0017      	movs	r7, r2
 8000494:	031a      	lsls	r2, r3, #12
 8000496:	0b12      	lsrs	r2, r2, #12
 8000498:	0005      	movs	r5, r0
 800049a:	4684      	mov	ip, r0
 800049c:	4819      	ldr	r0, [pc, #100]	; (8000504 <__eqdf2+0x80>)
 800049e:	030e      	lsls	r6, r1, #12
 80004a0:	004c      	lsls	r4, r1, #1
 80004a2:	4691      	mov	r9, r2
 80004a4:	005a      	lsls	r2, r3, #1
 80004a6:	0fdb      	lsrs	r3, r3, #31
 80004a8:	469b      	mov	fp, r3
 80004aa:	0b36      	lsrs	r6, r6, #12
 80004ac:	0d64      	lsrs	r4, r4, #21
 80004ae:	0fc9      	lsrs	r1, r1, #31
 80004b0:	0d52      	lsrs	r2, r2, #21
 80004b2:	4284      	cmp	r4, r0
 80004b4:	d019      	beq.n	80004ea <__eqdf2+0x66>
 80004b6:	4282      	cmp	r2, r0
 80004b8:	d010      	beq.n	80004dc <__eqdf2+0x58>
 80004ba:	2001      	movs	r0, #1
 80004bc:	4294      	cmp	r4, r2
 80004be:	d10e      	bne.n	80004de <__eqdf2+0x5a>
 80004c0:	454e      	cmp	r6, r9
 80004c2:	d10c      	bne.n	80004de <__eqdf2+0x5a>
 80004c4:	2001      	movs	r0, #1
 80004c6:	45c4      	cmp	ip, r8
 80004c8:	d109      	bne.n	80004de <__eqdf2+0x5a>
 80004ca:	4559      	cmp	r1, fp
 80004cc:	d017      	beq.n	80004fe <__eqdf2+0x7a>
 80004ce:	2c00      	cmp	r4, #0
 80004d0:	d105      	bne.n	80004de <__eqdf2+0x5a>
 80004d2:	0030      	movs	r0, r6
 80004d4:	4328      	orrs	r0, r5
 80004d6:	1e43      	subs	r3, r0, #1
 80004d8:	4198      	sbcs	r0, r3
 80004da:	e000      	b.n	80004de <__eqdf2+0x5a>
 80004dc:	2001      	movs	r0, #1
 80004de:	bcf0      	pop	{r4, r5, r6, r7}
 80004e0:	46bb      	mov	fp, r7
 80004e2:	46b2      	mov	sl, r6
 80004e4:	46a9      	mov	r9, r5
 80004e6:	46a0      	mov	r8, r4
 80004e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004ea:	0033      	movs	r3, r6
 80004ec:	2001      	movs	r0, #1
 80004ee:	432b      	orrs	r3, r5
 80004f0:	d1f5      	bne.n	80004de <__eqdf2+0x5a>
 80004f2:	42a2      	cmp	r2, r4
 80004f4:	d1f3      	bne.n	80004de <__eqdf2+0x5a>
 80004f6:	464b      	mov	r3, r9
 80004f8:	433b      	orrs	r3, r7
 80004fa:	d1f0      	bne.n	80004de <__eqdf2+0x5a>
 80004fc:	e7e2      	b.n	80004c4 <__eqdf2+0x40>
 80004fe:	2000      	movs	r0, #0
 8000500:	e7ed      	b.n	80004de <__eqdf2+0x5a>
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	000007ff 	.word	0x000007ff

08000508 <__gedf2>:
 8000508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800050a:	4647      	mov	r7, r8
 800050c:	46ce      	mov	lr, r9
 800050e:	0004      	movs	r4, r0
 8000510:	0018      	movs	r0, r3
 8000512:	0016      	movs	r6, r2
 8000514:	031b      	lsls	r3, r3, #12
 8000516:	0b1b      	lsrs	r3, r3, #12
 8000518:	4d2d      	ldr	r5, [pc, #180]	; (80005d0 <__gedf2+0xc8>)
 800051a:	004a      	lsls	r2, r1, #1
 800051c:	4699      	mov	r9, r3
 800051e:	b580      	push	{r7, lr}
 8000520:	0043      	lsls	r3, r0, #1
 8000522:	030f      	lsls	r7, r1, #12
 8000524:	46a4      	mov	ip, r4
 8000526:	46b0      	mov	r8, r6
 8000528:	0b3f      	lsrs	r7, r7, #12
 800052a:	0d52      	lsrs	r2, r2, #21
 800052c:	0fc9      	lsrs	r1, r1, #31
 800052e:	0d5b      	lsrs	r3, r3, #21
 8000530:	0fc0      	lsrs	r0, r0, #31
 8000532:	42aa      	cmp	r2, r5
 8000534:	d021      	beq.n	800057a <__gedf2+0x72>
 8000536:	42ab      	cmp	r3, r5
 8000538:	d013      	beq.n	8000562 <__gedf2+0x5a>
 800053a:	2a00      	cmp	r2, #0
 800053c:	d122      	bne.n	8000584 <__gedf2+0x7c>
 800053e:	433c      	orrs	r4, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	d102      	bne.n	800054a <__gedf2+0x42>
 8000544:	464d      	mov	r5, r9
 8000546:	432e      	orrs	r6, r5
 8000548:	d022      	beq.n	8000590 <__gedf2+0x88>
 800054a:	2c00      	cmp	r4, #0
 800054c:	d010      	beq.n	8000570 <__gedf2+0x68>
 800054e:	4281      	cmp	r1, r0
 8000550:	d022      	beq.n	8000598 <__gedf2+0x90>
 8000552:	2002      	movs	r0, #2
 8000554:	3901      	subs	r1, #1
 8000556:	4008      	ands	r0, r1
 8000558:	3801      	subs	r0, #1
 800055a:	bcc0      	pop	{r6, r7}
 800055c:	46b9      	mov	r9, r7
 800055e:	46b0      	mov	r8, r6
 8000560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000562:	464d      	mov	r5, r9
 8000564:	432e      	orrs	r6, r5
 8000566:	d129      	bne.n	80005bc <__gedf2+0xb4>
 8000568:	2a00      	cmp	r2, #0
 800056a:	d1f0      	bne.n	800054e <__gedf2+0x46>
 800056c:	433c      	orrs	r4, r7
 800056e:	d1ee      	bne.n	800054e <__gedf2+0x46>
 8000570:	2800      	cmp	r0, #0
 8000572:	d1f2      	bne.n	800055a <__gedf2+0x52>
 8000574:	2001      	movs	r0, #1
 8000576:	4240      	negs	r0, r0
 8000578:	e7ef      	b.n	800055a <__gedf2+0x52>
 800057a:	003d      	movs	r5, r7
 800057c:	4325      	orrs	r5, r4
 800057e:	d11d      	bne.n	80005bc <__gedf2+0xb4>
 8000580:	4293      	cmp	r3, r2
 8000582:	d0ee      	beq.n	8000562 <__gedf2+0x5a>
 8000584:	2b00      	cmp	r3, #0
 8000586:	d1e2      	bne.n	800054e <__gedf2+0x46>
 8000588:	464c      	mov	r4, r9
 800058a:	4326      	orrs	r6, r4
 800058c:	d1df      	bne.n	800054e <__gedf2+0x46>
 800058e:	e7e0      	b.n	8000552 <__gedf2+0x4a>
 8000590:	2000      	movs	r0, #0
 8000592:	2c00      	cmp	r4, #0
 8000594:	d0e1      	beq.n	800055a <__gedf2+0x52>
 8000596:	e7dc      	b.n	8000552 <__gedf2+0x4a>
 8000598:	429a      	cmp	r2, r3
 800059a:	dc0a      	bgt.n	80005b2 <__gedf2+0xaa>
 800059c:	dbe8      	blt.n	8000570 <__gedf2+0x68>
 800059e:	454f      	cmp	r7, r9
 80005a0:	d8d7      	bhi.n	8000552 <__gedf2+0x4a>
 80005a2:	d00e      	beq.n	80005c2 <__gedf2+0xba>
 80005a4:	2000      	movs	r0, #0
 80005a6:	454f      	cmp	r7, r9
 80005a8:	d2d7      	bcs.n	800055a <__gedf2+0x52>
 80005aa:	2900      	cmp	r1, #0
 80005ac:	d0e2      	beq.n	8000574 <__gedf2+0x6c>
 80005ae:	0008      	movs	r0, r1
 80005b0:	e7d3      	b.n	800055a <__gedf2+0x52>
 80005b2:	4243      	negs	r3, r0
 80005b4:	4158      	adcs	r0, r3
 80005b6:	0040      	lsls	r0, r0, #1
 80005b8:	3801      	subs	r0, #1
 80005ba:	e7ce      	b.n	800055a <__gedf2+0x52>
 80005bc:	2002      	movs	r0, #2
 80005be:	4240      	negs	r0, r0
 80005c0:	e7cb      	b.n	800055a <__gedf2+0x52>
 80005c2:	45c4      	cmp	ip, r8
 80005c4:	d8c5      	bhi.n	8000552 <__gedf2+0x4a>
 80005c6:	2000      	movs	r0, #0
 80005c8:	45c4      	cmp	ip, r8
 80005ca:	d2c6      	bcs.n	800055a <__gedf2+0x52>
 80005cc:	e7ed      	b.n	80005aa <__gedf2+0xa2>
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	000007ff 	.word	0x000007ff

080005d4 <__ledf2>:
 80005d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005d6:	4647      	mov	r7, r8
 80005d8:	46ce      	mov	lr, r9
 80005da:	0004      	movs	r4, r0
 80005dc:	0018      	movs	r0, r3
 80005de:	0016      	movs	r6, r2
 80005e0:	031b      	lsls	r3, r3, #12
 80005e2:	0b1b      	lsrs	r3, r3, #12
 80005e4:	4d2c      	ldr	r5, [pc, #176]	; (8000698 <__ledf2+0xc4>)
 80005e6:	004a      	lsls	r2, r1, #1
 80005e8:	4699      	mov	r9, r3
 80005ea:	b580      	push	{r7, lr}
 80005ec:	0043      	lsls	r3, r0, #1
 80005ee:	030f      	lsls	r7, r1, #12
 80005f0:	46a4      	mov	ip, r4
 80005f2:	46b0      	mov	r8, r6
 80005f4:	0b3f      	lsrs	r7, r7, #12
 80005f6:	0d52      	lsrs	r2, r2, #21
 80005f8:	0fc9      	lsrs	r1, r1, #31
 80005fa:	0d5b      	lsrs	r3, r3, #21
 80005fc:	0fc0      	lsrs	r0, r0, #31
 80005fe:	42aa      	cmp	r2, r5
 8000600:	d00d      	beq.n	800061e <__ledf2+0x4a>
 8000602:	42ab      	cmp	r3, r5
 8000604:	d010      	beq.n	8000628 <__ledf2+0x54>
 8000606:	2a00      	cmp	r2, #0
 8000608:	d127      	bne.n	800065a <__ledf2+0x86>
 800060a:	433c      	orrs	r4, r7
 800060c:	2b00      	cmp	r3, #0
 800060e:	d111      	bne.n	8000634 <__ledf2+0x60>
 8000610:	464d      	mov	r5, r9
 8000612:	432e      	orrs	r6, r5
 8000614:	d10e      	bne.n	8000634 <__ledf2+0x60>
 8000616:	2000      	movs	r0, #0
 8000618:	2c00      	cmp	r4, #0
 800061a:	d015      	beq.n	8000648 <__ledf2+0x74>
 800061c:	e00e      	b.n	800063c <__ledf2+0x68>
 800061e:	003d      	movs	r5, r7
 8000620:	4325      	orrs	r5, r4
 8000622:	d110      	bne.n	8000646 <__ledf2+0x72>
 8000624:	4293      	cmp	r3, r2
 8000626:	d118      	bne.n	800065a <__ledf2+0x86>
 8000628:	464d      	mov	r5, r9
 800062a:	432e      	orrs	r6, r5
 800062c:	d10b      	bne.n	8000646 <__ledf2+0x72>
 800062e:	2a00      	cmp	r2, #0
 8000630:	d102      	bne.n	8000638 <__ledf2+0x64>
 8000632:	433c      	orrs	r4, r7
 8000634:	2c00      	cmp	r4, #0
 8000636:	d00b      	beq.n	8000650 <__ledf2+0x7c>
 8000638:	4281      	cmp	r1, r0
 800063a:	d014      	beq.n	8000666 <__ledf2+0x92>
 800063c:	2002      	movs	r0, #2
 800063e:	3901      	subs	r1, #1
 8000640:	4008      	ands	r0, r1
 8000642:	3801      	subs	r0, #1
 8000644:	e000      	b.n	8000648 <__ledf2+0x74>
 8000646:	2002      	movs	r0, #2
 8000648:	bcc0      	pop	{r6, r7}
 800064a:	46b9      	mov	r9, r7
 800064c:	46b0      	mov	r8, r6
 800064e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000650:	2800      	cmp	r0, #0
 8000652:	d1f9      	bne.n	8000648 <__ledf2+0x74>
 8000654:	2001      	movs	r0, #1
 8000656:	4240      	negs	r0, r0
 8000658:	e7f6      	b.n	8000648 <__ledf2+0x74>
 800065a:	2b00      	cmp	r3, #0
 800065c:	d1ec      	bne.n	8000638 <__ledf2+0x64>
 800065e:	464c      	mov	r4, r9
 8000660:	4326      	orrs	r6, r4
 8000662:	d1e9      	bne.n	8000638 <__ledf2+0x64>
 8000664:	e7ea      	b.n	800063c <__ledf2+0x68>
 8000666:	429a      	cmp	r2, r3
 8000668:	dd04      	ble.n	8000674 <__ledf2+0xa0>
 800066a:	4243      	negs	r3, r0
 800066c:	4158      	adcs	r0, r3
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	3801      	subs	r0, #1
 8000672:	e7e9      	b.n	8000648 <__ledf2+0x74>
 8000674:	429a      	cmp	r2, r3
 8000676:	dbeb      	blt.n	8000650 <__ledf2+0x7c>
 8000678:	454f      	cmp	r7, r9
 800067a:	d8df      	bhi.n	800063c <__ledf2+0x68>
 800067c:	d006      	beq.n	800068c <__ledf2+0xb8>
 800067e:	2000      	movs	r0, #0
 8000680:	454f      	cmp	r7, r9
 8000682:	d2e1      	bcs.n	8000648 <__ledf2+0x74>
 8000684:	2900      	cmp	r1, #0
 8000686:	d0e5      	beq.n	8000654 <__ledf2+0x80>
 8000688:	0008      	movs	r0, r1
 800068a:	e7dd      	b.n	8000648 <__ledf2+0x74>
 800068c:	45c4      	cmp	ip, r8
 800068e:	d8d5      	bhi.n	800063c <__ledf2+0x68>
 8000690:	2000      	movs	r0, #0
 8000692:	45c4      	cmp	ip, r8
 8000694:	d2d8      	bcs.n	8000648 <__ledf2+0x74>
 8000696:	e7f5      	b.n	8000684 <__ledf2+0xb0>
 8000698:	000007ff 	.word	0x000007ff

0800069c <__aeabi_d2iz>:
 800069c:	000a      	movs	r2, r1
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	4c13      	ldr	r4, [pc, #76]	; (80006f0 <__aeabi_d2iz+0x54>)
 80006a2:	0053      	lsls	r3, r2, #1
 80006a4:	0309      	lsls	r1, r1, #12
 80006a6:	0005      	movs	r5, r0
 80006a8:	0b09      	lsrs	r1, r1, #12
 80006aa:	2000      	movs	r0, #0
 80006ac:	0d5b      	lsrs	r3, r3, #21
 80006ae:	0fd2      	lsrs	r2, r2, #31
 80006b0:	42a3      	cmp	r3, r4
 80006b2:	dd04      	ble.n	80006be <__aeabi_d2iz+0x22>
 80006b4:	480f      	ldr	r0, [pc, #60]	; (80006f4 <__aeabi_d2iz+0x58>)
 80006b6:	4283      	cmp	r3, r0
 80006b8:	dd02      	ble.n	80006c0 <__aeabi_d2iz+0x24>
 80006ba:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <__aeabi_d2iz+0x5c>)
 80006bc:	18d0      	adds	r0, r2, r3
 80006be:	bd30      	pop	{r4, r5, pc}
 80006c0:	2080      	movs	r0, #128	; 0x80
 80006c2:	0340      	lsls	r0, r0, #13
 80006c4:	4301      	orrs	r1, r0
 80006c6:	480d      	ldr	r0, [pc, #52]	; (80006fc <__aeabi_d2iz+0x60>)
 80006c8:	1ac0      	subs	r0, r0, r3
 80006ca:	281f      	cmp	r0, #31
 80006cc:	dd08      	ble.n	80006e0 <__aeabi_d2iz+0x44>
 80006ce:	480c      	ldr	r0, [pc, #48]	; (8000700 <__aeabi_d2iz+0x64>)
 80006d0:	1ac3      	subs	r3, r0, r3
 80006d2:	40d9      	lsrs	r1, r3
 80006d4:	000b      	movs	r3, r1
 80006d6:	4258      	negs	r0, r3
 80006d8:	2a00      	cmp	r2, #0
 80006da:	d1f0      	bne.n	80006be <__aeabi_d2iz+0x22>
 80006dc:	0018      	movs	r0, r3
 80006de:	e7ee      	b.n	80006be <__aeabi_d2iz+0x22>
 80006e0:	4c08      	ldr	r4, [pc, #32]	; (8000704 <__aeabi_d2iz+0x68>)
 80006e2:	40c5      	lsrs	r5, r0
 80006e4:	46a4      	mov	ip, r4
 80006e6:	4463      	add	r3, ip
 80006e8:	4099      	lsls	r1, r3
 80006ea:	000b      	movs	r3, r1
 80006ec:	432b      	orrs	r3, r5
 80006ee:	e7f2      	b.n	80006d6 <__aeabi_d2iz+0x3a>
 80006f0:	000003fe 	.word	0x000003fe
 80006f4:	0000041d 	.word	0x0000041d
 80006f8:	7fffffff 	.word	0x7fffffff
 80006fc:	00000433 	.word	0x00000433
 8000700:	00000413 	.word	0x00000413
 8000704:	fffffbed 	.word	0xfffffbed

08000708 <__aeabi_i2d>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	2800      	cmp	r0, #0
 800070c:	d016      	beq.n	800073c <__aeabi_i2d+0x34>
 800070e:	17c3      	asrs	r3, r0, #31
 8000710:	18c5      	adds	r5, r0, r3
 8000712:	405d      	eors	r5, r3
 8000714:	0fc4      	lsrs	r4, r0, #31
 8000716:	0028      	movs	r0, r5
 8000718:	f000 f826 	bl	8000768 <__clzsi2>
 800071c:	4b11      	ldr	r3, [pc, #68]	; (8000764 <__aeabi_i2d+0x5c>)
 800071e:	1a1b      	subs	r3, r3, r0
 8000720:	280a      	cmp	r0, #10
 8000722:	dc16      	bgt.n	8000752 <__aeabi_i2d+0x4a>
 8000724:	0002      	movs	r2, r0
 8000726:	002e      	movs	r6, r5
 8000728:	3215      	adds	r2, #21
 800072a:	4096      	lsls	r6, r2
 800072c:	220b      	movs	r2, #11
 800072e:	1a12      	subs	r2, r2, r0
 8000730:	40d5      	lsrs	r5, r2
 8000732:	055b      	lsls	r3, r3, #21
 8000734:	032d      	lsls	r5, r5, #12
 8000736:	0b2d      	lsrs	r5, r5, #12
 8000738:	0d5b      	lsrs	r3, r3, #21
 800073a:	e003      	b.n	8000744 <__aeabi_i2d+0x3c>
 800073c:	2400      	movs	r4, #0
 800073e:	2300      	movs	r3, #0
 8000740:	2500      	movs	r5, #0
 8000742:	2600      	movs	r6, #0
 8000744:	051b      	lsls	r3, r3, #20
 8000746:	432b      	orrs	r3, r5
 8000748:	07e4      	lsls	r4, r4, #31
 800074a:	4323      	orrs	r3, r4
 800074c:	0030      	movs	r0, r6
 800074e:	0019      	movs	r1, r3
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	380b      	subs	r0, #11
 8000754:	4085      	lsls	r5, r0
 8000756:	055b      	lsls	r3, r3, #21
 8000758:	032d      	lsls	r5, r5, #12
 800075a:	2600      	movs	r6, #0
 800075c:	0b2d      	lsrs	r5, r5, #12
 800075e:	0d5b      	lsrs	r3, r3, #21
 8000760:	e7f0      	b.n	8000744 <__aeabi_i2d+0x3c>
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	0000041e 	.word	0x0000041e

08000768 <__clzsi2>:
 8000768:	211c      	movs	r1, #28
 800076a:	2301      	movs	r3, #1
 800076c:	041b      	lsls	r3, r3, #16
 800076e:	4298      	cmp	r0, r3
 8000770:	d301      	bcc.n	8000776 <__clzsi2+0xe>
 8000772:	0c00      	lsrs	r0, r0, #16
 8000774:	3910      	subs	r1, #16
 8000776:	0a1b      	lsrs	r3, r3, #8
 8000778:	4298      	cmp	r0, r3
 800077a:	d301      	bcc.n	8000780 <__clzsi2+0x18>
 800077c:	0a00      	lsrs	r0, r0, #8
 800077e:	3908      	subs	r1, #8
 8000780:	091b      	lsrs	r3, r3, #4
 8000782:	4298      	cmp	r0, r3
 8000784:	d301      	bcc.n	800078a <__clzsi2+0x22>
 8000786:	0900      	lsrs	r0, r0, #4
 8000788:	3904      	subs	r1, #4
 800078a:	a202      	add	r2, pc, #8	; (adr r2, 8000794 <__clzsi2+0x2c>)
 800078c:	5c10      	ldrb	r0, [r2, r0]
 800078e:	1840      	adds	r0, r0, r1
 8000790:	4770      	bx	lr
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	02020304 	.word	0x02020304
 8000798:	01010101 	.word	0x01010101
	...

080007a4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	0018      	movs	r0, r3
 80007ae:	230c      	movs	r3, #12
 80007b0:	001a      	movs	r2, r3
 80007b2:	2100      	movs	r1, #0
 80007b4:	f00a fa0e 	bl	800abd4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007b8:	4b34      	ldr	r3, [pc, #208]	; (800088c <MX_ADC1_Init+0xe8>)
 80007ba:	4a35      	ldr	r2, [pc, #212]	; (8000890 <MX_ADC1_Init+0xec>)
 80007bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80007be:	4b33      	ldr	r3, [pc, #204]	; (800088c <MX_ADC1_Init+0xe8>)
 80007c0:	2280      	movs	r2, #128	; 0x80
 80007c2:	05d2      	lsls	r2, r2, #23
 80007c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007c6:	4b31      	ldr	r3, [pc, #196]	; (800088c <MX_ADC1_Init+0xe8>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007cc:	4b2f      	ldr	r3, [pc, #188]	; (800088c <MX_ADC1_Init+0xe8>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007d2:	4b2e      	ldr	r3, [pc, #184]	; (800088c <MX_ADC1_Init+0xe8>)
 80007d4:	2280      	movs	r2, #128	; 0x80
 80007d6:	0392      	lsls	r2, r2, #14
 80007d8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007da:	4b2c      	ldr	r3, [pc, #176]	; (800088c <MX_ADC1_Init+0xe8>)
 80007dc:	2204      	movs	r2, #4
 80007de:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007e0:	4b2a      	ldr	r3, [pc, #168]	; (800088c <MX_ADC1_Init+0xe8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80007e6:	4b29      	ldr	r3, [pc, #164]	; (800088c <MX_ADC1_Init+0xe8>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007ec:	4b27      	ldr	r3, [pc, #156]	; (800088c <MX_ADC1_Init+0xe8>)
 80007ee:	2201      	movs	r2, #1
 80007f0:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 80007f2:	4b26      	ldr	r3, [pc, #152]	; (800088c <MX_ADC1_Init+0xe8>)
 80007f4:	2202      	movs	r2, #2
 80007f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f8:	4b24      	ldr	r3, [pc, #144]	; (800088c <MX_ADC1_Init+0xe8>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007fe:	4b23      	ldr	r3, [pc, #140]	; (800088c <MX_ADC1_Init+0xe8>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000804:	4b21      	ldr	r3, [pc, #132]	; (800088c <MX_ADC1_Init+0xe8>)
 8000806:	222c      	movs	r2, #44	; 0x2c
 8000808:	2100      	movs	r1, #0
 800080a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800080c:	4b1f      	ldr	r3, [pc, #124]	; (800088c <MX_ADC1_Init+0xe8>)
 800080e:	2200      	movs	r2, #0
 8000810:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_79CYCLES_5;
 8000812:	4b1e      	ldr	r3, [pc, #120]	; (800088c <MX_ADC1_Init+0xe8>)
 8000814:	2206      	movs	r2, #6
 8000816:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8000818:	4b1c      	ldr	r3, [pc, #112]	; (800088c <MX_ADC1_Init+0xe8>)
 800081a:	2206      	movs	r2, #6
 800081c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800081e:	4b1b      	ldr	r3, [pc, #108]	; (800088c <MX_ADC1_Init+0xe8>)
 8000820:	223c      	movs	r2, #60	; 0x3c
 8000822:	2100      	movs	r1, #0
 8000824:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000826:	4b19      	ldr	r3, [pc, #100]	; (800088c <MX_ADC1_Init+0xe8>)
 8000828:	2200      	movs	r2, #0
 800082a:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800082c:	4b17      	ldr	r3, [pc, #92]	; (800088c <MX_ADC1_Init+0xe8>)
 800082e:	0018      	movs	r0, r3
 8000830:	f002 f91c 	bl	8002a6c <HAL_ADC_Init>
 8000834:	1e03      	subs	r3, r0, #0
 8000836:	d001      	beq.n	800083c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000838:	f000 fef4 	bl	8001624 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800084e:	1d3a      	adds	r2, r7, #4
 8000850:	4b0e      	ldr	r3, [pc, #56]	; (800088c <MX_ADC1_Init+0xe8>)
 8000852:	0011      	movs	r1, r2
 8000854:	0018      	movs	r0, r3
 8000856:	f002 fab1 	bl	8002dbc <HAL_ADC_ConfigChannel>
 800085a:	1e03      	subs	r3, r0, #0
 800085c:	d001      	beq.n	8000862 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 800085e:	f000 fee1 	bl	8001624 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	4a0b      	ldr	r2, [pc, #44]	; (8000894 <MX_ADC1_Init+0xf0>)
 8000866:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	2204      	movs	r2, #4
 800086c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800086e:	1d3a      	adds	r2, r7, #4
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_ADC1_Init+0xe8>)
 8000872:	0011      	movs	r1, r2
 8000874:	0018      	movs	r0, r3
 8000876:	f002 faa1 	bl	8002dbc <HAL_ADC_ConfigChannel>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800087e:	f000 fed1 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b004      	add	sp, #16
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	20000088 	.word	0x20000088
 8000890:	40012400 	.word	0x40012400
 8000894:	04000002 	.word	0x04000002

08000898 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000898:	b590      	push	{r4, r7, lr}
 800089a:	b08b      	sub	sp, #44	; 0x2c
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a0:	2414      	movs	r4, #20
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	0018      	movs	r0, r3
 80008a6:	2314      	movs	r3, #20
 80008a8:	001a      	movs	r2, r3
 80008aa:	2100      	movs	r1, #0
 80008ac:	f00a f992 	bl	800abd4 <memset>
  if(adcHandle->Instance==ADC1)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a2d      	ldr	r2, [pc, #180]	; (800096c <HAL_ADC_MspInit+0xd4>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d154      	bne.n	8000964 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80008ba:	4b2d      	ldr	r3, [pc, #180]	; (8000970 <HAL_ADC_MspInit+0xd8>)
 80008bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008be:	4b2c      	ldr	r3, [pc, #176]	; (8000970 <HAL_ADC_MspInit+0xd8>)
 80008c0:	2180      	movs	r1, #128	; 0x80
 80008c2:	0349      	lsls	r1, r1, #13
 80008c4:	430a      	orrs	r2, r1
 80008c6:	641a      	str	r2, [r3, #64]	; 0x40
 80008c8:	4b29      	ldr	r3, [pc, #164]	; (8000970 <HAL_ADC_MspInit+0xd8>)
 80008ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008cc:	2380      	movs	r3, #128	; 0x80
 80008ce:	035b      	lsls	r3, r3, #13
 80008d0:	4013      	ands	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
 80008d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	4b26      	ldr	r3, [pc, #152]	; (8000970 <HAL_ADC_MspInit+0xd8>)
 80008d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008da:	4b25      	ldr	r3, [pc, #148]	; (8000970 <HAL_ADC_MspInit+0xd8>)
 80008dc:	2101      	movs	r1, #1
 80008de:	430a      	orrs	r2, r1
 80008e0:	635a      	str	r2, [r3, #52]	; 0x34
 80008e2:	4b23      	ldr	r3, [pc, #140]	; (8000970 <HAL_ADC_MspInit+0xd8>)
 80008e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e6:	2201      	movs	r2, #1
 80008e8:	4013      	ands	r3, r2
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_Shunt1_Pin|ADC_Shunt2_Pin;
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	2203      	movs	r2, #3
 80008f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008f4:	193b      	adds	r3, r7, r4
 80008f6:	2203      	movs	r2, #3
 80008f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000900:	193a      	adds	r2, r7, r4
 8000902:	23a0      	movs	r3, #160	; 0xa0
 8000904:	05db      	lsls	r3, r3, #23
 8000906:	0011      	movs	r1, r2
 8000908:	0018      	movs	r0, r3
 800090a:	f002 ff2f 	bl	800376c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800090e:	4b19      	ldr	r3, [pc, #100]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 8000910:	4a19      	ldr	r2, [pc, #100]	; (8000978 <HAL_ADC_MspInit+0xe0>)
 8000912:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 8000916:	2205      	movs	r2, #5
 8000918:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800091a:	4b16      	ldr	r3, [pc, #88]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000920:	4b14      	ldr	r3, [pc, #80]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000926:	4b13      	ldr	r3, [pc, #76]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 8000928:	2280      	movs	r2, #128	; 0x80
 800092a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 800092e:	2280      	movs	r2, #128	; 0x80
 8000930:	0052      	lsls	r2, r2, #1
 8000932:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000934:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 8000936:	2280      	movs	r2, #128	; 0x80
 8000938:	00d2      	lsls	r2, r2, #3
 800093a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800093c:	4b0d      	ldr	r3, [pc, #52]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000942:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 8000944:	2200      	movs	r2, #0
 8000946:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000948:	4b0a      	ldr	r3, [pc, #40]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 800094a:	0018      	movs	r0, r3
 800094c:	f002 fcbc 	bl	80032c8 <HAL_DMA_Init>
 8000950:	1e03      	subs	r3, r0, #0
 8000952:	d001      	beq.n	8000958 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000954:	f000 fe66 	bl	8001624 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a06      	ldr	r2, [pc, #24]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 800095c:	651a      	str	r2, [r3, #80]	; 0x50
 800095e:	4b05      	ldr	r3, [pc, #20]	; (8000974 <HAL_ADC_MspInit+0xdc>)
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b00b      	add	sp, #44	; 0x2c
 800096a:	bd90      	pop	{r4, r7, pc}
 800096c:	40012400 	.word	0x40012400
 8000970:	40021000 	.word	0x40021000
 8000974:	200000ec 	.word	0x200000ec
 8000978:	40020008 	.word	0x40020008

0800097c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800097c:	b590      	push	{r4, r7, lr}
 800097e:	b087      	sub	sp, #28
 8000980:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	4a08      	ldr	r2, [pc, #32]	; (80009a8 <MX_FREERTOS_Init+0x2c>)
 8000986:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000988:	c313      	stmia	r3!, {r0, r1, r4}
 800098a:	ca03      	ldmia	r2!, {r0, r1}
 800098c:	c303      	stmia	r3!, {r0, r1}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2100      	movs	r1, #0
 8000992:	0018      	movs	r0, r3
 8000994:	f007 fd25 	bl	80083e2 <osThreadCreate>
 8000998:	0002      	movs	r2, r0
 800099a:	4b04      	ldr	r3, [pc, #16]	; (80009ac <MX_FREERTOS_Init+0x30>)
 800099c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b007      	add	sp, #28
 80009a4:	bd90      	pop	{r4, r7, pc}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	0800b820 	.word	0x0800b820
 80009ac:	20000148 	.word	0x20000148

080009b0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009b8:	2001      	movs	r0, #1
 80009ba:	f007 fd3a 	bl	8008432 <osDelay>
 80009be:	e7fb      	b.n	80009b8 <StartDefaultTask+0x8>

080009c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009c6:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <MX_DMA_Init+0x48>)
 80009c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009ca:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <MX_DMA_Init+0x48>)
 80009cc:	2101      	movs	r1, #1
 80009ce:	430a      	orrs	r2, r1
 80009d0:	639a      	str	r2, [r3, #56]	; 0x38
 80009d2:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <MX_DMA_Init+0x48>)
 80009d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009d6:	2201      	movs	r2, #1
 80009d8:	4013      	ands	r3, r2
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80009de:	2200      	movs	r2, #0
 80009e0:	2103      	movs	r1, #3
 80009e2:	2009      	movs	r0, #9
 80009e4:	f002 fc4a 	bl	800327c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009e8:	2009      	movs	r0, #9
 80009ea:	f002 fc5c 	bl	80032a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2103      	movs	r1, #3
 80009f2:	200a      	movs	r0, #10
 80009f4:	f002 fc42 	bl	800327c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80009f8:	200a      	movs	r0, #10
 80009fa:	f002 fc54 	bl	80032a6 <HAL_NVIC_EnableIRQ>

}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b002      	add	sp, #8
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	40021000 	.word	0x40021000

08000a0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a0c:	b590      	push	{r4, r7, lr}
 8000a0e:	b08b      	sub	sp, #44	; 0x2c
 8000a10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a12:	2414      	movs	r4, #20
 8000a14:	193b      	adds	r3, r7, r4
 8000a16:	0018      	movs	r0, r3
 8000a18:	2314      	movs	r3, #20
 8000a1a:	001a      	movs	r2, r3
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	f00a f8d9 	bl	800abd4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a22:	4b75      	ldr	r3, [pc, #468]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a26:	4b74      	ldr	r3, [pc, #464]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a28:	2104      	movs	r1, #4
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a2e:	4b72      	ldr	r3, [pc, #456]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a32:	2204      	movs	r2, #4
 8000a34:	4013      	ands	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a3a:	4b6f      	ldr	r3, [pc, #444]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a3e:	4b6e      	ldr	r3, [pc, #440]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a40:	2120      	movs	r1, #32
 8000a42:	430a      	orrs	r2, r1
 8000a44:	635a      	str	r2, [r3, #52]	; 0x34
 8000a46:	4b6c      	ldr	r3, [pc, #432]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a4a:	2220      	movs	r2, #32
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b69      	ldr	r3, [pc, #420]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a56:	4b68      	ldr	r3, [pc, #416]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a58:	2101      	movs	r1, #1
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a5e:	4b66      	ldr	r3, [pc, #408]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a62:	2201      	movs	r2, #1
 8000a64:	4013      	ands	r3, r2
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6a:	4b63      	ldr	r3, [pc, #396]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a6e:	4b62      	ldr	r3, [pc, #392]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a70:	2102      	movs	r1, #2
 8000a72:	430a      	orrs	r2, r1
 8000a74:	635a      	str	r2, [r3, #52]	; 0x34
 8000a76:	4b60      	ldr	r3, [pc, #384]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a7a:	2202      	movs	r2, #2
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a82:	4b5d      	ldr	r3, [pc, #372]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a86:	4b5c      	ldr	r3, [pc, #368]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a88:	2108      	movs	r1, #8
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a8e:	4b5a      	ldr	r3, [pc, #360]	; (8000bf8 <MX_GPIO_Init+0x1ec>)
 8000a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a92:	2208      	movs	r2, #8
 8000a94:	4013      	ands	r3, r2
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000a9a:	2380      	movs	r3, #128	; 0x80
 8000a9c:	00d9      	lsls	r1, r3, #3
 8000a9e:	23a0      	movs	r3, #160	; 0xa0
 8000aa0:	05db      	lsls	r3, r3, #23
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f002 ffc5 	bl	8003a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_RED_Pin|LED_YELLOW_Pin|LED_WHITE_Pin|LED_BLUE_Pin
 8000aaa:	4b54      	ldr	r3, [pc, #336]	; (8000bfc <MX_GPIO_Init+0x1f0>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	213f      	movs	r1, #63	; 0x3f
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f002 ffbf 	bl	8003a34 <HAL_GPIO_WritePin>
                          |LED_GREEN_Pin|Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEV_EN_Pin|M_EN_Pin, GPIO_PIN_RESET);
 8000ab6:	4b52      	ldr	r3, [pc, #328]	; (8000c00 <MX_GPIO_Init+0x1f4>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2118      	movs	r1, #24
 8000abc:	0018      	movs	r0, r3
 8000abe:	f002 ffb9 	bl	8003a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Bouton1_Pin|Bouton2_Pin;
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	2209      	movs	r2, #9
 8000ac6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	2288      	movs	r2, #136	; 0x88
 8000acc:	0352      	lsls	r2, r2, #13
 8000ace:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad6:	193b      	adds	r3, r7, r4
 8000ad8:	4a4a      	ldr	r2, [pc, #296]	; (8000c04 <MX_GPIO_Init+0x1f8>)
 8000ada:	0019      	movs	r1, r3
 8000adc:	0010      	movs	r0, r2
 8000ade:	f002 fe45 	bl	800376c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Bouton3_Pin;
 8000ae2:	193b      	adds	r3, r7, r4
 8000ae4:	2210      	movs	r2, #16
 8000ae6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ae8:	193b      	adds	r3, r7, r4
 8000aea:	2288      	movs	r2, #136	; 0x88
 8000aec:	0352      	lsls	r2, r2, #13
 8000aee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000af0:	193b      	adds	r3, r7, r4
 8000af2:	2201      	movs	r2, #1
 8000af4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Bouton3_GPIO_Port, &GPIO_InitStruct);
 8000af6:	193a      	adds	r2, r7, r4
 8000af8:	23a0      	movs	r3, #160	; 0xa0
 8000afa:	05db      	lsls	r3, r3, #23
 8000afc:	0011      	movs	r1, r2
 8000afe:	0018      	movs	r0, r3
 8000b00:	f002 fe34 	bl	800376c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = Contact1_Pin|Contact2_Pin|Contact3_Pin|Contact4_Pin
 8000b04:	0021      	movs	r1, r4
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	4a3f      	ldr	r2, [pc, #252]	; (8000c08 <MX_GPIO_Init+0x1fc>)
 8000b0a:	601a      	str	r2, [r3, #0]
                          |Bordure2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2288      	movs	r2, #136	; 0x88
 8000b10:	0352      	lsls	r2, r2, #13
 8000b12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2202      	movs	r2, #2
 8000b18:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1a:	000c      	movs	r4, r1
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	4a38      	ldr	r2, [pc, #224]	; (8000c00 <MX_GPIO_Init+0x1f4>)
 8000b20:	0019      	movs	r1, r3
 8000b22:	0010      	movs	r0, r2
 8000b24:	f002 fe22 	bl	800376c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000b28:	0021      	movs	r1, r4
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2280      	movs	r2, #128	; 0x80
 8000b2e:	00d2      	lsls	r2, r2, #3
 8000b30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b32:	000c      	movs	r4, r1
 8000b34:	193b      	adds	r3, r7, r4
 8000b36:	2201      	movs	r2, #1
 8000b38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	193b      	adds	r3, r7, r4
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	193b      	adds	r3, r7, r4
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000b46:	193a      	adds	r2, r7, r4
 8000b48:	23a0      	movs	r3, #160	; 0xa0
 8000b4a:	05db      	lsls	r3, r3, #23
 8000b4c:	0011      	movs	r1, r2
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f002 fe0c 	bl	800376c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_YELLOW_Pin|LED_WHITE_Pin|LED_BLUE_Pin
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	223f      	movs	r2, #63	; 0x3f
 8000b58:	601a      	str	r2, [r3, #0]
                          |LED_GREEN_Pin|Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	2200      	movs	r2, #0
 8000b6a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b6c:	193b      	adds	r3, r7, r4
 8000b6e:	4a23      	ldr	r2, [pc, #140]	; (8000bfc <MX_GPIO_Init+0x1f0>)
 8000b70:	0019      	movs	r1, r3
 8000b72:	0010      	movs	r0, r2
 8000b74:	f002 fdfa 	bl	800376c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DEV_EN_Pin|M_EN_Pin;
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2218      	movs	r2, #24
 8000b7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	2201      	movs	r2, #1
 8000b82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	193b      	adds	r3, r7, r4
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b90:	193b      	adds	r3, r7, r4
 8000b92:	4a1b      	ldr	r2, [pc, #108]	; (8000c00 <MX_GPIO_Init+0x1f4>)
 8000b94:	0019      	movs	r1, r3
 8000b96:	0010      	movs	r0, r2
 8000b98:	f002 fde8 	bl	800376c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Bordure1_Pin;
 8000b9c:	0021      	movs	r1, r4
 8000b9e:	187b      	adds	r3, r7, r1
 8000ba0:	2280      	movs	r2, #128	; 0x80
 8000ba2:	0052      	lsls	r2, r2, #1
 8000ba4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	2288      	movs	r2, #136	; 0x88
 8000baa:	0352      	lsls	r2, r2, #13
 8000bac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bae:	187b      	adds	r3, r7, r1
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Bordure1_GPIO_Port, &GPIO_InitStruct);
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <MX_GPIO_Init+0x1f4>)
 8000bb8:	0019      	movs	r1, r3
 8000bba:	0010      	movs	r0, r2
 8000bbc:	f002 fdd6 	bl	800376c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2103      	movs	r1, #3
 8000bc4:	2005      	movs	r0, #5
 8000bc6:	f002 fb59 	bl	800327c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000bca:	2005      	movs	r0, #5
 8000bcc:	f002 fb6b 	bl	80032a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2103      	movs	r1, #3
 8000bd4:	2006      	movs	r0, #6
 8000bd6:	f002 fb51 	bl	800327c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000bda:	2006      	movs	r0, #6
 8000bdc:	f002 fb63 	bl	80032a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2103      	movs	r1, #3
 8000be4:	2007      	movs	r0, #7
 8000be6:	f002 fb49 	bl	800327c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000bea:	2007      	movs	r0, #7
 8000bec:	f002 fb5b 	bl	80032a6 <HAL_NVIC_EnableIRQ>

}
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b00b      	add	sp, #44	; 0x2c
 8000bf6:	bd90      	pop	{r4, r7, pc}
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	50000c00 	.word	0x50000c00
 8000c00:	50000400 	.word	0x50000400
 8000c04:	50000800 	.word	0x50000800
 8000c08:	0000e220 	.word	0x0000e220

08000c0c <__io_putchar>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int chr)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000c14:	2301      	movs	r3, #1
 8000c16:	425b      	negs	r3, r3
 8000c18:	1d39      	adds	r1, r7, #4
 8000c1a:	4804      	ldr	r0, [pc, #16]	; (8000c2c <__io_putchar+0x20>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	f005 f9db 	bl	8005fd8 <HAL_UART_Transmit>
	return chr;
 8000c22:	687b      	ldr	r3, [r7, #4]
}
 8000c24:	0018      	movs	r0, r3
 8000c26:	46bd      	mov	sp, r7
 8000c28:	b002      	add	sp, #8
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	200035d8 	.word	0x200035d8

08000c30 <uart_transmit>:
int uart_transmit(uint8_t *p_data, uint16_t size){
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	000a      	movs	r2, r1
 8000c3a:	1cbb      	adds	r3, r7, #2
 8000c3c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart4, p_data, size, HAL_MAX_DELAY);
 8000c3e:	2301      	movs	r3, #1
 8000c40:	425c      	negs	r4, r3
 8000c42:	1cbb      	adds	r3, r7, #2
 8000c44:	881a      	ldrh	r2, [r3, #0]
 8000c46:	6879      	ldr	r1, [r7, #4]
 8000c48:	4804      	ldr	r0, [pc, #16]	; (8000c5c <uart_transmit+0x2c>)
 8000c4a:	0023      	movs	r3, r4
 8000c4c:	f005 f9c4 	bl	8005fd8 <HAL_UART_Transmit>
	return 0;
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	0018      	movs	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	b003      	add	sp, #12
 8000c58:	bd90      	pop	{r4, r7, pc}
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	2000366c 	.word	0x2000366c

08000c60 <uart_it_transmit>:
int uart_it_transmit(uint8_t *p_data, uint16_t size){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	000a      	movs	r2, r1
 8000c6a:	1cbb      	adds	r3, r7, #2
 8000c6c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart4, p_data, size);
 8000c6e:	1cbb      	adds	r3, r7, #2
 8000c70:	881a      	ldrh	r2, [r3, #0]
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	4b04      	ldr	r3, [pc, #16]	; (8000c88 <uart_it_transmit+0x28>)
 8000c76:	0018      	movs	r0, r3
 8000c78:	f005 fb2c 	bl	80062d4 <HAL_UART_Transmit_IT>
	return 0;
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	0018      	movs	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	b002      	add	sp, #8
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	2000366c 	.word	0x2000366c

08000c8c <uart_dma_transmit>:
int uart_dma_transmit(uint8_t *p_data, uint16_t size){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	000a      	movs	r2, r1
 8000c96:	1cbb      	adds	r3, r7, #2
 8000c98:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart4, p_data, size);
 8000c9a:	1cbb      	adds	r3, r7, #2
 8000c9c:	881a      	ldrh	r2, [r3, #0]
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <uart_dma_transmit+0x28>)
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f005 fc16 	bl	80064d4 <HAL_UART_Transmit_DMA>
	return 0;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	0018      	movs	r0, r3
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	2000366c 	.word	0x2000366c

08000cb8 <uart_poll_receive>:
int uart_poll_receive(uint8_t *p_data, uint16_t size){
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	000a      	movs	r2, r1
 8000cc2:	1cbb      	adds	r3, r7, #2
 8000cc4:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive(&huart4, p_data, size, HAL_MAX_DELAY);
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	425c      	negs	r4, r3
 8000cca:	1cbb      	adds	r3, r7, #2
 8000ccc:	881a      	ldrh	r2, [r3, #0]
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	4804      	ldr	r0, [pc, #16]	; (8000ce4 <uart_poll_receive+0x2c>)
 8000cd2:	0023      	movs	r3, r4
 8000cd4:	f005 fa1c 	bl	8006110 <HAL_UART_Receive>
	return 0;
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	0018      	movs	r0, r3
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b003      	add	sp, #12
 8000ce0:	bd90      	pop	{r4, r7, pc}
 8000ce2:	46c0      	nop			; (mov r8, r8)
 8000ce4:	2000366c 	.word	0x2000366c

08000ce8 <uart_it_receive>:
int uart_it_receive(uint8_t *p_data, uint16_t size){
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	000a      	movs	r2, r1
 8000cf2:	1cbb      	adds	r3, r7, #2
 8000cf4:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart4, p_data, size);
 8000cf6:	1cbb      	adds	r3, r7, #2
 8000cf8:	881a      	ldrh	r2, [r3, #0]
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <uart_it_receive+0x28>)
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f005 fb90 	bl	8006424 <HAL_UART_Receive_IT>
	return 0;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	0018      	movs	r0, r3
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b002      	add	sp, #8
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	2000366c 	.word	0x2000366c

08000d14 <uart_dma_receive>:
int uart_dma_receive(uint8_t *p_data, uint16_t size){
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	000a      	movs	r2, r1
 8000d1e:	1cbb      	adds	r3, r7, #2
 8000d20:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart4, p_data, size);
 8000d22:	1cbb      	adds	r3, r7, #2
 8000d24:	881a      	ldrh	r2, [r3, #0]
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <uart_dma_receive+0x28>)
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f005 fc64 	bl	80065f8 <HAL_UART_Receive_DMA>
	return 0;
 8000d30:	2300      	movs	r3, #0
}
 8000d32:	0018      	movs	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	b002      	add	sp, #8
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	2000366c 	.word	0x2000366c

08000d40 <TaskLIDAR>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void TaskLIDAR (void * pvParameters){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	for(;;){
		xSemaphoreTake(SemHalfCallBack, portMAX_DELAY);
 8000d48:	4bd5      	ldr	r3, [pc, #852]	; (80010a0 <TaskLIDAR+0x360>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	4252      	negs	r2, r2
 8000d50:	0011      	movs	r1, r2
 8000d52:	0018      	movs	r0, r3
 8000d54:	f007 fd33 	bl	80087be <xQueueSemaphoreTake>
		for(int i=0; i<DATA_BUFF_SIZE; i++){
 8000d58:	2300      	movs	r3, #0
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	e188      	b.n	8001070 <TaskLIDAR+0x330>
			if(i==DATA_BUFF_SIZE/2){
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	23fa      	movs	r3, #250	; 0xfa
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d107      	bne.n	8000d78 <TaskLIDAR+0x38>
				xSemaphoreTake(SemClpCallBack, portMAX_DELAY);
 8000d68:	4bce      	ldr	r3, [pc, #824]	; (80010a4 <TaskLIDAR+0x364>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	4252      	negs	r2, r2
 8000d70:	0011      	movs	r1, r2
 8000d72:	0018      	movs	r0, r3
 8000d74:	f007 fd23 	bl	80087be <xQueueSemaphoreTake>
			}
			//Rponce  la commande Scan
			if(i==0){
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d14f      	bne.n	8000e1e <TaskLIDAR+0xde>
				if((h_LIDAR.data_buff[i]==0xA5) && (h_LIDAR.data_buff[i+1]==0x5A) && (h_LIDAR.data_buff[i+2]==0x05) && (h_LIDAR.data_buff[i+3]==0x00) && (h_LIDAR.data_buff[i+4]==0x00) && (h_LIDAR.data_buff[i+5]==0x40) && (h_LIDAR.data_buff[i+6]==0x81)){
 8000d7e:	4aca      	ldr	r2, [pc, #808]	; (80010a8 <TaskLIDAR+0x368>)
 8000d80:	2171      	movs	r1, #113	; 0x71
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	18d3      	adds	r3, r2, r3
 8000d86:	185b      	adds	r3, r3, r1
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2ba5      	cmp	r3, #165	; 0xa5
 8000d8c:	d147      	bne.n	8000e1e <TaskLIDAR+0xde>
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	3301      	adds	r3, #1
 8000d92:	4ac5      	ldr	r2, [pc, #788]	; (80010a8 <TaskLIDAR+0x368>)
 8000d94:	2171      	movs	r1, #113	; 0x71
 8000d96:	18d3      	adds	r3, r2, r3
 8000d98:	185b      	adds	r3, r3, r1
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	2b5a      	cmp	r3, #90	; 0x5a
 8000d9e:	d13e      	bne.n	8000e1e <TaskLIDAR+0xde>
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	3302      	adds	r3, #2
 8000da4:	4ac0      	ldr	r2, [pc, #768]	; (80010a8 <TaskLIDAR+0x368>)
 8000da6:	2171      	movs	r1, #113	; 0x71
 8000da8:	18d3      	adds	r3, r2, r3
 8000daa:	185b      	adds	r3, r3, r1
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b05      	cmp	r3, #5
 8000db0:	d135      	bne.n	8000e1e <TaskLIDAR+0xde>
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	3303      	adds	r3, #3
 8000db6:	4abc      	ldr	r2, [pc, #752]	; (80010a8 <TaskLIDAR+0x368>)
 8000db8:	2171      	movs	r1, #113	; 0x71
 8000dba:	18d3      	adds	r3, r2, r3
 8000dbc:	185b      	adds	r3, r3, r1
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d12c      	bne.n	8000e1e <TaskLIDAR+0xde>
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3304      	adds	r3, #4
 8000dc8:	4ab7      	ldr	r2, [pc, #732]	; (80010a8 <TaskLIDAR+0x368>)
 8000dca:	2171      	movs	r1, #113	; 0x71
 8000dcc:	18d3      	adds	r3, r2, r3
 8000dce:	185b      	adds	r3, r3, r1
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d123      	bne.n	8000e1e <TaskLIDAR+0xde>
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	3305      	adds	r3, #5
 8000dda:	4ab3      	ldr	r2, [pc, #716]	; (80010a8 <TaskLIDAR+0x368>)
 8000ddc:	2171      	movs	r1, #113	; 0x71
 8000dde:	18d3      	adds	r3, r2, r3
 8000de0:	185b      	adds	r3, r3, r1
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b40      	cmp	r3, #64	; 0x40
 8000de6:	d11a      	bne.n	8000e1e <TaskLIDAR+0xde>
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	3306      	adds	r3, #6
 8000dec:	4aae      	ldr	r2, [pc, #696]	; (80010a8 <TaskLIDAR+0x368>)
 8000dee:	2171      	movs	r1, #113	; 0x71
 8000df0:	18d3      	adds	r3, r2, r3
 8000df2:	185b      	adds	r3, r3, r1
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b81      	cmp	r3, #129	; 0x81
 8000df8:	d111      	bne.n	8000e1e <TaskLIDAR+0xde>
					printf("Scan Command Reply\r\n");
 8000dfa:	4bac      	ldr	r3, [pc, #688]	; (80010ac <TaskLIDAR+0x36c>)
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f009 fdb9 	bl	800a974 <puts>
					h_LIDAR.processing.idx=0;
 8000e02:	4ba9      	ldr	r3, [pc, #676]	; (80010a8 <TaskLIDAR+0x368>)
 8000e04:	4aaa      	ldr	r2, [pc, #680]	; (80010b0 <TaskLIDAR+0x370>)
 8000e06:	2100      	movs	r1, #0
 8000e08:	5499      	strb	r1, [r3, r2]
					i=6;
 8000e0a:	2306      	movs	r3, #6
 8000e0c:	60fb      	str	r3, [r7, #12]
					frame_start=7;
 8000e0e:	4ba9      	ldr	r3, [pc, #676]	; (80010b4 <TaskLIDAR+0x374>)
 8000e10:	2207      	movs	r2, #7
 8000e12:	601a      	str	r2, [r3, #0]
					frame_end=frame_start+4;
 8000e14:	4ba7      	ldr	r3, [pc, #668]	; (80010b4 <TaskLIDAR+0x374>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	1d1a      	adds	r2, r3, #4
 8000e1a:	4ba7      	ldr	r3, [pc, #668]	; (80010b8 <TaskLIDAR+0x378>)
 8000e1c:	601a      	str	r2, [r3, #0]
				}
			}

			if(i==frame_start){
 8000e1e:	4ba5      	ldr	r3, [pc, #660]	; (80010b4 <TaskLIDAR+0x374>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d10a      	bne.n	8000e3e <TaskLIDAR+0xfe>
				h_LIDAR.processing.PH=h_LIDAR.data_buff[i];
 8000e28:	4a9f      	ldr	r2, [pc, #636]	; (80010a8 <TaskLIDAR+0x368>)
 8000e2a:	2171      	movs	r1, #113	; 0x71
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	18d3      	adds	r3, r2, r3
 8000e30:	185b      	adds	r3, r3, r1
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	b299      	uxth	r1, r3
 8000e36:	4b9c      	ldr	r3, [pc, #624]	; (80010a8 <TaskLIDAR+0x368>)
 8000e38:	4aa0      	ldr	r2, [pc, #640]	; (80010bc <TaskLIDAR+0x37c>)
 8000e3a:	5299      	strh	r1, [r3, r2]
 8000e3c:	e115      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+1){
 8000e3e:	4b9d      	ldr	r3, [pc, #628]	; (80010b4 <TaskLIDAR+0x374>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	3301      	adds	r3, #1
 8000e44:	68fa      	ldr	r2, [r7, #12]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d112      	bne.n	8000e70 <TaskLIDAR+0x130>
				h_LIDAR.processing.PH=h_LIDAR.processing.PH|(h_LIDAR.data_buff[i]<<8);
 8000e4a:	4b97      	ldr	r3, [pc, #604]	; (80010a8 <TaskLIDAR+0x368>)
 8000e4c:	4a9b      	ldr	r2, [pc, #620]	; (80010bc <TaskLIDAR+0x37c>)
 8000e4e:	5a9b      	ldrh	r3, [r3, r2]
 8000e50:	b21a      	sxth	r2, r3
 8000e52:	4995      	ldr	r1, [pc, #596]	; (80010a8 <TaskLIDAR+0x368>)
 8000e54:	2071      	movs	r0, #113	; 0x71
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	18cb      	adds	r3, r1, r3
 8000e5a:	181b      	adds	r3, r3, r0
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	021b      	lsls	r3, r3, #8
 8000e60:	b21b      	sxth	r3, r3
 8000e62:	4313      	orrs	r3, r2
 8000e64:	b21b      	sxth	r3, r3
 8000e66:	b299      	uxth	r1, r3
 8000e68:	4b8f      	ldr	r3, [pc, #572]	; (80010a8 <TaskLIDAR+0x368>)
 8000e6a:	4a94      	ldr	r2, [pc, #592]	; (80010bc <TaskLIDAR+0x37c>)
 8000e6c:	5299      	strh	r1, [r3, r2]
 8000e6e:	e0fc      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+2){
 8000e70:	4b90      	ldr	r3, [pc, #576]	; (80010b4 <TaskLIDAR+0x374>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	3302      	adds	r3, #2
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d109      	bne.n	8000e90 <TaskLIDAR+0x150>
				h_LIDAR.processing.CT=h_LIDAR.data_buff[i];
 8000e7c:	4a8a      	ldr	r2, [pc, #552]	; (80010a8 <TaskLIDAR+0x368>)
 8000e7e:	2171      	movs	r1, #113	; 0x71
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	18d3      	adds	r3, r2, r3
 8000e84:	185b      	adds	r3, r3, r1
 8000e86:	7819      	ldrb	r1, [r3, #0]
 8000e88:	4b87      	ldr	r3, [pc, #540]	; (80010a8 <TaskLIDAR+0x368>)
 8000e8a:	4a8d      	ldr	r2, [pc, #564]	; (80010c0 <TaskLIDAR+0x380>)
 8000e8c:	5499      	strb	r1, [r3, r2]
 8000e8e:	e0ec      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+3){
 8000e90:	4b88      	ldr	r3, [pc, #544]	; (80010b4 <TaskLIDAR+0x374>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	3303      	adds	r3, #3
 8000e96:	68fa      	ldr	r2, [r7, #12]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d117      	bne.n	8000ecc <TaskLIDAR+0x18c>
				frame_end=frame_start+9+2*h_LIDAR.data_buff[i];
 8000e9c:	4b85      	ldr	r3, [pc, #532]	; (80010b4 <TaskLIDAR+0x374>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3309      	adds	r3, #9
 8000ea2:	001a      	movs	r2, r3
 8000ea4:	4980      	ldr	r1, [pc, #512]	; (80010a8 <TaskLIDAR+0x368>)
 8000ea6:	2071      	movs	r0, #113	; 0x71
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	18cb      	adds	r3, r1, r3
 8000eac:	181b      	adds	r3, r3, r0
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	005b      	lsls	r3, r3, #1
 8000eb2:	18d2      	adds	r2, r2, r3
 8000eb4:	4b80      	ldr	r3, [pc, #512]	; (80010b8 <TaskLIDAR+0x378>)
 8000eb6:	601a      	str	r2, [r3, #0]
				h_LIDAR.processing.LSN=h_LIDAR.data_buff[i];
 8000eb8:	4a7b      	ldr	r2, [pc, #492]	; (80010a8 <TaskLIDAR+0x368>)
 8000eba:	2171      	movs	r1, #113	; 0x71
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	18d3      	adds	r3, r2, r3
 8000ec0:	185b      	adds	r3, r3, r1
 8000ec2:	7819      	ldrb	r1, [r3, #0]
 8000ec4:	4b78      	ldr	r3, [pc, #480]	; (80010a8 <TaskLIDAR+0x368>)
 8000ec6:	4a7f      	ldr	r2, [pc, #508]	; (80010c4 <TaskLIDAR+0x384>)
 8000ec8:	5499      	strb	r1, [r3, r2]
 8000eca:	e0ce      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+4){
 8000ecc:	4b79      	ldr	r3, [pc, #484]	; (80010b4 <TaskLIDAR+0x374>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d10a      	bne.n	8000eee <TaskLIDAR+0x1ae>
				h_LIDAR.processing.FSA=h_LIDAR.data_buff[i];
 8000ed8:	4a73      	ldr	r2, [pc, #460]	; (80010a8 <TaskLIDAR+0x368>)
 8000eda:	2171      	movs	r1, #113	; 0x71
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	18d3      	adds	r3, r2, r3
 8000ee0:	185b      	adds	r3, r3, r1
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	b299      	uxth	r1, r3
 8000ee6:	4b70      	ldr	r3, [pc, #448]	; (80010a8 <TaskLIDAR+0x368>)
 8000ee8:	4a77      	ldr	r2, [pc, #476]	; (80010c8 <TaskLIDAR+0x388>)
 8000eea:	5299      	strh	r1, [r3, r2]
 8000eec:	e0bd      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+5){
 8000eee:	4b71      	ldr	r3, [pc, #452]	; (80010b4 <TaskLIDAR+0x374>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	3305      	adds	r3, #5
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d112      	bne.n	8000f20 <TaskLIDAR+0x1e0>
				h_LIDAR.processing.FSA=h_LIDAR.processing.FSA|(h_LIDAR.data_buff[i]<<8);
 8000efa:	4b6b      	ldr	r3, [pc, #428]	; (80010a8 <TaskLIDAR+0x368>)
 8000efc:	4a72      	ldr	r2, [pc, #456]	; (80010c8 <TaskLIDAR+0x388>)
 8000efe:	5a9b      	ldrh	r3, [r3, r2]
 8000f00:	b21a      	sxth	r2, r3
 8000f02:	4969      	ldr	r1, [pc, #420]	; (80010a8 <TaskLIDAR+0x368>)
 8000f04:	2071      	movs	r0, #113	; 0x71
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	18cb      	adds	r3, r1, r3
 8000f0a:	181b      	adds	r3, r3, r0
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	021b      	lsls	r3, r3, #8
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	4313      	orrs	r3, r2
 8000f14:	b21b      	sxth	r3, r3
 8000f16:	b299      	uxth	r1, r3
 8000f18:	4b63      	ldr	r3, [pc, #396]	; (80010a8 <TaskLIDAR+0x368>)
 8000f1a:	4a6b      	ldr	r2, [pc, #428]	; (80010c8 <TaskLIDAR+0x388>)
 8000f1c:	5299      	strh	r1, [r3, r2]
 8000f1e:	e0a4      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+6){
 8000f20:	4b64      	ldr	r3, [pc, #400]	; (80010b4 <TaskLIDAR+0x374>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	3306      	adds	r3, #6
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d10a      	bne.n	8000f42 <TaskLIDAR+0x202>
				h_LIDAR.processing.LSA=h_LIDAR.data_buff[i];
 8000f2c:	4a5e      	ldr	r2, [pc, #376]	; (80010a8 <TaskLIDAR+0x368>)
 8000f2e:	2171      	movs	r1, #113	; 0x71
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	18d3      	adds	r3, r2, r3
 8000f34:	185b      	adds	r3, r3, r1
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b299      	uxth	r1, r3
 8000f3a:	4b5b      	ldr	r3, [pc, #364]	; (80010a8 <TaskLIDAR+0x368>)
 8000f3c:	4a63      	ldr	r2, [pc, #396]	; (80010cc <TaskLIDAR+0x38c>)
 8000f3e:	5299      	strh	r1, [r3, r2]
 8000f40:	e093      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+7){
 8000f42:	4b5c      	ldr	r3, [pc, #368]	; (80010b4 <TaskLIDAR+0x374>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	3307      	adds	r3, #7
 8000f48:	68fa      	ldr	r2, [r7, #12]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d112      	bne.n	8000f74 <TaskLIDAR+0x234>
				h_LIDAR.processing.LSA=h_LIDAR.processing.LSA|(h_LIDAR.data_buff[i]<<8);
 8000f4e:	4b56      	ldr	r3, [pc, #344]	; (80010a8 <TaskLIDAR+0x368>)
 8000f50:	4a5e      	ldr	r2, [pc, #376]	; (80010cc <TaskLIDAR+0x38c>)
 8000f52:	5a9b      	ldrh	r3, [r3, r2]
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	4954      	ldr	r1, [pc, #336]	; (80010a8 <TaskLIDAR+0x368>)
 8000f58:	2071      	movs	r0, #113	; 0x71
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	18cb      	adds	r3, r1, r3
 8000f5e:	181b      	adds	r3, r3, r0
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	021b      	lsls	r3, r3, #8
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	4313      	orrs	r3, r2
 8000f68:	b21b      	sxth	r3, r3
 8000f6a:	b299      	uxth	r1, r3
 8000f6c:	4b4e      	ldr	r3, [pc, #312]	; (80010a8 <TaskLIDAR+0x368>)
 8000f6e:	4a57      	ldr	r2, [pc, #348]	; (80010cc <TaskLIDAR+0x38c>)
 8000f70:	5299      	strh	r1, [r3, r2]
 8000f72:	e07a      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+8){
 8000f74:	4b4f      	ldr	r3, [pc, #316]	; (80010b4 <TaskLIDAR+0x374>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	3308      	adds	r3, #8
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d10a      	bne.n	8000f96 <TaskLIDAR+0x256>
				h_LIDAR.processing.CS=h_LIDAR.data_buff[i];
 8000f80:	4a49      	ldr	r2, [pc, #292]	; (80010a8 <TaskLIDAR+0x368>)
 8000f82:	2171      	movs	r1, #113	; 0x71
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	18d3      	adds	r3, r2, r3
 8000f88:	185b      	adds	r3, r3, r1
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b299      	uxth	r1, r3
 8000f8e:	4b46      	ldr	r3, [pc, #280]	; (80010a8 <TaskLIDAR+0x368>)
 8000f90:	4a4f      	ldr	r2, [pc, #316]	; (80010d0 <TaskLIDAR+0x390>)
 8000f92:	5299      	strh	r1, [r3, r2]
 8000f94:	e069      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_start+9){
 8000f96:	4b47      	ldr	r3, [pc, #284]	; (80010b4 <TaskLIDAR+0x374>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	3309      	adds	r3, #9
 8000f9c:	68fa      	ldr	r2, [r7, #12]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d112      	bne.n	8000fc8 <TaskLIDAR+0x288>
				h_LIDAR.processing.CS=h_LIDAR.processing.CS|(h_LIDAR.data_buff[i]<<8);
 8000fa2:	4b41      	ldr	r3, [pc, #260]	; (80010a8 <TaskLIDAR+0x368>)
 8000fa4:	4a4a      	ldr	r2, [pc, #296]	; (80010d0 <TaskLIDAR+0x390>)
 8000fa6:	5a9b      	ldrh	r3, [r3, r2]
 8000fa8:	b21a      	sxth	r2, r3
 8000faa:	493f      	ldr	r1, [pc, #252]	; (80010a8 <TaskLIDAR+0x368>)
 8000fac:	2071      	movs	r0, #113	; 0x71
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	18cb      	adds	r3, r1, r3
 8000fb2:	181b      	adds	r3, r3, r0
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b21b      	sxth	r3, r3
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	b299      	uxth	r1, r3
 8000fc0:	4b39      	ldr	r3, [pc, #228]	; (80010a8 <TaskLIDAR+0x368>)
 8000fc2:	4a43      	ldr	r2, [pc, #268]	; (80010d0 <TaskLIDAR+0x390>)
 8000fc4:	5299      	strh	r1, [r3, r2]
 8000fc6:	e050      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else if(i==frame_end){
 8000fc8:	4b3b      	ldr	r3, [pc, #236]	; (80010b8 <TaskLIDAR+0x378>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d136      	bne.n	8001040 <TaskLIDAR+0x300>
				h_LIDAR.processing.frame_buff[h_LIDAR.processing.idx++]=h_LIDAR.data_buff[i];
 8000fd2:	4b35      	ldr	r3, [pc, #212]	; (80010a8 <TaskLIDAR+0x368>)
 8000fd4:	4a36      	ldr	r2, [pc, #216]	; (80010b0 <TaskLIDAR+0x370>)
 8000fd6:	5c9b      	ldrb	r3, [r3, r2]
 8000fd8:	1c5a      	adds	r2, r3, #1
 8000fda:	b2d0      	uxtb	r0, r2
 8000fdc:	4a32      	ldr	r2, [pc, #200]	; (80010a8 <TaskLIDAR+0x368>)
 8000fde:	4934      	ldr	r1, [pc, #208]	; (80010b0 <TaskLIDAR+0x370>)
 8000fe0:	5450      	strb	r0, [r2, r1]
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	4a30      	ldr	r2, [pc, #192]	; (80010a8 <TaskLIDAR+0x368>)
 8000fe6:	2171      	movs	r1, #113	; 0x71
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	18d3      	adds	r3, r2, r3
 8000fec:	185b      	adds	r3, r3, r1
 8000fee:	7819      	ldrb	r1, [r3, #0]
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <TaskLIDAR+0x368>)
 8000ff2:	4a38      	ldr	r2, [pc, #224]	; (80010d4 <TaskLIDAR+0x394>)
 8000ff4:	181b      	adds	r3, r3, r0
 8000ff6:	189b      	adds	r3, r3, r2
 8000ff8:	1c0a      	adds	r2, r1, #0
 8000ffa:	701a      	strb	r2, [r3, #0]
				if(frame_end-frame_start>11){
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	; (80010b8 <TaskLIDAR+0x378>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b2c      	ldr	r3, [pc, #176]	; (80010b4 <TaskLIDAR+0x374>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b0b      	cmp	r3, #11
 8001008:	dd0b      	ble.n	8001022 <TaskLIDAR+0x2e2>
					LIDAR_process_frame(&h_LIDAR); //On rcupre les diffrents points
 800100a:	4b27      	ldr	r3, [pc, #156]	; (80010a8 <TaskLIDAR+0x368>)
 800100c:	0018      	movs	r0, r3
 800100e:	f008 ff9f 	bl	8009f50 <LIDAR_process_frame>
					medianFilter(&h_LIDAR); //On filtre ces points
 8001012:	4b25      	ldr	r3, [pc, #148]	; (80010a8 <TaskLIDAR+0x368>)
 8001014:	0018      	movs	r0, r3
 8001016:	f009 f91d 	bl	800a254 <medianFilter>
					find_clusters(&h_LIDAR); //On regroupe ces points
 800101a:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <TaskLIDAR+0x368>)
 800101c:	0018      	movs	r0, r3
 800101e:	f009 f859 	bl	800a0d4 <find_clusters>
				}
				h_LIDAR.processing.idx=0;
 8001022:	4b21      	ldr	r3, [pc, #132]	; (80010a8 <TaskLIDAR+0x368>)
 8001024:	4a22      	ldr	r2, [pc, #136]	; (80010b0 <TaskLIDAR+0x370>)
 8001026:	2100      	movs	r1, #0
 8001028:	5499      	strb	r1, [r3, r2]
				frame_start=frame_end+1;
 800102a:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <TaskLIDAR+0x378>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	1c5a      	adds	r2, r3, #1
 8001030:	4b20      	ldr	r3, [pc, #128]	; (80010b4 <TaskLIDAR+0x374>)
 8001032:	601a      	str	r2, [r3, #0]
				frame_end=frame_start+5;
 8001034:	4b1f      	ldr	r3, [pc, #124]	; (80010b4 <TaskLIDAR+0x374>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	1d5a      	adds	r2, r3, #5
 800103a:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <TaskLIDAR+0x378>)
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	e014      	b.n	800106a <TaskLIDAR+0x32a>
			}
			else{
				h_LIDAR.processing.frame_buff[h_LIDAR.processing.idx++]=h_LIDAR.data_buff[i];
 8001040:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <TaskLIDAR+0x368>)
 8001042:	4a1b      	ldr	r2, [pc, #108]	; (80010b0 <TaskLIDAR+0x370>)
 8001044:	5c9b      	ldrb	r3, [r3, r2]
 8001046:	1c5a      	adds	r2, r3, #1
 8001048:	b2d0      	uxtb	r0, r2
 800104a:	4a17      	ldr	r2, [pc, #92]	; (80010a8 <TaskLIDAR+0x368>)
 800104c:	4918      	ldr	r1, [pc, #96]	; (80010b0 <TaskLIDAR+0x370>)
 800104e:	5450      	strb	r0, [r2, r1]
 8001050:	0018      	movs	r0, r3
 8001052:	4a15      	ldr	r2, [pc, #84]	; (80010a8 <TaskLIDAR+0x368>)
 8001054:	2171      	movs	r1, #113	; 0x71
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	18d3      	adds	r3, r2, r3
 800105a:	185b      	adds	r3, r3, r1
 800105c:	7819      	ldrb	r1, [r3, #0]
 800105e:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <TaskLIDAR+0x368>)
 8001060:	4a1c      	ldr	r2, [pc, #112]	; (80010d4 <TaskLIDAR+0x394>)
 8001062:	181b      	adds	r3, r3, r0
 8001064:	189b      	adds	r3, r3, r2
 8001066:	1c0a      	adds	r2, r1, #0
 8001068:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<DATA_BUFF_SIZE; i++){
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	3301      	adds	r3, #1
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	23fa      	movs	r3, #250	; 0xfa
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	429a      	cmp	r2, r3
 8001078:	da00      	bge.n	800107c <TaskLIDAR+0x33c>
 800107a:	e670      	b.n	8000d5e <TaskLIDAR+0x1e>
			}
		}
		frame_start=frame_start-DATA_BUFF_SIZE;
 800107c:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <TaskLIDAR+0x374>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4915      	ldr	r1, [pc, #84]	; (80010d8 <TaskLIDAR+0x398>)
 8001082:	185a      	adds	r2, r3, r1
 8001084:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <TaskLIDAR+0x374>)
 8001086:	601a      	str	r2, [r3, #0]
		frame_end=frame_end-DATA_BUFF_SIZE;
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <TaskLIDAR+0x378>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	185a      	adds	r2, r3, r1
 800108e:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <TaskLIDAR+0x378>)
 8001090:	601a      	str	r2, [r3, #0]

		distance_min=1500;
 8001092:	4b12      	ldr	r3, [pc, #72]	; (80010dc <TaskLIDAR+0x39c>)
 8001094:	4a12      	ldr	r2, [pc, #72]	; (80010e0 <TaskLIDAR+0x3a0>)
 8001096:	601a      	str	r2, [r3, #0]
		for(int i=0 ; i<h_LIDAR.processing.cluster_cnt ; i++){
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	e04e      	b.n	800113c <TaskLIDAR+0x3fc>
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	200032f8 	.word	0x200032f8
 80010a4:	200032fc 	.word	0x200032fc
 80010a8:	2000014c 	.word	0x2000014c
 80010ac:	0800b834 	.word	0x0800b834
 80010b0:	0000101e 	.word	0x0000101e
 80010b4:	20003308 	.word	0x20003308
 80010b8:	2000330c 	.word	0x2000330c
 80010bc:	00001014 	.word	0x00001014
 80010c0:	00001016 	.word	0x00001016
 80010c4:	00001017 	.word	0x00001017
 80010c8:	00001018 	.word	0x00001018
 80010cc:	0000101a 	.word	0x0000101a
 80010d0:	0000101c 	.word	0x0000101c
 80010d4:	00001fbf 	.word	0x00001fbf
 80010d8:	fffff060 	.word	0xfffff060
 80010dc:	20003300 	.word	0x20003300
 80010e0:	000005dc 	.word	0x000005dc

			if(h_LIDAR.processing.clusters[i].distance_moyenne<distance_min && h_LIDAR.processing.clusters[i].distance_moyenne !=0){
 80010e4:	4941      	ldr	r1, [pc, #260]	; (80011ec <TaskLIDAR+0x4ac>)
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	4841      	ldr	r0, [pc, #260]	; (80011f0 <TaskLIDAR+0x4b0>)
 80010ea:	0013      	movs	r3, r2
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	189b      	adds	r3, r3, r2
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	18cb      	adds	r3, r1, r3
 80010f4:	181b      	adds	r3, r3, r0
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b3e      	ldr	r3, [pc, #248]	; (80011f4 <TaskLIDAR+0x4b4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	da1a      	bge.n	8001136 <TaskLIDAR+0x3f6>
 8001100:	493a      	ldr	r1, [pc, #232]	; (80011ec <TaskLIDAR+0x4ac>)
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	483a      	ldr	r0, [pc, #232]	; (80011f0 <TaskLIDAR+0x4b0>)
 8001106:	0013      	movs	r3, r2
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	189b      	adds	r3, r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	18cb      	adds	r3, r1, r3
 8001110:	181b      	adds	r3, r3, r0
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d00e      	beq.n	8001136 <TaskLIDAR+0x3f6>
				distance_min = h_LIDAR.processing.clusters[i].distance_moyenne;
 8001118:	4934      	ldr	r1, [pc, #208]	; (80011ec <TaskLIDAR+0x4ac>)
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	4834      	ldr	r0, [pc, #208]	; (80011f0 <TaskLIDAR+0x4b0>)
 800111e:	0013      	movs	r3, r2
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	189b      	adds	r3, r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	18cb      	adds	r3, r1, r3
 8001128:	181b      	adds	r3, r3, r0
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b31      	ldr	r3, [pc, #196]	; (80011f4 <TaskLIDAR+0x4b4>)
 800112e:	601a      	str	r2, [r3, #0]
				idx_min=i;
 8001130:	4b31      	ldr	r3, [pc, #196]	; (80011f8 <TaskLIDAR+0x4b8>)
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	601a      	str	r2, [r3, #0]
		for(int i=0 ; i<h_LIDAR.processing.cluster_cnt ; i++){
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	3301      	adds	r3, #1
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	4b2b      	ldr	r3, [pc, #172]	; (80011ec <TaskLIDAR+0x4ac>)
 800113e:	4a2f      	ldr	r2, [pc, #188]	; (80011fc <TaskLIDAR+0x4bc>)
 8001140:	589b      	ldr	r3, [r3, r2]
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	429a      	cmp	r2, r3
 8001146:	dbcd      	blt.n	80010e4 <TaskLIDAR+0x3a4>
			}
		}


		vitesse = h_LIDAR.processing.clusters[idx_min].distance_moyenne;
 8001148:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <TaskLIDAR+0x4b8>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	4927      	ldr	r1, [pc, #156]	; (80011ec <TaskLIDAR+0x4ac>)
 800114e:	4828      	ldr	r0, [pc, #160]	; (80011f0 <TaskLIDAR+0x4b0>)
 8001150:	0013      	movs	r3, r2
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	189b      	adds	r3, r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	18cb      	adds	r3, r1, r3
 800115a:	181b      	adds	r3, r3, r0
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	4b28      	ldr	r3, [pc, #160]	; (8001200 <TaskLIDAR+0x4c0>)
 8001160:	601a      	str	r2, [r3, #0]
//		else{
//			angle = angle_inverse(angle);
//			ajusterAlphaMoteurs(angle,vitesse, &motor1,&motor2);
//		}

		if (h_LIDAR.processing.clusters[idx_min].angle_moyen > 180){
 8001162:	4b25      	ldr	r3, [pc, #148]	; (80011f8 <TaskLIDAR+0x4b8>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4921      	ldr	r1, [pc, #132]	; (80011ec <TaskLIDAR+0x4ac>)
 8001168:	4826      	ldr	r0, [pc, #152]	; (8001204 <TaskLIDAR+0x4c4>)
 800116a:	0013      	movs	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	189b      	adds	r3, r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	18cb      	adds	r3, r1, r3
 8001174:	181b      	adds	r3, r3, r0
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2bb4      	cmp	r3, #180	; 0xb4
 800117a:	dd1b      	ble.n	80011b4 <TaskLIDAR+0x474>
			alpha1 = (180- h_LIDAR.processing.clusters[idx_min].angle_moyen)*(250/180) + 500 ;
 800117c:	4b1e      	ldr	r3, [pc, #120]	; (80011f8 <TaskLIDAR+0x4b8>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	491a      	ldr	r1, [pc, #104]	; (80011ec <TaskLIDAR+0x4ac>)
 8001182:	4820      	ldr	r0, [pc, #128]	; (8001204 <TaskLIDAR+0x4c4>)
 8001184:	0013      	movs	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	189b      	adds	r3, r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	18cb      	adds	r3, r1, r3
 800118e:	181b      	adds	r3, r3, r0
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	22aa      	movs	r2, #170	; 0xaa
 8001194:	0092      	lsls	r2, r2, #2
 8001196:	1ad2      	subs	r2, r2, r3
 8001198:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <TaskLIDAR+0x4c8>)
 800119a:	601a      	str	r2, [r3, #0]
			alpha2 = 180;
 800119c:	4b1b      	ldr	r3, [pc, #108]	; (800120c <TaskLIDAR+0x4cc>)
 800119e:	22b4      	movs	r2, #180	; 0xb4
 80011a0:	601a      	str	r2, [r3, #0]
//			if (alpha1 && alpha2 > 999){
//				alpha1 = 999;
//				alpha2 = 999;
//			}
			motor1.alpha = alpha1;
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <TaskLIDAR+0x4c8>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <TaskLIDAR+0x4d0>)
 80011a8:	60da      	str	r2, [r3, #12]
			motor2.alpha = alpha2;
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <TaskLIDAR+0x4cc>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4b19      	ldr	r3, [pc, #100]	; (8001214 <TaskLIDAR+0x4d4>)
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	e5c9      	b.n	8000d48 <TaskLIDAR+0x8>
		}
		else{
			alpha2 = (h_LIDAR.processing.clusters[idx_min].angle_moyen - 180)*(250/180) + 500 ;
 80011b4:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <TaskLIDAR+0x4b8>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	490c      	ldr	r1, [pc, #48]	; (80011ec <TaskLIDAR+0x4ac>)
 80011ba:	4812      	ldr	r0, [pc, #72]	; (8001204 <TaskLIDAR+0x4c4>)
 80011bc:	0013      	movs	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	189b      	adds	r3, r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	18cb      	adds	r3, r1, r3
 80011c6:	181b      	adds	r3, r3, r0
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	3341      	adds	r3, #65	; 0x41
 80011cc:	33ff      	adds	r3, #255	; 0xff
 80011ce:	001a      	movs	r2, r3
 80011d0:	4b0e      	ldr	r3, [pc, #56]	; (800120c <TaskLIDAR+0x4cc>)
 80011d2:	601a      	str	r2, [r3, #0]
			alpha1 = 180 ;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <TaskLIDAR+0x4c8>)
 80011d6:	22b4      	movs	r2, #180	; 0xb4
 80011d8:	601a      	str	r2, [r3, #0]
//			if (alpha1 && alpha2 > 999){
//				alpha1 = 999;
//				alpha2 = 999;
//			}
			motor1.alpha = alpha1;
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <TaskLIDAR+0x4c8>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <TaskLIDAR+0x4d0>)
 80011e0:	60da      	str	r2, [r3, #12]
			motor2.alpha = alpha2;
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <TaskLIDAR+0x4cc>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <TaskLIDAR+0x4d4>)
 80011e8:	60da      	str	r2, [r3, #12]
		xSemaphoreTake(SemHalfCallBack, portMAX_DELAY);
 80011ea:	e5ad      	b.n	8000d48 <TaskLIDAR+0x8>
 80011ec:	2000014c 	.word	0x2000014c
 80011f0:	00002b60 	.word	0x00002b60
 80011f4:	20003300 	.word	0x20003300
 80011f8:	20003304 	.word	0x20003304
 80011fc:	0000300c 	.word	0x0000300c
 8001200:	200032ec 	.word	0x200032ec
 8001204:	00002b5c 	.word	0x00002b5c
 8001208:	200032f0 	.word	0x200032f0
 800120c:	200032f4 	.word	0x200032f4
 8001210:	2000315c 	.word	0x2000315c
 8001214:	2000321c 	.word	0x2000321c

08001218 <TaskMOTOR>:
		}

	}
}

void TaskMOTOR (void * pvParameters){
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b0af      	sub	sp, #188	; 0xbc
 800121c:	af2c      	add	r7, sp, #176	; 0xb0
 800121e:	6078      	str	r0, [r7, #4]
	for(;;){
		update_motor(motor1);
 8001220:	4c10      	ldr	r4, [pc, #64]	; (8001264 <TaskMOTOR+0x4c>)
 8001222:	466b      	mov	r3, sp
 8001224:	0018      	movs	r0, r3
 8001226:	0023      	movs	r3, r4
 8001228:	3310      	adds	r3, #16
 800122a:	22b0      	movs	r2, #176	; 0xb0
 800122c:	0019      	movs	r1, r3
 800122e:	f009 fd54 	bl	800acda <memcpy>
 8001232:	6820      	ldr	r0, [r4, #0]
 8001234:	6861      	ldr	r1, [r4, #4]
 8001236:	68a2      	ldr	r2, [r4, #8]
 8001238:	68e3      	ldr	r3, [r4, #12]
 800123a:	f009 f915 	bl	800a468 <update_motor>
		update_motor(motor2);
 800123e:	4c0a      	ldr	r4, [pc, #40]	; (8001268 <TaskMOTOR+0x50>)
 8001240:	466b      	mov	r3, sp
 8001242:	0018      	movs	r0, r3
 8001244:	0023      	movs	r3, r4
 8001246:	3310      	adds	r3, #16
 8001248:	22b0      	movs	r2, #176	; 0xb0
 800124a:	0019      	movs	r1, r3
 800124c:	f009 fd45 	bl	800acda <memcpy>
 8001250:	6820      	ldr	r0, [r4, #0]
 8001252:	6861      	ldr	r1, [r4, #4]
 8001254:	68a2      	ldr	r2, [r4, #8]
 8001256:	68e3      	ldr	r3, [r4, #12]
 8001258:	f009 f906 	bl	800a468 <update_motor>
		vTaskDelay(50);
 800125c:	2032      	movs	r0, #50	; 0x32
 800125e:	f007 fd41 	bl	8008ce4 <vTaskDelay>
		update_motor(motor1);
 8001262:	e7dd      	b.n	8001220 <TaskMOTOR+0x8>
 8001264:	2000315c 	.word	0x2000315c
 8001268:	2000321c 	.word	0x2000321c

0800126c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800126c:	b5b0      	push	{r4, r5, r7, lr}
 800126e:	b094      	sub	sp, #80	; 0x50
 8001270:	af10      	add	r7, sp, #64	; 0x40
	/* USER CODE BEGIN 1 */
	TaskHandle_t xHandleLIDAR = NULL;
 8001272:	2300      	movs	r3, #0
 8001274:	60bb      	str	r3, [r7, #8]
	TaskHandle_t xHandleMOTOR = NULL;
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800127a:	f001 fa83 	bl	8002784 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800127e:	f000 f929 	bl	80014d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001282:	f7ff fbc3 	bl	8000a0c <MX_GPIO_Init>
	MX_DMA_Init();
 8001286:	f7ff fb9b 	bl	80009c0 <MX_DMA_Init>
	MX_ADC1_Init();
 800128a:	f7ff fa8b 	bl	80007a4 <MX_ADC1_Init>
	MX_TIM1_Init();
 800128e:	f000 fc25 	bl	8001adc <MX_TIM1_Init>
	MX_TIM3_Init();
 8001292:	f000 fc8d 	bl	8001bb0 <MX_TIM3_Init>
	MX_TIM14_Init();
 8001296:	f000 fd2b 	bl	8001cf0 <MX_TIM14_Init>
	MX_TIM15_Init();
 800129a:	f000 fd79 	bl	8001d90 <MX_TIM15_Init>
	MX_TIM16_Init();
 800129e:	f000 fe1b 	bl	8001ed8 <MX_TIM16_Init>
	MX_TIM17_Init();
 80012a2:	f000 fea1 	bl	8001fe8 <MX_TIM17_Init>
	MX_USART1_UART_Init();
 80012a6:	f001 f8f9 	bl	800249c <MX_USART1_UART_Init>
	MX_USART4_UART_Init();
 80012aa:	f001 f945 	bl	8002538 <MX_USART4_UART_Init>
	MX_SPI1_Init();
 80012ae:	f000 f9bf 	bl	8001630 <MX_SPI1_Init>
	MX_TIM6_Init();
 80012b2:	f000 fce1 	bl	8001c78 <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	h_LIDAR.serial_drv.transmit=uart_transmit;
 80012b6:	4b6f      	ldr	r3, [pc, #444]	; (8001474 <main+0x208>)
 80012b8:	4a6f      	ldr	r2, [pc, #444]	; (8001478 <main+0x20c>)
 80012ba:	601a      	str	r2, [r3, #0]
	h_LIDAR.serial_drv.it_transmit=uart_it_transmit;
 80012bc:	4b6d      	ldr	r3, [pc, #436]	; (8001474 <main+0x208>)
 80012be:	4a6f      	ldr	r2, [pc, #444]	; (800147c <main+0x210>)
 80012c0:	605a      	str	r2, [r3, #4]
	h_LIDAR.serial_drv.dma_transmit=uart_dma_transmit;
 80012c2:	4b6c      	ldr	r3, [pc, #432]	; (8001474 <main+0x208>)
 80012c4:	4a6e      	ldr	r2, [pc, #440]	; (8001480 <main+0x214>)
 80012c6:	609a      	str	r2, [r3, #8]
	h_LIDAR.serial_drv.poll_receive=uart_poll_receive;
 80012c8:	4b6a      	ldr	r3, [pc, #424]	; (8001474 <main+0x208>)
 80012ca:	4a6e      	ldr	r2, [pc, #440]	; (8001484 <main+0x218>)
 80012cc:	60da      	str	r2, [r3, #12]
	h_LIDAR.serial_drv.it_receive=uart_it_receive;
 80012ce:	4b69      	ldr	r3, [pc, #420]	; (8001474 <main+0x208>)
 80012d0:	4a6d      	ldr	r2, [pc, #436]	; (8001488 <main+0x21c>)
 80012d2:	611a      	str	r2, [r3, #16]
	h_LIDAR.serial_drv.dma_receive=uart_dma_receive;
 80012d4:	4b67      	ldr	r3, [pc, #412]	; (8001474 <main+0x208>)
 80012d6:	4a6d      	ldr	r2, [pc, #436]	; (800148c <main+0x220>)
 80012d8:	615a      	str	r2, [r3, #20]

	printf("\r\n===== Driver_LIDAR =====\r\n");
 80012da:	4b6d      	ldr	r3, [pc, #436]	; (8001490 <main+0x224>)
 80012dc:	0018      	movs	r0, r3
 80012de:	f009 fb49 	bl	800a974 <puts>

	LIDAR_stop(&h_LIDAR);
 80012e2:	4b64      	ldr	r3, [pc, #400]	; (8001474 <main+0x208>)
 80012e4:	0018      	movs	r0, r3
 80012e6:	f008 fceb 	bl	8009cc0 <LIDAR_stop>
	HAL_Delay(1000);
 80012ea:	23fa      	movs	r3, #250	; 0xfa
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	0018      	movs	r0, r3
 80012f0:	f001 fa84 	bl	80027fc <HAL_Delay>
	LIDAR_get_info(&h_LIDAR);
 80012f4:	4b5f      	ldr	r3, [pc, #380]	; (8001474 <main+0x208>)
 80012f6:	0018      	movs	r0, r3
 80012f8:	f008 fcf8 	bl	8009cec <LIDAR_get_info>
	LIDAR_get_health_stat(&h_LIDAR);
 80012fc:	4b5d      	ldr	r3, [pc, #372]	; (8001474 <main+0x208>)
 80012fe:	0018      	movs	r0, r3
 8001300:	f008 fdca 	bl	8009e98 <LIDAR_get_health_stat>

	ret = xTaskCreate(TaskLIDAR,"TaskLIDAR",STACK_SIZE,(void *) NULL,1,&xHandleLIDAR);
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	005a      	lsls	r2, r3, #1
 8001308:	4962      	ldr	r1, [pc, #392]	; (8001494 <main+0x228>)
 800130a:	4863      	ldr	r0, [pc, #396]	; (8001498 <main+0x22c>)
 800130c:	2308      	movs	r3, #8
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	9301      	str	r3, [sp, #4]
 8001312:	2301      	movs	r3, #1
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2300      	movs	r3, #0
 8001318:	f007 fbb5 	bl	8008a86 <xTaskCreate>
 800131c:	0003      	movs	r3, r0
 800131e:	60fb      	str	r3, [r7, #12]
	if (ret != pdPASS)
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2b01      	cmp	r3, #1
 8001324:	d005      	beq.n	8001332 <main+0xc6>
	{
		printf("Error creating TaskLIDAR\r\n");
 8001326:	4b5d      	ldr	r3, [pc, #372]	; (800149c <main+0x230>)
 8001328:	0018      	movs	r0, r3
 800132a:	f009 fb23 	bl	800a974 <puts>
		Error_Handler();
 800132e:	f000 f979 	bl	8001624 <Error_Handler>
	}
	printf("Task LIDAR created\r\n");
 8001332:	4b5b      	ldr	r3, [pc, #364]	; (80014a0 <main+0x234>)
 8001334:	0018      	movs	r0, r3
 8001336:	f009 fb1d 	bl	800a974 <puts>

	ret = xTaskCreate(TaskMOTOR,"TaskMOTOR",STACK_SIZE,(void *) NULL,1,&xHandleMOTOR);
 800133a:	2380      	movs	r3, #128	; 0x80
 800133c:	005a      	lsls	r2, r3, #1
 800133e:	4959      	ldr	r1, [pc, #356]	; (80014a4 <main+0x238>)
 8001340:	4859      	ldr	r0, [pc, #356]	; (80014a8 <main+0x23c>)
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	2301      	movs	r3, #1
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	2300      	movs	r3, #0
 800134c:	f007 fb9b 	bl	8008a86 <xTaskCreate>
 8001350:	0003      	movs	r3, r0
 8001352:	60fb      	str	r3, [r7, #12]
	if (ret != pdPASS)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d005      	beq.n	8001366 <main+0xfa>
	{
		printf("Error creating TaskMOTOR\r\n");
 800135a:	4b54      	ldr	r3, [pc, #336]	; (80014ac <main+0x240>)
 800135c:	0018      	movs	r0, r3
 800135e:	f009 fb09 	bl	800a974 <puts>
		Error_Handler();
 8001362:	f000 f95f 	bl	8001624 <Error_Handler>
	}
	printf("Task MOTOR created\r\n");
 8001366:	4b52      	ldr	r3, [pc, #328]	; (80014b0 <main+0x244>)
 8001368:	0018      	movs	r0, r3
 800136a:	f009 fb03 	bl	800a974 <puts>

	SemHalfCallBack = xSemaphoreCreateBinary();
 800136e:	2203      	movs	r2, #3
 8001370:	2100      	movs	r1, #0
 8001372:	2001      	movs	r0, #1
 8001374:	f007 f96e 	bl	8008654 <xQueueGenericCreate>
 8001378:	0002      	movs	r2, r0
 800137a:	4b4e      	ldr	r3, [pc, #312]	; (80014b4 <main+0x248>)
 800137c:	601a      	str	r2, [r3, #0]
	SemClpCallBack = xSemaphoreCreateBinary();
 800137e:	2203      	movs	r2, #3
 8001380:	2100      	movs	r1, #0
 8001382:	2001      	movs	r0, #1
 8001384:	f007 f966 	bl	8008654 <xQueueGenericCreate>
 8001388:	0002      	movs	r2, r0
 800138a:	4b4b      	ldr	r3, [pc, #300]	; (80014b8 <main+0x24c>)
 800138c:	601a      	str	r2, [r3, #0]

	LIDAR_start(&h_LIDAR);
 800138e:	4b39      	ldr	r3, [pc, #228]	; (8001474 <main+0x208>)
 8001390:	0018      	movs	r0, r3
 8001392:	f008 fc77 	bl	8009c84 <LIDAR_start>
	//Initialisation
	motor_Init(&motor1,&motor2);
 8001396:	4a49      	ldr	r2, [pc, #292]	; (80014bc <main+0x250>)
 8001398:	4b49      	ldr	r3, [pc, #292]	; (80014c0 <main+0x254>)
 800139a:	0011      	movs	r1, r2
 800139c:	0018      	movs	r0, r3
 800139e:	f009 f809 	bl	800a3b4 <motor_Init>
	motor1.sens = 1;
 80013a2:	4b47      	ldr	r3, [pc, #284]	; (80014c0 <main+0x254>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	609a      	str	r2, [r3, #8]
	motor1.pwm_start(motor1.Timer_Backward,motor1.Channel_Backward);
 80013a8:	4b45      	ldr	r3, [pc, #276]	; (80014c0 <main+0x254>)
 80013aa:	22b4      	movs	r2, #180	; 0xb4
 80013ac:	589d      	ldr	r5, [r3, r2]
 80013ae:	4b44      	ldr	r3, [pc, #272]	; (80014c0 <main+0x254>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	4c43      	ldr	r4, [pc, #268]	; (80014c0 <main+0x254>)
 80013b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80013b6:	466b      	mov	r3, sp
 80013b8:	0018      	movs	r0, r3
 80013ba:	0023      	movs	r3, r4
 80013bc:	3378      	adds	r3, #120	; 0x78
 80013be:	223c      	movs	r2, #60	; 0x3c
 80013c0:	0019      	movs	r1, r3
 80013c2:	f009 fc8a 	bl	800acda <memcpy>
 80013c6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80013c8:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80013ca:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80013cc:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80013ce:	47a8      	blx	r5
	motor1.pwm_start(motor1.Timer_Forward,motor1.Channel_Forward);
 80013d0:	4b3b      	ldr	r3, [pc, #236]	; (80014c0 <main+0x254>)
 80013d2:	22b4      	movs	r2, #180	; 0xb4
 80013d4:	589d      	ldr	r5, [r3, r2]
 80013d6:	4b3a      	ldr	r3, [pc, #232]	; (80014c0 <main+0x254>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4c39      	ldr	r4, [pc, #228]	; (80014c0 <main+0x254>)
 80013dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80013de:	466b      	mov	r3, sp
 80013e0:	0018      	movs	r0, r3
 80013e2:	0023      	movs	r3, r4
 80013e4:	332c      	adds	r3, #44	; 0x2c
 80013e6:	223c      	movs	r2, #60	; 0x3c
 80013e8:	0019      	movs	r1, r3
 80013ea:	f009 fc76 	bl	800acda <memcpy>
 80013ee:	69e0      	ldr	r0, [r4, #28]
 80013f0:	6a21      	ldr	r1, [r4, #32]
 80013f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80013f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013f6:	47a8      	blx	r5
	motor2.sens = 2;
 80013f8:	4b30      	ldr	r3, [pc, #192]	; (80014bc <main+0x250>)
 80013fa:	2202      	movs	r2, #2
 80013fc:	609a      	str	r2, [r3, #8]
	motor2.pwm_start(motor2.Timer_Backward,motor2.Channel_Backward);
 80013fe:	4b2f      	ldr	r3, [pc, #188]	; (80014bc <main+0x250>)
 8001400:	22b4      	movs	r2, #180	; 0xb4
 8001402:	589d      	ldr	r5, [r3, r2]
 8001404:	4b2d      	ldr	r3, [pc, #180]	; (80014bc <main+0x250>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	4c2c      	ldr	r4, [pc, #176]	; (80014bc <main+0x250>)
 800140a:	930f      	str	r3, [sp, #60]	; 0x3c
 800140c:	466b      	mov	r3, sp
 800140e:	0018      	movs	r0, r3
 8001410:	0023      	movs	r3, r4
 8001412:	3378      	adds	r3, #120	; 0x78
 8001414:	223c      	movs	r2, #60	; 0x3c
 8001416:	0019      	movs	r1, r3
 8001418:	f009 fc5f 	bl	800acda <memcpy>
 800141c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800141e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001420:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8001422:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001424:	47a8      	blx	r5
	motor2.pwm_start(motor2.Timer_Forward,motor2.Channel_Forward);
 8001426:	4b25      	ldr	r3, [pc, #148]	; (80014bc <main+0x250>)
 8001428:	22b4      	movs	r2, #180	; 0xb4
 800142a:	589d      	ldr	r5, [r3, r2]
 800142c:	4b23      	ldr	r3, [pc, #140]	; (80014bc <main+0x250>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4c22      	ldr	r4, [pc, #136]	; (80014bc <main+0x250>)
 8001432:	930f      	str	r3, [sp, #60]	; 0x3c
 8001434:	466b      	mov	r3, sp
 8001436:	0018      	movs	r0, r3
 8001438:	0023      	movs	r3, r4
 800143a:	332c      	adds	r3, #44	; 0x2c
 800143c:	223c      	movs	r2, #60	; 0x3c
 800143e:	0019      	movs	r1, r3
 8001440:	f009 fc4b 	bl	800acda <memcpy>
 8001444:	69e0      	ldr	r0, [r4, #28]
 8001446:	6a21      	ldr	r1, [r4, #32]
 8001448:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800144a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800144c:	47a8      	blx	r5

	//Codeur
	codeur_init(&hCodeurLeft,&htim3,0);
 800144e:	491d      	ldr	r1, [pc, #116]	; (80014c4 <main+0x258>)
 8001450:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <main+0x25c>)
 8001452:	2200      	movs	r2, #0
 8001454:	0018      	movs	r0, r3
 8001456:	f009 f94f 	bl	800a6f8 <codeur_init>
	codeur_init(&hCodeurRight,&htim1,0);
 800145a:	491c      	ldr	r1, [pc, #112]	; (80014cc <main+0x260>)
 800145c:	4b1c      	ldr	r3, [pc, #112]	; (80014d0 <main+0x264>)
 800145e:	2200      	movs	r2, #0
 8001460:	0018      	movs	r0, r3
 8001462:	f009 f949 	bl	800a6f8 <codeur_init>

	vTaskStartScheduler();
 8001466:	f007 fc63 	bl	8008d30 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in freertos.c) */
	MX_FREERTOS_Init();
 800146a:	f7ff fa87 	bl	800097c <MX_FREERTOS_Init>
	/* Start scheduler */
	osKernelStart();
 800146e:	f006 ffb0 	bl	80083d2 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1)
 8001472:	e7fe      	b.n	8001472 <main+0x206>
 8001474:	2000014c 	.word	0x2000014c
 8001478:	08000c31 	.word	0x08000c31
 800147c:	08000c61 	.word	0x08000c61
 8001480:	08000c8d 	.word	0x08000c8d
 8001484:	08000cb9 	.word	0x08000cb9
 8001488:	08000ce9 	.word	0x08000ce9
 800148c:	08000d15 	.word	0x08000d15
 8001490:	0800b848 	.word	0x0800b848
 8001494:	0800b864 	.word	0x0800b864
 8001498:	08000d41 	.word	0x08000d41
 800149c:	0800b870 	.word	0x0800b870
 80014a0:	0800b88c 	.word	0x0800b88c
 80014a4:	0800b8a0 	.word	0x0800b8a0
 80014a8:	08001219 	.word	0x08001219
 80014ac:	0800b8ac 	.word	0x0800b8ac
 80014b0:	0800b8c8 	.word	0x0800b8c8
 80014b4:	200032f8 	.word	0x200032f8
 80014b8:	200032fc 	.word	0x200032fc
 80014bc:	2000321c 	.word	0x2000321c
 80014c0:	2000315c 	.word	0x2000315c
 80014c4:	20003410 	.word	0x20003410
 80014c8:	200032dc 	.word	0x200032dc
 80014cc:	200033c4 	.word	0x200033c4
 80014d0:	200032e4 	.word	0x200032e4

080014d4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80014d4:	b590      	push	{r4, r7, lr}
 80014d6:	b093      	sub	sp, #76	; 0x4c
 80014d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014da:	2414      	movs	r4, #20
 80014dc:	193b      	adds	r3, r7, r4
 80014de:	0018      	movs	r0, r3
 80014e0:	2334      	movs	r3, #52	; 0x34
 80014e2:	001a      	movs	r2, r3
 80014e4:	2100      	movs	r1, #0
 80014e6:	f009 fb75 	bl	800abd4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	0018      	movs	r0, r3
 80014ee:	2310      	movs	r3, #16
 80014f0:	001a      	movs	r2, r3
 80014f2:	2100      	movs	r1, #0
 80014f4:	f009 fb6e 	bl	800abd4 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	0018      	movs	r0, r3
 80014fe:	f002 faf5 	bl	8003aec <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001502:	193b      	adds	r3, r7, r4
 8001504:	2202      	movs	r2, #2
 8001506:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001508:	193b      	adds	r3, r7, r4
 800150a:	2280      	movs	r2, #128	; 0x80
 800150c:	0052      	lsls	r2, r2, #1
 800150e:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001510:	0021      	movs	r1, r4
 8001512:	187b      	adds	r3, r7, r1
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001518:	187b      	adds	r3, r7, r1
 800151a:	2240      	movs	r2, #64	; 0x40
 800151c:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800151e:	187b      	adds	r3, r7, r1
 8001520:	2202      	movs	r2, #2
 8001522:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001524:	187b      	adds	r3, r7, r1
 8001526:	2202      	movs	r2, #2
 8001528:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800152a:	187b      	adds	r3, r7, r1
 800152c:	2200      	movs	r2, #0
 800152e:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLN = 8;
 8001530:	187b      	adds	r3, r7, r1
 8001532:	2208      	movs	r2, #8
 8001534:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001536:	187b      	adds	r3, r7, r1
 8001538:	2280      	movs	r2, #128	; 0x80
 800153a:	0292      	lsls	r2, r2, #10
 800153c:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800153e:	187b      	adds	r3, r7, r1
 8001540:	2280      	movs	r2, #128	; 0x80
 8001542:	0592      	lsls	r2, r2, #22
 8001544:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001546:	187b      	adds	r3, r7, r1
 8001548:	0018      	movs	r0, r3
 800154a:	f002 fb1b 	bl	8003b84 <HAL_RCC_OscConfig>
 800154e:	1e03      	subs	r3, r0, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x82>
	{
		Error_Handler();
 8001552:	f000 f867 	bl	8001624 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001556:	1d3b      	adds	r3, r7, #4
 8001558:	2207      	movs	r2, #7
 800155a:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	2202      	movs	r2, #2
 8001560:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	2200      	movs	r2, #0
 800156c:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	2102      	movs	r1, #2
 8001572:	0018      	movs	r0, r3
 8001574:	f002 fe16 	bl	80041a4 <HAL_RCC_ClockConfig>
 8001578:	1e03      	subs	r3, r0, #0
 800157a:	d001      	beq.n	8001580 <SystemClock_Config+0xac>
	{
		Error_Handler();
 800157c:	f000 f852 	bl	8001624 <Error_Handler>
	}
}
 8001580:	46c0      	nop			; (mov r8, r8)
 8001582:	46bd      	mov	sp, r7
 8001584:	b013      	add	sp, #76	; 0x4c
 8001586:	bd90      	pop	{r4, r7, pc}

08001588 <HAL_UART_RxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	BaseType_t higher_priority_task_woken = pdFALSE;
 8001590:	2300      	movs	r3, #0
 8001592:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(SemHalfCallBack,&higher_priority_task_woken);
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <HAL_UART_RxHalfCpltCallback+0x34>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	220c      	movs	r2, #12
 800159a:	18ba      	adds	r2, r7, r2
 800159c:	0011      	movs	r1, r2
 800159e:	0018      	movs	r0, r3
 80015a0:	f007 f8a8 	bl	80086f4 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(higher_priority_task_woken);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_UART_RxHalfCpltCallback+0x2a>
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <HAL_UART_RxHalfCpltCallback+0x38>)
 80015ac:	2280      	movs	r2, #128	; 0x80
 80015ae:	0552      	lsls	r2, r2, #21
 80015b0:	601a      	str	r2, [r3, #0]
}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	46bd      	mov	sp, r7
 80015b6:	b004      	add	sp, #16
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	200032f8 	.word	0x200032f8
 80015c0:	e000ed04 	.word	0xe000ed04

080015c4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	BaseType_t higher_priority_task_woken = pdFALSE;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(SemClpCallBack,&higher_priority_task_woken);
 80015d0:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <HAL_UART_RxCpltCallback+0x34>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	220c      	movs	r2, #12
 80015d6:	18ba      	adds	r2, r7, r2
 80015d8:	0011      	movs	r1, r2
 80015da:	0018      	movs	r0, r3
 80015dc:	f007 f88a 	bl	80086f4 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(higher_priority_task_woken);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d003      	beq.n	80015ee <HAL_UART_RxCpltCallback+0x2a>
 80015e6:	4b05      	ldr	r3, [pc, #20]	; (80015fc <HAL_UART_RxCpltCallback+0x38>)
 80015e8:	2280      	movs	r2, #128	; 0x80
 80015ea:	0552      	lsls	r2, r2, #21
 80015ec:	601a      	str	r2, [r3, #0]
}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	46bd      	mov	sp, r7
 80015f2:	b004      	add	sp, #16
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	46c0      	nop			; (mov r8, r8)
 80015f8:	200032fc 	.word	0x200032fc
 80015fc:	e000ed04 	.word	0xe000ed04

08001600 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a04      	ldr	r2, [pc, #16]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d101      	bne.n	8001616 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001612:	f001 f8d7 	bl	80027c4 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	46bd      	mov	sp, r7
 800161a:	b002      	add	sp, #8
 800161c:	bd80      	pop	{r7, pc}
 800161e:	46c0      	nop			; (mov r8, r8)
 8001620:	40001400 	.word	0x40001400

08001624 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001628:	b672      	cpsid	i
}
 800162a:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800162c:	e7fe      	b.n	800162c <Error_Handler+0x8>
	...

08001630 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001634:	4b1b      	ldr	r3, [pc, #108]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001636:	4a1c      	ldr	r2, [pc, #112]	; (80016a8 <MX_SPI1_Init+0x78>)
 8001638:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800163a:	4b1a      	ldr	r3, [pc, #104]	; (80016a4 <MX_SPI1_Init+0x74>)
 800163c:	2282      	movs	r2, #130	; 0x82
 800163e:	0052      	lsls	r2, r2, #1
 8001640:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001642:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001648:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <MX_SPI1_Init+0x74>)
 800164a:	22c0      	movs	r2, #192	; 0xc0
 800164c:	0092      	lsls	r2, r2, #2
 800164e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001650:	4b14      	ldr	r3, [pc, #80]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001652:	2200      	movs	r2, #0
 8001654:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001658:	2200      	movs	r2, #0
 800165a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <MX_SPI1_Init+0x74>)
 800165e:	2280      	movs	r2, #128	; 0x80
 8001660:	0092      	lsls	r2, r2, #2
 8001662:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001664:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001666:	2210      	movs	r2, #16
 8001668:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_SPI1_Init+0x74>)
 800166c:	2200      	movs	r2, #0
 800166e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001672:	2200      	movs	r2, #0
 8001674:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001678:	2200      	movs	r2, #0
 800167a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_SPI1_Init+0x74>)
 800167e:	2207      	movs	r2, #7
 8001680:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001684:	2200      	movs	r2, #0
 8001686:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_SPI1_Init+0x74>)
 800168a:	2208      	movs	r2, #8
 800168c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <MX_SPI1_Init+0x74>)
 8001690:	0018      	movs	r0, r3
 8001692:	f003 f88d 	bl	80047b0 <HAL_SPI_Init>
 8001696:	1e03      	subs	r3, r0, #0
 8001698:	d001      	beq.n	800169e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800169a:	f7ff ffc3 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800169e:	46c0      	nop			; (mov r8, r8)
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20003310 	.word	0x20003310
 80016a8:	40013000 	.word	0x40013000

080016ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016ac:	b590      	push	{r4, r7, lr}
 80016ae:	b08b      	sub	sp, #44	; 0x2c
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	2414      	movs	r4, #20
 80016b6:	193b      	adds	r3, r7, r4
 80016b8:	0018      	movs	r0, r3
 80016ba:	2314      	movs	r3, #20
 80016bc:	001a      	movs	r2, r3
 80016be:	2100      	movs	r1, #0
 80016c0:	f009 fa88 	bl	800abd4 <memset>
  if(spiHandle->Instance==SPI1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a1b      	ldr	r2, [pc, #108]	; (8001738 <HAL_SPI_MspInit+0x8c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d130      	bne.n	8001730 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016ce:	4b1b      	ldr	r3, [pc, #108]	; (800173c <HAL_SPI_MspInit+0x90>)
 80016d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <HAL_SPI_MspInit+0x90>)
 80016d4:	2180      	movs	r1, #128	; 0x80
 80016d6:	0149      	lsls	r1, r1, #5
 80016d8:	430a      	orrs	r2, r1
 80016da:	641a      	str	r2, [r3, #64]	; 0x40
 80016dc:	4b17      	ldr	r3, [pc, #92]	; (800173c <HAL_SPI_MspInit+0x90>)
 80016de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	015b      	lsls	r3, r3, #5
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	4b14      	ldr	r3, [pc, #80]	; (800173c <HAL_SPI_MspInit+0x90>)
 80016ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016ee:	4b13      	ldr	r3, [pc, #76]	; (800173c <HAL_SPI_MspInit+0x90>)
 80016f0:	2101      	movs	r1, #1
 80016f2:	430a      	orrs	r2, r1
 80016f4:	635a      	str	r2, [r3, #52]	; 0x34
 80016f6:	4b11      	ldr	r3, [pc, #68]	; (800173c <HAL_SPI_MspInit+0x90>)
 80016f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016fa:	2201      	movs	r2, #1
 80016fc:	4013      	ands	r3, r2
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA2     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    PA11 [PA9]     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_11;
 8001702:	0021      	movs	r1, r4
 8001704:	187b      	adds	r3, r7, r1
 8001706:	4a0e      	ldr	r2, [pc, #56]	; (8001740 <HAL_SPI_MspInit+0x94>)
 8001708:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	187b      	adds	r3, r7, r1
 800170c:	2202      	movs	r2, #2
 800170e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	187b      	adds	r3, r7, r1
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001716:	187b      	adds	r3, r7, r1
 8001718:	2200      	movs	r2, #0
 800171a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800171c:	187b      	adds	r3, r7, r1
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001722:	187a      	adds	r2, r7, r1
 8001724:	23a0      	movs	r3, #160	; 0xa0
 8001726:	05db      	lsls	r3, r3, #23
 8001728:	0011      	movs	r1, r2
 800172a:	0018      	movs	r0, r3
 800172c:	f002 f81e 	bl	800376c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001730:	46c0      	nop			; (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	b00b      	add	sp, #44	; 0x2c
 8001736:	bd90      	pop	{r4, r7, pc}
 8001738:	40013000 	.word	0x40013000
 800173c:	40021000 	.word	0x40021000
 8001740:	00000824 	.word	0x00000824

08001744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174a:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <HAL_MspInit+0x5c>)
 800174c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800174e:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <HAL_MspInit+0x5c>)
 8001750:	2101      	movs	r1, #1
 8001752:	430a      	orrs	r2, r1
 8001754:	641a      	str	r2, [r3, #64]	; 0x40
 8001756:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <HAL_MspInit+0x5c>)
 8001758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175a:	2201      	movs	r2, #1
 800175c:	4013      	ands	r3, r2
 800175e:	607b      	str	r3, [r7, #4]
 8001760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001762:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <HAL_MspInit+0x5c>)
 8001764:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001766:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <HAL_MspInit+0x5c>)
 8001768:	2180      	movs	r1, #128	; 0x80
 800176a:	0549      	lsls	r1, r1, #21
 800176c:	430a      	orrs	r2, r1
 800176e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001770:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <HAL_MspInit+0x5c>)
 8001772:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	055b      	lsls	r3, r3, #21
 8001778:	4013      	ands	r3, r2
 800177a:	603b      	str	r3, [r7, #0]
 800177c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800177e:	2302      	movs	r3, #2
 8001780:	425b      	negs	r3, r3
 8001782:	2200      	movs	r2, #0
 8001784:	2103      	movs	r1, #3
 8001786:	0018      	movs	r0, r3
 8001788:	f001 fd78 	bl	800327c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800178c:	23c0      	movs	r3, #192	; 0xc0
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	0018      	movs	r0, r3
 8001792:	f001 f857 	bl	8002844 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	46bd      	mov	sp, r7
 800179a:	b002      	add	sp, #8
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	40021000 	.word	0x40021000

080017a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a4:	b5b0      	push	{r4, r5, r7, lr}
 80017a6:	b08c      	sub	sp, #48	; 0x30
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80017ac:	232b      	movs	r3, #43	; 0x2b
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80017b4:	4b37      	ldr	r3, [pc, #220]	; (8001894 <HAL_InitTick+0xf0>)
 80017b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017b8:	4b36      	ldr	r3, [pc, #216]	; (8001894 <HAL_InitTick+0xf0>)
 80017ba:	2120      	movs	r1, #32
 80017bc:	430a      	orrs	r2, r1
 80017be:	63da      	str	r2, [r3, #60]	; 0x3c
 80017c0:	4b34      	ldr	r3, [pc, #208]	; (8001894 <HAL_InitTick+0xf0>)
 80017c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017c4:	2220      	movs	r2, #32
 80017c6:	4013      	ands	r3, r2
 80017c8:	60bb      	str	r3, [r7, #8]
 80017ca:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017cc:	230c      	movs	r3, #12
 80017ce:	18fa      	adds	r2, r7, r3
 80017d0:	2410      	movs	r4, #16
 80017d2:	193b      	adds	r3, r7, r4
 80017d4:	0011      	movs	r1, r2
 80017d6:	0018      	movs	r0, r3
 80017d8:	f002 fe8c 	bl	80044f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80017dc:	193b      	adds	r3, r7, r4
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80017e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d104      	bne.n	80017f2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017e8:	f002 fe6e 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 80017ec:	0003      	movs	r3, r0
 80017ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017f0:	e004      	b.n	80017fc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80017f2:	f002 fe69 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 80017f6:	0003      	movs	r3, r0
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017fe:	4926      	ldr	r1, [pc, #152]	; (8001898 <HAL_InitTick+0xf4>)
 8001800:	0018      	movs	r0, r3
 8001802:	f7fe fc8b 	bl	800011c <__udivsi3>
 8001806:	0003      	movs	r3, r0
 8001808:	3b01      	subs	r3, #1
 800180a:	623b      	str	r3, [r7, #32]

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800180c:	4b23      	ldr	r3, [pc, #140]	; (800189c <HAL_InitTick+0xf8>)
 800180e:	4a24      	ldr	r2, [pc, #144]	; (80018a0 <HAL_InitTick+0xfc>)
 8001810:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <HAL_InitTick+0xf8>)
 8001814:	4a23      	ldr	r2, [pc, #140]	; (80018a4 <HAL_InitTick+0x100>)
 8001816:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001818:	4b20      	ldr	r3, [pc, #128]	; (800189c <HAL_InitTick+0xf8>)
 800181a:	6a3a      	ldr	r2, [r7, #32]
 800181c:	605a      	str	r2, [r3, #4]
  htim7.Init.ClockDivision = 0;
 800181e:	4b1f      	ldr	r3, [pc, #124]	; (800189c <HAL_InitTick+0xf8>)
 8001820:	2200      	movs	r2, #0
 8001822:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001824:	4b1d      	ldr	r3, [pc, #116]	; (800189c <HAL_InitTick+0xf8>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182a:	4b1c      	ldr	r3, [pc, #112]	; (800189c <HAL_InitTick+0xf8>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001830:	252b      	movs	r5, #43	; 0x2b
 8001832:	197c      	adds	r4, r7, r5
 8001834:	4b19      	ldr	r3, [pc, #100]	; (800189c <HAL_InitTick+0xf8>)
 8001836:	0018      	movs	r0, r3
 8001838:	f003 f872 	bl	8004920 <HAL_TIM_Base_Init>
 800183c:	0003      	movs	r3, r0
 800183e:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8001840:	197b      	adds	r3, r7, r5
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d11e      	bne.n	8001886 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001848:	197c      	adds	r4, r7, r5
 800184a:	4b14      	ldr	r3, [pc, #80]	; (800189c <HAL_InitTick+0xf8>)
 800184c:	0018      	movs	r0, r3
 800184e:	f003 f90d 	bl	8004a6c <HAL_TIM_Base_Start_IT>
 8001852:	0003      	movs	r3, r0
 8001854:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8001856:	197b      	adds	r3, r7, r5
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d113      	bne.n	8001886 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800185e:	2012      	movs	r0, #18
 8001860:	f001 fd21 	bl	80032a6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b03      	cmp	r3, #3
 8001868:	d809      	bhi.n	800187e <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	0019      	movs	r1, r3
 8001870:	2012      	movs	r0, #18
 8001872:	f001 fd03 	bl	800327c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001876:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <HAL_InitTick+0x104>)
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	e003      	b.n	8001886 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 800187e:	232b      	movs	r3, #43	; 0x2b
 8001880:	18fb      	adds	r3, r7, r3
 8001882:	2201      	movs	r2, #1
 8001884:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8001886:	232b      	movs	r3, #43	; 0x2b
 8001888:	18fb      	adds	r3, r7, r3
 800188a:	781b      	ldrb	r3, [r3, #0]
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	b00c      	add	sp, #48	; 0x30
 8001892:	bdb0      	pop	{r4, r5, r7, pc}
 8001894:	40021000 	.word	0x40021000
 8001898:	000f4240 	.word	0x000f4240
 800189c:	20003374 	.word	0x20003374
 80018a0:	40001400 	.word	0x40001400
 80018a4:	000003e7 	.word	0x000003e7
 80018a8:	20000004 	.word	0x20000004

080018ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <NMI_Handler+0x4>

080018b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b6:	e7fe      	b.n	80018b6 <HardFault_Handler+0x4>

080018b8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bouton1_Pin);
 80018bc:	2001      	movs	r0, #1
 80018be:	f002 f8d7 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80018c2:	46c0      	nop			; (mov r8, r8)
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bouton2_Pin);
 80018cc:	2008      	movs	r0, #8
 80018ce:	f002 f8cf 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bouton3_Pin);
 80018dc:	2010      	movs	r0, #16
 80018de:	f002 f8c7 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Contact4_Pin);
 80018e2:	2020      	movs	r0, #32
 80018e4:	f002 f8c4 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Bordure1_Pin);
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	0018      	movs	r0, r3
 80018ee:	f002 f8bf 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Bordure2_Pin);
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	0018      	movs	r0, r3
 80018f8:	f002 f8ba 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Contact1_Pin);
 80018fc:	2380      	movs	r3, #128	; 0x80
 80018fe:	019b      	lsls	r3, r3, #6
 8001900:	0018      	movs	r0, r3
 8001902:	f002 f8b5 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Contact2_Pin);
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	01db      	lsls	r3, r3, #7
 800190a:	0018      	movs	r0, r3
 800190c:	f002 f8b0 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Contact3_Pin);
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	0018      	movs	r0, r3
 8001916:	f002 f8ab 	bl	8003a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800191a:	46c0      	nop			; (mov r8, r8)
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001924:	4b03      	ldr	r3, [pc, #12]	; (8001934 <DMA1_Channel1_IRQHandler+0x14>)
 8001926:	0018      	movs	r0, r3
 8001928:	f001 fdde 	bl	80034e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800192c:	46c0      	nop			; (mov r8, r8)
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	200000ec 	.word	0x200000ec

08001938 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart4_rx);
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <DMA1_Channel2_3_IRQHandler+0x14>)
 800193e:	0018      	movs	r0, r3
 8001940:	f001 fdd2 	bl	80034e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	20003700 	.word	0x20003700

08001950 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <TIM1_CC_IRQHandler+0x14>)
 8001956:	0018      	movs	r0, r3
 8001958:	f003 fc12 	bl	8005180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800195c:	46c0      	nop			; (mov r8, r8)
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	200033c4 	.word	0x200033c4

08001968 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <TIM3_IRQHandler+0x14>)
 800196e:	0018      	movs	r0, r3
 8001970:	f003 fc06 	bl	8005180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001974:	46c0      	nop			; (mov r8, r8)
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	20003410 	.word	0x20003410

08001980 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001984:	4b03      	ldr	r3, [pc, #12]	; (8001994 <TIM7_IRQHandler+0x14>)
 8001986:	0018      	movs	r0, r3
 8001988:	f003 fbfa 	bl	8005180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800198c:	46c0      	nop			; (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	20003374 	.word	0x20003374

08001998 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	e00a      	b.n	80019c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019aa:	e000      	b.n	80019ae <_read+0x16>
 80019ac:	bf00      	nop
 80019ae:	0001      	movs	r1, r0
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	1c5a      	adds	r2, r3, #1
 80019b4:	60ba      	str	r2, [r7, #8]
 80019b6:	b2ca      	uxtb	r2, r1
 80019b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	3301      	adds	r3, #1
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	697a      	ldr	r2, [r7, #20]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	dbf0      	blt.n	80019aa <_read+0x12>
  }

  return len;
 80019c8:	687b      	ldr	r3, [r7, #4]
}
 80019ca:	0018      	movs	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	b006      	add	sp, #24
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b086      	sub	sp, #24
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	60f8      	str	r0, [r7, #12]
 80019da:	60b9      	str	r1, [r7, #8]
 80019dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	e009      	b.n	80019f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	1c5a      	adds	r2, r3, #1
 80019e8:	60ba      	str	r2, [r7, #8]
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	0018      	movs	r0, r3
 80019ee:	f7ff f90d 	bl	8000c0c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	3301      	adds	r3, #1
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	697a      	ldr	r2, [r7, #20]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	dbf1      	blt.n	80019e4 <_write+0x12>
  }
  return len;
 8001a00:	687b      	ldr	r3, [r7, #4]
}
 8001a02:	0018      	movs	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b006      	add	sp, #24
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <_close>:

int _close(int file)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b082      	sub	sp, #8
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a12:	2301      	movs	r3, #1
 8001a14:	425b      	negs	r3, r3
}
 8001a16:	0018      	movs	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b002      	add	sp, #8
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
 8001a26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	2280      	movs	r2, #128	; 0x80
 8001a2c:	0192      	lsls	r2, r2, #6
 8001a2e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	0018      	movs	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b002      	add	sp, #8
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <_isatty>:

int _isatty(int file)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b082      	sub	sp, #8
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a42:	2301      	movs	r3, #1
}
 8001a44:	0018      	movs	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b002      	add	sp, #8
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b004      	add	sp, #16
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a6c:	4a14      	ldr	r2, [pc, #80]	; (8001ac0 <_sbrk+0x5c>)
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <_sbrk+0x60>)
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d102      	bne.n	8001a86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <_sbrk+0x64>)
 8001a82:	4a12      	ldr	r2, [pc, #72]	; (8001acc <_sbrk+0x68>)
 8001a84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a86:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <_sbrk+0x64>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	18d3      	adds	r3, r2, r3
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d207      	bcs.n	8001aa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a94:	f009 f8f4 	bl	800ac80 <__errno>
 8001a98:	0003      	movs	r3, r0
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	425b      	negs	r3, r3
 8001aa2:	e009      	b.n	8001ab8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa4:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <_sbrk+0x64>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aaa:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	18d2      	adds	r2, r2, r3
 8001ab2:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <_sbrk+0x64>)
 8001ab4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
}
 8001ab8:	0018      	movs	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b006      	add	sp, #24
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20009000 	.word	0x20009000
 8001ac4:	00000400 	.word	0x00000400
 8001ac8:	200033c0 	.word	0x200033c0
 8001acc:	20008818 	.word	0x20008818

08001ad0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ad4:	46c0      	nop			; (mov r8, r8)
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001adc:	b590      	push	{r4, r7, lr}
 8001ade:	b08d      	sub	sp, #52	; 0x34
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ae2:	240c      	movs	r4, #12
 8001ae4:	193b      	adds	r3, r7, r4
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	2324      	movs	r3, #36	; 0x24
 8001aea:	001a      	movs	r2, r3
 8001aec:	2100      	movs	r1, #0
 8001aee:	f009 f871 	bl	800abd4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af2:	003b      	movs	r3, r7
 8001af4:	0018      	movs	r0, r3
 8001af6:	230c      	movs	r3, #12
 8001af8:	001a      	movs	r2, r3
 8001afa:	2100      	movs	r1, #0
 8001afc:	f009 f86a 	bl	800abd4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b00:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b02:	4a29      	ldr	r2, [pc, #164]	; (8001ba8 <MX_TIM1_Init+0xcc>)
 8001b04:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b06:	4b27      	ldr	r3, [pc, #156]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b0c:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b12:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b14:	4a25      	ldr	r2, [pc, #148]	; (8001bac <MX_TIM1_Init+0xd0>)
 8001b16:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b18:	4b22      	ldr	r3, [pc, #136]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b1e:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b24:	4b1f      	ldr	r3, [pc, #124]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b2a:	0021      	movs	r1, r4
 8001b2c:	187b      	adds	r3, r7, r1
 8001b2e:	2203      	movs	r2, #3
 8001b30:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001b32:	187b      	adds	r3, r7, r1
 8001b34:	2202      	movs	r2, #2
 8001b36:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b38:	187b      	adds	r3, r7, r1
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b3e:	187b      	adds	r3, r7, r1
 8001b40:	2200      	movs	r2, #0
 8001b42:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8001b44:	187b      	adds	r3, r7, r1
 8001b46:	2200      	movs	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001b4a:	187b      	adds	r3, r7, r1
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b50:	187b      	adds	r3, r7, r1
 8001b52:	2201      	movs	r2, #1
 8001b54:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b56:	187b      	adds	r3, r7, r1
 8001b58:	2200      	movs	r2, #0
 8001b5a:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8001b5c:	187b      	adds	r3, r7, r1
 8001b5e:	2200      	movs	r2, #0
 8001b60:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001b62:	187a      	adds	r2, r7, r1
 8001b64:	4b0f      	ldr	r3, [pc, #60]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b66:	0011      	movs	r1, r2
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f003 f99d 	bl	8004ea8 <HAL_TIM_Encoder_Init>
 8001b6e:	1e03      	subs	r3, r0, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001b72:	f7ff fd57 	bl	8001624 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b76:	003b      	movs	r3, r7
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b7c:	003b      	movs	r3, r7
 8001b7e:	2200      	movs	r2, #0
 8001b80:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b82:	003b      	movs	r3, r7
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b88:	003a      	movs	r2, r7
 8001b8a:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <MX_TIM1_Init+0xc8>)
 8001b8c:	0011      	movs	r1, r2
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f004 f8a6 	bl	8005ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b94:	1e03      	subs	r3, r0, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001b98:	f7ff fd44 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b9c:	46c0      	nop			; (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b00d      	add	sp, #52	; 0x34
 8001ba2:	bd90      	pop	{r4, r7, pc}
 8001ba4:	200033c4 	.word	0x200033c4
 8001ba8:	40012c00 	.word	0x40012c00
 8001bac:	0000ffff 	.word	0x0000ffff

08001bb0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b08d      	sub	sp, #52	; 0x34
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bb6:	240c      	movs	r4, #12
 8001bb8:	193b      	adds	r3, r7, r4
 8001bba:	0018      	movs	r0, r3
 8001bbc:	2324      	movs	r3, #36	; 0x24
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	f009 f807 	bl	800abd4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc6:	003b      	movs	r3, r7
 8001bc8:	0018      	movs	r0, r3
 8001bca:	230c      	movs	r3, #12
 8001bcc:	001a      	movs	r2, r3
 8001bce:	2100      	movs	r1, #0
 8001bd0:	f009 f800 	bl	800abd4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bd4:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001bd6:	4a26      	ldr	r2, [pc, #152]	; (8001c70 <MX_TIM3_Init+0xc0>)
 8001bd8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bda:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be0:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001be8:	4a22      	ldr	r2, [pc, #136]	; (8001c74 <MX_TIM3_Init+0xc4>)
 8001bea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bec:	4b1f      	ldr	r3, [pc, #124]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bf8:	0021      	movs	r1, r4
 8001bfa:	187b      	adds	r3, r7, r1
 8001bfc:	2203      	movs	r2, #3
 8001bfe:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001c00:	187b      	adds	r3, r7, r1
 8001c02:	2202      	movs	r2, #2
 8001c04:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c06:	187b      	adds	r3, r7, r1
 8001c08:	2201      	movs	r2, #1
 8001c0a:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c0c:	187b      	adds	r3, r7, r1
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8001c12:	187b      	adds	r3, r7, r1
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001c18:	187b      	adds	r3, r7, r1
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c1e:	187b      	adds	r3, r7, r1
 8001c20:	2201      	movs	r2, #1
 8001c22:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c24:	187b      	adds	r3, r7, r1
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8001c2a:	187b      	adds	r3, r7, r1
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c30:	187a      	adds	r2, r7, r1
 8001c32:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001c34:	0011      	movs	r1, r2
 8001c36:	0018      	movs	r0, r3
 8001c38:	f003 f936 	bl	8004ea8 <HAL_TIM_Encoder_Init>
 8001c3c:	1e03      	subs	r3, r0, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001c40:	f7ff fcf0 	bl	8001624 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c44:	003b      	movs	r3, r7
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c4a:	003b      	movs	r3, r7
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c50:	003a      	movs	r2, r7
 8001c52:	4b06      	ldr	r3, [pc, #24]	; (8001c6c <MX_TIM3_Init+0xbc>)
 8001c54:	0011      	movs	r1, r2
 8001c56:	0018      	movs	r0, r3
 8001c58:	f004 f842 	bl	8005ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5c:	1e03      	subs	r3, r0, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001c60:	f7ff fce0 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c64:	46c0      	nop			; (mov r8, r8)
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b00d      	add	sp, #52	; 0x34
 8001c6a:	bd90      	pop	{r4, r7, pc}
 8001c6c:	20003410 	.word	0x20003410
 8001c70:	40000400 	.word	0x40000400
 8001c74:	0000ffff 	.word	0x0000ffff

08001c78 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	0018      	movs	r0, r3
 8001c82:	230c      	movs	r3, #12
 8001c84:	001a      	movs	r2, r3
 8001c86:	2100      	movs	r1, #0
 8001c88:	f008 ffa4 	bl	800abd4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c8c:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <MX_TIM6_Init+0x6c>)
 8001c8e:	4a16      	ldr	r2, [pc, #88]	; (8001ce8 <MX_TIM6_Init+0x70>)
 8001c90:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63999;
 8001c92:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <MX_TIM6_Init+0x6c>)
 8001c94:	4a15      	ldr	r2, [pc, #84]	; (8001cec <MX_TIM6_Init+0x74>)
 8001c96:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c98:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <MX_TIM6_Init+0x6c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <MX_TIM6_Init+0x6c>)
 8001ca0:	2263      	movs	r2, #99	; 0x63
 8001ca2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <MX_TIM6_Init+0x6c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <MX_TIM6_Init+0x6c>)
 8001cac:	0018      	movs	r0, r3
 8001cae:	f002 fe37 	bl	8004920 <HAL_TIM_Base_Init>
 8001cb2:	1e03      	subs	r3, r0, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001cb6:	f7ff fcb5 	bl	8001624 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001cba:	1d3b      	adds	r3, r7, #4
 8001cbc:	2220      	movs	r2, #32
 8001cbe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc0:	1d3b      	adds	r3, r7, #4
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001cc6:	1d3a      	adds	r2, r7, #4
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <MX_TIM6_Init+0x6c>)
 8001cca:	0011      	movs	r1, r2
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f004 f807 	bl	8005ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cd2:	1e03      	subs	r3, r0, #0
 8001cd4:	d001      	beq.n	8001cda <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8001cd6:	f7ff fca5 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b004      	add	sp, #16
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	2000345c 	.word	0x2000345c
 8001ce8:	40001000 	.word	0x40001000
 8001cec:	0000f9ff 	.word	0x0000f9ff

08001cf0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b088      	sub	sp, #32
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	231c      	movs	r3, #28
 8001cfc:	001a      	movs	r2, r3
 8001cfe:	2100      	movs	r1, #0
 8001d00:	f008 ff68 	bl	800abd4 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001d04:	4b1f      	ldr	r3, [pc, #124]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d06:	4a20      	ldr	r2, [pc, #128]	; (8001d88 <MX_TIM14_Init+0x98>)
 8001d08:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8001d0a:	4b1e      	ldr	r3, [pc, #120]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d10:	4b1c      	ldr	r3, [pc, #112]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001d16:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d18:	4a1c      	ldr	r2, [pc, #112]	; (8001d8c <MX_TIM14_Init+0x9c>)
 8001d1a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d1c:	4b19      	ldr	r3, [pc, #100]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d22:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001d28:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	f002 fdf8 	bl	8004920 <HAL_TIM_Base_Init>
 8001d30:	1e03      	subs	r3, r0, #0
 8001d32:	d001      	beq.n	8001d38 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8001d34:	f7ff fc76 	bl	8001624 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f002 feec 	bl	8004b18 <HAL_TIM_PWM_Init>
 8001d40:	1e03      	subs	r3, r0, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8001d44:	f7ff fc6e 	bl	8001624 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	2260      	movs	r2, #96	; 0x60
 8001d4c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001d4e:	1d3b      	adds	r3, r7, #4
 8001d50:	2200      	movs	r2, #0
 8001d52:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d54:	1d3b      	adds	r3, r7, #4
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d60:	1d39      	adds	r1, r7, #4
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	0018      	movs	r0, r3
 8001d68:	f003 fb3c 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001d6c:	1e03      	subs	r3, r0, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8001d70:	f7ff fc58 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001d74:	4b03      	ldr	r3, [pc, #12]	; (8001d84 <MX_TIM14_Init+0x94>)
 8001d76:	0018      	movs	r0, r3
 8001d78:	f000 fad2 	bl	8002320 <HAL_TIM_MspPostInit>

}
 8001d7c:	46c0      	nop			; (mov r8, r8)
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	b008      	add	sp, #32
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	200034a8 	.word	0x200034a8
 8001d88:	40002000 	.word	0x40002000
 8001d8c:	0000ffff 	.word	0x0000ffff

08001d90 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b098      	sub	sp, #96	; 0x60
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d96:	2354      	movs	r3, #84	; 0x54
 8001d98:	18fb      	adds	r3, r7, r3
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	230c      	movs	r3, #12
 8001d9e:	001a      	movs	r2, r3
 8001da0:	2100      	movs	r1, #0
 8001da2:	f008 ff17 	bl	800abd4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001da6:	2338      	movs	r3, #56	; 0x38
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	0018      	movs	r0, r3
 8001dac:	231c      	movs	r3, #28
 8001dae:	001a      	movs	r2, r3
 8001db0:	2100      	movs	r1, #0
 8001db2:	f008 ff0f 	bl	800abd4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001db6:	1d3b      	adds	r3, r7, #4
 8001db8:	0018      	movs	r0, r3
 8001dba:	2334      	movs	r3, #52	; 0x34
 8001dbc:	001a      	movs	r2, r3
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	f008 ff08 	bl	800abd4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001dc4:	4b41      	ldr	r3, [pc, #260]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001dc6:	4a42      	ldr	r2, [pc, #264]	; (8001ed0 <MX_TIM15_Init+0x140>)
 8001dc8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 19;
 8001dca:	4b40      	ldr	r3, [pc, #256]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001dcc:	2213      	movs	r2, #19
 8001dce:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd0:	4b3e      	ldr	r3, [pc, #248]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 8001dd6:	4b3d      	ldr	r3, [pc, #244]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001dd8:	4a3e      	ldr	r2, [pc, #248]	; (8001ed4 <MX_TIM15_Init+0x144>)
 8001dda:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ddc:	4b3b      	ldr	r3, [pc, #236]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001de2:	4b3a      	ldr	r3, [pc, #232]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de8:	4b38      	ldr	r3, [pc, #224]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001dee:	4b37      	ldr	r3, [pc, #220]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001df0:	0018      	movs	r0, r3
 8001df2:	f002 fe91 	bl	8004b18 <HAL_TIM_PWM_Init>
 8001df6:	1e03      	subs	r3, r0, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001dfa:	f7ff fc13 	bl	8001624 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dfe:	2154      	movs	r1, #84	; 0x54
 8001e00:	187b      	adds	r3, r7, r1
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	187b      	adds	r3, r7, r1
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001e0c:	187a      	adds	r2, r7, r1
 8001e0e:	4b2f      	ldr	r3, [pc, #188]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001e10:	0011      	movs	r1, r2
 8001e12:	0018      	movs	r0, r3
 8001e14:	f003 ff64 	bl	8005ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e18:	1e03      	subs	r3, r0, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 8001e1c:	f7ff fc02 	bl	8001624 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e20:	2138      	movs	r1, #56	; 0x38
 8001e22:	187b      	adds	r3, r7, r1
 8001e24:	2260      	movs	r2, #96	; 0x60
 8001e26:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001e28:	187b      	adds	r3, r7, r1
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e2e:	187b      	adds	r3, r7, r1
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e34:	187b      	adds	r3, r7, r1
 8001e36:	2200      	movs	r2, #0
 8001e38:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e3a:	187b      	adds	r3, r7, r1
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e40:	187b      	adds	r3, r7, r1
 8001e42:	2200      	movs	r2, #0
 8001e44:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e46:	187b      	adds	r3, r7, r1
 8001e48:	2200      	movs	r2, #0
 8001e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e4c:	1879      	adds	r1, r7, r1
 8001e4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	0018      	movs	r0, r3
 8001e54:	f003 fac6 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001e58:	1e03      	subs	r3, r0, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM15_Init+0xd0>
  {
    Error_Handler();
 8001e5c:	f7ff fbe2 	bl	8001624 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e60:	2338      	movs	r3, #56	; 0x38
 8001e62:	18f9      	adds	r1, r7, r3
 8001e64:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001e66:	2204      	movs	r2, #4
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f003 fabb 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001e6e:	1e03      	subs	r3, r0, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM15_Init+0xe6>
  {
    Error_Handler();
 8001e72:	f7ff fbd7 	bl	8001624 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e8e:	1d3b      	adds	r3, r7, #4
 8001e90:	2200      	movs	r2, #0
 8001e92:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2280      	movs	r2, #128	; 0x80
 8001e98:	0192      	lsls	r2, r2, #6
 8001e9a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e9c:	1d3b      	adds	r3, r7, #4
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ea2:	1d3b      	adds	r3, r7, #4
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001ea8:	1d3a      	adds	r2, r7, #4
 8001eaa:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001eac:	0011      	movs	r1, r2
 8001eae:	0018      	movs	r0, r3
 8001eb0:	f003 ff7e 	bl	8005db0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001eb4:	1e03      	subs	r3, r0, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_TIM15_Init+0x12c>
  {
    Error_Handler();
 8001eb8:	f7ff fbb4 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001ebc:	4b03      	ldr	r3, [pc, #12]	; (8001ecc <MX_TIM15_Init+0x13c>)
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f000 fa2e 	bl	8002320 <HAL_TIM_MspPostInit>

}
 8001ec4:	46c0      	nop			; (mov r8, r8)
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b018      	add	sp, #96	; 0x60
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	200034f4 	.word	0x200034f4
 8001ed0:	40014000 	.word	0x40014000
 8001ed4:	000003e7 	.word	0x000003e7

08001ed8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b094      	sub	sp, #80	; 0x50
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ede:	2334      	movs	r3, #52	; 0x34
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	231c      	movs	r3, #28
 8001ee6:	001a      	movs	r2, r3
 8001ee8:	2100      	movs	r1, #0
 8001eea:	f008 fe73 	bl	800abd4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eee:	003b      	movs	r3, r7
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	2334      	movs	r3, #52	; 0x34
 8001ef4:	001a      	movs	r2, r3
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	f008 fe6c 	bl	800abd4 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001efc:	4b37      	ldr	r3, [pc, #220]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001efe:	4a38      	ldr	r2, [pc, #224]	; (8001fe0 <MX_TIM16_Init+0x108>)
 8001f00:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 19;
 8001f02:	4b36      	ldr	r3, [pc, #216]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f04:	2213      	movs	r2, #19
 8001f06:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f08:	4b34      	ldr	r3, [pc, #208]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 8001f0e:	4b33      	ldr	r3, [pc, #204]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f10:	4a34      	ldr	r2, [pc, #208]	; (8001fe4 <MX_TIM16_Init+0x10c>)
 8001f12:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f14:	4b31      	ldr	r3, [pc, #196]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001f1a:	4b30      	ldr	r3, [pc, #192]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f20:	4b2e      	ldr	r3, [pc, #184]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001f26:	4b2d      	ldr	r3, [pc, #180]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f002 fcf9 	bl	8004920 <HAL_TIM_Base_Init>
 8001f2e:	1e03      	subs	r3, r0, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8001f32:	f7ff fb77 	bl	8001624 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001f36:	4b29      	ldr	r3, [pc, #164]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f38:	0018      	movs	r0, r3
 8001f3a:	f002 fded 	bl	8004b18 <HAL_TIM_PWM_Init>
 8001f3e:	1e03      	subs	r3, r0, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM16_Init+0x6e>
  {
    Error_Handler();
 8001f42:	f7ff fb6f 	bl	8001624 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f46:	2134      	movs	r1, #52	; 0x34
 8001f48:	187b      	adds	r3, r7, r1
 8001f4a:	2260      	movs	r2, #96	; 0x60
 8001f4c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	2200      	movs	r2, #0
 8001f52:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f54:	187b      	adds	r3, r7, r1
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f5a:	187b      	adds	r3, r7, r1
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f60:	187b      	adds	r3, r7, r1
 8001f62:	2200      	movs	r2, #0
 8001f64:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f66:	187b      	adds	r3, r7, r1
 8001f68:	2200      	movs	r2, #0
 8001f6a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f6c:	187b      	adds	r3, r7, r1
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f72:	1879      	adds	r1, r7, r1
 8001f74:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f003 fa33 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001f7e:	1e03      	subs	r3, r0, #0
 8001f80:	d001      	beq.n	8001f86 <MX_TIM16_Init+0xae>
  {
    Error_Handler();
 8001f82:	f7ff fb4f 	bl	8001624 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f86:	003b      	movs	r3, r7
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f8c:	003b      	movs	r3, r7
 8001f8e:	2200      	movs	r2, #0
 8001f90:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f92:	003b      	movs	r3, r7
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f98:	003b      	movs	r3, r7
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f9e:	003b      	movs	r3, r7
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fa4:	003b      	movs	r3, r7
 8001fa6:	2280      	movs	r2, #128	; 0x80
 8001fa8:	0192      	lsls	r2, r2, #6
 8001faa:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fac:	003b      	movs	r3, r7
 8001fae:	2200      	movs	r2, #0
 8001fb0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fb2:	003b      	movs	r3, r7
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001fb8:	003a      	movs	r2, r7
 8001fba:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001fbc:	0011      	movs	r1, r2
 8001fbe:	0018      	movs	r0, r3
 8001fc0:	f003 fef6 	bl	8005db0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fc4:	1e03      	subs	r3, r0, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM16_Init+0xf4>
  {
    Error_Handler();
 8001fc8:	f7ff fb2c 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001fcc:	4b03      	ldr	r3, [pc, #12]	; (8001fdc <MX_TIM16_Init+0x104>)
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 f9a6 	bl	8002320 <HAL_TIM_MspPostInit>

}
 8001fd4:	46c0      	nop			; (mov r8, r8)
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	b014      	add	sp, #80	; 0x50
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	20003540 	.word	0x20003540
 8001fe0:	40014400 	.word	0x40014400
 8001fe4:	000003e7 	.word	0x000003e7

08001fe8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b094      	sub	sp, #80	; 0x50
 8001fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fee:	2334      	movs	r3, #52	; 0x34
 8001ff0:	18fb      	adds	r3, r7, r3
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	231c      	movs	r3, #28
 8001ff6:	001a      	movs	r2, r3
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	f008 fdeb 	bl	800abd4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ffe:	003b      	movs	r3, r7
 8002000:	0018      	movs	r0, r3
 8002002:	2334      	movs	r3, #52	; 0x34
 8002004:	001a      	movs	r2, r3
 8002006:	2100      	movs	r1, #0
 8002008:	f008 fde4 	bl	800abd4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800200c:	4b37      	ldr	r3, [pc, #220]	; (80020ec <MX_TIM17_Init+0x104>)
 800200e:	4a38      	ldr	r2, [pc, #224]	; (80020f0 <MX_TIM17_Init+0x108>)
 8002010:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 19;
 8002012:	4b36      	ldr	r3, [pc, #216]	; (80020ec <MX_TIM17_Init+0x104>)
 8002014:	2213      	movs	r2, #19
 8002016:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002018:	4b34      	ldr	r3, [pc, #208]	; (80020ec <MX_TIM17_Init+0x104>)
 800201a:	2200      	movs	r2, #0
 800201c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 800201e:	4b33      	ldr	r3, [pc, #204]	; (80020ec <MX_TIM17_Init+0x104>)
 8002020:	4a34      	ldr	r2, [pc, #208]	; (80020f4 <MX_TIM17_Init+0x10c>)
 8002022:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002024:	4b31      	ldr	r3, [pc, #196]	; (80020ec <MX_TIM17_Init+0x104>)
 8002026:	2200      	movs	r2, #0
 8002028:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800202a:	4b30      	ldr	r3, [pc, #192]	; (80020ec <MX_TIM17_Init+0x104>)
 800202c:	2200      	movs	r2, #0
 800202e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002030:	4b2e      	ldr	r3, [pc, #184]	; (80020ec <MX_TIM17_Init+0x104>)
 8002032:	2200      	movs	r2, #0
 8002034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002036:	4b2d      	ldr	r3, [pc, #180]	; (80020ec <MX_TIM17_Init+0x104>)
 8002038:	0018      	movs	r0, r3
 800203a:	f002 fc71 	bl	8004920 <HAL_TIM_Base_Init>
 800203e:	1e03      	subs	r3, r0, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8002042:	f7ff faef 	bl	8001624 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8002046:	4b29      	ldr	r3, [pc, #164]	; (80020ec <MX_TIM17_Init+0x104>)
 8002048:	0018      	movs	r0, r3
 800204a:	f002 fd65 	bl	8004b18 <HAL_TIM_PWM_Init>
 800204e:	1e03      	subs	r3, r0, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8002052:	f7ff fae7 	bl	8001624 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002056:	2134      	movs	r1, #52	; 0x34
 8002058:	187b      	adds	r3, r7, r1
 800205a:	2260      	movs	r2, #96	; 0x60
 800205c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800205e:	187b      	adds	r3, r7, r1
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002064:	187b      	adds	r3, r7, r1
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800206a:	187b      	adds	r3, r7, r1
 800206c:	2200      	movs	r2, #0
 800206e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002070:	187b      	adds	r3, r7, r1
 8002072:	2200      	movs	r2, #0
 8002074:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002076:	187b      	adds	r3, r7, r1
 8002078:	2200      	movs	r2, #0
 800207a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800207c:	187b      	adds	r3, r7, r1
 800207e:	2200      	movs	r2, #0
 8002080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002082:	1879      	adds	r1, r7, r1
 8002084:	4b19      	ldr	r3, [pc, #100]	; (80020ec <MX_TIM17_Init+0x104>)
 8002086:	2200      	movs	r2, #0
 8002088:	0018      	movs	r0, r3
 800208a:	f003 f9ab 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 800208e:	1e03      	subs	r3, r0, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8002092:	f7ff fac7 	bl	8001624 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002096:	003b      	movs	r3, r7
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800209c:	003b      	movs	r3, r7
 800209e:	2200      	movs	r2, #0
 80020a0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020a2:	003b      	movs	r3, r7
 80020a4:	2200      	movs	r2, #0
 80020a6:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020a8:	003b      	movs	r3, r7
 80020aa:	2200      	movs	r2, #0
 80020ac:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020ae:	003b      	movs	r3, r7
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020b4:	003b      	movs	r3, r7
 80020b6:	2280      	movs	r2, #128	; 0x80
 80020b8:	0192      	lsls	r2, r2, #6
 80020ba:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80020bc:	003b      	movs	r3, r7
 80020be:	2200      	movs	r2, #0
 80020c0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020c2:	003b      	movs	r3, r7
 80020c4:	2200      	movs	r2, #0
 80020c6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80020c8:	003a      	movs	r2, r7
 80020ca:	4b08      	ldr	r3, [pc, #32]	; (80020ec <MX_TIM17_Init+0x104>)
 80020cc:	0011      	movs	r1, r2
 80020ce:	0018      	movs	r0, r3
 80020d0:	f003 fe6e 	bl	8005db0 <HAL_TIMEx_ConfigBreakDeadTime>
 80020d4:	1e03      	subs	r3, r0, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 80020d8:	f7ff faa4 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <MX_TIM17_Init+0x104>)
 80020de:	0018      	movs	r0, r3
 80020e0:	f000 f91e 	bl	8002320 <HAL_TIM_MspPostInit>

}
 80020e4:	46c0      	nop			; (mov r8, r8)
 80020e6:	46bd      	mov	sp, r7
 80020e8:	b014      	add	sp, #80	; 0x50
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	2000358c 	.word	0x2000358c
 80020f0:	40014800 	.word	0x40014800
 80020f4:	000003e7 	.word	0x000003e7

080020f8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80020f8:	b590      	push	{r4, r7, lr}
 80020fa:	b08d      	sub	sp, #52	; 0x34
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	241c      	movs	r4, #28
 8002102:	193b      	adds	r3, r7, r4
 8002104:	0018      	movs	r0, r3
 8002106:	2314      	movs	r3, #20
 8002108:	001a      	movs	r2, r3
 800210a:	2100      	movs	r1, #0
 800210c:	f008 fd62 	bl	800abd4 <memset>
  if(tim_encoderHandle->Instance==TIM1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a3e      	ldr	r2, [pc, #248]	; (8002210 <HAL_TIM_Encoder_MspInit+0x118>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d13a      	bne.n	8002190 <HAL_TIM_Encoder_MspInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800211a:	4b3e      	ldr	r3, [pc, #248]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 800211c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800211e:	4b3d      	ldr	r3, [pc, #244]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002120:	2180      	movs	r1, #128	; 0x80
 8002122:	0109      	lsls	r1, r1, #4
 8002124:	430a      	orrs	r2, r1
 8002126:	641a      	str	r2, [r3, #64]	; 0x40
 8002128:	4b3a      	ldr	r3, [pc, #232]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 800212a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800212c:	2380      	movs	r3, #128	; 0x80
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
 8002134:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	4b37      	ldr	r3, [pc, #220]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002138:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800213a:	4b36      	ldr	r3, [pc, #216]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 800213c:	2101      	movs	r1, #1
 800213e:	430a      	orrs	r2, r1
 8002140:	635a      	str	r2, [r3, #52]	; 0x34
 8002142:	4b34      	ldr	r3, [pc, #208]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002146:	2201      	movs	r2, #1
 8002148:	4013      	ands	r3, r2
 800214a:	617b      	str	r3, [r7, #20]
 800214c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = CODEUR1_PH1_Pin|CODEUR1_PH2_Pin;
 800214e:	193b      	adds	r3, r7, r4
 8002150:	22c0      	movs	r2, #192	; 0xc0
 8002152:	0092      	lsls	r2, r2, #2
 8002154:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	0021      	movs	r1, r4
 8002158:	187b      	adds	r3, r7, r1
 800215a:	2202      	movs	r2, #2
 800215c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	187b      	adds	r3, r7, r1
 8002160:	2200      	movs	r2, #0
 8002162:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002164:	187b      	adds	r3, r7, r1
 8002166:	2200      	movs	r2, #0
 8002168:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800216a:	187b      	adds	r3, r7, r1
 800216c:	2202      	movs	r2, #2
 800216e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002170:	187a      	adds	r2, r7, r1
 8002172:	23a0      	movs	r3, #160	; 0xa0
 8002174:	05db      	lsls	r3, r3, #23
 8002176:	0011      	movs	r1, r2
 8002178:	0018      	movs	r0, r3
 800217a:	f001 faf7 	bl	800376c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 3, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	2103      	movs	r1, #3
 8002182:	200e      	movs	r0, #14
 8002184:	f001 f87a 	bl	800327c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002188:	200e      	movs	r0, #14
 800218a:	f001 f88c 	bl	80032a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800218e:	e03a      	b.n	8002206 <HAL_TIM_Encoder_MspInit+0x10e>
  else if(tim_encoderHandle->Instance==TIM3)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a20      	ldr	r2, [pc, #128]	; (8002218 <HAL_TIM_Encoder_MspInit+0x120>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d135      	bne.n	8002206 <HAL_TIM_Encoder_MspInit+0x10e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800219a:	4b1e      	ldr	r3, [pc, #120]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 800219c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800219e:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021a0:	2102      	movs	r1, #2
 80021a2:	430a      	orrs	r2, r1
 80021a4:	63da      	str	r2, [r3, #60]	; 0x3c
 80021a6:	4b1b      	ldr	r3, [pc, #108]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021aa:	2202      	movs	r2, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b2:	4b18      	ldr	r3, [pc, #96]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021b6:	4b17      	ldr	r3, [pc, #92]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021b8:	2104      	movs	r1, #4
 80021ba:	430a      	orrs	r2, r1
 80021bc:	635a      	str	r2, [r3, #52]	; 0x34
 80021be:	4b15      	ldr	r3, [pc, #84]	; (8002214 <HAL_TIM_Encoder_MspInit+0x11c>)
 80021c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c2:	2204      	movs	r2, #4
 80021c4:	4013      	ands	r3, r2
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CODEUR2_PH1_Pin|CODEUR2_PH2_Pin;
 80021ca:	211c      	movs	r1, #28
 80021cc:	187b      	adds	r3, r7, r1
 80021ce:	22c0      	movs	r2, #192	; 0xc0
 80021d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d2:	187b      	adds	r3, r7, r1
 80021d4:	2202      	movs	r2, #2
 80021d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	187b      	adds	r3, r7, r1
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	187b      	adds	r3, r7, r1
 80021e0:	2200      	movs	r2, #0
 80021e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80021e4:	187b      	adds	r3, r7, r1
 80021e6:	2201      	movs	r2, #1
 80021e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ea:	187b      	adds	r3, r7, r1
 80021ec:	4a0b      	ldr	r2, [pc, #44]	; (800221c <HAL_TIM_Encoder_MspInit+0x124>)
 80021ee:	0019      	movs	r1, r3
 80021f0:	0010      	movs	r0, r2
 80021f2:	f001 fabb 	bl	800376c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2103      	movs	r1, #3
 80021fa:	2010      	movs	r0, #16
 80021fc:	f001 f83e 	bl	800327c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002200:	2010      	movs	r0, #16
 8002202:	f001 f850 	bl	80032a6 <HAL_NVIC_EnableIRQ>
}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	46bd      	mov	sp, r7
 800220a:	b00d      	add	sp, #52	; 0x34
 800220c:	bd90      	pop	{r4, r7, pc}
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	40012c00 	.word	0x40012c00
 8002214:	40021000 	.word	0x40021000
 8002218:	40000400 	.word	0x40000400
 800221c:	50000800 	.word	0x50000800

08002220 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a27      	ldr	r2, [pc, #156]	; (80022cc <HAL_TIM_Base_MspInit+0xac>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d10c      	bne.n	800224c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002232:	4b27      	ldr	r3, [pc, #156]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 8002234:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002236:	4b26      	ldr	r3, [pc, #152]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 8002238:	2110      	movs	r1, #16
 800223a:	430a      	orrs	r2, r1
 800223c:	63da      	str	r2, [r3, #60]	; 0x3c
 800223e:	4b24      	ldr	r3, [pc, #144]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 8002240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002242:	2210      	movs	r2, #16
 8002244:	4013      	ands	r3, r2
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800224a:	e03a      	b.n	80022c2 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM14)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a20      	ldr	r2, [pc, #128]	; (80022d4 <HAL_TIM_Base_MspInit+0xb4>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d10e      	bne.n	8002274 <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002256:	4b1e      	ldr	r3, [pc, #120]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 8002258:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800225a:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 800225c:	2180      	movs	r1, #128	; 0x80
 800225e:	0209      	lsls	r1, r1, #8
 8002260:	430a      	orrs	r2, r1
 8002262:	641a      	str	r2, [r3, #64]	; 0x40
 8002264:	4b1a      	ldr	r3, [pc, #104]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 8002266:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	4013      	ands	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
 8002270:	693b      	ldr	r3, [r7, #16]
}
 8002272:	e026      	b.n	80022c2 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM16)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a17      	ldr	r2, [pc, #92]	; (80022d8 <HAL_TIM_Base_MspInit+0xb8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d10e      	bne.n	800229c <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800227e:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 8002280:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002282:	4b13      	ldr	r3, [pc, #76]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 8002284:	2180      	movs	r1, #128	; 0x80
 8002286:	0289      	lsls	r1, r1, #10
 8002288:	430a      	orrs	r2, r1
 800228a:	641a      	str	r2, [r3, #64]	; 0x40
 800228c:	4b10      	ldr	r3, [pc, #64]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 800228e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002290:	2380      	movs	r3, #128	; 0x80
 8002292:	029b      	lsls	r3, r3, #10
 8002294:	4013      	ands	r3, r2
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	68fb      	ldr	r3, [r7, #12]
}
 800229a:	e012      	b.n	80022c2 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM17)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a0e      	ldr	r2, [pc, #56]	; (80022dc <HAL_TIM_Base_MspInit+0xbc>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d10d      	bne.n	80022c2 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 80022a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022aa:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 80022ac:	2180      	movs	r1, #128	; 0x80
 80022ae:	02c9      	lsls	r1, r1, #11
 80022b0:	430a      	orrs	r2, r1
 80022b2:	641a      	str	r2, [r3, #64]	; 0x40
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_TIM_Base_MspInit+0xb0>)
 80022b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	02db      	lsls	r3, r3, #11
 80022bc:	4013      	ands	r3, r2
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
}
 80022c2:	46c0      	nop			; (mov r8, r8)
 80022c4:	46bd      	mov	sp, r7
 80022c6:	b006      	add	sp, #24
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			; (mov r8, r8)
 80022cc:	40001000 	.word	0x40001000
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40002000 	.word	0x40002000
 80022d8:	40014400 	.word	0x40014400
 80022dc:	40014800 	.word	0x40014800

080022e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM15)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a0a      	ldr	r2, [pc, #40]	; (8002318 <HAL_TIM_PWM_MspInit+0x38>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d10d      	bne.n	800230e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80022f2:	4b0a      	ldr	r3, [pc, #40]	; (800231c <HAL_TIM_PWM_MspInit+0x3c>)
 80022f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022f6:	4b09      	ldr	r3, [pc, #36]	; (800231c <HAL_TIM_PWM_MspInit+0x3c>)
 80022f8:	2180      	movs	r1, #128	; 0x80
 80022fa:	0249      	lsls	r1, r1, #9
 80022fc:	430a      	orrs	r2, r1
 80022fe:	641a      	str	r2, [r3, #64]	; 0x40
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <HAL_TIM_PWM_MspInit+0x3c>)
 8002302:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	025b      	lsls	r3, r3, #9
 8002308:	4013      	ands	r3, r2
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800230e:	46c0      	nop			; (mov r8, r8)
 8002310:	46bd      	mov	sp, r7
 8002312:	b004      	add	sp, #16
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	40014000 	.word	0x40014000
 800231c:	40021000 	.word	0x40021000

08002320 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b08d      	sub	sp, #52	; 0x34
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002328:	241c      	movs	r4, #28
 800232a:	193b      	adds	r3, r7, r4
 800232c:	0018      	movs	r0, r3
 800232e:	2314      	movs	r3, #20
 8002330:	001a      	movs	r2, r3
 8002332:	2100      	movs	r1, #0
 8002334:	f008 fc4e 	bl	800abd4 <memset>
  if(timHandle->Instance==TIM14)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a51      	ldr	r2, [pc, #324]	; (8002484 <HAL_TIM_MspPostInit+0x164>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d123      	bne.n	800238a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002342:	4b51      	ldr	r3, [pc, #324]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 8002344:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002346:	4b50      	ldr	r3, [pc, #320]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 8002348:	2104      	movs	r1, #4
 800234a:	430a      	orrs	r2, r1
 800234c:	635a      	str	r2, [r3, #52]	; 0x34
 800234e:	4b4e      	ldr	r3, [pc, #312]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 8002350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002352:	2204      	movs	r2, #4
 8002354:	4013      	ands	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
 8002358:	69bb      	ldr	r3, [r7, #24]
    /**TIM14 GPIO Configuration
    PC12     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = PWM_MOT_LIDAR_Pin;
 800235a:	193b      	adds	r3, r7, r4
 800235c:	2280      	movs	r2, #128	; 0x80
 800235e:	0152      	lsls	r2, r2, #5
 8002360:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002362:	0021      	movs	r1, r4
 8002364:	187b      	adds	r3, r7, r1
 8002366:	2202      	movs	r2, #2
 8002368:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	187b      	adds	r3, r7, r1
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	187b      	adds	r3, r7, r1
 8002372:	2200      	movs	r2, #0
 8002374:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
 8002376:	187b      	adds	r3, r7, r1
 8002378:	2202      	movs	r2, #2
 800237a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_MOT_LIDAR_GPIO_Port, &GPIO_InitStruct);
 800237c:	187b      	adds	r3, r7, r1
 800237e:	4a43      	ldr	r2, [pc, #268]	; (800248c <HAL_TIM_MspPostInit+0x16c>)
 8002380:	0019      	movs	r1, r3
 8002382:	0010      	movs	r0, r2
 8002384:	f001 f9f2 	bl	800376c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002388:	e078      	b.n	800247c <HAL_TIM_MspPostInit+0x15c>
  else if(timHandle->Instance==TIM15)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a40      	ldr	r2, [pc, #256]	; (8002490 <HAL_TIM_MspPostInit+0x170>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d122      	bne.n	80023da <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002394:	4b3c      	ldr	r3, [pc, #240]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 8002396:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002398:	4b3b      	ldr	r3, [pc, #236]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 800239a:	2104      	movs	r1, #4
 800239c:	430a      	orrs	r2, r1
 800239e:	635a      	str	r2, [r3, #52]	; 0x34
 80023a0:	4b39      	ldr	r3, [pc, #228]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 80023a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a4:	2204      	movs	r2, #4
 80023a6:	4013      	ands	r3, r2
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PWM_MOT2_PH1_Pin|PWM_MOT2_PH2_Pin;
 80023ac:	211c      	movs	r1, #28
 80023ae:	187b      	adds	r3, r7, r1
 80023b0:	2206      	movs	r2, #6
 80023b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b4:	187b      	adds	r3, r7, r1
 80023b6:	2202      	movs	r2, #2
 80023b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	187b      	adds	r3, r7, r1
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c0:	187b      	adds	r3, r7, r1
 80023c2:	2200      	movs	r2, #0
 80023c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 80023c6:	187b      	adds	r3, r7, r1
 80023c8:	2202      	movs	r2, #2
 80023ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023cc:	187b      	adds	r3, r7, r1
 80023ce:	4a2f      	ldr	r2, [pc, #188]	; (800248c <HAL_TIM_MspPostInit+0x16c>)
 80023d0:	0019      	movs	r1, r3
 80023d2:	0010      	movs	r0, r2
 80023d4:	f001 f9ca 	bl	800376c <HAL_GPIO_Init>
}
 80023d8:	e050      	b.n	800247c <HAL_TIM_MspPostInit+0x15c>
  else if(timHandle->Instance==TIM16)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a2d      	ldr	r2, [pc, #180]	; (8002494 <HAL_TIM_MspPostInit+0x174>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d123      	bne.n	800242c <HAL_TIM_MspPostInit+0x10c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e4:	4b28      	ldr	r3, [pc, #160]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 80023e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023e8:	4b27      	ldr	r3, [pc, #156]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 80023ea:	2101      	movs	r1, #1
 80023ec:	430a      	orrs	r2, r1
 80023ee:	635a      	str	r2, [r3, #52]	; 0x34
 80023f0:	4b25      	ldr	r3, [pc, #148]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 80023f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f4:	2201      	movs	r2, #1
 80023f6:	4013      	ands	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PWM_MOT1_PH1_Pin;
 80023fc:	211c      	movs	r1, #28
 80023fe:	187b      	adds	r3, r7, r1
 8002400:	2240      	movs	r2, #64	; 0x40
 8002402:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	187b      	adds	r3, r7, r1
 8002406:	2202      	movs	r2, #2
 8002408:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	187b      	adds	r3, r7, r1
 800240c:	2200      	movs	r2, #0
 800240e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002410:	187b      	adds	r3, r7, r1
 8002412:	2200      	movs	r2, #0
 8002414:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM16;
 8002416:	187b      	adds	r3, r7, r1
 8002418:	2205      	movs	r2, #5
 800241a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_MOT1_PH1_GPIO_Port, &GPIO_InitStruct);
 800241c:	187a      	adds	r2, r7, r1
 800241e:	23a0      	movs	r3, #160	; 0xa0
 8002420:	05db      	lsls	r3, r3, #23
 8002422:	0011      	movs	r1, r2
 8002424:	0018      	movs	r0, r3
 8002426:	f001 f9a1 	bl	800376c <HAL_GPIO_Init>
}
 800242a:	e027      	b.n	800247c <HAL_TIM_MspPostInit+0x15c>
  else if(timHandle->Instance==TIM17)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a19      	ldr	r2, [pc, #100]	; (8002498 <HAL_TIM_MspPostInit+0x178>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d122      	bne.n	800247c <HAL_TIM_MspPostInit+0x15c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002436:	4b14      	ldr	r3, [pc, #80]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 8002438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800243a:	4b13      	ldr	r3, [pc, #76]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 800243c:	2101      	movs	r1, #1
 800243e:	430a      	orrs	r2, r1
 8002440:	635a      	str	r2, [r3, #52]	; 0x34
 8002442:	4b11      	ldr	r3, [pc, #68]	; (8002488 <HAL_TIM_MspPostInit+0x168>)
 8002444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002446:	2201      	movs	r2, #1
 8002448:	4013      	ands	r3, r2
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_MOT1_PH2_Pin;
 800244e:	211c      	movs	r1, #28
 8002450:	187b      	adds	r3, r7, r1
 8002452:	2280      	movs	r2, #128	; 0x80
 8002454:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	187b      	adds	r3, r7, r1
 8002458:	2202      	movs	r2, #2
 800245a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	187b      	adds	r3, r7, r1
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002462:	187b      	adds	r3, r7, r1
 8002464:	2200      	movs	r2, #0
 8002466:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8002468:	187b      	adds	r3, r7, r1
 800246a:	2205      	movs	r2, #5
 800246c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PWM_MOT1_PH2_GPIO_Port, &GPIO_InitStruct);
 800246e:	187a      	adds	r2, r7, r1
 8002470:	23a0      	movs	r3, #160	; 0xa0
 8002472:	05db      	lsls	r3, r3, #23
 8002474:	0011      	movs	r1, r2
 8002476:	0018      	movs	r0, r3
 8002478:	f001 f978 	bl	800376c <HAL_GPIO_Init>
}
 800247c:	46c0      	nop			; (mov r8, r8)
 800247e:	46bd      	mov	sp, r7
 8002480:	b00d      	add	sp, #52	; 0x34
 8002482:	bd90      	pop	{r4, r7, pc}
 8002484:	40002000 	.word	0x40002000
 8002488:	40021000 	.word	0x40021000
 800248c:	50000800 	.word	0x50000800
 8002490:	40014000 	.word	0x40014000
 8002494:	40014400 	.word	0x40014400
 8002498:	40014800 	.word	0x40014800

0800249c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart4_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024a0:	4b23      	ldr	r3, [pc, #140]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024a2:	4a24      	ldr	r2, [pc, #144]	; (8002534 <MX_USART1_UART_Init+0x98>)
 80024a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 80024a6:	4b22      	ldr	r3, [pc, #136]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024a8:	22e1      	movs	r2, #225	; 0xe1
 80024aa:	0292      	lsls	r2, r2, #10
 80024ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024ae:	4b20      	ldr	r3, [pc, #128]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024b4:	4b1e      	ldr	r3, [pc, #120]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024ba:	4b1d      	ldr	r3, [pc, #116]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024bc:	2200      	movs	r2, #0
 80024be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024c0:	4b1b      	ldr	r3, [pc, #108]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024c2:	220c      	movs	r2, #12
 80024c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c6:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024cc:	4b18      	ldr	r3, [pc, #96]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024d2:	4b17      	ldr	r3, [pc, #92]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024d8:	4b15      	ldr	r3, [pc, #84]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024da:	2200      	movs	r2, #0
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024de:	4b14      	ldr	r3, [pc, #80]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024e6:	0018      	movs	r0, r3
 80024e8:	f003 fd20 	bl	8005f2c <HAL_UART_Init>
 80024ec:	1e03      	subs	r3, r0, #0
 80024ee:	d001      	beq.n	80024f4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80024f0:	f7ff f898 	bl	8001624 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024f4:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <MX_USART1_UART_Init+0x94>)
 80024f6:	2100      	movs	r1, #0
 80024f8:	0018      	movs	r0, r3
 80024fa:	f005 fe71 	bl	80081e0 <HAL_UARTEx_SetTxFifoThreshold>
 80024fe:	1e03      	subs	r3, r0, #0
 8002500:	d001      	beq.n	8002506 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002502:	f7ff f88f 	bl	8001624 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002506:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <MX_USART1_UART_Init+0x94>)
 8002508:	2100      	movs	r1, #0
 800250a:	0018      	movs	r0, r3
 800250c:	f005 fea8 	bl	8008260 <HAL_UARTEx_SetRxFifoThreshold>
 8002510:	1e03      	subs	r3, r0, #0
 8002512:	d001      	beq.n	8002518 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002514:	f7ff f886 	bl	8001624 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002518:	4b05      	ldr	r3, [pc, #20]	; (8002530 <MX_USART1_UART_Init+0x94>)
 800251a:	0018      	movs	r0, r3
 800251c:	f005 fe26 	bl	800816c <HAL_UARTEx_DisableFifoMode>
 8002520:	1e03      	subs	r3, r0, #0
 8002522:	d001      	beq.n	8002528 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002524:	f7ff f87e 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	46c0      	nop			; (mov r8, r8)
 8002530:	200035d8 	.word	0x200035d8
 8002534:	40013800 	.word	0x40013800

08002538 <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 800253c:	4b16      	ldr	r3, [pc, #88]	; (8002598 <MX_USART4_UART_Init+0x60>)
 800253e:	4a17      	ldr	r2, [pc, #92]	; (800259c <MX_USART4_UART_Init+0x64>)
 8002540:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 128000;
 8002542:	4b15      	ldr	r3, [pc, #84]	; (8002598 <MX_USART4_UART_Init+0x60>)
 8002544:	22fa      	movs	r2, #250	; 0xfa
 8002546:	0252      	lsls	r2, r2, #9
 8002548:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800254a:	4b13      	ldr	r3, [pc, #76]	; (8002598 <MX_USART4_UART_Init+0x60>)
 800254c:	2200      	movs	r2, #0
 800254e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002550:	4b11      	ldr	r3, [pc, #68]	; (8002598 <MX_USART4_UART_Init+0x60>)
 8002552:	2200      	movs	r2, #0
 8002554:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002556:	4b10      	ldr	r3, [pc, #64]	; (8002598 <MX_USART4_UART_Init+0x60>)
 8002558:	2200      	movs	r2, #0
 800255a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800255c:	4b0e      	ldr	r3, [pc, #56]	; (8002598 <MX_USART4_UART_Init+0x60>)
 800255e:	220c      	movs	r2, #12
 8002560:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002562:	4b0d      	ldr	r3, [pc, #52]	; (8002598 <MX_USART4_UART_Init+0x60>)
 8002564:	2200      	movs	r2, #0
 8002566:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002568:	4b0b      	ldr	r3, [pc, #44]	; (8002598 <MX_USART4_UART_Init+0x60>)
 800256a:	2200      	movs	r2, #0
 800256c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800256e:	4b0a      	ldr	r3, [pc, #40]	; (8002598 <MX_USART4_UART_Init+0x60>)
 8002570:	2200      	movs	r2, #0
 8002572:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002574:	4b08      	ldr	r3, [pc, #32]	; (8002598 <MX_USART4_UART_Init+0x60>)
 8002576:	2200      	movs	r2, #0
 8002578:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800257a:	4b07      	ldr	r3, [pc, #28]	; (8002598 <MX_USART4_UART_Init+0x60>)
 800257c:	2200      	movs	r2, #0
 800257e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002580:	4b05      	ldr	r3, [pc, #20]	; (8002598 <MX_USART4_UART_Init+0x60>)
 8002582:	0018      	movs	r0, r3
 8002584:	f003 fcd2 	bl	8005f2c <HAL_UART_Init>
 8002588:	1e03      	subs	r3, r0, #0
 800258a:	d001      	beq.n	8002590 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 800258c:	f7ff f84a 	bl	8001624 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	2000366c 	.word	0x2000366c
 800259c:	40004c00 	.word	0x40004c00

080025a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025a0:	b590      	push	{r4, r7, lr}
 80025a2:	b093      	sub	sp, #76	; 0x4c
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a8:	2334      	movs	r3, #52	; 0x34
 80025aa:	18fb      	adds	r3, r7, r3
 80025ac:	0018      	movs	r0, r3
 80025ae:	2314      	movs	r3, #20
 80025b0:	001a      	movs	r2, r3
 80025b2:	2100      	movs	r1, #0
 80025b4:	f008 fb0e 	bl	800abd4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025b8:	2418      	movs	r4, #24
 80025ba:	193b      	adds	r3, r7, r4
 80025bc:	0018      	movs	r0, r3
 80025be:	231c      	movs	r3, #28
 80025c0:	001a      	movs	r2, r3
 80025c2:	2100      	movs	r1, #0
 80025c4:	f008 fb06 	bl	800abd4 <memset>
  if(uartHandle->Instance==USART1)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a52      	ldr	r2, [pc, #328]	; (8002718 <HAL_UART_MspInit+0x178>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d13e      	bne.n	8002650 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80025d2:	193b      	adds	r3, r7, r4
 80025d4:	2201      	movs	r2, #1
 80025d6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80025d8:	193b      	adds	r3, r7, r4
 80025da:	2200      	movs	r2, #0
 80025dc:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025de:	193b      	adds	r3, r7, r4
 80025e0:	0018      	movs	r0, r3
 80025e2:	f001 ffb1 	bl	8004548 <HAL_RCCEx_PeriphCLKConfig>
 80025e6:	1e03      	subs	r3, r0, #0
 80025e8:	d001      	beq.n	80025ee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80025ea:	f7ff f81b 	bl	8001624 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025ee:	4b4b      	ldr	r3, [pc, #300]	; (800271c <HAL_UART_MspInit+0x17c>)
 80025f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025f2:	4b4a      	ldr	r3, [pc, #296]	; (800271c <HAL_UART_MspInit+0x17c>)
 80025f4:	2180      	movs	r1, #128	; 0x80
 80025f6:	01c9      	lsls	r1, r1, #7
 80025f8:	430a      	orrs	r2, r1
 80025fa:	641a      	str	r2, [r3, #64]	; 0x40
 80025fc:	4b47      	ldr	r3, [pc, #284]	; (800271c <HAL_UART_MspInit+0x17c>)
 80025fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002600:	2380      	movs	r3, #128	; 0x80
 8002602:	01db      	lsls	r3, r3, #7
 8002604:	4013      	ands	r3, r2
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800260a:	4b44      	ldr	r3, [pc, #272]	; (800271c <HAL_UART_MspInit+0x17c>)
 800260c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800260e:	4b43      	ldr	r3, [pc, #268]	; (800271c <HAL_UART_MspInit+0x17c>)
 8002610:	2104      	movs	r1, #4
 8002612:	430a      	orrs	r2, r1
 8002614:	635a      	str	r2, [r3, #52]	; 0x34
 8002616:	4b41      	ldr	r3, [pc, #260]	; (800271c <HAL_UART_MspInit+0x17c>)
 8002618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800261a:	2204      	movs	r2, #4
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
 8002620:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Debug_Pin|USART1_RX_Debug_Pin;
 8002622:	2134      	movs	r1, #52	; 0x34
 8002624:	187b      	adds	r3, r7, r1
 8002626:	2230      	movs	r2, #48	; 0x30
 8002628:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262a:	187b      	adds	r3, r7, r1
 800262c:	2202      	movs	r2, #2
 800262e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	187b      	adds	r3, r7, r1
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002636:	187b      	adds	r3, r7, r1
 8002638:	2200      	movs	r2, #0
 800263a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800263c:	187b      	adds	r3, r7, r1
 800263e:	2201      	movs	r2, #1
 8002640:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002642:	187b      	adds	r3, r7, r1
 8002644:	4a36      	ldr	r2, [pc, #216]	; (8002720 <HAL_UART_MspInit+0x180>)
 8002646:	0019      	movs	r1, r3
 8002648:	0010      	movs	r0, r2
 800264a:	f001 f88f 	bl	800376c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }
}
 800264e:	e05f      	b.n	8002710 <HAL_UART_MspInit+0x170>
  else if(uartHandle->Instance==USART4)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a33      	ldr	r2, [pc, #204]	; (8002724 <HAL_UART_MspInit+0x184>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d15a      	bne.n	8002710 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART4_CLK_ENABLE();
 800265a:	4b30      	ldr	r3, [pc, #192]	; (800271c <HAL_UART_MspInit+0x17c>)
 800265c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800265e:	4b2f      	ldr	r3, [pc, #188]	; (800271c <HAL_UART_MspInit+0x17c>)
 8002660:	2180      	movs	r1, #128	; 0x80
 8002662:	0309      	lsls	r1, r1, #12
 8002664:	430a      	orrs	r2, r1
 8002666:	63da      	str	r2, [r3, #60]	; 0x3c
 8002668:	4b2c      	ldr	r3, [pc, #176]	; (800271c <HAL_UART_MspInit+0x17c>)
 800266a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800266c:	2380      	movs	r3, #128	; 0x80
 800266e:	031b      	lsls	r3, r3, #12
 8002670:	4013      	ands	r3, r2
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002676:	4b29      	ldr	r3, [pc, #164]	; (800271c <HAL_UART_MspInit+0x17c>)
 8002678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800267a:	4b28      	ldr	r3, [pc, #160]	; (800271c <HAL_UART_MspInit+0x17c>)
 800267c:	2104      	movs	r1, #4
 800267e:	430a      	orrs	r2, r1
 8002680:	635a      	str	r2, [r3, #52]	; 0x34
 8002682:	4b26      	ldr	r3, [pc, #152]	; (800271c <HAL_UART_MspInit+0x17c>)
 8002684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002686:	2204      	movs	r2, #4
 8002688:	4013      	ands	r3, r2
 800268a:	60bb      	str	r3, [r7, #8]
 800268c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART4_RX_LIDAR_Pin|USART4_TX_LIDAR_Pin;
 800268e:	2134      	movs	r1, #52	; 0x34
 8002690:	187b      	adds	r3, r7, r1
 8002692:	22c0      	movs	r2, #192	; 0xc0
 8002694:	0112      	lsls	r2, r2, #4
 8002696:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002698:	187b      	adds	r3, r7, r1
 800269a:	2202      	movs	r2, #2
 800269c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	187b      	adds	r3, r7, r1
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a4:	187b      	adds	r3, r7, r1
 80026a6:	2200      	movs	r2, #0
 80026a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART4;
 80026aa:	187b      	adds	r3, r7, r1
 80026ac:	2201      	movs	r2, #1
 80026ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026b0:	187b      	adds	r3, r7, r1
 80026b2:	4a1b      	ldr	r2, [pc, #108]	; (8002720 <HAL_UART_MspInit+0x180>)
 80026b4:	0019      	movs	r1, r3
 80026b6:	0010      	movs	r0, r2
 80026b8:	f001 f858 	bl	800376c <HAL_GPIO_Init>
    hdma_usart4_rx.Instance = DMA1_Channel2;
 80026bc:	4b1a      	ldr	r3, [pc, #104]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026be:	4a1b      	ldr	r2, [pc, #108]	; (800272c <HAL_UART_MspInit+0x18c>)
 80026c0:	601a      	str	r2, [r3, #0]
    hdma_usart4_rx.Init.Request = DMA_REQUEST_USART4_RX;
 80026c2:	4b19      	ldr	r3, [pc, #100]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026c4:	2238      	movs	r2, #56	; 0x38
 80026c6:	605a      	str	r2, [r3, #4]
    hdma_usart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026c8:	4b17      	ldr	r3, [pc, #92]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
    hdma_usart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ce:	4b16      	ldr	r3, [pc, #88]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	60da      	str	r2, [r3, #12]
    hdma_usart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026d4:	4b14      	ldr	r3, [pc, #80]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026d6:	2280      	movs	r2, #128	; 0x80
 80026d8:	611a      	str	r2, [r3, #16]
    hdma_usart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026da:	4b13      	ldr	r3, [pc, #76]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026dc:	2200      	movs	r2, #0
 80026de:	615a      	str	r2, [r3, #20]
    hdma_usart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026e0:	4b11      	ldr	r3, [pc, #68]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	619a      	str	r2, [r3, #24]
    hdma_usart4_rx.Init.Mode = DMA_CIRCULAR;
 80026e6:	4b10      	ldr	r3, [pc, #64]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026e8:	2220      	movs	r2, #32
 80026ea:	61da      	str	r2, [r3, #28]
    hdma_usart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ec:	4b0e      	ldr	r3, [pc, #56]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart4_rx) != HAL_OK)
 80026f2:	4b0d      	ldr	r3, [pc, #52]	; (8002728 <HAL_UART_MspInit+0x188>)
 80026f4:	0018      	movs	r0, r3
 80026f6:	f000 fde7 	bl	80032c8 <HAL_DMA_Init>
 80026fa:	1e03      	subs	r3, r0, #0
 80026fc:	d001      	beq.n	8002702 <HAL_UART_MspInit+0x162>
      Error_Handler();
 80026fe:	f7fe ff91 	bl	8001624 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart4_rx);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2180      	movs	r1, #128	; 0x80
 8002706:	4a08      	ldr	r2, [pc, #32]	; (8002728 <HAL_UART_MspInit+0x188>)
 8002708:	505a      	str	r2, [r3, r1]
 800270a:	4b07      	ldr	r3, [pc, #28]	; (8002728 <HAL_UART_MspInit+0x188>)
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002710:	46c0      	nop			; (mov r8, r8)
 8002712:	46bd      	mov	sp, r7
 8002714:	b013      	add	sp, #76	; 0x4c
 8002716:	bd90      	pop	{r4, r7, pc}
 8002718:	40013800 	.word	0x40013800
 800271c:	40021000 	.word	0x40021000
 8002720:	50000800 	.word	0x50000800
 8002724:	40004c00 	.word	0x40004c00
 8002728:	20003700 	.word	0x20003700
 800272c:	4002001c 	.word	0x4002001c

08002730 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002730:	480d      	ldr	r0, [pc, #52]	; (8002768 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002732:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002734:	f7ff f9cc 	bl	8001ad0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002738:	480c      	ldr	r0, [pc, #48]	; (800276c <LoopForever+0x6>)
  ldr r1, =_edata
 800273a:	490d      	ldr	r1, [pc, #52]	; (8002770 <LoopForever+0xa>)
  ldr r2, =_sidata
 800273c:	4a0d      	ldr	r2, [pc, #52]	; (8002774 <LoopForever+0xe>)
  movs r3, #0
 800273e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002740:	e002      	b.n	8002748 <LoopCopyDataInit>

08002742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002746:	3304      	adds	r3, #4

08002748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800274a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800274c:	d3f9      	bcc.n	8002742 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800274e:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002750:	4c0a      	ldr	r4, [pc, #40]	; (800277c <LoopForever+0x16>)
  movs r3, #0
 8002752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002754:	e001      	b.n	800275a <LoopFillZerobss>

08002756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002758:	3204      	adds	r2, #4

0800275a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800275a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800275c:	d3fb      	bcc.n	8002756 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800275e:	f008 fa95 	bl	800ac8c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002762:	f7fe fd83 	bl	800126c <main>

08002766 <LoopForever>:

LoopForever:
  b LoopForever
 8002766:	e7fe      	b.n	8002766 <LoopForever>
  ldr   r0, =_estack
 8002768:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800276c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002770:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002774:	0800ba28 	.word	0x0800ba28
  ldr r2, =_sbss
 8002778:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800277c:	20008818 	.word	0x20008818

08002780 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002780:	e7fe      	b.n	8002780 <ADC1_IRQHandler>
	...

08002784 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800278a:	1dfb      	adds	r3, r7, #7
 800278c:	2200      	movs	r2, #0
 800278e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <HAL_Init+0x3c>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <HAL_Init+0x3c>)
 8002796:	2180      	movs	r1, #128	; 0x80
 8002798:	0049      	lsls	r1, r1, #1
 800279a:	430a      	orrs	r2, r1
 800279c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800279e:	2003      	movs	r0, #3
 80027a0:	f7ff f800 	bl	80017a4 <HAL_InitTick>
 80027a4:	1e03      	subs	r3, r0, #0
 80027a6:	d003      	beq.n	80027b0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80027a8:	1dfb      	adds	r3, r7, #7
 80027aa:	2201      	movs	r2, #1
 80027ac:	701a      	strb	r2, [r3, #0]
 80027ae:	e001      	b.n	80027b4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80027b0:	f7fe ffc8 	bl	8001744 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027b4:	1dfb      	adds	r3, r7, #7
 80027b6:	781b      	ldrb	r3, [r3, #0]
}
 80027b8:	0018      	movs	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	b002      	add	sp, #8
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40022000 	.word	0x40022000

080027c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027c8:	4b05      	ldr	r3, [pc, #20]	; (80027e0 <HAL_IncTick+0x1c>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	001a      	movs	r2, r3
 80027ce:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <HAL_IncTick+0x20>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	18d2      	adds	r2, r2, r3
 80027d4:	4b03      	ldr	r3, [pc, #12]	; (80027e4 <HAL_IncTick+0x20>)
 80027d6:	601a      	str	r2, [r3, #0]
}
 80027d8:	46c0      	nop			; (mov r8, r8)
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	20000008 	.word	0x20000008
 80027e4:	2000375c 	.word	0x2000375c

080027e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  return uwTick;
 80027ec:	4b02      	ldr	r3, [pc, #8]	; (80027f8 <HAL_GetTick+0x10>)
 80027ee:	681b      	ldr	r3, [r3, #0]
}
 80027f0:	0018      	movs	r0, r3
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	2000375c 	.word	0x2000375c

080027fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002804:	f7ff fff0 	bl	80027e8 <HAL_GetTick>
 8002808:	0003      	movs	r3, r0
 800280a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	3301      	adds	r3, #1
 8002814:	d005      	beq.n	8002822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002816:	4b0a      	ldr	r3, [pc, #40]	; (8002840 <HAL_Delay+0x44>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	001a      	movs	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	189b      	adds	r3, r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002822:	46c0      	nop			; (mov r8, r8)
 8002824:	f7ff ffe0 	bl	80027e8 <HAL_GetTick>
 8002828:	0002      	movs	r2, r0
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	429a      	cmp	r2, r3
 8002832:	d8f7      	bhi.n	8002824 <HAL_Delay+0x28>
  {
  }
}
 8002834:	46c0      	nop			; (mov r8, r8)
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	46bd      	mov	sp, r7
 800283a:	b004      	add	sp, #16
 800283c:	bd80      	pop	{r7, pc}
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	20000008 	.word	0x20000008

08002844 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a06      	ldr	r2, [pc, #24]	; (800286c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	4b04      	ldr	r3, [pc, #16]	; (8002868 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	430a      	orrs	r2, r1
 800285c:	601a      	str	r2, [r3, #0]
}
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	46bd      	mov	sp, r7
 8002862:	b002      	add	sp, #8
 8002864:	bd80      	pop	{r7, pc}
 8002866:	46c0      	nop			; (mov r8, r8)
 8002868:	40010000 	.word	0x40010000
 800286c:	fffff9ff 	.word	0xfffff9ff

08002870 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a05      	ldr	r2, [pc, #20]	; (8002894 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002880:	401a      	ands	r2, r3
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	431a      	orrs	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	601a      	str	r2, [r3, #0]
}
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	46bd      	mov	sp, r7
 800288e:	b002      	add	sp, #8
 8002890:	bd80      	pop	{r7, pc}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	fe3fffff 	.word	0xfe3fffff

08002898 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	23e0      	movs	r3, #224	; 0xe0
 80028a6:	045b      	lsls	r3, r3, #17
 80028a8:	4013      	ands	r3, r2
}
 80028aa:	0018      	movs	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	b002      	add	sp, #8
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b084      	sub	sp, #16
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	2104      	movs	r1, #4
 80028c6:	400a      	ands	r2, r1
 80028c8:	2107      	movs	r1, #7
 80028ca:	4091      	lsls	r1, r2
 80028cc:	000a      	movs	r2, r1
 80028ce:	43d2      	mvns	r2, r2
 80028d0:	401a      	ands	r2, r3
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2104      	movs	r1, #4
 80028d6:	400b      	ands	r3, r1
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	4099      	lsls	r1, r3
 80028dc:	000b      	movs	r3, r1
 80028de:	431a      	orrs	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80028e4:	46c0      	nop			; (mov r8, r8)
 80028e6:	46bd      	mov	sp, r7
 80028e8:	b004      	add	sp, #16
 80028ea:	bd80      	pop	{r7, pc}

080028ec <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	2104      	movs	r1, #4
 80028fe:	400a      	ands	r2, r1
 8002900:	2107      	movs	r1, #7
 8002902:	4091      	lsls	r1, r2
 8002904:	000a      	movs	r2, r1
 8002906:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	2104      	movs	r1, #4
 800290c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800290e:	40da      	lsrs	r2, r3
 8002910:	0013      	movs	r3, r2
}
 8002912:	0018      	movs	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	b002      	add	sp, #8
 8002918:	bd80      	pop	{r7, pc}

0800291a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b084      	sub	sp, #16
 800291e:	af00      	add	r7, sp, #0
 8002920:	60f8      	str	r0, [r7, #12]
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	211f      	movs	r1, #31
 800292e:	400a      	ands	r2, r1
 8002930:	210f      	movs	r1, #15
 8002932:	4091      	lsls	r1, r2
 8002934:	000a      	movs	r2, r1
 8002936:	43d2      	mvns	r2, r2
 8002938:	401a      	ands	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	0e9b      	lsrs	r3, r3, #26
 800293e:	210f      	movs	r1, #15
 8002940:	4019      	ands	r1, r3
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	201f      	movs	r0, #31
 8002946:	4003      	ands	r3, r0
 8002948:	4099      	lsls	r1, r3
 800294a:	000b      	movs	r3, r1
 800294c:	431a      	orrs	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	46bd      	mov	sp, r7
 8002956:	b004      	add	sp, #16
 8002958:	bd80      	pop	{r7, pc}

0800295a <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	035b      	lsls	r3, r3, #13
 800296c:	0b5b      	lsrs	r3, r3, #13
 800296e:	431a      	orrs	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002974:	46c0      	nop			; (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	b002      	add	sp, #8
 800297a:	bd80      	pop	{r7, pc}

0800297c <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	0352      	lsls	r2, r2, #13
 800298e:	0b52      	lsrs	r2, r2, #13
 8002990:	43d2      	mvns	r2, r2
 8002992:	401a      	ands	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002998:	46c0      	nop			; (mov r8, r8)
 800299a:	46bd      	mov	sp, r7
 800299c:	b002      	add	sp, #8
 800299e:	bd80      	pop	{r7, pc}

080029a0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	0212      	lsls	r2, r2, #8
 80029b4:	43d2      	mvns	r2, r2
 80029b6:	401a      	ands	r2, r3
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	021b      	lsls	r3, r3, #8
 80029bc:	6879      	ldr	r1, [r7, #4]
 80029be:	400b      	ands	r3, r1
 80029c0:	4904      	ldr	r1, [pc, #16]	; (80029d4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80029c2:	400b      	ands	r3, r1
 80029c4:	431a      	orrs	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	46bd      	mov	sp, r7
 80029ce:	b004      	add	sp, #16
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	07ffff00 	.word	0x07ffff00

080029d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	4a05      	ldr	r2, [pc, #20]	; (80029fc <LL_ADC_EnableInternalRegulator+0x24>)
 80029e6:	4013      	ands	r3, r2
 80029e8:	2280      	movs	r2, #128	; 0x80
 80029ea:	0552      	lsls	r2, r2, #21
 80029ec:	431a      	orrs	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	46bd      	mov	sp, r7
 80029f6:	b002      	add	sp, #8
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	6fffffe8 	.word	0x6fffffe8

08002a00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	2380      	movs	r3, #128	; 0x80
 8002a0e:	055b      	lsls	r3, r3, #21
 8002a10:	401a      	ands	r2, r3
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	055b      	lsls	r3, r3, #21
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d101      	bne.n	8002a1e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	0018      	movs	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	b002      	add	sp, #8
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2201      	movs	r2, #1
 8002a36:	4013      	ands	r3, r2
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <LL_ADC_IsEnabled+0x18>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <LL_ADC_IsEnabled+0x1a>
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	0018      	movs	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b002      	add	sp, #8
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b082      	sub	sp, #8
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	2204      	movs	r2, #4
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d101      	bne.n	8002a62 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e000      	b.n	8002a64 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	0018      	movs	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b002      	add	sp, #8
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a74:	231f      	movs	r3, #31
 8002a76:	18fb      	adds	r3, r7, r3
 8002a78:	2200      	movs	r2, #0
 8002a7a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e17f      	b.n	8002d92 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10a      	bne.n	8002ab0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f7fd fefb 	bl	8000898 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2254      	movs	r2, #84	; 0x54
 8002aac:	2100      	movs	r1, #0
 8002aae:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	0018      	movs	r0, r3
 8002ab6:	f7ff ffa3 	bl	8002a00 <LL_ADC_IsInternalRegulatorEnabled>
 8002aba:	1e03      	subs	r3, r0, #0
 8002abc:	d115      	bne.n	8002aea <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f7ff ff88 	bl	80029d8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ac8:	4bb4      	ldr	r3, [pc, #720]	; (8002d9c <HAL_ADC_Init+0x330>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	49b4      	ldr	r1, [pc, #720]	; (8002da0 <HAL_ADC_Init+0x334>)
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f7fd fb24 	bl	800011c <__udivsi3>
 8002ad4:	0003      	movs	r3, r0
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002adc:	e002      	b.n	8002ae4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f9      	bne.n	8002ade <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	0018      	movs	r0, r3
 8002af0:	f7ff ff86 	bl	8002a00 <LL_ADC_IsInternalRegulatorEnabled>
 8002af4:	1e03      	subs	r3, r0, #0
 8002af6:	d10f      	bne.n	8002b18 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afc:	2210      	movs	r2, #16
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b08:	2201      	movs	r2, #1
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b10:	231f      	movs	r3, #31
 8002b12:	18fb      	adds	r3, r7, r3
 8002b14:	2201      	movs	r2, #1
 8002b16:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f7ff ff94 	bl	8002a4a <LL_ADC_REG_IsConversionOngoing>
 8002b22:	0003      	movs	r3, r0
 8002b24:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2a:	2210      	movs	r2, #16
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d000      	beq.n	8002b32 <HAL_ADC_Init+0xc6>
 8002b30:	e122      	b.n	8002d78 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d000      	beq.n	8002b3a <HAL_ADC_Init+0xce>
 8002b38:	e11e      	b.n	8002d78 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b3e:	4a99      	ldr	r2, [pc, #612]	; (8002da4 <HAL_ADC_Init+0x338>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	2202      	movs	r2, #2
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f7ff ff6a 	bl	8002a28 <LL_ADC_IsEnabled>
 8002b54:	1e03      	subs	r3, r0, #0
 8002b56:	d000      	beq.n	8002b5a <HAL_ADC_Init+0xee>
 8002b58:	e0ad      	b.n	8002cb6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	7e1b      	ldrb	r3, [r3, #24]
 8002b62:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002b64:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7e5b      	ldrb	r3, [r3, #25]
 8002b6a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002b6c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7e9b      	ldrb	r3, [r3, #26]
 8002b72:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002b74:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d002      	beq.n	8002b84 <HAL_ADC_Init+0x118>
 8002b7e:	2380      	movs	r3, #128	; 0x80
 8002b80:	015b      	lsls	r3, r3, #5
 8002b82:	e000      	b.n	8002b86 <HAL_ADC_Init+0x11a>
 8002b84:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002b86:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002b8c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	da04      	bge.n	8002ba0 <HAL_ADC_Init+0x134>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	085b      	lsrs	r3, r3, #1
 8002b9e:	e001      	b.n	8002ba4 <HAL_ADC_Init+0x138>
 8002ba0:	2380      	movs	r3, #128	; 0x80
 8002ba2:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8002ba4:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	212c      	movs	r1, #44	; 0x2c
 8002baa:	5c5b      	ldrb	r3, [r3, r1]
 8002bac:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002bae:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2220      	movs	r2, #32
 8002bba:	5c9b      	ldrb	r3, [r3, r2]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d115      	bne.n	8002bec <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	7e9b      	ldrb	r3, [r3, #26]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d105      	bne.n	8002bd4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	2280      	movs	r2, #128	; 0x80
 8002bcc:	0252      	lsls	r2, r2, #9
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
 8002bd2:	e00b      	b.n	8002bec <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd8:	2220      	movs	r2, #32
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be4:	2201      	movs	r2, #1
 8002be6:	431a      	orrs	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00a      	beq.n	8002c0a <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bf8:	23e0      	movs	r3, #224	; 0xe0
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002c02:	4313      	orrs	r3, r2
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	4a65      	ldr	r2, [pc, #404]	; (8002da8 <HAL_ADC_Init+0x33c>)
 8002c12:	4013      	ands	r3, r2
 8002c14:	0019      	movs	r1, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	0f9b      	lsrs	r3, r3, #30
 8002c26:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	223c      	movs	r2, #60	; 0x3c
 8002c38:	5c9b      	ldrb	r3, [r3, r2]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d111      	bne.n	8002c62 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	0f9b      	lsrs	r3, r3, #30
 8002c44:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002c4a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002c50:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002c56:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	691b      	ldr	r3, [r3, #16]
 8002c68:	4a50      	ldr	r2, [pc, #320]	; (8002dac <HAL_ADC_Init+0x340>)
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	430a      	orrs	r2, r1
 8002c76:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	23c0      	movs	r3, #192	; 0xc0
 8002c7e:	061b      	lsls	r3, r3, #24
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d018      	beq.n	8002cb6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002c88:	2380      	movs	r3, #128	; 0x80
 8002c8a:	05db      	lsls	r3, r3, #23
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d012      	beq.n	8002cb6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002c94:	2380      	movs	r3, #128	; 0x80
 8002c96:	061b      	lsls	r3, r3, #24
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d00c      	beq.n	8002cb6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002c9c:	4b44      	ldr	r3, [pc, #272]	; (8002db0 <HAL_ADC_Init+0x344>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a44      	ldr	r2, [pc, #272]	; (8002db4 <HAL_ADC_Init+0x348>)
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	0019      	movs	r1, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	23f0      	movs	r3, #240	; 0xf0
 8002cac:	039b      	lsls	r3, r3, #14
 8002cae:	401a      	ands	r2, r3
 8002cb0:	4b3f      	ldr	r3, [pc, #252]	; (8002db0 <HAL_ADC_Init+0x344>)
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6818      	ldr	r0, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cbe:	001a      	movs	r2, r3
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	f7ff fdf6 	bl	80028b2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cce:	493a      	ldr	r1, [pc, #232]	; (8002db8 <HAL_ADC_Init+0x34c>)
 8002cd0:	001a      	movs	r2, r3
 8002cd2:	f7ff fdee 	bl	80028b2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d109      	bne.n	8002cf2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2110      	movs	r1, #16
 8002cea:	4249      	negs	r1, r1
 8002cec:	430a      	orrs	r2, r1
 8002cee:	629a      	str	r2, [r3, #40]	; 0x28
 8002cf0:	e018      	b.n	8002d24 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	2380      	movs	r3, #128	; 0x80
 8002cf8:	039b      	lsls	r3, r3, #14
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d112      	bne.n	8002d24 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69db      	ldr	r3, [r3, #28]
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	221c      	movs	r2, #28
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2210      	movs	r2, #16
 8002d12:	4252      	negs	r2, r2
 8002d14:	409a      	lsls	r2, r3
 8002d16:	0011      	movs	r1, r2
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	430a      	orrs	r2, r1
 8002d22:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2100      	movs	r1, #0
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f7ff fdde 	bl	80028ec <LL_ADC_GetSamplingTimeCommonChannels>
 8002d30:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d10b      	bne.n	8002d52 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d44:	2203      	movs	r2, #3
 8002d46:	4393      	bics	r3, r2
 8002d48:	2201      	movs	r2, #1
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002d50:	e01c      	b.n	8002d8c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d56:	2212      	movs	r2, #18
 8002d58:	4393      	bics	r3, r2
 8002d5a:	2210      	movs	r2, #16
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d66:	2201      	movs	r2, #1
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002d6e:	231f      	movs	r3, #31
 8002d70:	18fb      	adds	r3, r7, r3
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002d76:	e009      	b.n	8002d8c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7c:	2210      	movs	r2, #16
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002d84:	231f      	movs	r3, #31
 8002d86:	18fb      	adds	r3, r7, r3
 8002d88:	2201      	movs	r2, #1
 8002d8a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002d8c:	231f      	movs	r3, #31
 8002d8e:	18fb      	adds	r3, r7, r3
 8002d90:	781b      	ldrb	r3, [r3, #0]
}
 8002d92:	0018      	movs	r0, r3
 8002d94:	46bd      	mov	sp, r7
 8002d96:	b008      	add	sp, #32
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	46c0      	nop			; (mov r8, r8)
 8002d9c:	20000000 	.word	0x20000000
 8002da0:	00030d40 	.word	0x00030d40
 8002da4:	fffffefd 	.word	0xfffffefd
 8002da8:	fffe0201 	.word	0xfffe0201
 8002dac:	1ffffc02 	.word	0x1ffffc02
 8002db0:	40012708 	.word	0x40012708
 8002db4:	ffc3ffff 	.word	0xffc3ffff
 8002db8:	07ffff04 	.word	0x07ffff04

08002dbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dc6:	2317      	movs	r3, #23
 8002dc8:	18fb      	adds	r3, r7, r3
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2254      	movs	r2, #84	; 0x54
 8002dd6:	5c9b      	ldrb	r3, [r3, r2]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d101      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x24>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	e1c0      	b.n	8003162 <HAL_ADC_ConfigChannel+0x3a6>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2254      	movs	r2, #84	; 0x54
 8002de4:	2101      	movs	r1, #1
 8002de6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	0018      	movs	r0, r3
 8002dee:	f7ff fe2c 	bl	8002a4a <LL_ADC_REG_IsConversionOngoing>
 8002df2:	1e03      	subs	r3, r0, #0
 8002df4:	d000      	beq.n	8002df8 <HAL_ADC_ConfigChannel+0x3c>
 8002df6:	e1a3      	b.n	8003140 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d100      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x46>
 8002e00:	e143      	b.n	800308a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691a      	ldr	r2, [r3, #16]
 8002e06:	2380      	movs	r3, #128	; 0x80
 8002e08:	061b      	lsls	r3, r3, #24
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d004      	beq.n	8002e18 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002e12:	4ac1      	ldr	r2, [pc, #772]	; (8003118 <HAL_ADC_ConfigChannel+0x35c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d108      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	0019      	movs	r1, r3
 8002e22:	0010      	movs	r0, r2
 8002e24:	f7ff fd99 	bl	800295a <LL_ADC_REG_SetSequencerChAdd>
 8002e28:	e0c9      	b.n	8002fbe <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	211f      	movs	r1, #31
 8002e34:	400b      	ands	r3, r1
 8002e36:	210f      	movs	r1, #15
 8002e38:	4099      	lsls	r1, r3
 8002e3a:	000b      	movs	r3, r1
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	4013      	ands	r3, r2
 8002e40:	0019      	movs	r1, r3
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	035b      	lsls	r3, r3, #13
 8002e48:	0b5b      	lsrs	r3, r3, #13
 8002e4a:	d105      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x9c>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	0e9b      	lsrs	r3, r3, #26
 8002e52:	221f      	movs	r2, #31
 8002e54:	4013      	ands	r3, r2
 8002e56:	e098      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d000      	beq.n	8002e64 <HAL_ADC_ConfigChannel+0xa8>
 8002e62:	e091      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x1cc>
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2202      	movs	r2, #2
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	d000      	beq.n	8002e70 <HAL_ADC_ConfigChannel+0xb4>
 8002e6e:	e089      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x1c8>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2204      	movs	r2, #4
 8002e76:	4013      	ands	r3, r2
 8002e78:	d000      	beq.n	8002e7c <HAL_ADC_ConfigChannel+0xc0>
 8002e7a:	e081      	b.n	8002f80 <HAL_ADC_ConfigChannel+0x1c4>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2208      	movs	r2, #8
 8002e82:	4013      	ands	r3, r2
 8002e84:	d000      	beq.n	8002e88 <HAL_ADC_ConfigChannel+0xcc>
 8002e86:	e079      	b.n	8002f7c <HAL_ADC_ConfigChannel+0x1c0>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2210      	movs	r2, #16
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d000      	beq.n	8002e94 <HAL_ADC_ConfigChannel+0xd8>
 8002e92:	e071      	b.n	8002f78 <HAL_ADC_ConfigChannel+0x1bc>
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2220      	movs	r2, #32
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d000      	beq.n	8002ea0 <HAL_ADC_ConfigChannel+0xe4>
 8002e9e:	e069      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x1b8>
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2240      	movs	r2, #64	; 0x40
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d000      	beq.n	8002eac <HAL_ADC_ConfigChannel+0xf0>
 8002eaa:	e061      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x1b4>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2280      	movs	r2, #128	; 0x80
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d000      	beq.n	8002eb8 <HAL_ADC_ConfigChannel+0xfc>
 8002eb6:	e059      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x1b0>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	2380      	movs	r3, #128	; 0x80
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d151      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x1ac>
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	2380      	movs	r3, #128	; 0x80
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d149      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x1a8>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	2380      	movs	r3, #128	; 0x80
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d141      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x1a4>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	2380      	movs	r3, #128	; 0x80
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d139      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x1a0>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	2380      	movs	r3, #128	; 0x80
 8002eee:	015b      	lsls	r3, r3, #5
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	d131      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x19c>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	2380      	movs	r3, #128	; 0x80
 8002efa:	019b      	lsls	r3, r3, #6
 8002efc:	4013      	ands	r3, r2
 8002efe:	d129      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x198>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	2380      	movs	r3, #128	; 0x80
 8002f06:	01db      	lsls	r3, r3, #7
 8002f08:	4013      	ands	r3, r2
 8002f0a:	d121      	bne.n	8002f50 <HAL_ADC_ConfigChannel+0x194>
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	2380      	movs	r3, #128	; 0x80
 8002f12:	021b      	lsls	r3, r3, #8
 8002f14:	4013      	ands	r3, r2
 8002f16:	d119      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x190>
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	2380      	movs	r3, #128	; 0x80
 8002f1e:	025b      	lsls	r3, r3, #9
 8002f20:	4013      	ands	r3, r2
 8002f22:	d111      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x18c>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	2380      	movs	r3, #128	; 0x80
 8002f2a:	029b      	lsls	r3, r3, #10
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	d109      	bne.n	8002f44 <HAL_ADC_ConfigChannel+0x188>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	2380      	movs	r3, #128	; 0x80
 8002f36:	02db      	lsls	r3, r3, #11
 8002f38:	4013      	ands	r3, r2
 8002f3a:	d001      	beq.n	8002f40 <HAL_ADC_ConfigChannel+0x184>
 8002f3c:	2312      	movs	r3, #18
 8002f3e:	e024      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f40:	2300      	movs	r3, #0
 8002f42:	e022      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f44:	2311      	movs	r3, #17
 8002f46:	e020      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f48:	2310      	movs	r3, #16
 8002f4a:	e01e      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f4c:	230f      	movs	r3, #15
 8002f4e:	e01c      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f50:	230e      	movs	r3, #14
 8002f52:	e01a      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f54:	230d      	movs	r3, #13
 8002f56:	e018      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f58:	230c      	movs	r3, #12
 8002f5a:	e016      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f5c:	230b      	movs	r3, #11
 8002f5e:	e014      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f60:	230a      	movs	r3, #10
 8002f62:	e012      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f64:	2309      	movs	r3, #9
 8002f66:	e010      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f68:	2308      	movs	r3, #8
 8002f6a:	e00e      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f6c:	2307      	movs	r3, #7
 8002f6e:	e00c      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f70:	2306      	movs	r3, #6
 8002f72:	e00a      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f74:	2305      	movs	r3, #5
 8002f76:	e008      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f78:	2304      	movs	r3, #4
 8002f7a:	e006      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e004      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f80:	2302      	movs	r3, #2
 8002f82:	e002      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f84:	2301      	movs	r3, #1
 8002f86:	e000      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x1ce>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	6852      	ldr	r2, [r2, #4]
 8002f8e:	201f      	movs	r0, #31
 8002f90:	4002      	ands	r2, r0
 8002f92:	4093      	lsls	r3, r2
 8002f94:	000a      	movs	r2, r1
 8002f96:	431a      	orrs	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	089b      	lsrs	r3, r3, #2
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69db      	ldr	r3, [r3, #28]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d808      	bhi.n	8002fbe <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6818      	ldr	r0, [r3, #0]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	6859      	ldr	r1, [r3, #4]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	001a      	movs	r2, r3
 8002fba:	f7ff fcae 	bl	800291a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6818      	ldr	r0, [r3, #0]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	6819      	ldr	r1, [r3, #0]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	001a      	movs	r2, r3
 8002fcc:	f7ff fce8 	bl	80029a0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	db00      	blt.n	8002fda <HAL_ADC_ConfigChannel+0x21e>
 8002fd8:	e0bc      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fda:	4b50      	ldr	r3, [pc, #320]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f7ff fc5b 	bl	8002898 <LL_ADC_GetCommonPathInternalCh>
 8002fe2:	0003      	movs	r3, r0
 8002fe4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a4d      	ldr	r2, [pc, #308]	; (8003120 <HAL_ADC_ConfigChannel+0x364>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d122      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	2380      	movs	r3, #128	; 0x80
 8002ff4:	041b      	lsls	r3, r3, #16
 8002ff6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ff8:	d11d      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	2280      	movs	r2, #128	; 0x80
 8002ffe:	0412      	lsls	r2, r2, #16
 8003000:	4313      	orrs	r3, r2
 8003002:	4a46      	ldr	r2, [pc, #280]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 8003004:	0019      	movs	r1, r3
 8003006:	0010      	movs	r0, r2
 8003008:	f7ff fc32 	bl	8002870 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800300c:	4b45      	ldr	r3, [pc, #276]	; (8003124 <HAL_ADC_ConfigChannel+0x368>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4945      	ldr	r1, [pc, #276]	; (8003128 <HAL_ADC_ConfigChannel+0x36c>)
 8003012:	0018      	movs	r0, r3
 8003014:	f7fd f882 	bl	800011c <__udivsi3>
 8003018:	0003      	movs	r3, r0
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	0013      	movs	r3, r2
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	189b      	adds	r3, r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003026:	e002      	b.n	800302e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	3b01      	subs	r3, #1
 800302c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1f9      	bne.n	8003028 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003034:	e08e      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a3c      	ldr	r2, [pc, #240]	; (800312c <HAL_ADC_ConfigChannel+0x370>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d10e      	bne.n	800305e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	045b      	lsls	r3, r3, #17
 8003046:	4013      	ands	r3, r2
 8003048:	d109      	bne.n	800305e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	2280      	movs	r2, #128	; 0x80
 800304e:	0452      	lsls	r2, r2, #17
 8003050:	4313      	orrs	r3, r2
 8003052:	4a32      	ldr	r2, [pc, #200]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 8003054:	0019      	movs	r1, r3
 8003056:	0010      	movs	r0, r2
 8003058:	f7ff fc0a 	bl	8002870 <LL_ADC_SetCommonPathInternalCh>
 800305c:	e07a      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a33      	ldr	r2, [pc, #204]	; (8003130 <HAL_ADC_ConfigChannel+0x374>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d000      	beq.n	800306a <HAL_ADC_ConfigChannel+0x2ae>
 8003068:	e074      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	2380      	movs	r3, #128	; 0x80
 800306e:	03db      	lsls	r3, r3, #15
 8003070:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003072:	d000      	beq.n	8003076 <HAL_ADC_ConfigChannel+0x2ba>
 8003074:	e06e      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	2280      	movs	r2, #128	; 0x80
 800307a:	03d2      	lsls	r2, r2, #15
 800307c:	4313      	orrs	r3, r2
 800307e:	4a27      	ldr	r2, [pc, #156]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 8003080:	0019      	movs	r1, r3
 8003082:	0010      	movs	r0, r2
 8003084:	f7ff fbf4 	bl	8002870 <LL_ADC_SetCommonPathInternalCh>
 8003088:	e064      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691a      	ldr	r2, [r3, #16]
 800308e:	2380      	movs	r3, #128	; 0x80
 8003090:	061b      	lsls	r3, r3, #24
 8003092:	429a      	cmp	r2, r3
 8003094:	d004      	beq.n	80030a0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800309a:	4a1f      	ldr	r2, [pc, #124]	; (8003118 <HAL_ADC_ConfigChannel+0x35c>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d107      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	0019      	movs	r1, r3
 80030aa:	0010      	movs	r0, r2
 80030ac:	f7ff fc66 	bl	800297c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	da4d      	bge.n	8003154 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030b8:	4b18      	ldr	r3, [pc, #96]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 80030ba:	0018      	movs	r0, r3
 80030bc:	f7ff fbec 	bl	8002898 <LL_ADC_GetCommonPathInternalCh>
 80030c0:	0003      	movs	r3, r0
 80030c2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a15      	ldr	r2, [pc, #84]	; (8003120 <HAL_ADC_ConfigChannel+0x364>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d108      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	4a18      	ldr	r2, [pc, #96]	; (8003134 <HAL_ADC_ConfigChannel+0x378>)
 80030d2:	4013      	ands	r3, r2
 80030d4:	4a11      	ldr	r2, [pc, #68]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 80030d6:	0019      	movs	r1, r3
 80030d8:	0010      	movs	r0, r2
 80030da:	f7ff fbc9 	bl	8002870 <LL_ADC_SetCommonPathInternalCh>
 80030de:	e039      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a11      	ldr	r2, [pc, #68]	; (800312c <HAL_ADC_ConfigChannel+0x370>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d108      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	4a12      	ldr	r2, [pc, #72]	; (8003138 <HAL_ADC_ConfigChannel+0x37c>)
 80030ee:	4013      	ands	r3, r2
 80030f0:	4a0a      	ldr	r2, [pc, #40]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 80030f2:	0019      	movs	r1, r3
 80030f4:	0010      	movs	r0, r2
 80030f6:	f7ff fbbb 	bl	8002870 <LL_ADC_SetCommonPathInternalCh>
 80030fa:	e02b      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a0b      	ldr	r2, [pc, #44]	; (8003130 <HAL_ADC_ConfigChannel+0x374>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d126      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	4a0c      	ldr	r2, [pc, #48]	; (800313c <HAL_ADC_ConfigChannel+0x380>)
 800310a:	4013      	ands	r3, r2
 800310c:	4a03      	ldr	r2, [pc, #12]	; (800311c <HAL_ADC_ConfigChannel+0x360>)
 800310e:	0019      	movs	r1, r3
 8003110:	0010      	movs	r0, r2
 8003112:	f7ff fbad 	bl	8002870 <LL_ADC_SetCommonPathInternalCh>
 8003116:	e01d      	b.n	8003154 <HAL_ADC_ConfigChannel+0x398>
 8003118:	80000004 	.word	0x80000004
 800311c:	40012708 	.word	0x40012708
 8003120:	b0001000 	.word	0xb0001000
 8003124:	20000000 	.word	0x20000000
 8003128:	00030d40 	.word	0x00030d40
 800312c:	b8004000 	.word	0xb8004000
 8003130:	b4002000 	.word	0xb4002000
 8003134:	ff7fffff 	.word	0xff7fffff
 8003138:	feffffff 	.word	0xfeffffff
 800313c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003144:	2220      	movs	r2, #32
 8003146:	431a      	orrs	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800314c:	2317      	movs	r3, #23
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2254      	movs	r2, #84	; 0x54
 8003158:	2100      	movs	r1, #0
 800315a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800315c:	2317      	movs	r3, #23
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	781b      	ldrb	r3, [r3, #0]
}
 8003162:	0018      	movs	r0, r3
 8003164:	46bd      	mov	sp, r7
 8003166:	b006      	add	sp, #24
 8003168:	bd80      	pop	{r7, pc}
 800316a:	46c0      	nop			; (mov r8, r8)

0800316c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	0002      	movs	r2, r0
 8003174:	1dfb      	adds	r3, r7, #7
 8003176:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003178:	1dfb      	adds	r3, r7, #7
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b7f      	cmp	r3, #127	; 0x7f
 800317e:	d809      	bhi.n	8003194 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003180:	1dfb      	adds	r3, r7, #7
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	001a      	movs	r2, r3
 8003186:	231f      	movs	r3, #31
 8003188:	401a      	ands	r2, r3
 800318a:	4b04      	ldr	r3, [pc, #16]	; (800319c <__NVIC_EnableIRQ+0x30>)
 800318c:	2101      	movs	r1, #1
 800318e:	4091      	lsls	r1, r2
 8003190:	000a      	movs	r2, r1
 8003192:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003194:	46c0      	nop			; (mov r8, r8)
 8003196:	46bd      	mov	sp, r7
 8003198:	b002      	add	sp, #8
 800319a:	bd80      	pop	{r7, pc}
 800319c:	e000e100 	.word	0xe000e100

080031a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031a0:	b590      	push	{r4, r7, lr}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	0002      	movs	r2, r0
 80031a8:	6039      	str	r1, [r7, #0]
 80031aa:	1dfb      	adds	r3, r7, #7
 80031ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80031ae:	1dfb      	adds	r3, r7, #7
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	2b7f      	cmp	r3, #127	; 0x7f
 80031b4:	d828      	bhi.n	8003208 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031b6:	4a2f      	ldr	r2, [pc, #188]	; (8003274 <__NVIC_SetPriority+0xd4>)
 80031b8:	1dfb      	adds	r3, r7, #7
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	b25b      	sxtb	r3, r3
 80031be:	089b      	lsrs	r3, r3, #2
 80031c0:	33c0      	adds	r3, #192	; 0xc0
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	589b      	ldr	r3, [r3, r2]
 80031c6:	1dfa      	adds	r2, r7, #7
 80031c8:	7812      	ldrb	r2, [r2, #0]
 80031ca:	0011      	movs	r1, r2
 80031cc:	2203      	movs	r2, #3
 80031ce:	400a      	ands	r2, r1
 80031d0:	00d2      	lsls	r2, r2, #3
 80031d2:	21ff      	movs	r1, #255	; 0xff
 80031d4:	4091      	lsls	r1, r2
 80031d6:	000a      	movs	r2, r1
 80031d8:	43d2      	mvns	r2, r2
 80031da:	401a      	ands	r2, r3
 80031dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	019b      	lsls	r3, r3, #6
 80031e2:	22ff      	movs	r2, #255	; 0xff
 80031e4:	401a      	ands	r2, r3
 80031e6:	1dfb      	adds	r3, r7, #7
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	0018      	movs	r0, r3
 80031ec:	2303      	movs	r3, #3
 80031ee:	4003      	ands	r3, r0
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80031f4:	481f      	ldr	r0, [pc, #124]	; (8003274 <__NVIC_SetPriority+0xd4>)
 80031f6:	1dfb      	adds	r3, r7, #7
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	b25b      	sxtb	r3, r3
 80031fc:	089b      	lsrs	r3, r3, #2
 80031fe:	430a      	orrs	r2, r1
 8003200:	33c0      	adds	r3, #192	; 0xc0
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003206:	e031      	b.n	800326c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003208:	4a1b      	ldr	r2, [pc, #108]	; (8003278 <__NVIC_SetPriority+0xd8>)
 800320a:	1dfb      	adds	r3, r7, #7
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	0019      	movs	r1, r3
 8003210:	230f      	movs	r3, #15
 8003212:	400b      	ands	r3, r1
 8003214:	3b08      	subs	r3, #8
 8003216:	089b      	lsrs	r3, r3, #2
 8003218:	3306      	adds	r3, #6
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	18d3      	adds	r3, r2, r3
 800321e:	3304      	adds	r3, #4
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	1dfa      	adds	r2, r7, #7
 8003224:	7812      	ldrb	r2, [r2, #0]
 8003226:	0011      	movs	r1, r2
 8003228:	2203      	movs	r2, #3
 800322a:	400a      	ands	r2, r1
 800322c:	00d2      	lsls	r2, r2, #3
 800322e:	21ff      	movs	r1, #255	; 0xff
 8003230:	4091      	lsls	r1, r2
 8003232:	000a      	movs	r2, r1
 8003234:	43d2      	mvns	r2, r2
 8003236:	401a      	ands	r2, r3
 8003238:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	019b      	lsls	r3, r3, #6
 800323e:	22ff      	movs	r2, #255	; 0xff
 8003240:	401a      	ands	r2, r3
 8003242:	1dfb      	adds	r3, r7, #7
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	0018      	movs	r0, r3
 8003248:	2303      	movs	r3, #3
 800324a:	4003      	ands	r3, r0
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003250:	4809      	ldr	r0, [pc, #36]	; (8003278 <__NVIC_SetPriority+0xd8>)
 8003252:	1dfb      	adds	r3, r7, #7
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	001c      	movs	r4, r3
 8003258:	230f      	movs	r3, #15
 800325a:	4023      	ands	r3, r4
 800325c:	3b08      	subs	r3, #8
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	430a      	orrs	r2, r1
 8003262:	3306      	adds	r3, #6
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	18c3      	adds	r3, r0, r3
 8003268:	3304      	adds	r3, #4
 800326a:	601a      	str	r2, [r3, #0]
}
 800326c:	46c0      	nop			; (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b003      	add	sp, #12
 8003272:	bd90      	pop	{r4, r7, pc}
 8003274:	e000e100 	.word	0xe000e100
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	60b9      	str	r1, [r7, #8]
 8003284:	607a      	str	r2, [r7, #4]
 8003286:	210f      	movs	r1, #15
 8003288:	187b      	adds	r3, r7, r1
 800328a:	1c02      	adds	r2, r0, #0
 800328c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800328e:	68ba      	ldr	r2, [r7, #8]
 8003290:	187b      	adds	r3, r7, r1
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	b25b      	sxtb	r3, r3
 8003296:	0011      	movs	r1, r2
 8003298:	0018      	movs	r0, r3
 800329a:	f7ff ff81 	bl	80031a0 <__NVIC_SetPriority>
}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b004      	add	sp, #16
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	0002      	movs	r2, r0
 80032ae:	1dfb      	adds	r3, r7, #7
 80032b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032b2:	1dfb      	adds	r3, r7, #7
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	b25b      	sxtb	r3, r3
 80032b8:	0018      	movs	r0, r3
 80032ba:	f7ff ff57 	bl	800316c <__NVIC_EnableIRQ>
}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b002      	add	sp, #8
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e077      	b.n	80033ca <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a3d      	ldr	r2, [pc, #244]	; (80033d4 <HAL_DMA_Init+0x10c>)
 80032e0:	4694      	mov	ip, r2
 80032e2:	4463      	add	r3, ip
 80032e4:	2114      	movs	r1, #20
 80032e6:	0018      	movs	r0, r3
 80032e8:	f7fc ff18 	bl	800011c <__udivsi3>
 80032ec:	0003      	movs	r3, r0
 80032ee:	009a      	lsls	r2, r3, #2
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2225      	movs	r2, #37	; 0x25
 80032f8:	2102      	movs	r1, #2
 80032fa:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4934      	ldr	r1, [pc, #208]	; (80033d8 <HAL_DMA_Init+0x110>)
 8003308:	400a      	ands	r2, r1
 800330a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6819      	ldr	r1, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	431a      	orrs	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	431a      	orrs	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	0018      	movs	r0, r3
 8003346:	f000 f9c1 	bl	80036cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	689a      	ldr	r2, [r3, #8]
 800334e:	2380      	movs	r3, #128	; 0x80
 8003350:	01db      	lsls	r3, r3, #7
 8003352:	429a      	cmp	r2, r3
 8003354:	d102      	bne.n	800335c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003364:	213f      	movs	r1, #63	; 0x3f
 8003366:	400a      	ands	r2, r1
 8003368:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003372:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d011      	beq.n	80033a0 <HAL_DMA_Init+0xd8>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b04      	cmp	r3, #4
 8003382:	d80d      	bhi.n	80033a0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	0018      	movs	r0, r3
 8003388:	f000 f9cc 	bl	8003724 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	e008      	b.n	80033b2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2225      	movs	r2, #37	; 0x25
 80033bc:	2101      	movs	r1, #1
 80033be:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2224      	movs	r2, #36	; 0x24
 80033c4:	2100      	movs	r1, #0
 80033c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	0018      	movs	r0, r3
 80033cc:	46bd      	mov	sp, r7
 80033ce:	b002      	add	sp, #8
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	46c0      	nop			; (mov r8, r8)
 80033d4:	bffdfff8 	.word	0xbffdfff8
 80033d8:	ffff800f 	.word	0xffff800f

080033dc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
 80033e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ea:	2317      	movs	r3, #23
 80033ec:	18fb      	adds	r3, r7, r3
 80033ee:	2200      	movs	r2, #0
 80033f0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2224      	movs	r2, #36	; 0x24
 80033f6:	5c9b      	ldrb	r3, [r3, r2]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_DMA_Start_IT+0x24>
 80033fc:	2302      	movs	r3, #2
 80033fe:	e06f      	b.n	80034e0 <HAL_DMA_Start_IT+0x104>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2224      	movs	r2, #36	; 0x24
 8003404:	2101      	movs	r1, #1
 8003406:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2225      	movs	r2, #37	; 0x25
 800340c:	5c9b      	ldrb	r3, [r3, r2]
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b01      	cmp	r3, #1
 8003412:	d157      	bne.n	80034c4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2225      	movs	r2, #37	; 0x25
 8003418:	2102      	movs	r1, #2
 800341a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2101      	movs	r1, #1
 800342e:	438a      	bics	r2, r1
 8003430:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	68b9      	ldr	r1, [r7, #8]
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 f907 	bl	800364c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003442:	2b00      	cmp	r3, #0
 8003444:	d008      	beq.n	8003458 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	210e      	movs	r1, #14
 8003452:	430a      	orrs	r2, r1
 8003454:	601a      	str	r2, [r3, #0]
 8003456:	e00f      	b.n	8003478 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2104      	movs	r1, #4
 8003464:	438a      	bics	r2, r1
 8003466:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	210a      	movs	r1, #10
 8003474:	430a      	orrs	r2, r1
 8003476:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	2380      	movs	r3, #128	; 0x80
 8003480:	025b      	lsls	r3, r3, #9
 8003482:	4013      	ands	r3, r2
 8003484:	d008      	beq.n	8003498 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	0049      	lsls	r1, r1, #1
 8003494:	430a      	orrs	r2, r1
 8003496:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800349c:	2b00      	cmp	r3, #0
 800349e:	d008      	beq.n	80034b2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034aa:	2180      	movs	r1, #128	; 0x80
 80034ac:	0049      	lsls	r1, r1, #1
 80034ae:	430a      	orrs	r2, r1
 80034b0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2101      	movs	r1, #1
 80034be:	430a      	orrs	r2, r1
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	e00a      	b.n	80034da <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2280      	movs	r2, #128	; 0x80
 80034c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2224      	movs	r2, #36	; 0x24
 80034ce:	2100      	movs	r1, #0
 80034d0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80034d2:	2317      	movs	r3, #23
 80034d4:	18fb      	adds	r3, r7, r3
 80034d6:	2201      	movs	r2, #1
 80034d8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80034da:	2317      	movs	r3, #23
 80034dc:	18fb      	adds	r3, r7, r3
 80034de:	781b      	ldrb	r3, [r3, #0]
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b006      	add	sp, #24
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80034f0:	4b55      	ldr	r3, [pc, #340]	; (8003648 <HAL_DMA_IRQHandler+0x160>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	221c      	movs	r2, #28
 8003504:	4013      	ands	r3, r2
 8003506:	2204      	movs	r2, #4
 8003508:	409a      	lsls	r2, r3
 800350a:	0013      	movs	r3, r2
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	4013      	ands	r3, r2
 8003510:	d027      	beq.n	8003562 <HAL_DMA_IRQHandler+0x7a>
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	2204      	movs	r2, #4
 8003516:	4013      	ands	r3, r2
 8003518:	d023      	beq.n	8003562 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2220      	movs	r2, #32
 8003522:	4013      	ands	r3, r2
 8003524:	d107      	bne.n	8003536 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2104      	movs	r1, #4
 8003532:	438a      	bics	r2, r1
 8003534:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003536:	4b44      	ldr	r3, [pc, #272]	; (8003648 <HAL_DMA_IRQHandler+0x160>)
 8003538:	6859      	ldr	r1, [r3, #4]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	221c      	movs	r2, #28
 8003540:	4013      	ands	r3, r2
 8003542:	2204      	movs	r2, #4
 8003544:	409a      	lsls	r2, r3
 8003546:	4b40      	ldr	r3, [pc, #256]	; (8003648 <HAL_DMA_IRQHandler+0x160>)
 8003548:	430a      	orrs	r2, r1
 800354a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003550:	2b00      	cmp	r3, #0
 8003552:	d100      	bne.n	8003556 <HAL_DMA_IRQHandler+0x6e>
 8003554:	e073      	b.n	800363e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	0010      	movs	r0, r2
 800355e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003560:	e06d      	b.n	800363e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	221c      	movs	r2, #28
 8003568:	4013      	ands	r3, r2
 800356a:	2202      	movs	r2, #2
 800356c:	409a      	lsls	r2, r3
 800356e:	0013      	movs	r3, r2
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	4013      	ands	r3, r2
 8003574:	d02e      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xec>
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	2202      	movs	r2, #2
 800357a:	4013      	ands	r3, r2
 800357c:	d02a      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2220      	movs	r2, #32
 8003586:	4013      	ands	r3, r2
 8003588:	d10b      	bne.n	80035a2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	210a      	movs	r1, #10
 8003596:	438a      	bics	r2, r1
 8003598:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2225      	movs	r2, #37	; 0x25
 800359e:	2101      	movs	r1, #1
 80035a0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80035a2:	4b29      	ldr	r3, [pc, #164]	; (8003648 <HAL_DMA_IRQHandler+0x160>)
 80035a4:	6859      	ldr	r1, [r3, #4]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035aa:	221c      	movs	r2, #28
 80035ac:	4013      	ands	r3, r2
 80035ae:	2202      	movs	r2, #2
 80035b0:	409a      	lsls	r2, r3
 80035b2:	4b25      	ldr	r3, [pc, #148]	; (8003648 <HAL_DMA_IRQHandler+0x160>)
 80035b4:	430a      	orrs	r2, r1
 80035b6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2224      	movs	r2, #36	; 0x24
 80035bc:	2100      	movs	r1, #0
 80035be:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d03a      	beq.n	800363e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	0010      	movs	r0, r2
 80035d0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80035d2:	e034      	b.n	800363e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	221c      	movs	r2, #28
 80035da:	4013      	ands	r3, r2
 80035dc:	2208      	movs	r2, #8
 80035de:	409a      	lsls	r2, r3
 80035e0:	0013      	movs	r3, r2
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	4013      	ands	r3, r2
 80035e6:	d02b      	beq.n	8003640 <HAL_DMA_IRQHandler+0x158>
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2208      	movs	r2, #8
 80035ec:	4013      	ands	r3, r2
 80035ee:	d027      	beq.n	8003640 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	210e      	movs	r1, #14
 80035fc:	438a      	bics	r2, r1
 80035fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003600:	4b11      	ldr	r3, [pc, #68]	; (8003648 <HAL_DMA_IRQHandler+0x160>)
 8003602:	6859      	ldr	r1, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	221c      	movs	r2, #28
 800360a:	4013      	ands	r3, r2
 800360c:	2201      	movs	r2, #1
 800360e:	409a      	lsls	r2, r3
 8003610:	4b0d      	ldr	r3, [pc, #52]	; (8003648 <HAL_DMA_IRQHandler+0x160>)
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2225      	movs	r2, #37	; 0x25
 8003620:	2101      	movs	r1, #1
 8003622:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2224      	movs	r2, #36	; 0x24
 8003628:	2100      	movs	r1, #0
 800362a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	0010      	movs	r0, r2
 800363c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	46c0      	nop			; (mov r8, r8)
}
 8003642:	46bd      	mov	sp, r7
 8003644:	b004      	add	sp, #16
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40020000 	.word	0x40020000

0800364c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
 8003658:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003662:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003668:	2b00      	cmp	r3, #0
 800366a:	d004      	beq.n	8003676 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003674:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003676:	4b14      	ldr	r3, [pc, #80]	; (80036c8 <DMA_SetConfig+0x7c>)
 8003678:	6859      	ldr	r1, [r3, #4]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367e:	221c      	movs	r2, #28
 8003680:	4013      	ands	r3, r2
 8003682:	2201      	movs	r2, #1
 8003684:	409a      	lsls	r2, r3
 8003686:	4b10      	ldr	r3, [pc, #64]	; (80036c8 <DMA_SetConfig+0x7c>)
 8003688:	430a      	orrs	r2, r1
 800368a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	2b10      	cmp	r3, #16
 800369a:	d108      	bne.n	80036ae <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036ac:	e007      	b.n	80036be <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	60da      	str	r2, [r3, #12]
}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b004      	add	sp, #16
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	40020000 	.word	0x40020000

080036cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d8:	089b      	lsrs	r3, r3, #2
 80036da:	4a10      	ldr	r2, [pc, #64]	; (800371c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80036dc:	4694      	mov	ip, r2
 80036de:	4463      	add	r3, ip
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	001a      	movs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	001a      	movs	r2, r3
 80036ee:	23ff      	movs	r3, #255	; 0xff
 80036f0:	4013      	ands	r3, r2
 80036f2:	3b08      	subs	r3, #8
 80036f4:	2114      	movs	r1, #20
 80036f6:	0018      	movs	r0, r3
 80036f8:	f7fc fd10 	bl	800011c <__udivsi3>
 80036fc:	0003      	movs	r3, r0
 80036fe:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a07      	ldr	r2, [pc, #28]	; (8003720 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003704:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	221f      	movs	r2, #31
 800370a:	4013      	ands	r3, r2
 800370c:	2201      	movs	r2, #1
 800370e:	409a      	lsls	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003714:	46c0      	nop			; (mov r8, r8)
 8003716:	46bd      	mov	sp, r7
 8003718:	b004      	add	sp, #16
 800371a:	bd80      	pop	{r7, pc}
 800371c:	10008200 	.word	0x10008200
 8003720:	40020880 	.word	0x40020880

08003724 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	223f      	movs	r2, #63	; 0x3f
 8003732:	4013      	ands	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	4a0a      	ldr	r2, [pc, #40]	; (8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800373a:	4694      	mov	ip, r2
 800373c:	4463      	add	r3, ip
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	001a      	movs	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a07      	ldr	r2, [pc, #28]	; (8003768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800374a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	3b01      	subs	r3, #1
 8003750:	2203      	movs	r2, #3
 8003752:	4013      	ands	r3, r2
 8003754:	2201      	movs	r2, #1
 8003756:	409a      	lsls	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800375c:	46c0      	nop			; (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	b004      	add	sp, #16
 8003762:	bd80      	pop	{r7, pc}
 8003764:	1000823f 	.word	0x1000823f
 8003768:	40020940 	.word	0x40020940

0800376c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003776:	2300      	movs	r3, #0
 8003778:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800377a:	e147      	b.n	8003a0c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2101      	movs	r1, #1
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	4091      	lsls	r1, r2
 8003786:	000a      	movs	r2, r1
 8003788:	4013      	ands	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d100      	bne.n	8003794 <HAL_GPIO_Init+0x28>
 8003792:	e138      	b.n	8003a06 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	2203      	movs	r2, #3
 800379a:	4013      	ands	r3, r2
 800379c:	2b01      	cmp	r3, #1
 800379e:	d005      	beq.n	80037ac <HAL_GPIO_Init+0x40>
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2203      	movs	r2, #3
 80037a6:	4013      	ands	r3, r2
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d130      	bne.n	800380e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	2203      	movs	r2, #3
 80037b8:	409a      	lsls	r2, r3
 80037ba:	0013      	movs	r3, r2
 80037bc:	43da      	mvns	r2, r3
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4013      	ands	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	409a      	lsls	r2, r3
 80037ce:	0013      	movs	r3, r2
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037e2:	2201      	movs	r2, #1
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	409a      	lsls	r2, r3
 80037e8:	0013      	movs	r3, r2
 80037ea:	43da      	mvns	r2, r3
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	4013      	ands	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	091b      	lsrs	r3, r3, #4
 80037f8:	2201      	movs	r2, #1
 80037fa:	401a      	ands	r2, r3
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	409a      	lsls	r2, r3
 8003800:	0013      	movs	r3, r2
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	4313      	orrs	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	2203      	movs	r2, #3
 8003814:	4013      	ands	r3, r2
 8003816:	2b03      	cmp	r3, #3
 8003818:	d017      	beq.n	800384a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	2203      	movs	r2, #3
 8003826:	409a      	lsls	r2, r3
 8003828:	0013      	movs	r3, r2
 800382a:	43da      	mvns	r2, r3
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	4013      	ands	r3, r2
 8003830:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	409a      	lsls	r2, r3
 800383c:	0013      	movs	r3, r2
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	4313      	orrs	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2203      	movs	r2, #3
 8003850:	4013      	ands	r3, r2
 8003852:	2b02      	cmp	r3, #2
 8003854:	d123      	bne.n	800389e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	08da      	lsrs	r2, r3, #3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	3208      	adds	r2, #8
 800385e:	0092      	lsls	r2, r2, #2
 8003860:	58d3      	ldr	r3, [r2, r3]
 8003862:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2207      	movs	r2, #7
 8003868:	4013      	ands	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	220f      	movs	r2, #15
 800386e:	409a      	lsls	r2, r3
 8003870:	0013      	movs	r3, r2
 8003872:	43da      	mvns	r2, r3
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	4013      	ands	r3, r2
 8003878:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2107      	movs	r1, #7
 8003882:	400b      	ands	r3, r1
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	409a      	lsls	r2, r3
 8003888:	0013      	movs	r3, r2
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	08da      	lsrs	r2, r3, #3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3208      	adds	r2, #8
 8003898:	0092      	lsls	r2, r2, #2
 800389a:	6939      	ldr	r1, [r7, #16]
 800389c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	2203      	movs	r2, #3
 80038aa:	409a      	lsls	r2, r3
 80038ac:	0013      	movs	r3, r2
 80038ae:	43da      	mvns	r2, r3
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	4013      	ands	r3, r2
 80038b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	2203      	movs	r2, #3
 80038bc:	401a      	ands	r2, r3
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	409a      	lsls	r2, r3
 80038c4:	0013      	movs	r3, r2
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685a      	ldr	r2, [r3, #4]
 80038d6:	23c0      	movs	r3, #192	; 0xc0
 80038d8:	029b      	lsls	r3, r3, #10
 80038da:	4013      	ands	r3, r2
 80038dc:	d100      	bne.n	80038e0 <HAL_GPIO_Init+0x174>
 80038de:	e092      	b.n	8003a06 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80038e0:	4a50      	ldr	r2, [pc, #320]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	089b      	lsrs	r3, r3, #2
 80038e6:	3318      	adds	r3, #24
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	589b      	ldr	r3, [r3, r2]
 80038ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	2203      	movs	r2, #3
 80038f2:	4013      	ands	r3, r2
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	220f      	movs	r2, #15
 80038f8:	409a      	lsls	r2, r3
 80038fa:	0013      	movs	r3, r2
 80038fc:	43da      	mvns	r2, r3
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4013      	ands	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	23a0      	movs	r3, #160	; 0xa0
 8003908:	05db      	lsls	r3, r3, #23
 800390a:	429a      	cmp	r2, r3
 800390c:	d013      	beq.n	8003936 <HAL_GPIO_Init+0x1ca>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a45      	ldr	r2, [pc, #276]	; (8003a28 <HAL_GPIO_Init+0x2bc>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d00d      	beq.n	8003932 <HAL_GPIO_Init+0x1c6>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a44      	ldr	r2, [pc, #272]	; (8003a2c <HAL_GPIO_Init+0x2c0>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d007      	beq.n	800392e <HAL_GPIO_Init+0x1c2>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a43      	ldr	r2, [pc, #268]	; (8003a30 <HAL_GPIO_Init+0x2c4>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d101      	bne.n	800392a <HAL_GPIO_Init+0x1be>
 8003926:	2303      	movs	r3, #3
 8003928:	e006      	b.n	8003938 <HAL_GPIO_Init+0x1cc>
 800392a:	2305      	movs	r3, #5
 800392c:	e004      	b.n	8003938 <HAL_GPIO_Init+0x1cc>
 800392e:	2302      	movs	r3, #2
 8003930:	e002      	b.n	8003938 <HAL_GPIO_Init+0x1cc>
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <HAL_GPIO_Init+0x1cc>
 8003936:	2300      	movs	r3, #0
 8003938:	697a      	ldr	r2, [r7, #20]
 800393a:	2103      	movs	r1, #3
 800393c:	400a      	ands	r2, r1
 800393e:	00d2      	lsls	r2, r2, #3
 8003940:	4093      	lsls	r3, r2
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	4313      	orrs	r3, r2
 8003946:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003948:	4936      	ldr	r1, [pc, #216]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	089b      	lsrs	r3, r3, #2
 800394e:	3318      	adds	r3, #24
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003956:	4b33      	ldr	r3, [pc, #204]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	43da      	mvns	r2, r3
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	4013      	ands	r3, r2
 8003964:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	2380      	movs	r3, #128	; 0x80
 800396c:	035b      	lsls	r3, r3, #13
 800396e:	4013      	ands	r3, r2
 8003970:	d003      	beq.n	800397a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4313      	orrs	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800397a:	4b2a      	ldr	r3, [pc, #168]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003980:	4b28      	ldr	r3, [pc, #160]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	43da      	mvns	r2, r3
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4013      	ands	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	2380      	movs	r3, #128	; 0x80
 8003996:	039b      	lsls	r3, r3, #14
 8003998:	4013      	ands	r3, r2
 800399a:	d003      	beq.n	80039a4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039a4:	4b1f      	ldr	r3, [pc, #124]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039aa:	4a1e      	ldr	r2, [pc, #120]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 80039ac:	2384      	movs	r3, #132	; 0x84
 80039ae:	58d3      	ldr	r3, [r2, r3]
 80039b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	43da      	mvns	r2, r3
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	4013      	ands	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	2380      	movs	r3, #128	; 0x80
 80039c2:	029b      	lsls	r3, r3, #10
 80039c4:	4013      	ands	r3, r2
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039d0:	4914      	ldr	r1, [pc, #80]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 80039d2:	2284      	movs	r2, #132	; 0x84
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80039d8:	4a12      	ldr	r2, [pc, #72]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 80039da:	2380      	movs	r3, #128	; 0x80
 80039dc:	58d3      	ldr	r3, [r2, r3]
 80039de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	43da      	mvns	r2, r3
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	4013      	ands	r3, r2
 80039e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	2380      	movs	r3, #128	; 0x80
 80039f0:	025b      	lsls	r3, r3, #9
 80039f2:	4013      	ands	r3, r2
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039fe:	4909      	ldr	r1, [pc, #36]	; (8003a24 <HAL_GPIO_Init+0x2b8>)
 8003a00:	2280      	movs	r2, #128	; 0x80
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	40da      	lsrs	r2, r3
 8003a14:	1e13      	subs	r3, r2, #0
 8003a16:	d000      	beq.n	8003a1a <HAL_GPIO_Init+0x2ae>
 8003a18:	e6b0      	b.n	800377c <HAL_GPIO_Init+0x10>
  }
}
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	46c0      	nop			; (mov r8, r8)
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	b006      	add	sp, #24
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40021800 	.word	0x40021800
 8003a28:	50000400 	.word	0x50000400
 8003a2c:	50000800 	.word	0x50000800
 8003a30:	50000c00 	.word	0x50000c00

08003a34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	0008      	movs	r0, r1
 8003a3e:	0011      	movs	r1, r2
 8003a40:	1cbb      	adds	r3, r7, #2
 8003a42:	1c02      	adds	r2, r0, #0
 8003a44:	801a      	strh	r2, [r3, #0]
 8003a46:	1c7b      	adds	r3, r7, #1
 8003a48:	1c0a      	adds	r2, r1, #0
 8003a4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a4c:	1c7b      	adds	r3, r7, #1
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d004      	beq.n	8003a5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a54:	1cbb      	adds	r3, r7, #2
 8003a56:	881a      	ldrh	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a5c:	e003      	b.n	8003a66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a5e:	1cbb      	adds	r3, r7, #2
 8003a60:	881a      	ldrh	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	b002      	add	sp, #8
 8003a6c:	bd80      	pop	{r7, pc}
	...

08003a70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	0002      	movs	r2, r0
 8003a78:	1dbb      	adds	r3, r7, #6
 8003a7a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8003a7c:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	1dba      	adds	r2, r7, #6
 8003a82:	8812      	ldrh	r2, [r2, #0]
 8003a84:	4013      	ands	r3, r2
 8003a86:	d008      	beq.n	8003a9a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003a88:	4b0d      	ldr	r3, [pc, #52]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003a8a:	1dba      	adds	r2, r7, #6
 8003a8c:	8812      	ldrh	r2, [r2, #0]
 8003a8e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003a90:	1dbb      	adds	r3, r7, #6
 8003a92:	881b      	ldrh	r3, [r3, #0]
 8003a94:	0018      	movs	r0, r3
 8003a96:	f000 f815 	bl	8003ac4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8003a9a:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	1dba      	adds	r2, r7, #6
 8003aa0:	8812      	ldrh	r2, [r2, #0]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d008      	beq.n	8003ab8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003aa6:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003aa8:	1dba      	adds	r2, r7, #6
 8003aaa:	8812      	ldrh	r2, [r2, #0]
 8003aac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003aae:	1dbb      	adds	r3, r7, #6
 8003ab0:	881b      	ldrh	r3, [r3, #0]
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f000 f810 	bl	8003ad8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003ab8:	46c0      	nop			; (mov r8, r8)
 8003aba:	46bd      	mov	sp, r7
 8003abc:	b002      	add	sp, #8
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40021800 	.word	0x40021800

08003ac4 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	0002      	movs	r2, r0
 8003acc:	1dbb      	adds	r3, r7, #6
 8003ace:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	0002      	movs	r2, r0
 8003ae0:	1dbb      	adds	r3, r7, #6
 8003ae2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8003ae4:	46c0      	nop			; (mov r8, r8)
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	b002      	add	sp, #8
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003af4:	4b19      	ldr	r3, [pc, #100]	; (8003b5c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a19      	ldr	r2, [pc, #100]	; (8003b60 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	0019      	movs	r1, r3
 8003afe:	4b17      	ldr	r3, [pc, #92]	; (8003b5c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	2380      	movs	r3, #128	; 0x80
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d11f      	bne.n	8003b50 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003b10:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	0013      	movs	r3, r2
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	189b      	adds	r3, r3, r2
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	4912      	ldr	r1, [pc, #72]	; (8003b68 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f7fc fafc 	bl	800011c <__udivsi3>
 8003b24:	0003      	movs	r3, r0
 8003b26:	3301      	adds	r3, #1
 8003b28:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b2a:	e008      	b.n	8003b3e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	3b01      	subs	r3, #1
 8003b36:	60fb      	str	r3, [r7, #12]
 8003b38:	e001      	b.n	8003b3e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e009      	b.n	8003b52 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b3e:	4b07      	ldr	r3, [pc, #28]	; (8003b5c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003b40:	695a      	ldr	r2, [r3, #20]
 8003b42:	2380      	movs	r3, #128	; 0x80
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	401a      	ands	r2, r3
 8003b48:	2380      	movs	r3, #128	; 0x80
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d0ed      	beq.n	8003b2c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	0018      	movs	r0, r3
 8003b54:	46bd      	mov	sp, r7
 8003b56:	b004      	add	sp, #16
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	46c0      	nop			; (mov r8, r8)
 8003b5c:	40007000 	.word	0x40007000
 8003b60:	fffff9ff 	.word	0xfffff9ff
 8003b64:	20000000 	.word	0x20000000
 8003b68:	000f4240 	.word	0x000f4240

08003b6c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003b70:	4b03      	ldr	r3, [pc, #12]	; (8003b80 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	23e0      	movs	r3, #224	; 0xe0
 8003b76:	01db      	lsls	r3, r3, #7
 8003b78:	4013      	ands	r3, r2
}
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40021000 	.word	0x40021000

08003b84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b088      	sub	sp, #32
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d101      	bne.n	8003b96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e2f3      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d100      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x1e>
 8003ba0:	e07c      	b.n	8003c9c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ba2:	4bc3      	ldr	r3, [pc, #780]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	2238      	movs	r2, #56	; 0x38
 8003ba8:	4013      	ands	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bac:	4bc0      	ldr	r3, [pc, #768]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	2203      	movs	r2, #3
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	2b10      	cmp	r3, #16
 8003bba:	d102      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x3e>
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2b03      	cmp	r3, #3
 8003bc0:	d002      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d10b      	bne.n	8003be0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc8:	4bb9      	ldr	r3, [pc, #740]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	2380      	movs	r3, #128	; 0x80
 8003bce:	029b      	lsls	r3, r3, #10
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d062      	beq.n	8003c9a <HAL_RCC_OscConfig+0x116>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d15e      	bne.n	8003c9a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e2ce      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	2380      	movs	r3, #128	; 0x80
 8003be6:	025b      	lsls	r3, r3, #9
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d107      	bne.n	8003bfc <HAL_RCC_OscConfig+0x78>
 8003bec:	4bb0      	ldr	r3, [pc, #704]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	4baf      	ldr	r3, [pc, #700]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003bf2:	2180      	movs	r1, #128	; 0x80
 8003bf4:	0249      	lsls	r1, r1, #9
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	601a      	str	r2, [r3, #0]
 8003bfa:	e020      	b.n	8003c3e <HAL_RCC_OscConfig+0xba>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685a      	ldr	r2, [r3, #4]
 8003c00:	23a0      	movs	r3, #160	; 0xa0
 8003c02:	02db      	lsls	r3, r3, #11
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d10e      	bne.n	8003c26 <HAL_RCC_OscConfig+0xa2>
 8003c08:	4ba9      	ldr	r3, [pc, #676]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	4ba8      	ldr	r3, [pc, #672]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c0e:	2180      	movs	r1, #128	; 0x80
 8003c10:	02c9      	lsls	r1, r1, #11
 8003c12:	430a      	orrs	r2, r1
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	4ba6      	ldr	r3, [pc, #664]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	4ba5      	ldr	r3, [pc, #660]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c1c:	2180      	movs	r1, #128	; 0x80
 8003c1e:	0249      	lsls	r1, r1, #9
 8003c20:	430a      	orrs	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	e00b      	b.n	8003c3e <HAL_RCC_OscConfig+0xba>
 8003c26:	4ba2      	ldr	r3, [pc, #648]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	4ba1      	ldr	r3, [pc, #644]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c2c:	49a1      	ldr	r1, [pc, #644]	; (8003eb4 <HAL_RCC_OscConfig+0x330>)
 8003c2e:	400a      	ands	r2, r1
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	4b9f      	ldr	r3, [pc, #636]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	4b9e      	ldr	r3, [pc, #632]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c38:	499f      	ldr	r1, [pc, #636]	; (8003eb8 <HAL_RCC_OscConfig+0x334>)
 8003c3a:	400a      	ands	r2, r1
 8003c3c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d014      	beq.n	8003c70 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c46:	f7fe fdcf 	bl	80027e8 <HAL_GetTick>
 8003c4a:	0003      	movs	r3, r0
 8003c4c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c50:	f7fe fdca 	bl	80027e8 <HAL_GetTick>
 8003c54:	0002      	movs	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b64      	cmp	r3, #100	; 0x64
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e28d      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c62:	4b93      	ldr	r3, [pc, #588]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	2380      	movs	r3, #128	; 0x80
 8003c68:	029b      	lsls	r3, r3, #10
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	d0f0      	beq.n	8003c50 <HAL_RCC_OscConfig+0xcc>
 8003c6e:	e015      	b.n	8003c9c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fe fdba 	bl	80027e8 <HAL_GetTick>
 8003c74:	0003      	movs	r3, r0
 8003c76:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c7a:	f7fe fdb5 	bl	80027e8 <HAL_GetTick>
 8003c7e:	0002      	movs	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b64      	cmp	r3, #100	; 0x64
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e278      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c8c:	4b88      	ldr	r3, [pc, #544]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	2380      	movs	r3, #128	; 0x80
 8003c92:	029b      	lsls	r3, r3, #10
 8003c94:	4013      	ands	r3, r2
 8003c96:	d1f0      	bne.n	8003c7a <HAL_RCC_OscConfig+0xf6>
 8003c98:	e000      	b.n	8003c9c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c9a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	d100      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x124>
 8003ca6:	e099      	b.n	8003ddc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ca8:	4b81      	ldr	r3, [pc, #516]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	2238      	movs	r2, #56	; 0x38
 8003cae:	4013      	ands	r3, r2
 8003cb0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cb2:	4b7f      	ldr	r3, [pc, #508]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	2203      	movs	r2, #3
 8003cb8:	4013      	ands	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2b10      	cmp	r3, #16
 8003cc0:	d102      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x144>
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d002      	beq.n	8003cce <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d135      	bne.n	8003d3a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cce:	4b78      	ldr	r3, [pc, #480]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	2380      	movs	r3, #128	; 0x80
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d005      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x162>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e24b      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce6:	4b72      	ldr	r3, [pc, #456]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	4a74      	ldr	r2, [pc, #464]	; (8003ebc <HAL_RCC_OscConfig+0x338>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	0019      	movs	r1, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	021a      	lsls	r2, r3, #8
 8003cf6:	4b6e      	ldr	r3, [pc, #440]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d112      	bne.n	8003d28 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d02:	4b6b      	ldr	r3, [pc, #428]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a6e      	ldr	r2, [pc, #440]	; (8003ec0 <HAL_RCC_OscConfig+0x33c>)
 8003d08:	4013      	ands	r3, r2
 8003d0a:	0019      	movs	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691a      	ldr	r2, [r3, #16]
 8003d10:	4b67      	ldr	r3, [pc, #412]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d12:	430a      	orrs	r2, r1
 8003d14:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003d16:	4b66      	ldr	r3, [pc, #408]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	0adb      	lsrs	r3, r3, #11
 8003d1c:	2207      	movs	r2, #7
 8003d1e:	4013      	ands	r3, r2
 8003d20:	4a68      	ldr	r2, [pc, #416]	; (8003ec4 <HAL_RCC_OscConfig+0x340>)
 8003d22:	40da      	lsrs	r2, r3
 8003d24:	4b68      	ldr	r3, [pc, #416]	; (8003ec8 <HAL_RCC_OscConfig+0x344>)
 8003d26:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d28:	4b68      	ldr	r3, [pc, #416]	; (8003ecc <HAL_RCC_OscConfig+0x348>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	f7fd fd39 	bl	80017a4 <HAL_InitTick>
 8003d32:	1e03      	subs	r3, r0, #0
 8003d34:	d051      	beq.n	8003dda <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e221      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d030      	beq.n	8003da4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d42:	4b5b      	ldr	r3, [pc, #364]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a5e      	ldr	r2, [pc, #376]	; (8003ec0 <HAL_RCC_OscConfig+0x33c>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	0019      	movs	r1, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691a      	ldr	r2, [r3, #16]
 8003d50:	4b57      	ldr	r3, [pc, #348]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d52:	430a      	orrs	r2, r1
 8003d54:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003d56:	4b56      	ldr	r3, [pc, #344]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	4b55      	ldr	r3, [pc, #340]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d5c:	2180      	movs	r1, #128	; 0x80
 8003d5e:	0049      	lsls	r1, r1, #1
 8003d60:	430a      	orrs	r2, r1
 8003d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d64:	f7fe fd40 	bl	80027e8 <HAL_GetTick>
 8003d68:	0003      	movs	r3, r0
 8003d6a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6e:	f7fe fd3b 	bl	80027e8 <HAL_GetTick>
 8003d72:	0002      	movs	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e1fe      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d80:	4b4b      	ldr	r3, [pc, #300]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	2380      	movs	r3, #128	; 0x80
 8003d86:	00db      	lsls	r3, r3, #3
 8003d88:	4013      	ands	r3, r2
 8003d8a:	d0f0      	beq.n	8003d6e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d8c:	4b48      	ldr	r3, [pc, #288]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	4a4a      	ldr	r2, [pc, #296]	; (8003ebc <HAL_RCC_OscConfig+0x338>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	0019      	movs	r1, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	021a      	lsls	r2, r3, #8
 8003d9c:	4b44      	ldr	r3, [pc, #272]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	605a      	str	r2, [r3, #4]
 8003da2:	e01b      	b.n	8003ddc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003da4:	4b42      	ldr	r3, [pc, #264]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	4b41      	ldr	r3, [pc, #260]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003daa:	4949      	ldr	r1, [pc, #292]	; (8003ed0 <HAL_RCC_OscConfig+0x34c>)
 8003dac:	400a      	ands	r2, r1
 8003dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db0:	f7fe fd1a 	bl	80027e8 <HAL_GetTick>
 8003db4:	0003      	movs	r3, r0
 8003db6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dba:	f7fe fd15 	bl	80027e8 <HAL_GetTick>
 8003dbe:	0002      	movs	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e1d8      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dcc:	4b38      	ldr	r3, [pc, #224]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	2380      	movs	r3, #128	; 0x80
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	d1f0      	bne.n	8003dba <HAL_RCC_OscConfig+0x236>
 8003dd8:	e000      	b.n	8003ddc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dda:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2208      	movs	r2, #8
 8003de2:	4013      	ands	r3, r2
 8003de4:	d047      	beq.n	8003e76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003de6:	4b32      	ldr	r3, [pc, #200]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	2238      	movs	r2, #56	; 0x38
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b18      	cmp	r3, #24
 8003df0:	d10a      	bne.n	8003e08 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003df2:	4b2f      	ldr	r3, [pc, #188]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003df6:	2202      	movs	r2, #2
 8003df8:	4013      	ands	r3, r2
 8003dfa:	d03c      	beq.n	8003e76 <HAL_RCC_OscConfig+0x2f2>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d138      	bne.n	8003e76 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e1ba      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d019      	beq.n	8003e44 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003e10:	4b27      	ldr	r3, [pc, #156]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e12:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e14:	4b26      	ldr	r3, [pc, #152]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e16:	2101      	movs	r1, #1
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fe fce4 	bl	80027e8 <HAL_GetTick>
 8003e20:	0003      	movs	r3, r0
 8003e22:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e24:	e008      	b.n	8003e38 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e26:	f7fe fcdf 	bl	80027e8 <HAL_GetTick>
 8003e2a:	0002      	movs	r2, r0
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e1a2      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e38:	4b1d      	ldr	r3, [pc, #116]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	4013      	ands	r3, r2
 8003e40:	d0f1      	beq.n	8003e26 <HAL_RCC_OscConfig+0x2a2>
 8003e42:	e018      	b.n	8003e76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003e44:	4b1a      	ldr	r3, [pc, #104]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e46:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e48:	4b19      	ldr	r3, [pc, #100]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	438a      	bics	r2, r1
 8003e4e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e50:	f7fe fcca 	bl	80027e8 <HAL_GetTick>
 8003e54:	0003      	movs	r3, r0
 8003e56:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e5a:	f7fe fcc5 	bl	80027e8 <HAL_GetTick>
 8003e5e:	0002      	movs	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e188      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e6c:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e70:	2202      	movs	r2, #2
 8003e72:	4013      	ands	r3, r2
 8003e74:	d1f1      	bne.n	8003e5a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2204      	movs	r2, #4
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d100      	bne.n	8003e82 <HAL_RCC_OscConfig+0x2fe>
 8003e80:	e0c6      	b.n	8004010 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e82:	231f      	movs	r3, #31
 8003e84:	18fb      	adds	r3, r7, r3
 8003e86:	2200      	movs	r2, #0
 8003e88:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003e8a:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	2238      	movs	r2, #56	; 0x38
 8003e90:	4013      	ands	r3, r2
 8003e92:	2b20      	cmp	r3, #32
 8003e94:	d11e      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003e96:	4b06      	ldr	r3, [pc, #24]	; (8003eb0 <HAL_RCC_OscConfig+0x32c>)
 8003e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d100      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x31e>
 8003ea0:	e0b6      	b.n	8004010 <HAL_RCC_OscConfig+0x48c>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d000      	beq.n	8003eac <HAL_RCC_OscConfig+0x328>
 8003eaa:	e0b1      	b.n	8004010 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e166      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	fffeffff 	.word	0xfffeffff
 8003eb8:	fffbffff 	.word	0xfffbffff
 8003ebc:	ffff80ff 	.word	0xffff80ff
 8003ec0:	ffffc7ff 	.word	0xffffc7ff
 8003ec4:	00f42400 	.word	0x00f42400
 8003ec8:	20000000 	.word	0x20000000
 8003ecc:	20000004 	.word	0x20000004
 8003ed0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ed4:	4bac      	ldr	r3, [pc, #688]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003ed6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ed8:	2380      	movs	r3, #128	; 0x80
 8003eda:	055b      	lsls	r3, r3, #21
 8003edc:	4013      	ands	r3, r2
 8003ede:	d101      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x360>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e000      	b.n	8003ee6 <HAL_RCC_OscConfig+0x362>
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d011      	beq.n	8003f0e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003eea:	4ba7      	ldr	r3, [pc, #668]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003eec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003eee:	4ba6      	ldr	r3, [pc, #664]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003ef0:	2180      	movs	r1, #128	; 0x80
 8003ef2:	0549      	lsls	r1, r1, #21
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ef8:	4ba3      	ldr	r3, [pc, #652]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003efa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003efc:	2380      	movs	r3, #128	; 0x80
 8003efe:	055b      	lsls	r3, r3, #21
 8003f00:	4013      	ands	r3, r2
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003f06:	231f      	movs	r3, #31
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f0e:	4b9f      	ldr	r3, [pc, #636]	; (800418c <HAL_RCC_OscConfig+0x608>)
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	2380      	movs	r3, #128	; 0x80
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	4013      	ands	r3, r2
 8003f18:	d11a      	bne.n	8003f50 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f1a:	4b9c      	ldr	r3, [pc, #624]	; (800418c <HAL_RCC_OscConfig+0x608>)
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4b9b      	ldr	r3, [pc, #620]	; (800418c <HAL_RCC_OscConfig+0x608>)
 8003f20:	2180      	movs	r1, #128	; 0x80
 8003f22:	0049      	lsls	r1, r1, #1
 8003f24:	430a      	orrs	r2, r1
 8003f26:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003f28:	f7fe fc5e 	bl	80027e8 <HAL_GetTick>
 8003f2c:	0003      	movs	r3, r0
 8003f2e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f30:	e008      	b.n	8003f44 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f32:	f7fe fc59 	bl	80027e8 <HAL_GetTick>
 8003f36:	0002      	movs	r2, r0
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d901      	bls.n	8003f44 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e11c      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f44:	4b91      	ldr	r3, [pc, #580]	; (800418c <HAL_RCC_OscConfig+0x608>)
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	2380      	movs	r3, #128	; 0x80
 8003f4a:	005b      	lsls	r3, r3, #1
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	d0f0      	beq.n	8003f32 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d106      	bne.n	8003f66 <HAL_RCC_OscConfig+0x3e2>
 8003f58:	4b8b      	ldr	r3, [pc, #556]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f5c:	4b8a      	ldr	r3, [pc, #552]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f5e:	2101      	movs	r1, #1
 8003f60:	430a      	orrs	r2, r1
 8003f62:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f64:	e01c      	b.n	8003fa0 <HAL_RCC_OscConfig+0x41c>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	2b05      	cmp	r3, #5
 8003f6c:	d10c      	bne.n	8003f88 <HAL_RCC_OscConfig+0x404>
 8003f6e:	4b86      	ldr	r3, [pc, #536]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f70:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f72:	4b85      	ldr	r3, [pc, #532]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f74:	2104      	movs	r1, #4
 8003f76:	430a      	orrs	r2, r1
 8003f78:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f7a:	4b83      	ldr	r3, [pc, #524]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f7e:	4b82      	ldr	r3, [pc, #520]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f80:	2101      	movs	r1, #1
 8003f82:	430a      	orrs	r2, r1
 8003f84:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f86:	e00b      	b.n	8003fa0 <HAL_RCC_OscConfig+0x41c>
 8003f88:	4b7f      	ldr	r3, [pc, #508]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f8a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f8c:	4b7e      	ldr	r3, [pc, #504]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f8e:	2101      	movs	r1, #1
 8003f90:	438a      	bics	r2, r1
 8003f92:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f94:	4b7c      	ldr	r3, [pc, #496]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f98:	4b7b      	ldr	r3, [pc, #492]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003f9a:	2104      	movs	r1, #4
 8003f9c:	438a      	bics	r2, r1
 8003f9e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d014      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa8:	f7fe fc1e 	bl	80027e8 <HAL_GetTick>
 8003fac:	0003      	movs	r3, r0
 8003fae:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fb0:	e009      	b.n	8003fc6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb2:	f7fe fc19 	bl	80027e8 <HAL_GetTick>
 8003fb6:	0002      	movs	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	4a74      	ldr	r2, [pc, #464]	; (8004190 <HAL_RCC_OscConfig+0x60c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e0db      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fc6:	4b70      	ldr	r3, [pc, #448]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fca:	2202      	movs	r2, #2
 8003fcc:	4013      	ands	r3, r2
 8003fce:	d0f0      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x42e>
 8003fd0:	e013      	b.n	8003ffa <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd2:	f7fe fc09 	bl	80027e8 <HAL_GetTick>
 8003fd6:	0003      	movs	r3, r0
 8003fd8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fda:	e009      	b.n	8003ff0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fdc:	f7fe fc04 	bl	80027e8 <HAL_GetTick>
 8003fe0:	0002      	movs	r2, r0
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	4a6a      	ldr	r2, [pc, #424]	; (8004190 <HAL_RCC_OscConfig+0x60c>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d901      	bls.n	8003ff0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e0c6      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ff0:	4b65      	ldr	r3, [pc, #404]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8003ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ff4:	2202      	movs	r2, #2
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	d1f0      	bne.n	8003fdc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003ffa:	231f      	movs	r3, #31
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d105      	bne.n	8004010 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004004:	4b60      	ldr	r3, [pc, #384]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004006:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004008:	4b5f      	ldr	r3, [pc, #380]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 800400a:	4962      	ldr	r1, [pc, #392]	; (8004194 <HAL_RCC_OscConfig+0x610>)
 800400c:	400a      	ands	r2, r1
 800400e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d100      	bne.n	800401a <HAL_RCC_OscConfig+0x496>
 8004018:	e0b0      	b.n	800417c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800401a:	4b5b      	ldr	r3, [pc, #364]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	2238      	movs	r2, #56	; 0x38
 8004020:	4013      	ands	r3, r2
 8004022:	2b10      	cmp	r3, #16
 8004024:	d100      	bne.n	8004028 <HAL_RCC_OscConfig+0x4a4>
 8004026:	e078      	b.n	800411a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	69db      	ldr	r3, [r3, #28]
 800402c:	2b02      	cmp	r3, #2
 800402e:	d153      	bne.n	80040d8 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004030:	4b55      	ldr	r3, [pc, #340]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b54      	ldr	r3, [pc, #336]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004036:	4958      	ldr	r1, [pc, #352]	; (8004198 <HAL_RCC_OscConfig+0x614>)
 8004038:	400a      	ands	r2, r1
 800403a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403c:	f7fe fbd4 	bl	80027e8 <HAL_GetTick>
 8004040:	0003      	movs	r3, r0
 8004042:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004046:	f7fe fbcf 	bl	80027e8 <HAL_GetTick>
 800404a:	0002      	movs	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e092      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004058:	4b4b      	ldr	r3, [pc, #300]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	2380      	movs	r3, #128	; 0x80
 800405e:	049b      	lsls	r3, r3, #18
 8004060:	4013      	ands	r3, r2
 8004062:	d1f0      	bne.n	8004046 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004064:	4b48      	ldr	r3, [pc, #288]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	4a4c      	ldr	r2, [pc, #304]	; (800419c <HAL_RCC_OscConfig+0x618>)
 800406a:	4013      	ands	r3, r2
 800406c:	0019      	movs	r1, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1a      	ldr	r2, [r3, #32]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004076:	431a      	orrs	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407c:	021b      	lsls	r3, r3, #8
 800407e:	431a      	orrs	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004084:	431a      	orrs	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408a:	431a      	orrs	r2, r3
 800408c:	4b3e      	ldr	r3, [pc, #248]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 800408e:	430a      	orrs	r2, r1
 8004090:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004092:	4b3d      	ldr	r3, [pc, #244]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	4b3c      	ldr	r3, [pc, #240]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004098:	2180      	movs	r1, #128	; 0x80
 800409a:	0449      	lsls	r1, r1, #17
 800409c:	430a      	orrs	r2, r1
 800409e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80040a0:	4b39      	ldr	r3, [pc, #228]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	4b38      	ldr	r3, [pc, #224]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 80040a6:	2180      	movs	r1, #128	; 0x80
 80040a8:	0549      	lsls	r1, r1, #21
 80040aa:	430a      	orrs	r2, r1
 80040ac:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ae:	f7fe fb9b 	bl	80027e8 <HAL_GetTick>
 80040b2:	0003      	movs	r3, r0
 80040b4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b8:	f7fe fb96 	bl	80027e8 <HAL_GetTick>
 80040bc:	0002      	movs	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e059      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ca:	4b2f      	ldr	r3, [pc, #188]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	2380      	movs	r3, #128	; 0x80
 80040d0:	049b      	lsls	r3, r3, #18
 80040d2:	4013      	ands	r3, r2
 80040d4:	d0f0      	beq.n	80040b8 <HAL_RCC_OscConfig+0x534>
 80040d6:	e051      	b.n	800417c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040d8:	4b2b      	ldr	r3, [pc, #172]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	4b2a      	ldr	r3, [pc, #168]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 80040de:	492e      	ldr	r1, [pc, #184]	; (8004198 <HAL_RCC_OscConfig+0x614>)
 80040e0:	400a      	ands	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e4:	f7fe fb80 	bl	80027e8 <HAL_GetTick>
 80040e8:	0003      	movs	r3, r0
 80040ea:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ee:	f7fe fb7b 	bl	80027e8 <HAL_GetTick>
 80040f2:	0002      	movs	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e03e      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004100:	4b21      	ldr	r3, [pc, #132]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	2380      	movs	r3, #128	; 0x80
 8004106:	049b      	lsls	r3, r3, #18
 8004108:	4013      	ands	r3, r2
 800410a:	d1f0      	bne.n	80040ee <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800410c:	4b1e      	ldr	r3, [pc, #120]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 800410e:	68da      	ldr	r2, [r3, #12]
 8004110:	4b1d      	ldr	r3, [pc, #116]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004112:	4923      	ldr	r1, [pc, #140]	; (80041a0 <HAL_RCC_OscConfig+0x61c>)
 8004114:	400a      	ands	r2, r1
 8004116:	60da      	str	r2, [r3, #12]
 8004118:	e030      	b.n	800417c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e02b      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004126:	4b18      	ldr	r3, [pc, #96]	; (8004188 <HAL_RCC_OscConfig+0x604>)
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	2203      	movs	r2, #3
 8004130:	401a      	ands	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	429a      	cmp	r2, r3
 8004138:	d11e      	bne.n	8004178 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2270      	movs	r2, #112	; 0x70
 800413e:	401a      	ands	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004144:	429a      	cmp	r2, r3
 8004146:	d117      	bne.n	8004178 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	23fe      	movs	r3, #254	; 0xfe
 800414c:	01db      	lsls	r3, r3, #7
 800414e:	401a      	ands	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004154:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004156:	429a      	cmp	r2, r3
 8004158:	d10e      	bne.n	8004178 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	23f8      	movs	r3, #248	; 0xf8
 800415e:	039b      	lsls	r3, r3, #14
 8004160:	401a      	ands	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004166:	429a      	cmp	r2, r3
 8004168:	d106      	bne.n	8004178 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	0f5b      	lsrs	r3, r3, #29
 800416e:	075a      	lsls	r2, r3, #29
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004174:	429a      	cmp	r2, r3
 8004176:	d001      	beq.n	800417c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e000      	b.n	800417e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	0018      	movs	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	b008      	add	sp, #32
 8004184:	bd80      	pop	{r7, pc}
 8004186:	46c0      	nop			; (mov r8, r8)
 8004188:	40021000 	.word	0x40021000
 800418c:	40007000 	.word	0x40007000
 8004190:	00001388 	.word	0x00001388
 8004194:	efffffff 	.word	0xefffffff
 8004198:	feffffff 	.word	0xfeffffff
 800419c:	1fc1808c 	.word	0x1fc1808c
 80041a0:	effefffc 	.word	0xeffefffc

080041a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e0e9      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041b8:	4b76      	ldr	r3, [pc, #472]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2207      	movs	r2, #7
 80041be:	4013      	ands	r3, r2
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d91e      	bls.n	8004204 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c6:	4b73      	ldr	r3, [pc, #460]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2207      	movs	r2, #7
 80041cc:	4393      	bics	r3, r2
 80041ce:	0019      	movs	r1, r3
 80041d0:	4b70      	ldr	r3, [pc, #448]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	430a      	orrs	r2, r1
 80041d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80041d8:	f7fe fb06 	bl	80027e8 <HAL_GetTick>
 80041dc:	0003      	movs	r3, r0
 80041de:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041e0:	e009      	b.n	80041f6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e2:	f7fe fb01 	bl	80027e8 <HAL_GetTick>
 80041e6:	0002      	movs	r2, r0
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	4a6a      	ldr	r2, [pc, #424]	; (8004398 <HAL_RCC_ClockConfig+0x1f4>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e0ca      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041f6:	4b67      	ldr	r3, [pc, #412]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2207      	movs	r2, #7
 80041fc:	4013      	ands	r3, r2
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	429a      	cmp	r2, r3
 8004202:	d1ee      	bne.n	80041e2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2202      	movs	r2, #2
 800420a:	4013      	ands	r3, r2
 800420c:	d015      	beq.n	800423a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2204      	movs	r2, #4
 8004214:	4013      	ands	r3, r2
 8004216:	d006      	beq.n	8004226 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004218:	4b60      	ldr	r3, [pc, #384]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	4b5f      	ldr	r3, [pc, #380]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 800421e:	21e0      	movs	r1, #224	; 0xe0
 8004220:	01c9      	lsls	r1, r1, #7
 8004222:	430a      	orrs	r2, r1
 8004224:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004226:	4b5d      	ldr	r3, [pc, #372]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	4a5d      	ldr	r2, [pc, #372]	; (80043a0 <HAL_RCC_ClockConfig+0x1fc>)
 800422c:	4013      	ands	r3, r2
 800422e:	0019      	movs	r1, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689a      	ldr	r2, [r3, #8]
 8004234:	4b59      	ldr	r3, [pc, #356]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 8004236:	430a      	orrs	r2, r1
 8004238:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2201      	movs	r2, #1
 8004240:	4013      	ands	r3, r2
 8004242:	d057      	beq.n	80042f4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d107      	bne.n	800425c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800424c:	4b53      	ldr	r3, [pc, #332]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	2380      	movs	r3, #128	; 0x80
 8004252:	029b      	lsls	r3, r3, #10
 8004254:	4013      	ands	r3, r2
 8004256:	d12b      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e097      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b02      	cmp	r3, #2
 8004262:	d107      	bne.n	8004274 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004264:	4b4d      	ldr	r3, [pc, #308]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	2380      	movs	r3, #128	; 0x80
 800426a:	049b      	lsls	r3, r3, #18
 800426c:	4013      	ands	r3, r2
 800426e:	d11f      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e08b      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d107      	bne.n	800428c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800427c:	4b47      	ldr	r3, [pc, #284]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	2380      	movs	r3, #128	; 0x80
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	4013      	ands	r3, r2
 8004286:	d113      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e07f      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	2b03      	cmp	r3, #3
 8004292:	d106      	bne.n	80042a2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004294:	4b41      	ldr	r3, [pc, #260]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 8004296:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004298:	2202      	movs	r2, #2
 800429a:	4013      	ands	r3, r2
 800429c:	d108      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e074      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042a2:	4b3e      	ldr	r3, [pc, #248]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 80042a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a6:	2202      	movs	r2, #2
 80042a8:	4013      	ands	r3, r2
 80042aa:	d101      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e06d      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042b0:	4b3a      	ldr	r3, [pc, #232]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2207      	movs	r2, #7
 80042b6:	4393      	bics	r3, r2
 80042b8:	0019      	movs	r1, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	4b37      	ldr	r3, [pc, #220]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 80042c0:	430a      	orrs	r2, r1
 80042c2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042c4:	f7fe fa90 	bl	80027e8 <HAL_GetTick>
 80042c8:	0003      	movs	r3, r0
 80042ca:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042cc:	e009      	b.n	80042e2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ce:	f7fe fa8b 	bl	80027e8 <HAL_GetTick>
 80042d2:	0002      	movs	r2, r0
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	4a2f      	ldr	r2, [pc, #188]	; (8004398 <HAL_RCC_ClockConfig+0x1f4>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e054      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e2:	4b2e      	ldr	r3, [pc, #184]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2238      	movs	r2, #56	; 0x38
 80042e8:	401a      	ands	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d1ec      	bne.n	80042ce <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042f4:	4b27      	ldr	r3, [pc, #156]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2207      	movs	r2, #7
 80042fa:	4013      	ands	r3, r2
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d21e      	bcs.n	8004340 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004302:	4b24      	ldr	r3, [pc, #144]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2207      	movs	r2, #7
 8004308:	4393      	bics	r3, r2
 800430a:	0019      	movs	r1, r3
 800430c:	4b21      	ldr	r3, [pc, #132]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004314:	f7fe fa68 	bl	80027e8 <HAL_GetTick>
 8004318:	0003      	movs	r3, r0
 800431a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800431c:	e009      	b.n	8004332 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800431e:	f7fe fa63 	bl	80027e8 <HAL_GetTick>
 8004322:	0002      	movs	r2, r0
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	4a1b      	ldr	r2, [pc, #108]	; (8004398 <HAL_RCC_ClockConfig+0x1f4>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e02c      	b.n	800438c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004332:	4b18      	ldr	r3, [pc, #96]	; (8004394 <HAL_RCC_ClockConfig+0x1f0>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2207      	movs	r2, #7
 8004338:	4013      	ands	r3, r2
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	429a      	cmp	r2, r3
 800433e:	d1ee      	bne.n	800431e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2204      	movs	r2, #4
 8004346:	4013      	ands	r3, r2
 8004348:	d009      	beq.n	800435e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800434a:	4b14      	ldr	r3, [pc, #80]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	4a15      	ldr	r2, [pc, #84]	; (80043a4 <HAL_RCC_ClockConfig+0x200>)
 8004350:	4013      	ands	r3, r2
 8004352:	0019      	movs	r1, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	4b10      	ldr	r3, [pc, #64]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 800435a:	430a      	orrs	r2, r1
 800435c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800435e:	f000 f829 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 8004362:	0001      	movs	r1, r0
 8004364:	4b0d      	ldr	r3, [pc, #52]	; (800439c <HAL_RCC_ClockConfig+0x1f8>)
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	0a1b      	lsrs	r3, r3, #8
 800436a:	220f      	movs	r2, #15
 800436c:	401a      	ands	r2, r3
 800436e:	4b0e      	ldr	r3, [pc, #56]	; (80043a8 <HAL_RCC_ClockConfig+0x204>)
 8004370:	0092      	lsls	r2, r2, #2
 8004372:	58d3      	ldr	r3, [r2, r3]
 8004374:	221f      	movs	r2, #31
 8004376:	4013      	ands	r3, r2
 8004378:	000a      	movs	r2, r1
 800437a:	40da      	lsrs	r2, r3
 800437c:	4b0b      	ldr	r3, [pc, #44]	; (80043ac <HAL_RCC_ClockConfig+0x208>)
 800437e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004380:	4b0b      	ldr	r3, [pc, #44]	; (80043b0 <HAL_RCC_ClockConfig+0x20c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	0018      	movs	r0, r3
 8004386:	f7fd fa0d 	bl	80017a4 <HAL_InitTick>
 800438a:	0003      	movs	r3, r0
}
 800438c:	0018      	movs	r0, r3
 800438e:	46bd      	mov	sp, r7
 8004390:	b004      	add	sp, #16
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40022000 	.word	0x40022000
 8004398:	00001388 	.word	0x00001388
 800439c:	40021000 	.word	0x40021000
 80043a0:	fffff0ff 	.word	0xfffff0ff
 80043a4:	ffff8fff 	.word	0xffff8fff
 80043a8:	0800b910 	.word	0x0800b910
 80043ac:	20000000 	.word	0x20000000
 80043b0:	20000004 	.word	0x20000004

080043b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043ba:	4b3c      	ldr	r3, [pc, #240]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	2238      	movs	r2, #56	; 0x38
 80043c0:	4013      	ands	r3, r2
 80043c2:	d10f      	bne.n	80043e4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80043c4:	4b39      	ldr	r3, [pc, #228]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	0adb      	lsrs	r3, r3, #11
 80043ca:	2207      	movs	r2, #7
 80043cc:	4013      	ands	r3, r2
 80043ce:	2201      	movs	r2, #1
 80043d0:	409a      	lsls	r2, r3
 80043d2:	0013      	movs	r3, r2
 80043d4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80043d6:	6839      	ldr	r1, [r7, #0]
 80043d8:	4835      	ldr	r0, [pc, #212]	; (80044b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80043da:	f7fb fe9f 	bl	800011c <__udivsi3>
 80043de:	0003      	movs	r3, r0
 80043e0:	613b      	str	r3, [r7, #16]
 80043e2:	e05d      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043e4:	4b31      	ldr	r3, [pc, #196]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	2238      	movs	r2, #56	; 0x38
 80043ea:	4013      	ands	r3, r2
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	d102      	bne.n	80043f6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043f0:	4b2f      	ldr	r3, [pc, #188]	; (80044b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80043f2:	613b      	str	r3, [r7, #16]
 80043f4:	e054      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043f6:	4b2d      	ldr	r3, [pc, #180]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	2238      	movs	r2, #56	; 0x38
 80043fc:	4013      	ands	r3, r2
 80043fe:	2b10      	cmp	r3, #16
 8004400:	d138      	bne.n	8004474 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004402:	4b2a      	ldr	r3, [pc, #168]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	2203      	movs	r2, #3
 8004408:	4013      	ands	r3, r2
 800440a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800440c:	4b27      	ldr	r3, [pc, #156]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	091b      	lsrs	r3, r3, #4
 8004412:	2207      	movs	r2, #7
 8004414:	4013      	ands	r3, r2
 8004416:	3301      	adds	r3, #1
 8004418:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2b03      	cmp	r3, #3
 800441e:	d10d      	bne.n	800443c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004420:	68b9      	ldr	r1, [r7, #8]
 8004422:	4823      	ldr	r0, [pc, #140]	; (80044b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004424:	f7fb fe7a 	bl	800011c <__udivsi3>
 8004428:	0003      	movs	r3, r0
 800442a:	0019      	movs	r1, r3
 800442c:	4b1f      	ldr	r3, [pc, #124]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	0a1b      	lsrs	r3, r3, #8
 8004432:	227f      	movs	r2, #127	; 0x7f
 8004434:	4013      	ands	r3, r2
 8004436:	434b      	muls	r3, r1
 8004438:	617b      	str	r3, [r7, #20]
        break;
 800443a:	e00d      	b.n	8004458 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	481c      	ldr	r0, [pc, #112]	; (80044b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004440:	f7fb fe6c 	bl	800011c <__udivsi3>
 8004444:	0003      	movs	r3, r0
 8004446:	0019      	movs	r1, r3
 8004448:	4b18      	ldr	r3, [pc, #96]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	0a1b      	lsrs	r3, r3, #8
 800444e:	227f      	movs	r2, #127	; 0x7f
 8004450:	4013      	ands	r3, r2
 8004452:	434b      	muls	r3, r1
 8004454:	617b      	str	r3, [r7, #20]
        break;
 8004456:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004458:	4b14      	ldr	r3, [pc, #80]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	0f5b      	lsrs	r3, r3, #29
 800445e:	2207      	movs	r2, #7
 8004460:	4013      	ands	r3, r2
 8004462:	3301      	adds	r3, #1
 8004464:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	6978      	ldr	r0, [r7, #20]
 800446a:	f7fb fe57 	bl	800011c <__udivsi3>
 800446e:	0003      	movs	r3, r0
 8004470:	613b      	str	r3, [r7, #16]
 8004472:	e015      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004474:	4b0d      	ldr	r3, [pc, #52]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	2238      	movs	r2, #56	; 0x38
 800447a:	4013      	ands	r3, r2
 800447c:	2b20      	cmp	r3, #32
 800447e:	d103      	bne.n	8004488 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004480:	2380      	movs	r3, #128	; 0x80
 8004482:	021b      	lsls	r3, r3, #8
 8004484:	613b      	str	r3, [r7, #16]
 8004486:	e00b      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004488:	4b08      	ldr	r3, [pc, #32]	; (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	2238      	movs	r2, #56	; 0x38
 800448e:	4013      	ands	r3, r2
 8004490:	2b18      	cmp	r3, #24
 8004492:	d103      	bne.n	800449c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004494:	23fa      	movs	r3, #250	; 0xfa
 8004496:	01db      	lsls	r3, r3, #7
 8004498:	613b      	str	r3, [r7, #16]
 800449a:	e001      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800449c:	2300      	movs	r3, #0
 800449e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80044a0:	693b      	ldr	r3, [r7, #16]
}
 80044a2:	0018      	movs	r0, r3
 80044a4:	46bd      	mov	sp, r7
 80044a6:	b006      	add	sp, #24
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	46c0      	nop			; (mov r8, r8)
 80044ac:	40021000 	.word	0x40021000
 80044b0:	00f42400 	.word	0x00f42400

080044b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b8:	4b02      	ldr	r3, [pc, #8]	; (80044c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80044ba:	681b      	ldr	r3, [r3, #0]
}
 80044bc:	0018      	movs	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	20000000 	.word	0x20000000

080044c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c8:	b5b0      	push	{r4, r5, r7, lr}
 80044ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80044cc:	f7ff fff2 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044d0:	0004      	movs	r4, r0
 80044d2:	f7ff fb4b 	bl	8003b6c <LL_RCC_GetAPB1Prescaler>
 80044d6:	0003      	movs	r3, r0
 80044d8:	0b1a      	lsrs	r2, r3, #12
 80044da:	4b05      	ldr	r3, [pc, #20]	; (80044f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044dc:	0092      	lsls	r2, r2, #2
 80044de:	58d3      	ldr	r3, [r2, r3]
 80044e0:	221f      	movs	r2, #31
 80044e2:	4013      	ands	r3, r2
 80044e4:	40dc      	lsrs	r4, r3
 80044e6:	0023      	movs	r3, r4
}
 80044e8:	0018      	movs	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bdb0      	pop	{r4, r5, r7, pc}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	0800b950 	.word	0x0800b950

080044f4 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2207      	movs	r2, #7
 8004502:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004504:	4b0e      	ldr	r3, [pc, #56]	; (8004540 <HAL_RCC_GetClockConfig+0x4c>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	2207      	movs	r2, #7
 800450a:	401a      	ands	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <HAL_RCC_GetClockConfig+0x4c>)
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	23f0      	movs	r3, #240	; 0xf0
 8004516:	011b      	lsls	r3, r3, #4
 8004518:	401a      	ands	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800451e:	4b08      	ldr	r3, [pc, #32]	; (8004540 <HAL_RCC_GetClockConfig+0x4c>)
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	23e0      	movs	r3, #224	; 0xe0
 8004524:	01db      	lsls	r3, r3, #7
 8004526:	401a      	ands	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800452c:	4b05      	ldr	r3, [pc, #20]	; (8004544 <HAL_RCC_GetClockConfig+0x50>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2207      	movs	r2, #7
 8004532:	401a      	ands	r2, r3
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	601a      	str	r2, [r3, #0]
}
 8004538:	46c0      	nop			; (mov r8, r8)
 800453a:	46bd      	mov	sp, r7
 800453c:	b002      	add	sp, #8
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40021000 	.word	0x40021000
 8004544:	40022000 	.word	0x40022000

08004548 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004550:	2313      	movs	r3, #19
 8004552:	18fb      	adds	r3, r7, r3
 8004554:	2200      	movs	r2, #0
 8004556:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004558:	2312      	movs	r3, #18
 800455a:	18fb      	adds	r3, r7, r3
 800455c:	2200      	movs	r2, #0
 800455e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	2380      	movs	r3, #128	; 0x80
 8004566:	029b      	lsls	r3, r3, #10
 8004568:	4013      	ands	r3, r2
 800456a:	d100      	bne.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800456c:	e0a3      	b.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800456e:	2011      	movs	r0, #17
 8004570:	183b      	adds	r3, r7, r0
 8004572:	2200      	movs	r2, #0
 8004574:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004576:	4b86      	ldr	r3, [pc, #536]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004578:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800457a:	2380      	movs	r3, #128	; 0x80
 800457c:	055b      	lsls	r3, r3, #21
 800457e:	4013      	ands	r3, r2
 8004580:	d110      	bne.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004582:	4b83      	ldr	r3, [pc, #524]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004584:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004586:	4b82      	ldr	r3, [pc, #520]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004588:	2180      	movs	r1, #128	; 0x80
 800458a:	0549      	lsls	r1, r1, #21
 800458c:	430a      	orrs	r2, r1
 800458e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004590:	4b7f      	ldr	r3, [pc, #508]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004592:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004594:	2380      	movs	r3, #128	; 0x80
 8004596:	055b      	lsls	r3, r3, #21
 8004598:	4013      	ands	r3, r2
 800459a:	60bb      	str	r3, [r7, #8]
 800459c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800459e:	183b      	adds	r3, r7, r0
 80045a0:	2201      	movs	r2, #1
 80045a2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045a4:	4b7b      	ldr	r3, [pc, #492]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	4b7a      	ldr	r3, [pc, #488]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80045aa:	2180      	movs	r1, #128	; 0x80
 80045ac:	0049      	lsls	r1, r1, #1
 80045ae:	430a      	orrs	r2, r1
 80045b0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045b2:	f7fe f919 	bl	80027e8 <HAL_GetTick>
 80045b6:	0003      	movs	r3, r0
 80045b8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045ba:	e00b      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045bc:	f7fe f914 	bl	80027e8 <HAL_GetTick>
 80045c0:	0002      	movs	r2, r0
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d904      	bls.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80045ca:	2313      	movs	r3, #19
 80045cc:	18fb      	adds	r3, r7, r3
 80045ce:	2203      	movs	r2, #3
 80045d0:	701a      	strb	r2, [r3, #0]
        break;
 80045d2:	e005      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045d4:	4b6f      	ldr	r3, [pc, #444]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	2380      	movs	r3, #128	; 0x80
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	4013      	ands	r3, r2
 80045de:	d0ed      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80045e0:	2313      	movs	r3, #19
 80045e2:	18fb      	adds	r3, r7, r3
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d154      	bne.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045ea:	4b69      	ldr	r3, [pc, #420]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80045ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045ee:	23c0      	movs	r3, #192	; 0xc0
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	4013      	ands	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d019      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	429a      	cmp	r2, r3
 8004604:	d014      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004606:	4b62      	ldr	r3, [pc, #392]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800460a:	4a63      	ldr	r2, [pc, #396]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800460c:	4013      	ands	r3, r2
 800460e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004610:	4b5f      	ldr	r3, [pc, #380]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004612:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004614:	4b5e      	ldr	r3, [pc, #376]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004616:	2180      	movs	r1, #128	; 0x80
 8004618:	0249      	lsls	r1, r1, #9
 800461a:	430a      	orrs	r2, r1
 800461c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800461e:	4b5c      	ldr	r3, [pc, #368]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004620:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004622:	4b5b      	ldr	r3, [pc, #364]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004624:	495d      	ldr	r1, [pc, #372]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004626:	400a      	ands	r2, r1
 8004628:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800462a:	4b59      	ldr	r3, [pc, #356]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2201      	movs	r2, #1
 8004634:	4013      	ands	r3, r2
 8004636:	d016      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004638:	f7fe f8d6 	bl	80027e8 <HAL_GetTick>
 800463c:	0003      	movs	r3, r0
 800463e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004640:	e00c      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004642:	f7fe f8d1 	bl	80027e8 <HAL_GetTick>
 8004646:	0002      	movs	r2, r0
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	4a54      	ldr	r2, [pc, #336]	; (80047a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d904      	bls.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004652:	2313      	movs	r3, #19
 8004654:	18fb      	adds	r3, r7, r3
 8004656:	2203      	movs	r2, #3
 8004658:	701a      	strb	r2, [r3, #0]
            break;
 800465a:	e004      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800465c:	4b4c      	ldr	r3, [pc, #304]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800465e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004660:	2202      	movs	r2, #2
 8004662:	4013      	ands	r3, r2
 8004664:	d0ed      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004666:	2313      	movs	r3, #19
 8004668:	18fb      	adds	r3, r7, r3
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10a      	bne.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004670:	4b47      	ldr	r3, [pc, #284]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004674:	4a48      	ldr	r2, [pc, #288]	; (8004798 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004676:	4013      	ands	r3, r2
 8004678:	0019      	movs	r1, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	699a      	ldr	r2, [r3, #24]
 800467e:	4b44      	ldr	r3, [pc, #272]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004680:	430a      	orrs	r2, r1
 8004682:	65da      	str	r2, [r3, #92]	; 0x5c
 8004684:	e00c      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004686:	2312      	movs	r3, #18
 8004688:	18fb      	adds	r3, r7, r3
 800468a:	2213      	movs	r2, #19
 800468c:	18ba      	adds	r2, r7, r2
 800468e:	7812      	ldrb	r2, [r2, #0]
 8004690:	701a      	strb	r2, [r3, #0]
 8004692:	e005      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004694:	2312      	movs	r3, #18
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	2213      	movs	r2, #19
 800469a:	18ba      	adds	r2, r7, r2
 800469c:	7812      	ldrb	r2, [r2, #0]
 800469e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046a0:	2311      	movs	r3, #17
 80046a2:	18fb      	adds	r3, r7, r3
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d105      	bne.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046aa:	4b39      	ldr	r3, [pc, #228]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046ae:	4b38      	ldr	r3, [pc, #224]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046b0:	493c      	ldr	r1, [pc, #240]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80046b2:	400a      	ands	r2, r1
 80046b4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2201      	movs	r2, #1
 80046bc:	4013      	ands	r3, r2
 80046be:	d009      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046c0:	4b33      	ldr	r3, [pc, #204]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c4:	2203      	movs	r2, #3
 80046c6:	4393      	bics	r3, r2
 80046c8:	0019      	movs	r1, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	4b30      	ldr	r3, [pc, #192]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046d0:	430a      	orrs	r2, r1
 80046d2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2202      	movs	r2, #2
 80046da:	4013      	ands	r3, r2
 80046dc:	d009      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046de:	4b2c      	ldr	r3, [pc, #176]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e2:	220c      	movs	r2, #12
 80046e4:	4393      	bics	r3, r2
 80046e6:	0019      	movs	r1, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	4b28      	ldr	r3, [pc, #160]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046ee:	430a      	orrs	r2, r1
 80046f0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2220      	movs	r2, #32
 80046f8:	4013      	ands	r3, r2
 80046fa:	d009      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046fc:	4b24      	ldr	r3, [pc, #144]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80046fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004700:	4a29      	ldr	r2, [pc, #164]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004702:	4013      	ands	r3, r2
 8004704:	0019      	movs	r1, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	68da      	ldr	r2, [r3, #12]
 800470a:	4b21      	ldr	r3, [pc, #132]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800470c:	430a      	orrs	r2, r1
 800470e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	2380      	movs	r3, #128	; 0x80
 8004716:	01db      	lsls	r3, r3, #7
 8004718:	4013      	ands	r3, r2
 800471a:	d015      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800471c:	4b1c      	ldr	r3, [pc, #112]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800471e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	0899      	lsrs	r1, r3, #2
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	695a      	ldr	r2, [r3, #20]
 8004728:	4b19      	ldr	r3, [pc, #100]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800472a:	430a      	orrs	r2, r1
 800472c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	695a      	ldr	r2, [r3, #20]
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	05db      	lsls	r3, r3, #23
 8004736:	429a      	cmp	r2, r3
 8004738:	d106      	bne.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800473a:	4b15      	ldr	r3, [pc, #84]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	4b14      	ldr	r3, [pc, #80]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004740:	2180      	movs	r1, #128	; 0x80
 8004742:	0249      	lsls	r1, r1, #9
 8004744:	430a      	orrs	r2, r1
 8004746:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	4013      	ands	r3, r2
 8004752:	d016      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004754:	4b0e      	ldr	r3, [pc, #56]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004758:	4a14      	ldr	r2, [pc, #80]	; (80047ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800475a:	4013      	ands	r3, r2
 800475c:	0019      	movs	r1, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	691a      	ldr	r2, [r3, #16]
 8004762:	4b0b      	ldr	r3, [pc, #44]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004764:	430a      	orrs	r2, r1
 8004766:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691a      	ldr	r2, [r3, #16]
 800476c:	2380      	movs	r3, #128	; 0x80
 800476e:	01db      	lsls	r3, r3, #7
 8004770:	429a      	cmp	r2, r3
 8004772:	d106      	bne.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004774:	4b06      	ldr	r3, [pc, #24]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	4b05      	ldr	r3, [pc, #20]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800477a:	2180      	movs	r1, #128	; 0x80
 800477c:	0249      	lsls	r1, r1, #9
 800477e:	430a      	orrs	r2, r1
 8004780:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004782:	2312      	movs	r3, #18
 8004784:	18fb      	adds	r3, r7, r3
 8004786:	781b      	ldrb	r3, [r3, #0]
}
 8004788:	0018      	movs	r0, r3
 800478a:	46bd      	mov	sp, r7
 800478c:	b006      	add	sp, #24
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40021000 	.word	0x40021000
 8004794:	40007000 	.word	0x40007000
 8004798:	fffffcff 	.word	0xfffffcff
 800479c:	fffeffff 	.word	0xfffeffff
 80047a0:	00001388 	.word	0x00001388
 80047a4:	efffffff 	.word	0xefffffff
 80047a8:	ffffcfff 	.word	0xffffcfff
 80047ac:	ffff3fff 	.word	0xffff3fff

080047b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d101      	bne.n	80047c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e0a8      	b.n	8004914 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d109      	bne.n	80047de <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	2382      	movs	r3, #130	; 0x82
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d009      	beq.n	80047ea <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	61da      	str	r2, [r3, #28]
 80047dc:	e005      	b.n	80047ea <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	225d      	movs	r2, #93	; 0x5d
 80047f4:	5c9b      	ldrb	r3, [r3, r2]
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d107      	bne.n	800480c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	225c      	movs	r2, #92	; 0x5c
 8004800:	2100      	movs	r1, #0
 8004802:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	0018      	movs	r0, r3
 8004808:	f7fc ff50 	bl	80016ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	225d      	movs	r2, #93	; 0x5d
 8004810:	2102      	movs	r1, #2
 8004812:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2140      	movs	r1, #64	; 0x40
 8004820:	438a      	bics	r2, r1
 8004822:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	23e0      	movs	r3, #224	; 0xe0
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	429a      	cmp	r2, r3
 800482e:	d902      	bls.n	8004836 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004830:	2300      	movs	r3, #0
 8004832:	60fb      	str	r3, [r7, #12]
 8004834:	e002      	b.n	800483c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004836:	2380      	movs	r3, #128	; 0x80
 8004838:	015b      	lsls	r3, r3, #5
 800483a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	23f0      	movs	r3, #240	; 0xf0
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	429a      	cmp	r2, r3
 8004846:	d008      	beq.n	800485a <HAL_SPI_Init+0xaa>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	23e0      	movs	r3, #224	; 0xe0
 800484e:	00db      	lsls	r3, r3, #3
 8004850:	429a      	cmp	r2, r3
 8004852:	d002      	beq.n	800485a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	2382      	movs	r3, #130	; 0x82
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	401a      	ands	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6899      	ldr	r1, [r3, #8]
 8004868:	2384      	movs	r3, #132	; 0x84
 800486a:	021b      	lsls	r3, r3, #8
 800486c:	400b      	ands	r3, r1
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	2102      	movs	r1, #2
 8004876:	400b      	ands	r3, r1
 8004878:	431a      	orrs	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	2101      	movs	r1, #1
 8004880:	400b      	ands	r3, r1
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6999      	ldr	r1, [r3, #24]
 8004888:	2380      	movs	r3, #128	; 0x80
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	400b      	ands	r3, r1
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	2138      	movs	r1, #56	; 0x38
 8004896:	400b      	ands	r3, r1
 8004898:	431a      	orrs	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	2180      	movs	r1, #128	; 0x80
 80048a0:	400b      	ands	r3, r1
 80048a2:	431a      	orrs	r2, r3
 80048a4:	0011      	movs	r1, r2
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048aa:	2380      	movs	r3, #128	; 0x80
 80048ac:	019b      	lsls	r3, r3, #6
 80048ae:	401a      	ands	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	0c1b      	lsrs	r3, r3, #16
 80048be:	2204      	movs	r2, #4
 80048c0:	401a      	ands	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c6:	2110      	movs	r1, #16
 80048c8:	400b      	ands	r3, r1
 80048ca:	431a      	orrs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d0:	2108      	movs	r1, #8
 80048d2:	400b      	ands	r3, r1
 80048d4:	431a      	orrs	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68d9      	ldr	r1, [r3, #12]
 80048da:	23f0      	movs	r3, #240	; 0xf0
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	400b      	ands	r3, r1
 80048e0:	431a      	orrs	r2, r3
 80048e2:	0011      	movs	r1, r2
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	2380      	movs	r3, #128	; 0x80
 80048e8:	015b      	lsls	r3, r3, #5
 80048ea:	401a      	ands	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	69da      	ldr	r2, [r3, #28]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4907      	ldr	r1, [pc, #28]	; (800491c <HAL_SPI_Init+0x16c>)
 8004900:	400a      	ands	r2, r1
 8004902:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	225d      	movs	r2, #93	; 0x5d
 800490e:	2101      	movs	r1, #1
 8004910:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	0018      	movs	r0, r3
 8004916:	46bd      	mov	sp, r7
 8004918:	b004      	add	sp, #16
 800491a:	bd80      	pop	{r7, pc}
 800491c:	fffff7ff 	.word	0xfffff7ff

08004920 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e04a      	b.n	80049c8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	223d      	movs	r2, #61	; 0x3d
 8004936:	5c9b      	ldrb	r3, [r3, r2]
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d107      	bne.n	800494e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	223c      	movs	r2, #60	; 0x3c
 8004942:	2100      	movs	r1, #0
 8004944:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	0018      	movs	r0, r3
 800494a:	f7fd fc69 	bl	8002220 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	223d      	movs	r2, #61	; 0x3d
 8004952:	2102      	movs	r1, #2
 8004954:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	3304      	adds	r3, #4
 800495e:	0019      	movs	r1, r3
 8004960:	0010      	movs	r0, r2
 8004962:	f000 fe5f 	bl	8005624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2248      	movs	r2, #72	; 0x48
 800496a:	2101      	movs	r1, #1
 800496c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	223e      	movs	r2, #62	; 0x3e
 8004972:	2101      	movs	r1, #1
 8004974:	5499      	strb	r1, [r3, r2]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	223f      	movs	r2, #63	; 0x3f
 800497a:	2101      	movs	r1, #1
 800497c:	5499      	strb	r1, [r3, r2]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2240      	movs	r2, #64	; 0x40
 8004982:	2101      	movs	r1, #1
 8004984:	5499      	strb	r1, [r3, r2]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2241      	movs	r2, #65	; 0x41
 800498a:	2101      	movs	r1, #1
 800498c:	5499      	strb	r1, [r3, r2]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2242      	movs	r2, #66	; 0x42
 8004992:	2101      	movs	r1, #1
 8004994:	5499      	strb	r1, [r3, r2]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2243      	movs	r2, #67	; 0x43
 800499a:	2101      	movs	r1, #1
 800499c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2244      	movs	r2, #68	; 0x44
 80049a2:	2101      	movs	r1, #1
 80049a4:	5499      	strb	r1, [r3, r2]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2245      	movs	r2, #69	; 0x45
 80049aa:	2101      	movs	r1, #1
 80049ac:	5499      	strb	r1, [r3, r2]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2246      	movs	r2, #70	; 0x46
 80049b2:	2101      	movs	r1, #1
 80049b4:	5499      	strb	r1, [r3, r2]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2247      	movs	r2, #71	; 0x47
 80049ba:	2101      	movs	r1, #1
 80049bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	223d      	movs	r2, #61	; 0x3d
 80049c2:	2101      	movs	r1, #1
 80049c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	0018      	movs	r0, r3
 80049ca:	46bd      	mov	sp, r7
 80049cc:	b002      	add	sp, #8
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	223d      	movs	r2, #61	; 0x3d
 80049dc:	5c9b      	ldrb	r3, [r3, r2]
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d001      	beq.n	80049e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e034      	b.n	8004a52 <HAL_TIM_Base_Start+0x82>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	223d      	movs	r2, #61	; 0x3d
 80049ec:	2102      	movs	r1, #2
 80049ee:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a19      	ldr	r2, [pc, #100]	; (8004a5c <HAL_TIM_Base_Start+0x8c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d009      	beq.n	8004a0e <HAL_TIM_Base_Start+0x3e>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a18      	ldr	r2, [pc, #96]	; (8004a60 <HAL_TIM_Base_Start+0x90>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d004      	beq.n	8004a0e <HAL_TIM_Base_Start+0x3e>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a16      	ldr	r2, [pc, #88]	; (8004a64 <HAL_TIM_Base_Start+0x94>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d116      	bne.n	8004a3c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	4a14      	ldr	r2, [pc, #80]	; (8004a68 <HAL_TIM_Base_Start+0x98>)
 8004a16:	4013      	ands	r3, r2
 8004a18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2b06      	cmp	r3, #6
 8004a1e:	d016      	beq.n	8004a4e <HAL_TIM_Base_Start+0x7e>
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	2380      	movs	r3, #128	; 0x80
 8004a24:	025b      	lsls	r3, r3, #9
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d011      	beq.n	8004a4e <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2101      	movs	r1, #1
 8004a36:	430a      	orrs	r2, r1
 8004a38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a3a:	e008      	b.n	8004a4e <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2101      	movs	r1, #1
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	e000      	b.n	8004a50 <HAL_TIM_Base_Start+0x80>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a4e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	0018      	movs	r0, r3
 8004a54:	46bd      	mov	sp, r7
 8004a56:	b004      	add	sp, #16
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	46c0      	nop			; (mov r8, r8)
 8004a5c:	40012c00 	.word	0x40012c00
 8004a60:	40000400 	.word	0x40000400
 8004a64:	40014000 	.word	0x40014000
 8004a68:	00010007 	.word	0x00010007

08004a6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	223d      	movs	r2, #61	; 0x3d
 8004a78:	5c9b      	ldrb	r3, [r3, r2]
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d001      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e03c      	b.n	8004afe <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	223d      	movs	r2, #61	; 0x3d
 8004a88:	2102      	movs	r1, #2
 8004a8a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2101      	movs	r1, #1
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a19      	ldr	r2, [pc, #100]	; (8004b08 <HAL_TIM_Base_Start_IT+0x9c>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d009      	beq.n	8004aba <HAL_TIM_Base_Start_IT+0x4e>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a18      	ldr	r2, [pc, #96]	; (8004b0c <HAL_TIM_Base_Start_IT+0xa0>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d004      	beq.n	8004aba <HAL_TIM_Base_Start_IT+0x4e>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a16      	ldr	r2, [pc, #88]	; (8004b10 <HAL_TIM_Base_Start_IT+0xa4>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d116      	bne.n	8004ae8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	4a14      	ldr	r2, [pc, #80]	; (8004b14 <HAL_TIM_Base_Start_IT+0xa8>)
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2b06      	cmp	r3, #6
 8004aca:	d016      	beq.n	8004afa <HAL_TIM_Base_Start_IT+0x8e>
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	2380      	movs	r3, #128	; 0x80
 8004ad0:	025b      	lsls	r3, r3, #9
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d011      	beq.n	8004afa <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae6:	e008      	b.n	8004afa <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2101      	movs	r1, #1
 8004af4:	430a      	orrs	r2, r1
 8004af6:	601a      	str	r2, [r3, #0]
 8004af8:	e000      	b.n	8004afc <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afa:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	0018      	movs	r0, r3
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b004      	add	sp, #16
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	46c0      	nop			; (mov r8, r8)
 8004b08:	40012c00 	.word	0x40012c00
 8004b0c:	40000400 	.word	0x40000400
 8004b10:	40014000 	.word	0x40014000
 8004b14:	00010007 	.word	0x00010007

08004b18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e04a      	b.n	8004bc0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	223d      	movs	r2, #61	; 0x3d
 8004b2e:	5c9b      	ldrb	r3, [r3, r2]
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d107      	bne.n	8004b46 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	223c      	movs	r2, #60	; 0x3c
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	0018      	movs	r0, r3
 8004b42:	f7fd fbcd 	bl	80022e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	223d      	movs	r2, #61	; 0x3d
 8004b4a:	2102      	movs	r1, #2
 8004b4c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3304      	adds	r3, #4
 8004b56:	0019      	movs	r1, r3
 8004b58:	0010      	movs	r0, r2
 8004b5a:	f000 fd63 	bl	8005624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2248      	movs	r2, #72	; 0x48
 8004b62:	2101      	movs	r1, #1
 8004b64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	223e      	movs	r2, #62	; 0x3e
 8004b6a:	2101      	movs	r1, #1
 8004b6c:	5499      	strb	r1, [r3, r2]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	223f      	movs	r2, #63	; 0x3f
 8004b72:	2101      	movs	r1, #1
 8004b74:	5499      	strb	r1, [r3, r2]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2240      	movs	r2, #64	; 0x40
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	5499      	strb	r1, [r3, r2]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2241      	movs	r2, #65	; 0x41
 8004b82:	2101      	movs	r1, #1
 8004b84:	5499      	strb	r1, [r3, r2]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2242      	movs	r2, #66	; 0x42
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	5499      	strb	r1, [r3, r2]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2243      	movs	r2, #67	; 0x43
 8004b92:	2101      	movs	r1, #1
 8004b94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2244      	movs	r2, #68	; 0x44
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	5499      	strb	r1, [r3, r2]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2245      	movs	r2, #69	; 0x45
 8004ba2:	2101      	movs	r1, #1
 8004ba4:	5499      	strb	r1, [r3, r2]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2246      	movs	r2, #70	; 0x46
 8004baa:	2101      	movs	r1, #1
 8004bac:	5499      	strb	r1, [r3, r2]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2247      	movs	r2, #71	; 0x47
 8004bb2:	2101      	movs	r1, #1
 8004bb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	223d      	movs	r2, #61	; 0x3d
 8004bba:	2101      	movs	r1, #1
 8004bbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	b002      	add	sp, #8
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d108      	bne.n	8004bea <HAL_TIM_PWM_Start+0x22>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	223e      	movs	r2, #62	; 0x3e
 8004bdc:	5c9b      	ldrb	r3, [r3, r2]
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	3b01      	subs	r3, #1
 8004be2:	1e5a      	subs	r2, r3, #1
 8004be4:	4193      	sbcs	r3, r2
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	e037      	b.n	8004c5a <HAL_TIM_PWM_Start+0x92>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b04      	cmp	r3, #4
 8004bee:	d108      	bne.n	8004c02 <HAL_TIM_PWM_Start+0x3a>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	223f      	movs	r2, #63	; 0x3f
 8004bf4:	5c9b      	ldrb	r3, [r3, r2]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	1e5a      	subs	r2, r3, #1
 8004bfc:	4193      	sbcs	r3, r2
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	e02b      	b.n	8004c5a <HAL_TIM_PWM_Start+0x92>
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b08      	cmp	r3, #8
 8004c06:	d108      	bne.n	8004c1a <HAL_TIM_PWM_Start+0x52>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2240      	movs	r2, #64	; 0x40
 8004c0c:	5c9b      	ldrb	r3, [r3, r2]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	1e5a      	subs	r2, r3, #1
 8004c14:	4193      	sbcs	r3, r2
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	e01f      	b.n	8004c5a <HAL_TIM_PWM_Start+0x92>
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	2b0c      	cmp	r3, #12
 8004c1e:	d108      	bne.n	8004c32 <HAL_TIM_PWM_Start+0x6a>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2241      	movs	r2, #65	; 0x41
 8004c24:	5c9b      	ldrb	r3, [r3, r2]
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	1e5a      	subs	r2, r3, #1
 8004c2c:	4193      	sbcs	r3, r2
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	e013      	b.n	8004c5a <HAL_TIM_PWM_Start+0x92>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b10      	cmp	r3, #16
 8004c36:	d108      	bne.n	8004c4a <HAL_TIM_PWM_Start+0x82>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2242      	movs	r2, #66	; 0x42
 8004c3c:	5c9b      	ldrb	r3, [r3, r2]
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	3b01      	subs	r3, #1
 8004c42:	1e5a      	subs	r2, r3, #1
 8004c44:	4193      	sbcs	r3, r2
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	e007      	b.n	8004c5a <HAL_TIM_PWM_Start+0x92>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2243      	movs	r2, #67	; 0x43
 8004c4e:	5c9b      	ldrb	r3, [r3, r2]
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	1e5a      	subs	r2, r3, #1
 8004c56:	4193      	sbcs	r3, r2
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e085      	b.n	8004d6e <HAL_TIM_PWM_Start+0x1a6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d104      	bne.n	8004c72 <HAL_TIM_PWM_Start+0xaa>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	223e      	movs	r2, #62	; 0x3e
 8004c6c:	2102      	movs	r1, #2
 8004c6e:	5499      	strb	r1, [r3, r2]
 8004c70:	e023      	b.n	8004cba <HAL_TIM_PWM_Start+0xf2>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d104      	bne.n	8004c82 <HAL_TIM_PWM_Start+0xba>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	223f      	movs	r2, #63	; 0x3f
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	5499      	strb	r1, [r3, r2]
 8004c80:	e01b      	b.n	8004cba <HAL_TIM_PWM_Start+0xf2>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	2b08      	cmp	r3, #8
 8004c86:	d104      	bne.n	8004c92 <HAL_TIM_PWM_Start+0xca>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2240      	movs	r2, #64	; 0x40
 8004c8c:	2102      	movs	r1, #2
 8004c8e:	5499      	strb	r1, [r3, r2]
 8004c90:	e013      	b.n	8004cba <HAL_TIM_PWM_Start+0xf2>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b0c      	cmp	r3, #12
 8004c96:	d104      	bne.n	8004ca2 <HAL_TIM_PWM_Start+0xda>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2241      	movs	r2, #65	; 0x41
 8004c9c:	2102      	movs	r1, #2
 8004c9e:	5499      	strb	r1, [r3, r2]
 8004ca0:	e00b      	b.n	8004cba <HAL_TIM_PWM_Start+0xf2>
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	2b10      	cmp	r3, #16
 8004ca6:	d104      	bne.n	8004cb2 <HAL_TIM_PWM_Start+0xea>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2242      	movs	r2, #66	; 0x42
 8004cac:	2102      	movs	r1, #2
 8004cae:	5499      	strb	r1, [r3, r2]
 8004cb0:	e003      	b.n	8004cba <HAL_TIM_PWM_Start+0xf2>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2243      	movs	r2, #67	; 0x43
 8004cb6:	2102      	movs	r1, #2
 8004cb8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6839      	ldr	r1, [r7, #0]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	0018      	movs	r0, r3
 8004cc4:	f000 ffe8 	bl	8005c98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a2a      	ldr	r2, [pc, #168]	; (8004d78 <HAL_TIM_PWM_Start+0x1b0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d00e      	beq.n	8004cf0 <HAL_TIM_PWM_Start+0x128>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a29      	ldr	r2, [pc, #164]	; (8004d7c <HAL_TIM_PWM_Start+0x1b4>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d009      	beq.n	8004cf0 <HAL_TIM_PWM_Start+0x128>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a27      	ldr	r2, [pc, #156]	; (8004d80 <HAL_TIM_PWM_Start+0x1b8>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d004      	beq.n	8004cf0 <HAL_TIM_PWM_Start+0x128>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a26      	ldr	r2, [pc, #152]	; (8004d84 <HAL_TIM_PWM_Start+0x1bc>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d101      	bne.n	8004cf4 <HAL_TIM_PWM_Start+0x12c>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e000      	b.n	8004cf6 <HAL_TIM_PWM_Start+0x12e>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d008      	beq.n	8004d0c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2180      	movs	r1, #128	; 0x80
 8004d06:	0209      	lsls	r1, r1, #8
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a19      	ldr	r2, [pc, #100]	; (8004d78 <HAL_TIM_PWM_Start+0x1b0>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d009      	beq.n	8004d2a <HAL_TIM_PWM_Start+0x162>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a1b      	ldr	r2, [pc, #108]	; (8004d88 <HAL_TIM_PWM_Start+0x1c0>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d004      	beq.n	8004d2a <HAL_TIM_PWM_Start+0x162>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a15      	ldr	r2, [pc, #84]	; (8004d7c <HAL_TIM_PWM_Start+0x1b4>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d116      	bne.n	8004d58 <HAL_TIM_PWM_Start+0x190>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	4a16      	ldr	r2, [pc, #88]	; (8004d8c <HAL_TIM_PWM_Start+0x1c4>)
 8004d32:	4013      	ands	r3, r2
 8004d34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2b06      	cmp	r3, #6
 8004d3a:	d016      	beq.n	8004d6a <HAL_TIM_PWM_Start+0x1a2>
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	2380      	movs	r3, #128	; 0x80
 8004d40:	025b      	lsls	r3, r3, #9
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d011      	beq.n	8004d6a <HAL_TIM_PWM_Start+0x1a2>
    {
      __HAL_TIM_ENABLE(htim);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2101      	movs	r1, #1
 8004d52:	430a      	orrs	r2, r1
 8004d54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d56:	e008      	b.n	8004d6a <HAL_TIM_PWM_Start+0x1a2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2101      	movs	r1, #1
 8004d64:	430a      	orrs	r2, r1
 8004d66:	601a      	str	r2, [r3, #0]
 8004d68:	e000      	b.n	8004d6c <HAL_TIM_PWM_Start+0x1a4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d6a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	0018      	movs	r0, r3
 8004d70:	46bd      	mov	sp, r7
 8004d72:	b004      	add	sp, #16
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	46c0      	nop			; (mov r8, r8)
 8004d78:	40012c00 	.word	0x40012c00
 8004d7c:	40014000 	.word	0x40014000
 8004d80:	40014400 	.word	0x40014400
 8004d84:	40014800 	.word	0x40014800
 8004d88:	40000400 	.word	0x40000400
 8004d8c:	00010007 	.word	0x00010007

08004d90 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6839      	ldr	r1, [r7, #0]
 8004da0:	2200      	movs	r2, #0
 8004da2:	0018      	movs	r0, r3
 8004da4:	f000 ff78 	bl	8005c98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a37      	ldr	r2, [pc, #220]	; (8004e8c <HAL_TIM_PWM_Stop+0xfc>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00e      	beq.n	8004dd0 <HAL_TIM_PWM_Stop+0x40>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a36      	ldr	r2, [pc, #216]	; (8004e90 <HAL_TIM_PWM_Stop+0x100>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d009      	beq.n	8004dd0 <HAL_TIM_PWM_Stop+0x40>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a34      	ldr	r2, [pc, #208]	; (8004e94 <HAL_TIM_PWM_Stop+0x104>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d004      	beq.n	8004dd0 <HAL_TIM_PWM_Stop+0x40>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a33      	ldr	r2, [pc, #204]	; (8004e98 <HAL_TIM_PWM_Stop+0x108>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d101      	bne.n	8004dd4 <HAL_TIM_PWM_Stop+0x44>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e000      	b.n	8004dd6 <HAL_TIM_PWM_Stop+0x46>
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d013      	beq.n	8004e02 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	4a2e      	ldr	r2, [pc, #184]	; (8004e9c <HAL_TIM_PWM_Stop+0x10c>)
 8004de2:	4013      	ands	r3, r2
 8004de4:	d10d      	bne.n	8004e02 <HAL_TIM_PWM_Stop+0x72>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6a1b      	ldr	r3, [r3, #32]
 8004dec:	4a2c      	ldr	r2, [pc, #176]	; (8004ea0 <HAL_TIM_PWM_Stop+0x110>)
 8004dee:	4013      	ands	r3, r2
 8004df0:	d107      	bne.n	8004e02 <HAL_TIM_PWM_Stop+0x72>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4929      	ldr	r1, [pc, #164]	; (8004ea4 <HAL_TIM_PWM_Stop+0x114>)
 8004dfe:	400a      	ands	r2, r1
 8004e00:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	4a24      	ldr	r2, [pc, #144]	; (8004e9c <HAL_TIM_PWM_Stop+0x10c>)
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d10d      	bne.n	8004e2a <HAL_TIM_PWM_Stop+0x9a>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	4a22      	ldr	r2, [pc, #136]	; (8004ea0 <HAL_TIM_PWM_Stop+0x110>)
 8004e16:	4013      	ands	r3, r2
 8004e18:	d107      	bne.n	8004e2a <HAL_TIM_PWM_Stop+0x9a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2101      	movs	r1, #1
 8004e26:	438a      	bics	r2, r1
 8004e28:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d104      	bne.n	8004e3a <HAL_TIM_PWM_Stop+0xaa>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	223e      	movs	r2, #62	; 0x3e
 8004e34:	2101      	movs	r1, #1
 8004e36:	5499      	strb	r1, [r3, r2]
 8004e38:	e023      	b.n	8004e82 <HAL_TIM_PWM_Stop+0xf2>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	2b04      	cmp	r3, #4
 8004e3e:	d104      	bne.n	8004e4a <HAL_TIM_PWM_Stop+0xba>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	223f      	movs	r2, #63	; 0x3f
 8004e44:	2101      	movs	r1, #1
 8004e46:	5499      	strb	r1, [r3, r2]
 8004e48:	e01b      	b.n	8004e82 <HAL_TIM_PWM_Stop+0xf2>
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b08      	cmp	r3, #8
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_PWM_Stop+0xca>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2240      	movs	r2, #64	; 0x40
 8004e54:	2101      	movs	r1, #1
 8004e56:	5499      	strb	r1, [r3, r2]
 8004e58:	e013      	b.n	8004e82 <HAL_TIM_PWM_Stop+0xf2>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b0c      	cmp	r3, #12
 8004e5e:	d104      	bne.n	8004e6a <HAL_TIM_PWM_Stop+0xda>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2241      	movs	r2, #65	; 0x41
 8004e64:	2101      	movs	r1, #1
 8004e66:	5499      	strb	r1, [r3, r2]
 8004e68:	e00b      	b.n	8004e82 <HAL_TIM_PWM_Stop+0xf2>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b10      	cmp	r3, #16
 8004e6e:	d104      	bne.n	8004e7a <HAL_TIM_PWM_Stop+0xea>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2242      	movs	r2, #66	; 0x42
 8004e74:	2101      	movs	r1, #1
 8004e76:	5499      	strb	r1, [r3, r2]
 8004e78:	e003      	b.n	8004e82 <HAL_TIM_PWM_Stop+0xf2>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2243      	movs	r2, #67	; 0x43
 8004e7e:	2101      	movs	r1, #1
 8004e80:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	0018      	movs	r0, r3
 8004e86:	46bd      	mov	sp, r7
 8004e88:	b002      	add	sp, #8
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40012c00 	.word	0x40012c00
 8004e90:	40014000 	.word	0x40014000
 8004e94:	40014400 	.word	0x40014400
 8004e98:	40014800 	.word	0x40014800
 8004e9c:	00001111 	.word	0x00001111
 8004ea0:	00000444 	.word	0x00000444
 8004ea4:	ffff7fff 	.word	0xffff7fff

08004ea8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e090      	b.n	8004fde <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	223d      	movs	r2, #61	; 0x3d
 8004ec0:	5c9b      	ldrb	r3, [r3, r2]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d107      	bne.n	8004ed8 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	223c      	movs	r2, #60	; 0x3c
 8004ecc:	2100      	movs	r1, #0
 8004ece:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	0018      	movs	r0, r3
 8004ed4:	f7fd f910 	bl	80020f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	223d      	movs	r2, #61	; 0x3d
 8004edc:	2102      	movs	r1, #2
 8004ede:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689a      	ldr	r2, [r3, #8]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	493f      	ldr	r1, [pc, #252]	; (8004fe8 <HAL_TIM_Encoder_Init+0x140>)
 8004eec:	400a      	ands	r2, r1
 8004eee:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	0019      	movs	r1, r3
 8004efa:	0010      	movs	r0, r2
 8004efc:	f000 fb92 	bl	8005624 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	4a31      	ldr	r2, [pc, #196]	; (8004fec <HAL_TIM_Encoder_Init+0x144>)
 8004f26:	4013      	ands	r3, r2
 8004f28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	689a      	ldr	r2, [r3, #8]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	021b      	lsls	r3, r3, #8
 8004f34:	4313      	orrs	r3, r2
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	4a2c      	ldr	r2, [pc, #176]	; (8004ff0 <HAL_TIM_Encoder_Init+0x148>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	4a2b      	ldr	r2, [pc, #172]	; (8004ff4 <HAL_TIM_Encoder_Init+0x14c>)
 8004f48:	4013      	ands	r3, r2
 8004f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	68da      	ldr	r2, [r3, #12]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	021b      	lsls	r3, r3, #8
 8004f56:	4313      	orrs	r3, r2
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	011a      	lsls	r2, r3, #4
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	031b      	lsls	r3, r3, #12
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2222      	movs	r2, #34	; 0x22
 8004f76:	4393      	bics	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2288      	movs	r2, #136	; 0x88
 8004f7e:	4393      	bics	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2248      	movs	r2, #72	; 0x48
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	223e      	movs	r2, #62	; 0x3e
 8004fb8:	2101      	movs	r1, #1
 8004fba:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	223f      	movs	r2, #63	; 0x3f
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2244      	movs	r2, #68	; 0x44
 8004fc8:	2101      	movs	r1, #1
 8004fca:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2245      	movs	r2, #69	; 0x45
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	223d      	movs	r2, #61	; 0x3d
 8004fd8:	2101      	movs	r1, #1
 8004fda:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	0018      	movs	r0, r3
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	b006      	add	sp, #24
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	fffebff8 	.word	0xfffebff8
 8004fec:	fffffcfc 	.word	0xfffffcfc
 8004ff0:	fffff3f3 	.word	0xfffff3f3
 8004ff4:	ffff0f0f 	.word	0xffff0f0f

08004ff8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ff8:	b590      	push	{r4, r7, lr}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005002:	200f      	movs	r0, #15
 8005004:	183b      	adds	r3, r7, r0
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	213e      	movs	r1, #62	; 0x3e
 800500a:	5c52      	ldrb	r2, [r2, r1]
 800500c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800500e:	230e      	movs	r3, #14
 8005010:	18fb      	adds	r3, r7, r3
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	213f      	movs	r1, #63	; 0x3f
 8005016:	5c52      	ldrb	r2, [r2, r1]
 8005018:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800501a:	240d      	movs	r4, #13
 800501c:	193b      	adds	r3, r7, r4
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	2144      	movs	r1, #68	; 0x44
 8005022:	5c52      	ldrb	r2, [r2, r1]
 8005024:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005026:	230c      	movs	r3, #12
 8005028:	18fb      	adds	r3, r7, r3
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	2145      	movs	r1, #69	; 0x45
 800502e:	5c52      	ldrb	r2, [r2, r1]
 8005030:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d112      	bne.n	800505e <HAL_TIM_Encoder_Start_IT+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005038:	183b      	adds	r3, r7, r0
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d103      	bne.n	8005048 <HAL_TIM_Encoder_Start_IT+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005040:	193b      	adds	r3, r7, r4
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	2b01      	cmp	r3, #1
 8005046:	d001      	beq.n	800504c <HAL_TIM_Encoder_Start_IT+0x54>
    {
      return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e095      	b.n	8005178 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	223e      	movs	r2, #62	; 0x3e
 8005050:	2102      	movs	r1, #2
 8005052:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2244      	movs	r2, #68	; 0x44
 8005058:	2102      	movs	r1, #2
 800505a:	5499      	strb	r1, [r3, r2]
 800505c:	e03d      	b.n	80050da <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b04      	cmp	r3, #4
 8005062:	d114      	bne.n	800508e <HAL_TIM_Encoder_Start_IT+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005064:	230e      	movs	r3, #14
 8005066:	18fb      	adds	r3, r7, r3
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	2b01      	cmp	r3, #1
 800506c:	d104      	bne.n	8005078 <HAL_TIM_Encoder_Start_IT+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800506e:	230c      	movs	r3, #12
 8005070:	18fb      	adds	r3, r7, r3
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d001      	beq.n	800507c <HAL_TIM_Encoder_Start_IT+0x84>
    {
      return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e07d      	b.n	8005178 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	223f      	movs	r2, #63	; 0x3f
 8005080:	2102      	movs	r1, #2
 8005082:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2245      	movs	r2, #69	; 0x45
 8005088:	2102      	movs	r1, #2
 800508a:	5499      	strb	r1, [r3, r2]
 800508c:	e025      	b.n	80050da <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800508e:	230f      	movs	r3, #15
 8005090:	18fb      	adds	r3, r7, r3
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d10e      	bne.n	80050b6 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005098:	230e      	movs	r3, #14
 800509a:	18fb      	adds	r3, r7, r3
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d109      	bne.n	80050b6 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80050a2:	230d      	movs	r3, #13
 80050a4:	18fb      	adds	r3, r7, r3
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d104      	bne.n	80050b6 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80050ac:	230c      	movs	r3, #12
 80050ae:	18fb      	adds	r3, r7, r3
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d001      	beq.n	80050ba <HAL_TIM_Encoder_Start_IT+0xc2>
    {
      return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e05e      	b.n	8005178 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	223e      	movs	r2, #62	; 0x3e
 80050be:	2102      	movs	r1, #2
 80050c0:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	223f      	movs	r2, #63	; 0x3f
 80050c6:	2102      	movs	r1, #2
 80050c8:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2244      	movs	r2, #68	; 0x44
 80050ce:	2102      	movs	r1, #2
 80050d0:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2245      	movs	r2, #69	; 0x45
 80050d6:	2102      	movs	r1, #2
 80050d8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d003      	beq.n	80050e8 <HAL_TIM_Encoder_Start_IT+0xf0>
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	d010      	beq.n	8005108 <HAL_TIM_Encoder_Start_IT+0x110>
 80050e6:	e01f      	b.n	8005128 <HAL_TIM_Encoder_Start_IT+0x130>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2201      	movs	r2, #1
 80050ee:	2100      	movs	r1, #0
 80050f0:	0018      	movs	r0, r3
 80050f2:	f000 fdd1 	bl	8005c98 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68da      	ldr	r2, [r3, #12]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2102      	movs	r1, #2
 8005102:	430a      	orrs	r2, r1
 8005104:	60da      	str	r2, [r3, #12]
      break;
 8005106:	e02e      	b.n	8005166 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2201      	movs	r2, #1
 800510e:	2104      	movs	r1, #4
 8005110:	0018      	movs	r0, r3
 8005112:	f000 fdc1 	bl	8005c98 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68da      	ldr	r2, [r3, #12]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2104      	movs	r1, #4
 8005122:	430a      	orrs	r2, r1
 8005124:	60da      	str	r2, [r3, #12]
      break;
 8005126:	e01e      	b.n	8005166 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2201      	movs	r2, #1
 800512e:	2100      	movs	r1, #0
 8005130:	0018      	movs	r0, r3
 8005132:	f000 fdb1 	bl	8005c98 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	2104      	movs	r1, #4
 800513e:	0018      	movs	r0, r3
 8005140:	f000 fdaa 	bl	8005c98 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68da      	ldr	r2, [r3, #12]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2102      	movs	r1, #2
 8005150:	430a      	orrs	r2, r1
 8005152:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68da      	ldr	r2, [r3, #12]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2104      	movs	r1, #4
 8005160:	430a      	orrs	r2, r1
 8005162:	60da      	str	r2, [r3, #12]
      break;
 8005164:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2101      	movs	r1, #1
 8005172:	430a      	orrs	r2, r1
 8005174:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	0018      	movs	r0, r3
 800517a:	46bd      	mov	sp, r7
 800517c:	b005      	add	sp, #20
 800517e:	bd90      	pop	{r4, r7, pc}

08005180 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2202      	movs	r2, #2
 8005190:	4013      	ands	r3, r2
 8005192:	2b02      	cmp	r3, #2
 8005194:	d124      	bne.n	80051e0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	2202      	movs	r2, #2
 800519e:	4013      	ands	r3, r2
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d11d      	bne.n	80051e0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2203      	movs	r2, #3
 80051aa:	4252      	negs	r2, r2
 80051ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2201      	movs	r2, #1
 80051b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	2203      	movs	r2, #3
 80051bc:	4013      	ands	r3, r2
 80051be:	d004      	beq.n	80051ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	0018      	movs	r0, r3
 80051c4:	f000 fa16 	bl	80055f4 <HAL_TIM_IC_CaptureCallback>
 80051c8:	e007      	b.n	80051da <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	0018      	movs	r0, r3
 80051ce:	f000 fa09 	bl	80055e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	0018      	movs	r0, r3
 80051d6:	f000 fa15 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	2204      	movs	r2, #4
 80051e8:	4013      	ands	r3, r2
 80051ea:	2b04      	cmp	r3, #4
 80051ec:	d125      	bne.n	800523a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	2204      	movs	r2, #4
 80051f6:	4013      	ands	r3, r2
 80051f8:	2b04      	cmp	r3, #4
 80051fa:	d11e      	bne.n	800523a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2205      	movs	r2, #5
 8005202:	4252      	negs	r2, r2
 8005204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2202      	movs	r2, #2
 800520a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	699a      	ldr	r2, [r3, #24]
 8005212:	23c0      	movs	r3, #192	; 0xc0
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4013      	ands	r3, r2
 8005218:	d004      	beq.n	8005224 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	0018      	movs	r0, r3
 800521e:	f000 f9e9 	bl	80055f4 <HAL_TIM_IC_CaptureCallback>
 8005222:	e007      	b.n	8005234 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	0018      	movs	r0, r3
 8005228:	f000 f9dc 	bl	80055e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	0018      	movs	r0, r3
 8005230:	f000 f9e8 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	2208      	movs	r2, #8
 8005242:	4013      	ands	r3, r2
 8005244:	2b08      	cmp	r3, #8
 8005246:	d124      	bne.n	8005292 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	2208      	movs	r2, #8
 8005250:	4013      	ands	r3, r2
 8005252:	2b08      	cmp	r3, #8
 8005254:	d11d      	bne.n	8005292 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2209      	movs	r2, #9
 800525c:	4252      	negs	r2, r2
 800525e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2204      	movs	r2, #4
 8005264:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	69db      	ldr	r3, [r3, #28]
 800526c:	2203      	movs	r2, #3
 800526e:	4013      	ands	r3, r2
 8005270:	d004      	beq.n	800527c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	0018      	movs	r0, r3
 8005276:	f000 f9bd 	bl	80055f4 <HAL_TIM_IC_CaptureCallback>
 800527a:	e007      	b.n	800528c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	0018      	movs	r0, r3
 8005280:	f000 f9b0 	bl	80055e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	0018      	movs	r0, r3
 8005288:	f000 f9bc 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	2210      	movs	r2, #16
 800529a:	4013      	ands	r3, r2
 800529c:	2b10      	cmp	r3, #16
 800529e:	d125      	bne.n	80052ec <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	2210      	movs	r2, #16
 80052a8:	4013      	ands	r3, r2
 80052aa:	2b10      	cmp	r3, #16
 80052ac:	d11e      	bne.n	80052ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2211      	movs	r2, #17
 80052b4:	4252      	negs	r2, r2
 80052b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2208      	movs	r2, #8
 80052bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	23c0      	movs	r3, #192	; 0xc0
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4013      	ands	r3, r2
 80052ca:	d004      	beq.n	80052d6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	0018      	movs	r0, r3
 80052d0:	f000 f990 	bl	80055f4 <HAL_TIM_IC_CaptureCallback>
 80052d4:	e007      	b.n	80052e6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	0018      	movs	r0, r3
 80052da:	f000 f983 	bl	80055e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	0018      	movs	r0, r3
 80052e2:	f000 f98f 	bl	8005604 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	2201      	movs	r2, #1
 80052f4:	4013      	ands	r3, r2
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d10f      	bne.n	800531a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	2201      	movs	r2, #1
 8005302:	4013      	ands	r3, r2
 8005304:	2b01      	cmp	r3, #1
 8005306:	d108      	bne.n	800531a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2202      	movs	r2, #2
 800530e:	4252      	negs	r2, r2
 8005310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	0018      	movs	r0, r3
 8005316:	f7fc f973 	bl	8001600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	2280      	movs	r2, #128	; 0x80
 8005322:	4013      	ands	r3, r2
 8005324:	2b80      	cmp	r3, #128	; 0x80
 8005326:	d10f      	bne.n	8005348 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	2280      	movs	r2, #128	; 0x80
 8005330:	4013      	ands	r3, r2
 8005332:	2b80      	cmp	r3, #128	; 0x80
 8005334:	d108      	bne.n	8005348 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2281      	movs	r2, #129	; 0x81
 800533c:	4252      	negs	r2, r2
 800533e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	0018      	movs	r0, r3
 8005344:	f000 fde2 	bl	8005f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	691a      	ldr	r2, [r3, #16]
 800534e:	2380      	movs	r3, #128	; 0x80
 8005350:	005b      	lsls	r3, r3, #1
 8005352:	401a      	ands	r2, r3
 8005354:	2380      	movs	r3, #128	; 0x80
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	429a      	cmp	r2, r3
 800535a:	d10e      	bne.n	800537a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	2280      	movs	r2, #128	; 0x80
 8005364:	4013      	ands	r3, r2
 8005366:	2b80      	cmp	r3, #128	; 0x80
 8005368:	d107      	bne.n	800537a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a1c      	ldr	r2, [pc, #112]	; (80053e0 <HAL_TIM_IRQHandler+0x260>)
 8005370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	0018      	movs	r0, r3
 8005376:	f000 fdd1 	bl	8005f1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	2240      	movs	r2, #64	; 0x40
 8005382:	4013      	ands	r3, r2
 8005384:	2b40      	cmp	r3, #64	; 0x40
 8005386:	d10f      	bne.n	80053a8 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	2240      	movs	r2, #64	; 0x40
 8005390:	4013      	ands	r3, r2
 8005392:	2b40      	cmp	r3, #64	; 0x40
 8005394:	d108      	bne.n	80053a8 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2241      	movs	r2, #65	; 0x41
 800539c:	4252      	negs	r2, r2
 800539e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	0018      	movs	r0, r3
 80053a4:	f000 f936 	bl	8005614 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	2220      	movs	r2, #32
 80053b0:	4013      	ands	r3, r2
 80053b2:	2b20      	cmp	r3, #32
 80053b4:	d10f      	bne.n	80053d6 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	2220      	movs	r2, #32
 80053be:	4013      	ands	r3, r2
 80053c0:	2b20      	cmp	r3, #32
 80053c2:	d108      	bne.n	80053d6 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2221      	movs	r2, #33	; 0x21
 80053ca:	4252      	negs	r2, r2
 80053cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	0018      	movs	r0, r3
 80053d2:	f000 fd93 	bl	8005efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053d6:	46c0      	nop			; (mov r8, r8)
 80053d8:	46bd      	mov	sp, r7
 80053da:	b002      	add	sp, #8
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	46c0      	nop			; (mov r8, r8)
 80053e0:	fffffeff 	.word	0xfffffeff

080053e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f0:	2317      	movs	r3, #23
 80053f2:	18fb      	adds	r3, r7, r3
 80053f4:	2200      	movs	r2, #0
 80053f6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	223c      	movs	r2, #60	; 0x3c
 80053fc:	5c9b      	ldrb	r3, [r3, r2]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d101      	bne.n	8005406 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005402:	2302      	movs	r3, #2
 8005404:	e0e5      	b.n	80055d2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	223c      	movs	r2, #60	; 0x3c
 800540a:	2101      	movs	r1, #1
 800540c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b14      	cmp	r3, #20
 8005412:	d900      	bls.n	8005416 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005414:	e0d1      	b.n	80055ba <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	009a      	lsls	r2, r3, #2
 800541a:	4b70      	ldr	r3, [pc, #448]	; (80055dc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800541c:	18d3      	adds	r3, r2, r3
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68ba      	ldr	r2, [r7, #8]
 8005428:	0011      	movs	r1, r2
 800542a:	0018      	movs	r0, r3
 800542c:	f000 f970 	bl	8005710 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	699a      	ldr	r2, [r3, #24]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2108      	movs	r1, #8
 800543c:	430a      	orrs	r2, r1
 800543e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	699a      	ldr	r2, [r3, #24]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2104      	movs	r1, #4
 800544c:	438a      	bics	r2, r1
 800544e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6999      	ldr	r1, [r3, #24]
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	691a      	ldr	r2, [r3, #16]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	430a      	orrs	r2, r1
 8005460:	619a      	str	r2, [r3, #24]
      break;
 8005462:	e0af      	b.n	80055c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	0011      	movs	r1, r2
 800546c:	0018      	movs	r0, r3
 800546e:	f000 f9d9 	bl	8005824 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	699a      	ldr	r2, [r3, #24]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2180      	movs	r1, #128	; 0x80
 800547e:	0109      	lsls	r1, r1, #4
 8005480:	430a      	orrs	r2, r1
 8005482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699a      	ldr	r2, [r3, #24]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4954      	ldr	r1, [pc, #336]	; (80055e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005490:	400a      	ands	r2, r1
 8005492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6999      	ldr	r1, [r3, #24]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	021a      	lsls	r2, r3, #8
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	619a      	str	r2, [r3, #24]
      break;
 80054a8:	e08c      	b.n	80055c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	0011      	movs	r1, r2
 80054b2:	0018      	movs	r0, r3
 80054b4:	f000 fa3a 	bl	800592c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	69da      	ldr	r2, [r3, #28]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2108      	movs	r1, #8
 80054c4:	430a      	orrs	r2, r1
 80054c6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	69da      	ldr	r2, [r3, #28]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2104      	movs	r1, #4
 80054d4:	438a      	bics	r2, r1
 80054d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	69d9      	ldr	r1, [r3, #28]
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	691a      	ldr	r2, [r3, #16]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	61da      	str	r2, [r3, #28]
      break;
 80054ea:	e06b      	b.n	80055c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	0011      	movs	r1, r2
 80054f4:	0018      	movs	r0, r3
 80054f6:	f000 faa1 	bl	8005a3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	69da      	ldr	r2, [r3, #28]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2180      	movs	r1, #128	; 0x80
 8005506:	0109      	lsls	r1, r1, #4
 8005508:	430a      	orrs	r2, r1
 800550a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	69da      	ldr	r2, [r3, #28]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4932      	ldr	r1, [pc, #200]	; (80055e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005518:	400a      	ands	r2, r1
 800551a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	69d9      	ldr	r1, [r3, #28]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	021a      	lsls	r2, r3, #8
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	61da      	str	r2, [r3, #28]
      break;
 8005530:	e048      	b.n	80055c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	0011      	movs	r1, r2
 800553a:	0018      	movs	r0, r3
 800553c:	f000 fae8 	bl	8005b10 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2108      	movs	r1, #8
 800554c:	430a      	orrs	r2, r1
 800554e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2104      	movs	r1, #4
 800555c:	438a      	bics	r2, r1
 800555e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	691a      	ldr	r2, [r3, #16]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005572:	e027      	b.n	80055c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	0011      	movs	r1, r2
 800557c:	0018      	movs	r0, r3
 800557e:	f000 fb27 	bl	8005bd0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2180      	movs	r1, #128	; 0x80
 800558e:	0109      	lsls	r1, r1, #4
 8005590:	430a      	orrs	r2, r1
 8005592:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4910      	ldr	r1, [pc, #64]	; (80055e0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80055a0:	400a      	ands	r2, r1
 80055a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	021a      	lsls	r2, r3, #8
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80055b8:	e004      	b.n	80055c4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80055ba:	2317      	movs	r3, #23
 80055bc:	18fb      	adds	r3, r7, r3
 80055be:	2201      	movs	r2, #1
 80055c0:	701a      	strb	r2, [r3, #0]
      break;
 80055c2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	223c      	movs	r2, #60	; 0x3c
 80055c8:	2100      	movs	r1, #0
 80055ca:	5499      	strb	r1, [r3, r2]

  return status;
 80055cc:	2317      	movs	r3, #23
 80055ce:	18fb      	adds	r3, r7, r3
 80055d0:	781b      	ldrb	r3, [r3, #0]
}
 80055d2:	0018      	movs	r0, r3
 80055d4:	46bd      	mov	sp, r7
 80055d6:	b006      	add	sp, #24
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	0800b970 	.word	0x0800b970
 80055e0:	fffffbff 	.word	0xfffffbff

080055e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055ec:	46c0      	nop			; (mov r8, r8)
 80055ee:	46bd      	mov	sp, r7
 80055f0:	b002      	add	sp, #8
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055fc:	46c0      	nop			; (mov r8, r8)
 80055fe:	46bd      	mov	sp, r7
 8005600:	b002      	add	sp, #8
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800560c:	46c0      	nop			; (mov r8, r8)
 800560e:	46bd      	mov	sp, r7
 8005610:	b002      	add	sp, #8
 8005612:	bd80      	pop	{r7, pc}

08005614 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800561c:	46c0      	nop			; (mov r8, r8)
 800561e:	46bd      	mov	sp, r7
 8005620:	b002      	add	sp, #8
 8005622:	bd80      	pop	{r7, pc}

08005624 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a2f      	ldr	r2, [pc, #188]	; (80056f4 <TIM_Base_SetConfig+0xd0>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d003      	beq.n	8005644 <TIM_Base_SetConfig+0x20>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a2e      	ldr	r2, [pc, #184]	; (80056f8 <TIM_Base_SetConfig+0xd4>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d108      	bne.n	8005656 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2270      	movs	r2, #112	; 0x70
 8005648:	4393      	bics	r3, r2
 800564a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a26      	ldr	r2, [pc, #152]	; (80056f4 <TIM_Base_SetConfig+0xd0>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d013      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a25      	ldr	r2, [pc, #148]	; (80056f8 <TIM_Base_SetConfig+0xd4>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d00f      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a24      	ldr	r2, [pc, #144]	; (80056fc <TIM_Base_SetConfig+0xd8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d00b      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a23      	ldr	r2, [pc, #140]	; (8005700 <TIM_Base_SetConfig+0xdc>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d007      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a22      	ldr	r2, [pc, #136]	; (8005704 <TIM_Base_SetConfig+0xe0>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d003      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a21      	ldr	r2, [pc, #132]	; (8005708 <TIM_Base_SetConfig+0xe4>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d108      	bne.n	8005698 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	4a20      	ldr	r2, [pc, #128]	; (800570c <TIM_Base_SetConfig+0xe8>)
 800568a:	4013      	ands	r3, r2
 800568c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	4313      	orrs	r3, r2
 8005696:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2280      	movs	r2, #128	; 0x80
 800569c:	4393      	bics	r3, r2
 800569e:	001a      	movs	r2, r3
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	695b      	ldr	r3, [r3, #20]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a0c      	ldr	r2, [pc, #48]	; (80056f4 <TIM_Base_SetConfig+0xd0>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_Base_SetConfig+0xba>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a0d      	ldr	r2, [pc, #52]	; (8005700 <TIM_Base_SetConfig+0xdc>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_Base_SetConfig+0xba>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a0c      	ldr	r2, [pc, #48]	; (8005704 <TIM_Base_SetConfig+0xe0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_Base_SetConfig+0xba>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a0b      	ldr	r2, [pc, #44]	; (8005708 <TIM_Base_SetConfig+0xe4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d103      	bne.n	80056e6 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	691a      	ldr	r2, [r3, #16]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	615a      	str	r2, [r3, #20]
}
 80056ec:	46c0      	nop			; (mov r8, r8)
 80056ee:	46bd      	mov	sp, r7
 80056f0:	b004      	add	sp, #16
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40012c00 	.word	0x40012c00
 80056f8:	40000400 	.word	0x40000400
 80056fc:	40002000 	.word	0x40002000
 8005700:	40014000 	.word	0x40014000
 8005704:	40014400 	.word	0x40014400
 8005708:	40014800 	.word	0x40014800
 800570c:	fffffcff 	.word	0xfffffcff

08005710 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	2201      	movs	r2, #1
 8005720:	4393      	bics	r3, r2
 8005722:	001a      	movs	r2, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a1b      	ldr	r3, [r3, #32]
 800572c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	4a32      	ldr	r2, [pc, #200]	; (8005808 <TIM_OC1_SetConfig+0xf8>)
 800573e:	4013      	ands	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2203      	movs	r2, #3
 8005746:	4393      	bics	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68fa      	ldr	r2, [r7, #12]
 8005750:	4313      	orrs	r3, r2
 8005752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	2202      	movs	r2, #2
 8005758:	4393      	bics	r3, r2
 800575a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	697a      	ldr	r2, [r7, #20]
 8005762:	4313      	orrs	r3, r2
 8005764:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a28      	ldr	r2, [pc, #160]	; (800580c <TIM_OC1_SetConfig+0xfc>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00b      	beq.n	8005786 <TIM_OC1_SetConfig+0x76>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a27      	ldr	r2, [pc, #156]	; (8005810 <TIM_OC1_SetConfig+0x100>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d007      	beq.n	8005786 <TIM_OC1_SetConfig+0x76>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a26      	ldr	r2, [pc, #152]	; (8005814 <TIM_OC1_SetConfig+0x104>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d003      	beq.n	8005786 <TIM_OC1_SetConfig+0x76>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a25      	ldr	r2, [pc, #148]	; (8005818 <TIM_OC1_SetConfig+0x108>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d10c      	bne.n	80057a0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2208      	movs	r2, #8
 800578a:	4393      	bics	r3, r2
 800578c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4313      	orrs	r3, r2
 8005796:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	2204      	movs	r2, #4
 800579c:	4393      	bics	r3, r2
 800579e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a1a      	ldr	r2, [pc, #104]	; (800580c <TIM_OC1_SetConfig+0xfc>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d00b      	beq.n	80057c0 <TIM_OC1_SetConfig+0xb0>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a19      	ldr	r2, [pc, #100]	; (8005810 <TIM_OC1_SetConfig+0x100>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d007      	beq.n	80057c0 <TIM_OC1_SetConfig+0xb0>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a18      	ldr	r2, [pc, #96]	; (8005814 <TIM_OC1_SetConfig+0x104>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d003      	beq.n	80057c0 <TIM_OC1_SetConfig+0xb0>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a17      	ldr	r2, [pc, #92]	; (8005818 <TIM_OC1_SetConfig+0x108>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d111      	bne.n	80057e4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	4a16      	ldr	r2, [pc, #88]	; (800581c <TIM_OC1_SetConfig+0x10c>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	4a15      	ldr	r2, [pc, #84]	; (8005820 <TIM_OC1_SetConfig+0x110>)
 80057cc:	4013      	ands	r3, r2
 80057ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	685a      	ldr	r2, [r3, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	621a      	str	r2, [r3, #32]
}
 80057fe:	46c0      	nop			; (mov r8, r8)
 8005800:	46bd      	mov	sp, r7
 8005802:	b006      	add	sp, #24
 8005804:	bd80      	pop	{r7, pc}
 8005806:	46c0      	nop			; (mov r8, r8)
 8005808:	fffeff8f 	.word	0xfffeff8f
 800580c:	40012c00 	.word	0x40012c00
 8005810:	40014000 	.word	0x40014000
 8005814:	40014400 	.word	0x40014400
 8005818:	40014800 	.word	0x40014800
 800581c:	fffffeff 	.word	0xfffffeff
 8005820:	fffffdff 	.word	0xfffffdff

08005824 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	2210      	movs	r2, #16
 8005834:	4393      	bics	r3, r2
 8005836:	001a      	movs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a1b      	ldr	r3, [r3, #32]
 8005840:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	699b      	ldr	r3, [r3, #24]
 800584c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	4a2e      	ldr	r2, [pc, #184]	; (800590c <TIM_OC2_SetConfig+0xe8>)
 8005852:	4013      	ands	r3, r2
 8005854:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	4a2d      	ldr	r2, [pc, #180]	; (8005910 <TIM_OC2_SetConfig+0xec>)
 800585a:	4013      	ands	r3, r2
 800585c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	021b      	lsls	r3, r3, #8
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	2220      	movs	r2, #32
 800586e:	4393      	bics	r3, r2
 8005870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a24      	ldr	r2, [pc, #144]	; (8005914 <TIM_OC2_SetConfig+0xf0>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d10d      	bne.n	80058a2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	2280      	movs	r2, #128	; 0x80
 800588a:	4393      	bics	r3, r2
 800588c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	011b      	lsls	r3, r3, #4
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	4313      	orrs	r3, r2
 8005898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	2240      	movs	r2, #64	; 0x40
 800589e:	4393      	bics	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a1b      	ldr	r2, [pc, #108]	; (8005914 <TIM_OC2_SetConfig+0xf0>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d00b      	beq.n	80058c2 <TIM_OC2_SetConfig+0x9e>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a1a      	ldr	r2, [pc, #104]	; (8005918 <TIM_OC2_SetConfig+0xf4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d007      	beq.n	80058c2 <TIM_OC2_SetConfig+0x9e>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a19      	ldr	r2, [pc, #100]	; (800591c <TIM_OC2_SetConfig+0xf8>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d003      	beq.n	80058c2 <TIM_OC2_SetConfig+0x9e>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a18      	ldr	r2, [pc, #96]	; (8005920 <TIM_OC2_SetConfig+0xfc>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d113      	bne.n	80058ea <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	4a17      	ldr	r2, [pc, #92]	; (8005924 <TIM_OC2_SetConfig+0x100>)
 80058c6:	4013      	ands	r3, r2
 80058c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	4a16      	ldr	r2, [pc, #88]	; (8005928 <TIM_OC2_SetConfig+0x104>)
 80058ce:	4013      	ands	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	693a      	ldr	r2, [r7, #16]
 80058da:	4313      	orrs	r3, r2
 80058dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	697a      	ldr	r2, [r7, #20]
 8005902:	621a      	str	r2, [r3, #32]
}
 8005904:	46c0      	nop			; (mov r8, r8)
 8005906:	46bd      	mov	sp, r7
 8005908:	b006      	add	sp, #24
 800590a:	bd80      	pop	{r7, pc}
 800590c:	feff8fff 	.word	0xfeff8fff
 8005910:	fffffcff 	.word	0xfffffcff
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40014000 	.word	0x40014000
 800591c:	40014400 	.word	0x40014400
 8005920:	40014800 	.word	0x40014800
 8005924:	fffffbff 	.word	0xfffffbff
 8005928:	fffff7ff 	.word	0xfffff7ff

0800592c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	4a35      	ldr	r2, [pc, #212]	; (8005a10 <TIM_OC3_SetConfig+0xe4>)
 800593c:	401a      	ands	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	4a2f      	ldr	r2, [pc, #188]	; (8005a14 <TIM_OC3_SetConfig+0xe8>)
 8005958:	4013      	ands	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2203      	movs	r2, #3
 8005960:	4393      	bics	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	4313      	orrs	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	4a29      	ldr	r2, [pc, #164]	; (8005a18 <TIM_OC3_SetConfig+0xec>)
 8005972:	4013      	ands	r3, r2
 8005974:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	021b      	lsls	r3, r3, #8
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	4313      	orrs	r3, r2
 8005980:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a25      	ldr	r2, [pc, #148]	; (8005a1c <TIM_OC3_SetConfig+0xf0>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d10d      	bne.n	80059a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	4a24      	ldr	r2, [pc, #144]	; (8005a20 <TIM_OC3_SetConfig+0xf4>)
 800598e:	4013      	ands	r3, r2
 8005990:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	021b      	lsls	r3, r3, #8
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	4313      	orrs	r3, r2
 800599c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	4a20      	ldr	r2, [pc, #128]	; (8005a24 <TIM_OC3_SetConfig+0xf8>)
 80059a2:	4013      	ands	r3, r2
 80059a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a1c      	ldr	r2, [pc, #112]	; (8005a1c <TIM_OC3_SetConfig+0xf0>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d00b      	beq.n	80059c6 <TIM_OC3_SetConfig+0x9a>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a1d      	ldr	r2, [pc, #116]	; (8005a28 <TIM_OC3_SetConfig+0xfc>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d007      	beq.n	80059c6 <TIM_OC3_SetConfig+0x9a>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a1c      	ldr	r2, [pc, #112]	; (8005a2c <TIM_OC3_SetConfig+0x100>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d003      	beq.n	80059c6 <TIM_OC3_SetConfig+0x9a>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a1b      	ldr	r2, [pc, #108]	; (8005a30 <TIM_OC3_SetConfig+0x104>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d113      	bne.n	80059ee <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	4a1a      	ldr	r2, [pc, #104]	; (8005a34 <TIM_OC3_SetConfig+0x108>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	4a19      	ldr	r2, [pc, #100]	; (8005a38 <TIM_OC3_SetConfig+0x10c>)
 80059d2:	4013      	ands	r3, r2
 80059d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	011b      	lsls	r3, r3, #4
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	4313      	orrs	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	693a      	ldr	r2, [r7, #16]
 80059f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	621a      	str	r2, [r3, #32]
}
 8005a08:	46c0      	nop			; (mov r8, r8)
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	b006      	add	sp, #24
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	fffffeff 	.word	0xfffffeff
 8005a14:	fffeff8f 	.word	0xfffeff8f
 8005a18:	fffffdff 	.word	0xfffffdff
 8005a1c:	40012c00 	.word	0x40012c00
 8005a20:	fffff7ff 	.word	0xfffff7ff
 8005a24:	fffffbff 	.word	0xfffffbff
 8005a28:	40014000 	.word	0x40014000
 8005a2c:	40014400 	.word	0x40014400
 8005a30:	40014800 	.word	0x40014800
 8005a34:	ffffefff 	.word	0xffffefff
 8005a38:	ffffdfff 	.word	0xffffdfff

08005a3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	4a28      	ldr	r2, [pc, #160]	; (8005aec <TIM_OC4_SetConfig+0xb0>)
 8005a4c:	401a      	ands	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	4a22      	ldr	r2, [pc, #136]	; (8005af0 <TIM_OC4_SetConfig+0xb4>)
 8005a68:	4013      	ands	r3, r2
 8005a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	4a21      	ldr	r2, [pc, #132]	; (8005af4 <TIM_OC4_SetConfig+0xb8>)
 8005a70:	4013      	ands	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	021b      	lsls	r3, r3, #8
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	4a1d      	ldr	r2, [pc, #116]	; (8005af8 <TIM_OC4_SetConfig+0xbc>)
 8005a84:	4013      	ands	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	031b      	lsls	r3, r3, #12
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a19      	ldr	r2, [pc, #100]	; (8005afc <TIM_OC4_SetConfig+0xc0>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d00b      	beq.n	8005ab4 <TIM_OC4_SetConfig+0x78>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a18      	ldr	r2, [pc, #96]	; (8005b00 <TIM_OC4_SetConfig+0xc4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d007      	beq.n	8005ab4 <TIM_OC4_SetConfig+0x78>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a17      	ldr	r2, [pc, #92]	; (8005b04 <TIM_OC4_SetConfig+0xc8>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d003      	beq.n	8005ab4 <TIM_OC4_SetConfig+0x78>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a16      	ldr	r2, [pc, #88]	; (8005b08 <TIM_OC4_SetConfig+0xcc>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d109      	bne.n	8005ac8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	4a15      	ldr	r2, [pc, #84]	; (8005b0c <TIM_OC4_SetConfig+0xd0>)
 8005ab8:	4013      	ands	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	019b      	lsls	r3, r3, #6
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	621a      	str	r2, [r3, #32]
}
 8005ae2:	46c0      	nop			; (mov r8, r8)
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	b006      	add	sp, #24
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	46c0      	nop			; (mov r8, r8)
 8005aec:	ffffefff 	.word	0xffffefff
 8005af0:	feff8fff 	.word	0xfeff8fff
 8005af4:	fffffcff 	.word	0xfffffcff
 8005af8:	ffffdfff 	.word	0xffffdfff
 8005afc:	40012c00 	.word	0x40012c00
 8005b00:	40014000 	.word	0x40014000
 8005b04:	40014400 	.word	0x40014400
 8005b08:	40014800 	.word	0x40014800
 8005b0c:	ffffbfff 	.word	0xffffbfff

08005b10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b086      	sub	sp, #24
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	4a25      	ldr	r2, [pc, #148]	; (8005bb4 <TIM_OC5_SetConfig+0xa4>)
 8005b20:	401a      	ands	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	4a1f      	ldr	r2, [pc, #124]	; (8005bb8 <TIM_OC5_SetConfig+0xa8>)
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	4a1b      	ldr	r2, [pc, #108]	; (8005bbc <TIM_OC5_SetConfig+0xac>)
 8005b4e:	4013      	ands	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	041b      	lsls	r3, r3, #16
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a17      	ldr	r2, [pc, #92]	; (8005bc0 <TIM_OC5_SetConfig+0xb0>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d00b      	beq.n	8005b7e <TIM_OC5_SetConfig+0x6e>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a16      	ldr	r2, [pc, #88]	; (8005bc4 <TIM_OC5_SetConfig+0xb4>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d007      	beq.n	8005b7e <TIM_OC5_SetConfig+0x6e>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a15      	ldr	r2, [pc, #84]	; (8005bc8 <TIM_OC5_SetConfig+0xb8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d003      	beq.n	8005b7e <TIM_OC5_SetConfig+0x6e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a14      	ldr	r2, [pc, #80]	; (8005bcc <TIM_OC5_SetConfig+0xbc>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d109      	bne.n	8005b92 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	4a0c      	ldr	r2, [pc, #48]	; (8005bb4 <TIM_OC5_SetConfig+0xa4>)
 8005b82:	4013      	ands	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	021b      	lsls	r3, r3, #8
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	621a      	str	r2, [r3, #32]
}
 8005bac:	46c0      	nop			; (mov r8, r8)
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	b006      	add	sp, #24
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	fffeffff 	.word	0xfffeffff
 8005bb8:	fffeff8f 	.word	0xfffeff8f
 8005bbc:	fffdffff 	.word	0xfffdffff
 8005bc0:	40012c00 	.word	0x40012c00
 8005bc4:	40014000 	.word	0x40014000
 8005bc8:	40014400 	.word	0x40014400
 8005bcc:	40014800 	.word	0x40014800

08005bd0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b086      	sub	sp, #24
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	4a26      	ldr	r2, [pc, #152]	; (8005c78 <TIM_OC6_SetConfig+0xa8>)
 8005be0:	401a      	ands	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	4a20      	ldr	r2, [pc, #128]	; (8005c7c <TIM_OC6_SetConfig+0xac>)
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	021b      	lsls	r3, r3, #8
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	4a1c      	ldr	r2, [pc, #112]	; (8005c80 <TIM_OC6_SetConfig+0xb0>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	051b      	lsls	r3, r3, #20
 8005c1a:	693a      	ldr	r2, [r7, #16]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a18      	ldr	r2, [pc, #96]	; (8005c84 <TIM_OC6_SetConfig+0xb4>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d00b      	beq.n	8005c40 <TIM_OC6_SetConfig+0x70>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a17      	ldr	r2, [pc, #92]	; (8005c88 <TIM_OC6_SetConfig+0xb8>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d007      	beq.n	8005c40 <TIM_OC6_SetConfig+0x70>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a16      	ldr	r2, [pc, #88]	; (8005c8c <TIM_OC6_SetConfig+0xbc>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d003      	beq.n	8005c40 <TIM_OC6_SetConfig+0x70>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a15      	ldr	r2, [pc, #84]	; (8005c90 <TIM_OC6_SetConfig+0xc0>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d109      	bne.n	8005c54 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	4a14      	ldr	r2, [pc, #80]	; (8005c94 <TIM_OC6_SetConfig+0xc4>)
 8005c44:	4013      	ands	r3, r2
 8005c46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	029b      	lsls	r3, r3, #10
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	621a      	str	r2, [r3, #32]
}
 8005c6e:	46c0      	nop			; (mov r8, r8)
 8005c70:	46bd      	mov	sp, r7
 8005c72:	b006      	add	sp, #24
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	46c0      	nop			; (mov r8, r8)
 8005c78:	ffefffff 	.word	0xffefffff
 8005c7c:	feff8fff 	.word	0xfeff8fff
 8005c80:	ffdfffff 	.word	0xffdfffff
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40014000 	.word	0x40014000
 8005c8c:	40014400 	.word	0x40014400
 8005c90:	40014800 	.word	0x40014800
 8005c94:	fffbffff 	.word	0xfffbffff

08005c98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	221f      	movs	r2, #31
 8005ca8:	4013      	ands	r3, r2
 8005caa:	2201      	movs	r2, #1
 8005cac:	409a      	lsls	r2, r3
 8005cae:	0013      	movs	r3, r2
 8005cb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	43d2      	mvns	r2, r2
 8005cba:	401a      	ands	r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6a1a      	ldr	r2, [r3, #32]
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	211f      	movs	r1, #31
 8005cc8:	400b      	ands	r3, r1
 8005cca:	6879      	ldr	r1, [r7, #4]
 8005ccc:	4099      	lsls	r1, r3
 8005cce:	000b      	movs	r3, r1
 8005cd0:	431a      	orrs	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	621a      	str	r2, [r3, #32]
}
 8005cd6:	46c0      	nop			; (mov r8, r8)
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	b006      	add	sp, #24
 8005cdc:	bd80      	pop	{r7, pc}
	...

08005ce0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	223c      	movs	r2, #60	; 0x3c
 8005cee:	5c9b      	ldrb	r3, [r3, r2]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d101      	bne.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	e04f      	b.n	8005d98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	223c      	movs	r2, #60	; 0x3c
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	223d      	movs	r2, #61	; 0x3d
 8005d04:	2102      	movs	r1, #2
 8005d06:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a20      	ldr	r2, [pc, #128]	; (8005da0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d108      	bne.n	8005d34 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	4a1f      	ldr	r2, [pc, #124]	; (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005d26:	4013      	ands	r3, r2
 8005d28:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2270      	movs	r2, #112	; 0x70
 8005d38:	4393      	bics	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a13      	ldr	r2, [pc, #76]	; (8005da0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d009      	beq.n	8005d6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a12      	ldr	r2, [pc, #72]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d004      	beq.n	8005d6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a11      	ldr	r2, [pc, #68]	; (8005dac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d10c      	bne.n	8005d86 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2280      	movs	r2, #128	; 0x80
 8005d70:	4393      	bics	r3, r2
 8005d72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	68ba      	ldr	r2, [r7, #8]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	223d      	movs	r2, #61	; 0x3d
 8005d8a:	2101      	movs	r1, #1
 8005d8c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	223c      	movs	r2, #60	; 0x3c
 8005d92:	2100      	movs	r1, #0
 8005d94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	0018      	movs	r0, r3
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	b004      	add	sp, #16
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40012c00 	.word	0x40012c00
 8005da4:	ff0fffff 	.word	0xff0fffff
 8005da8:	40000400 	.word	0x40000400
 8005dac:	40014000 	.word	0x40014000

08005db0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	223c      	movs	r2, #60	; 0x3c
 8005dc2:	5c9b      	ldrb	r3, [r3, r2]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d101      	bne.n	8005dcc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005dc8:	2302      	movs	r3, #2
 8005dca:	e079      	b.n	8005ec0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	223c      	movs	r2, #60	; 0x3c
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	22ff      	movs	r2, #255	; 0xff
 8005dd8:	4393      	bics	r3, r2
 8005dda:	001a      	movs	r2, r3
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	4a38      	ldr	r2, [pc, #224]	; (8005ec8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8005de8:	401a      	ands	r2, r3
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	4a35      	ldr	r2, [pc, #212]	; (8005ecc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005df6:	401a      	ands	r2, r3
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4a33      	ldr	r2, [pc, #204]	; (8005ed0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005e04:	401a      	ands	r2, r3
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	4a30      	ldr	r2, [pc, #192]	; (8005ed4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005e12:	401a      	ands	r2, r3
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4a2e      	ldr	r2, [pc, #184]	; (8005ed8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8005e20:	401a      	ands	r2, r3
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	4a2b      	ldr	r2, [pc, #172]	; (8005edc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8005e2e:	401a      	ands	r2, r3
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e34:	4313      	orrs	r3, r2
 8005e36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4a29      	ldr	r2, [pc, #164]	; (8005ee0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8005e3c:	401a      	ands	r2, r3
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	041b      	lsls	r3, r3, #16
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a25      	ldr	r2, [pc, #148]	; (8005ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d106      	bne.n	8005e60 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	4a24      	ldr	r2, [pc, #144]	; (8005ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005e56:	401a      	ands	r2, r3
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	69db      	ldr	r3, [r3, #28]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a1f      	ldr	r2, [pc, #124]	; (8005ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d121      	bne.n	8005eae <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	4a1f      	ldr	r2, [pc, #124]	; (8005eec <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005e6e:	401a      	ands	r2, r3
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e74:	051b      	lsls	r3, r3, #20
 8005e76:	4313      	orrs	r3, r2
 8005e78:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	4a1c      	ldr	r2, [pc, #112]	; (8005ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 8005e7e:	401a      	ands	r2, r3
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	6a1b      	ldr	r3, [r3, #32]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	4a1a      	ldr	r2, [pc, #104]	; (8005ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8005e8c:	401a      	ands	r2, r3
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a12      	ldr	r2, [pc, #72]	; (8005ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d106      	bne.n	8005eae <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	4a15      	ldr	r2, [pc, #84]	; (8005ef8 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8005ea4:	401a      	ands	r2, r3
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	223c      	movs	r2, #60	; 0x3c
 8005eba:	2100      	movs	r1, #0
 8005ebc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	0018      	movs	r0, r3
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	b004      	add	sp, #16
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	fffffcff 	.word	0xfffffcff
 8005ecc:	fffffbff 	.word	0xfffffbff
 8005ed0:	fffff7ff 	.word	0xfffff7ff
 8005ed4:	ffffefff 	.word	0xffffefff
 8005ed8:	ffffdfff 	.word	0xffffdfff
 8005edc:	ffffbfff 	.word	0xffffbfff
 8005ee0:	fff0ffff 	.word	0xfff0ffff
 8005ee4:	40012c00 	.word	0x40012c00
 8005ee8:	efffffff 	.word	0xefffffff
 8005eec:	ff0fffff 	.word	0xff0fffff
 8005ef0:	feffffff 	.word	0xfeffffff
 8005ef4:	fdffffff 	.word	0xfdffffff
 8005ef8:	dfffffff 	.word	0xdfffffff

08005efc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f04:	46c0      	nop			; (mov r8, r8)
 8005f06:	46bd      	mov	sp, r7
 8005f08:	b002      	add	sp, #8
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f14:	46c0      	nop			; (mov r8, r8)
 8005f16:	46bd      	mov	sp, r7
 8005f18:	b002      	add	sp, #8
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f24:	46c0      	nop			; (mov r8, r8)
 8005f26:	46bd      	mov	sp, r7
 8005f28:	b002      	add	sp, #8
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d101      	bne.n	8005f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e046      	b.n	8005fcc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2288      	movs	r2, #136	; 0x88
 8005f42:	589b      	ldr	r3, [r3, r2]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d107      	bne.n	8005f58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2284      	movs	r2, #132	; 0x84
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	0018      	movs	r0, r3
 8005f54:	f7fc fb24 	bl	80025a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2288      	movs	r2, #136	; 0x88
 8005f5c:	2124      	movs	r1, #36	; 0x24
 8005f5e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	438a      	bics	r2, r1
 8005f6e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	0018      	movs	r0, r3
 8005f74:	f000 fbba 	bl	80066ec <UART_SetConfig>
 8005f78:	0003      	movs	r3, r0
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d101      	bne.n	8005f82 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e024      	b.n	8005fcc <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d003      	beq.n	8005f92 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	f000 fd51 	bl	8006a34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	490d      	ldr	r1, [pc, #52]	; (8005fd4 <HAL_UART_Init+0xa8>)
 8005f9e:	400a      	ands	r2, r1
 8005fa0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	212a      	movs	r1, #42	; 0x2a
 8005fae:	438a      	bics	r2, r1
 8005fb0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	f000 fde9 	bl	8006b9c <UART_CheckIdleState>
 8005fca:	0003      	movs	r3, r0
}
 8005fcc:	0018      	movs	r0, r3
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	b002      	add	sp, #8
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	ffffb7ff 	.word	0xffffb7ff

08005fd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b08a      	sub	sp, #40	; 0x28
 8005fdc:	af02      	add	r7, sp, #8
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	603b      	str	r3, [r7, #0]
 8005fe4:	1dbb      	adds	r3, r7, #6
 8005fe6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2288      	movs	r2, #136	; 0x88
 8005fec:	589b      	ldr	r3, [r3, r2]
 8005fee:	2b20      	cmp	r3, #32
 8005ff0:	d000      	beq.n	8005ff4 <HAL_UART_Transmit+0x1c>
 8005ff2:	e088      	b.n	8006106 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_UART_Transmit+0x2a>
 8005ffa:	1dbb      	adds	r3, r7, #6
 8005ffc:	881b      	ldrh	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e080      	b.n	8006108 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	689a      	ldr	r2, [r3, #8]
 800600a:	2380      	movs	r3, #128	; 0x80
 800600c:	015b      	lsls	r3, r3, #5
 800600e:	429a      	cmp	r2, r3
 8006010:	d109      	bne.n	8006026 <HAL_UART_Transmit+0x4e>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d105      	bne.n	8006026 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2201      	movs	r2, #1
 800601e:	4013      	ands	r3, r2
 8006020:	d001      	beq.n	8006026 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e070      	b.n	8006108 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2290      	movs	r2, #144	; 0x90
 800602a:	2100      	movs	r1, #0
 800602c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2288      	movs	r2, #136	; 0x88
 8006032:	2121      	movs	r1, #33	; 0x21
 8006034:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006036:	f7fc fbd7 	bl	80027e8 <HAL_GetTick>
 800603a:	0003      	movs	r3, r0
 800603c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	1dba      	adds	r2, r7, #6
 8006042:	2154      	movs	r1, #84	; 0x54
 8006044:	8812      	ldrh	r2, [r2, #0]
 8006046:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	1dba      	adds	r2, r7, #6
 800604c:	2156      	movs	r1, #86	; 0x56
 800604e:	8812      	ldrh	r2, [r2, #0]
 8006050:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	2380      	movs	r3, #128	; 0x80
 8006058:	015b      	lsls	r3, r3, #5
 800605a:	429a      	cmp	r2, r3
 800605c:	d108      	bne.n	8006070 <HAL_UART_Transmit+0x98>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d104      	bne.n	8006070 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006066:	2300      	movs	r3, #0
 8006068:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	61bb      	str	r3, [r7, #24]
 800606e:	e003      	b.n	8006078 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006074:	2300      	movs	r3, #0
 8006076:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006078:	e02c      	b.n	80060d4 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	0013      	movs	r3, r2
 8006084:	2200      	movs	r2, #0
 8006086:	2180      	movs	r1, #128	; 0x80
 8006088:	f000 fdd6 	bl	8006c38 <UART_WaitOnFlagUntilTimeout>
 800608c:	1e03      	subs	r3, r0, #0
 800608e:	d001      	beq.n	8006094 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e039      	b.n	8006108 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10b      	bne.n	80060b2 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	881b      	ldrh	r3, [r3, #0]
 800609e:	001a      	movs	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	05d2      	lsls	r2, r2, #23
 80060a6:	0dd2      	lsrs	r2, r2, #23
 80060a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	3302      	adds	r3, #2
 80060ae:	61bb      	str	r3, [r7, #24]
 80060b0:	e007      	b.n	80060c2 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	781a      	ldrb	r2, [r3, #0]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	3301      	adds	r3, #1
 80060c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2256      	movs	r2, #86	; 0x56
 80060c6:	5a9b      	ldrh	r3, [r3, r2]
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3b01      	subs	r3, #1
 80060cc:	b299      	uxth	r1, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2256      	movs	r2, #86	; 0x56
 80060d2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2256      	movs	r2, #86	; 0x56
 80060d8:	5a9b      	ldrh	r3, [r3, r2]
 80060da:	b29b      	uxth	r3, r3
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1cc      	bne.n	800607a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	9300      	str	r3, [sp, #0]
 80060e8:	0013      	movs	r3, r2
 80060ea:	2200      	movs	r2, #0
 80060ec:	2140      	movs	r1, #64	; 0x40
 80060ee:	f000 fda3 	bl	8006c38 <UART_WaitOnFlagUntilTimeout>
 80060f2:	1e03      	subs	r3, r0, #0
 80060f4:	d001      	beq.n	80060fa <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e006      	b.n	8006108 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2288      	movs	r2, #136	; 0x88
 80060fe:	2120      	movs	r1, #32
 8006100:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006102:	2300      	movs	r3, #0
 8006104:	e000      	b.n	8006108 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8006106:	2302      	movs	r3, #2
  }
}
 8006108:	0018      	movs	r0, r3
 800610a:	46bd      	mov	sp, r7
 800610c:	b008      	add	sp, #32
 800610e:	bd80      	pop	{r7, pc}

08006110 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b08a      	sub	sp, #40	; 0x28
 8006114:	af02      	add	r7, sp, #8
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	603b      	str	r3, [r7, #0]
 800611c:	1dbb      	adds	r3, r7, #6
 800611e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	228c      	movs	r2, #140	; 0x8c
 8006124:	589b      	ldr	r3, [r3, r2]
 8006126:	2b20      	cmp	r3, #32
 8006128:	d000      	beq.n	800612c <HAL_UART_Receive+0x1c>
 800612a:	e0cc      	b.n	80062c6 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d003      	beq.n	800613a <HAL_UART_Receive+0x2a>
 8006132:	1dbb      	adds	r3, r7, #6
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	e0c4      	b.n	80062c8 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689a      	ldr	r2, [r3, #8]
 8006142:	2380      	movs	r3, #128	; 0x80
 8006144:	015b      	lsls	r3, r3, #5
 8006146:	429a      	cmp	r2, r3
 8006148:	d109      	bne.n	800615e <HAL_UART_Receive+0x4e>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d105      	bne.n	800615e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	2201      	movs	r2, #1
 8006156:	4013      	ands	r3, r2
 8006158:	d001      	beq.n	800615e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e0b4      	b.n	80062c8 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2290      	movs	r2, #144	; 0x90
 8006162:	2100      	movs	r1, #0
 8006164:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	228c      	movs	r2, #140	; 0x8c
 800616a:	2122      	movs	r1, #34	; 0x22
 800616c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006174:	f7fc fb38 	bl	80027e8 <HAL_GetTick>
 8006178:	0003      	movs	r3, r0
 800617a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	1dba      	adds	r2, r7, #6
 8006180:	215c      	movs	r1, #92	; 0x5c
 8006182:	8812      	ldrh	r2, [r2, #0]
 8006184:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	1dba      	adds	r2, r7, #6
 800618a:	215e      	movs	r1, #94	; 0x5e
 800618c:	8812      	ldrh	r2, [r2, #0]
 800618e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	689a      	ldr	r2, [r3, #8]
 8006194:	2380      	movs	r3, #128	; 0x80
 8006196:	015b      	lsls	r3, r3, #5
 8006198:	429a      	cmp	r2, r3
 800619a:	d10d      	bne.n	80061b8 <HAL_UART_Receive+0xa8>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d104      	bne.n	80061ae <HAL_UART_Receive+0x9e>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2260      	movs	r2, #96	; 0x60
 80061a8:	4949      	ldr	r1, [pc, #292]	; (80062d0 <HAL_UART_Receive+0x1c0>)
 80061aa:	5299      	strh	r1, [r3, r2]
 80061ac:	e02e      	b.n	800620c <HAL_UART_Receive+0xfc>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2260      	movs	r2, #96	; 0x60
 80061b2:	21ff      	movs	r1, #255	; 0xff
 80061b4:	5299      	strh	r1, [r3, r2]
 80061b6:	e029      	b.n	800620c <HAL_UART_Receive+0xfc>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d10d      	bne.n	80061dc <HAL_UART_Receive+0xcc>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d104      	bne.n	80061d2 <HAL_UART_Receive+0xc2>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2260      	movs	r2, #96	; 0x60
 80061cc:	21ff      	movs	r1, #255	; 0xff
 80061ce:	5299      	strh	r1, [r3, r2]
 80061d0:	e01c      	b.n	800620c <HAL_UART_Receive+0xfc>
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2260      	movs	r2, #96	; 0x60
 80061d6:	217f      	movs	r1, #127	; 0x7f
 80061d8:	5299      	strh	r1, [r3, r2]
 80061da:	e017      	b.n	800620c <HAL_UART_Receive+0xfc>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	2380      	movs	r3, #128	; 0x80
 80061e2:	055b      	lsls	r3, r3, #21
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d10d      	bne.n	8006204 <HAL_UART_Receive+0xf4>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d104      	bne.n	80061fa <HAL_UART_Receive+0xea>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2260      	movs	r2, #96	; 0x60
 80061f4:	217f      	movs	r1, #127	; 0x7f
 80061f6:	5299      	strh	r1, [r3, r2]
 80061f8:	e008      	b.n	800620c <HAL_UART_Receive+0xfc>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2260      	movs	r2, #96	; 0x60
 80061fe:	213f      	movs	r1, #63	; 0x3f
 8006200:	5299      	strh	r1, [r3, r2]
 8006202:	e003      	b.n	800620c <HAL_UART_Receive+0xfc>
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2260      	movs	r2, #96	; 0x60
 8006208:	2100      	movs	r1, #0
 800620a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800620c:	2312      	movs	r3, #18
 800620e:	18fb      	adds	r3, r7, r3
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	2160      	movs	r1, #96	; 0x60
 8006214:	5a52      	ldrh	r2, [r2, r1]
 8006216:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	689a      	ldr	r2, [r3, #8]
 800621c:	2380      	movs	r3, #128	; 0x80
 800621e:	015b      	lsls	r3, r3, #5
 8006220:	429a      	cmp	r2, r3
 8006222:	d108      	bne.n	8006236 <HAL_UART_Receive+0x126>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	691b      	ldr	r3, [r3, #16]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d104      	bne.n	8006236 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800622c:	2300      	movs	r3, #0
 800622e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	61bb      	str	r3, [r7, #24]
 8006234:	e003      	b.n	800623e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800623a:	2300      	movs	r3, #0
 800623c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800623e:	e036      	b.n	80062ae <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	9300      	str	r3, [sp, #0]
 8006248:	0013      	movs	r3, r2
 800624a:	2200      	movs	r2, #0
 800624c:	2120      	movs	r1, #32
 800624e:	f000 fcf3 	bl	8006c38 <UART_WaitOnFlagUntilTimeout>
 8006252:	1e03      	subs	r3, r0, #0
 8006254:	d001      	beq.n	800625a <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e036      	b.n	80062c8 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10e      	bne.n	800627e <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006266:	b29b      	uxth	r3, r3
 8006268:	2212      	movs	r2, #18
 800626a:	18ba      	adds	r2, r7, r2
 800626c:	8812      	ldrh	r2, [r2, #0]
 800626e:	4013      	ands	r3, r2
 8006270:	b29a      	uxth	r2, r3
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	3302      	adds	r3, #2
 800627a:	61bb      	str	r3, [r7, #24]
 800627c:	e00e      	b.n	800629c <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006284:	b2db      	uxtb	r3, r3
 8006286:	2212      	movs	r2, #18
 8006288:	18ba      	adds	r2, r7, r2
 800628a:	8812      	ldrh	r2, [r2, #0]
 800628c:	b2d2      	uxtb	r2, r2
 800628e:	4013      	ands	r3, r2
 8006290:	b2da      	uxtb	r2, r3
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	3301      	adds	r3, #1
 800629a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	225e      	movs	r2, #94	; 0x5e
 80062a0:	5a9b      	ldrh	r3, [r3, r2]
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	3b01      	subs	r3, #1
 80062a6:	b299      	uxth	r1, r3
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	225e      	movs	r2, #94	; 0x5e
 80062ac:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	225e      	movs	r2, #94	; 0x5e
 80062b2:	5a9b      	ldrh	r3, [r3, r2]
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1c2      	bne.n	8006240 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	228c      	movs	r2, #140	; 0x8c
 80062be:	2120      	movs	r1, #32
 80062c0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80062c2:	2300      	movs	r3, #0
 80062c4:	e000      	b.n	80062c8 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 80062c6:	2302      	movs	r3, #2
  }
}
 80062c8:	0018      	movs	r0, r3
 80062ca:	46bd      	mov	sp, r7
 80062cc:	b008      	add	sp, #32
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	000001ff 	.word	0x000001ff

080062d4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b08c      	sub	sp, #48	; 0x30
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	1dbb      	adds	r3, r7, #6
 80062e0:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2288      	movs	r2, #136	; 0x88
 80062e6:	589b      	ldr	r3, [r3, r2]
 80062e8:	2b20      	cmp	r3, #32
 80062ea:	d000      	beq.n	80062ee <HAL_UART_Transmit_IT+0x1a>
 80062ec:	e08d      	b.n	800640a <HAL_UART_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d003      	beq.n	80062fc <HAL_UART_Transmit_IT+0x28>
 80062f4:	1dbb      	adds	r3, r7, #6
 80062f6:	881b      	ldrh	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d101      	bne.n	8006300 <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e085      	b.n	800640c <HAL_UART_Transmit_IT+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	2380      	movs	r3, #128	; 0x80
 8006306:	015b      	lsls	r3, r3, #5
 8006308:	429a      	cmp	r2, r3
 800630a:	d109      	bne.n	8006320 <HAL_UART_Transmit_IT+0x4c>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	691b      	ldr	r3, [r3, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d105      	bne.n	8006320 <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2201      	movs	r2, #1
 8006318:	4013      	ands	r3, r2
 800631a:	d001      	beq.n	8006320 <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e075      	b.n	800640c <HAL_UART_Transmit_IT+0x138>
      }
    }

    huart->pTxBuffPtr  = pData;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	1dba      	adds	r2, r7, #6
 800632a:	2154      	movs	r1, #84	; 0x54
 800632c:	8812      	ldrh	r2, [r2, #0]
 800632e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	1dba      	adds	r2, r7, #6
 8006334:	2156      	movs	r1, #86	; 0x56
 8006336:	8812      	ldrh	r2, [r2, #0]
 8006338:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2290      	movs	r2, #144	; 0x90
 8006344:	2100      	movs	r1, #0
 8006346:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2288      	movs	r2, #136	; 0x88
 800634c:	2121      	movs	r1, #33	; 0x21
 800634e:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006354:	2380      	movs	r3, #128	; 0x80
 8006356:	059b      	lsls	r3, r3, #22
 8006358:	429a      	cmp	r2, r3
 800635a:	d12a      	bne.n	80063b2 <HAL_UART_Transmit_IT+0xde>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	689a      	ldr	r2, [r3, #8]
 8006360:	2380      	movs	r3, #128	; 0x80
 8006362:	015b      	lsls	r3, r3, #5
 8006364:	429a      	cmp	r2, r3
 8006366:	d107      	bne.n	8006378 <HAL_UART_Transmit_IT+0xa4>
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d103      	bne.n	8006378 <HAL_UART_Transmit_IT+0xa4>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	4a28      	ldr	r2, [pc, #160]	; (8006414 <HAL_UART_Transmit_IT+0x140>)
 8006374:	679a      	str	r2, [r3, #120]	; 0x78
 8006376:	e002      	b.n	800637e <HAL_UART_Transmit_IT+0xaa>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	4a27      	ldr	r2, [pc, #156]	; (8006418 <HAL_UART_Transmit_IT+0x144>)
 800637c:	679a      	str	r2, [r3, #120]	; 0x78
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800637e:	f3ef 8310 	mrs	r3, PRIMASK
 8006382:	61fb      	str	r3, [r7, #28]
  return(result);
 8006384:	69fb      	ldr	r3, [r7, #28]
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006386:	62bb      	str	r3, [r7, #40]	; 0x28
 8006388:	2301      	movs	r3, #1
 800638a:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	f383 8810 	msr	PRIMASK, r3
}
 8006392:	46c0      	nop			; (mov r8, r8)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	689a      	ldr	r2, [r3, #8]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2180      	movs	r1, #128	; 0x80
 80063a0:	0409      	lsls	r1, r1, #16
 80063a2:	430a      	orrs	r2, r1
 80063a4:	609a      	str	r2, [r3, #8]
 80063a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ac:	f383 8810 	msr	PRIMASK, r3
}
 80063b0:	e029      	b.n	8006406 <HAL_UART_Transmit_IT+0x132>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	2380      	movs	r3, #128	; 0x80
 80063b8:	015b      	lsls	r3, r3, #5
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d107      	bne.n	80063ce <HAL_UART_Transmit_IT+0xfa>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d103      	bne.n	80063ce <HAL_UART_Transmit_IT+0xfa>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	4a14      	ldr	r2, [pc, #80]	; (800641c <HAL_UART_Transmit_IT+0x148>)
 80063ca:	679a      	str	r2, [r3, #120]	; 0x78
 80063cc:	e002      	b.n	80063d4 <HAL_UART_Transmit_IT+0x100>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	4a13      	ldr	r2, [pc, #76]	; (8006420 <HAL_UART_Transmit_IT+0x14c>)
 80063d2:	679a      	str	r2, [r3, #120]	; 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063d4:	f3ef 8310 	mrs	r3, PRIMASK
 80063d8:	613b      	str	r3, [r7, #16]
  return(result);
 80063da:	693b      	ldr	r3, [r7, #16]
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80063dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063de:	2301      	movs	r3, #1
 80063e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f383 8810 	msr	PRIMASK, r3
}
 80063e8:	46c0      	nop			; (mov r8, r8)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2180      	movs	r1, #128	; 0x80
 80063f6:	430a      	orrs	r2, r1
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	f383 8810 	msr	PRIMASK, r3
}
 8006404:	46c0      	nop			; (mov r8, r8)
    }

    return HAL_OK;
 8006406:	2300      	movs	r3, #0
 8006408:	e000      	b.n	800640c <HAL_UART_Transmit_IT+0x138>
  }
  else
  {
    return HAL_BUSY;
 800640a:	2302      	movs	r3, #2
  }
}
 800640c:	0018      	movs	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	b00c      	add	sp, #48	; 0x30
 8006412:	bd80      	pop	{r7, pc}
 8006414:	080077b9 	.word	0x080077b9
 8006418:	080076cd 	.word	0x080076cd
 800641c:	0800760d 	.word	0x0800760d
 8006420:	08007559 	.word	0x08007559

08006424 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b088      	sub	sp, #32
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	1dbb      	adds	r3, r7, #6
 8006430:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	228c      	movs	r2, #140	; 0x8c
 8006436:	589b      	ldr	r3, [r3, r2]
 8006438:	2b20      	cmp	r3, #32
 800643a:	d145      	bne.n	80064c8 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <HAL_UART_Receive_IT+0x26>
 8006442:	1dbb      	adds	r3, r7, #6
 8006444:	881b      	ldrh	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e03d      	b.n	80064ca <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	2380      	movs	r3, #128	; 0x80
 8006454:	015b      	lsls	r3, r3, #5
 8006456:	429a      	cmp	r2, r3
 8006458:	d109      	bne.n	800646e <HAL_UART_Receive_IT+0x4a>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d105      	bne.n	800646e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	2201      	movs	r2, #1
 8006466:	4013      	ands	r3, r2
 8006468:	d001      	beq.n	800646e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e02d      	b.n	80064ca <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2200      	movs	r2, #0
 8006472:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	2380      	movs	r3, #128	; 0x80
 800647c:	041b      	lsls	r3, r3, #16
 800647e:	4013      	ands	r3, r2
 8006480:	d019      	beq.n	80064b6 <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006482:	f3ef 8310 	mrs	r3, PRIMASK
 8006486:	613b      	str	r3, [r7, #16]
  return(result);
 8006488:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800648a:	61fb      	str	r3, [r7, #28]
 800648c:	2301      	movs	r3, #1
 800648e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	f383 8810 	msr	PRIMASK, r3
}
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2180      	movs	r1, #128	; 0x80
 80064a4:	04c9      	lsls	r1, r1, #19
 80064a6:	430a      	orrs	r2, r1
 80064a8:	601a      	str	r2, [r3, #0]
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	f383 8810 	msr	PRIMASK, r3
}
 80064b4:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80064b6:	1dbb      	adds	r3, r7, #6
 80064b8:	881a      	ldrh	r2, [r3, #0]
 80064ba:	68b9      	ldr	r1, [r7, #8]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	0018      	movs	r0, r3
 80064c0:	f000 fc82 	bl	8006dc8 <UART_Start_Receive_IT>
 80064c4:	0003      	movs	r3, r0
 80064c6:	e000      	b.n	80064ca <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80064c8:	2302      	movs	r3, #2
  }
}
 80064ca:	0018      	movs	r0, r3
 80064cc:	46bd      	mov	sp, r7
 80064ce:	b008      	add	sp, #32
 80064d0:	bd80      	pop	{r7, pc}
	...

080064d4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b088      	sub	sp, #32
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	1dbb      	adds	r3, r7, #6
 80064e0:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2288      	movs	r2, #136	; 0x88
 80064e6:	589b      	ldr	r3, [r3, r2]
 80064e8:	2b20      	cmp	r3, #32
 80064ea:	d000      	beq.n	80064ee <HAL_UART_Transmit_DMA+0x1a>
 80064ec:	e079      	b.n	80065e2 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d003      	beq.n	80064fc <HAL_UART_Transmit_DMA+0x28>
 80064f4:	1dbb      	adds	r3, r7, #6
 80064f6:	881b      	ldrh	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d101      	bne.n	8006500 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e071      	b.n	80065e4 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	689a      	ldr	r2, [r3, #8]
 8006504:	2380      	movs	r3, #128	; 0x80
 8006506:	015b      	lsls	r3, r3, #5
 8006508:	429a      	cmp	r2, r3
 800650a:	d109      	bne.n	8006520 <HAL_UART_Transmit_DMA+0x4c>
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	691b      	ldr	r3, [r3, #16]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d105      	bne.n	8006520 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2201      	movs	r2, #1
 8006518:	4013      	ands	r3, r2
 800651a:	d001      	beq.n	8006520 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e061      	b.n	80065e4 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	68ba      	ldr	r2, [r7, #8]
 8006524:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	1dba      	adds	r2, r7, #6
 800652a:	2154      	movs	r1, #84	; 0x54
 800652c:	8812      	ldrh	r2, [r2, #0]
 800652e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	1dba      	adds	r2, r7, #6
 8006534:	2156      	movs	r1, #86	; 0x56
 8006536:	8812      	ldrh	r2, [r2, #0]
 8006538:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2290      	movs	r2, #144	; 0x90
 800653e:	2100      	movs	r1, #0
 8006540:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2288      	movs	r2, #136	; 0x88
 8006546:	2121      	movs	r1, #33	; 0x21
 8006548:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800654e:	2b00      	cmp	r3, #0
 8006550:	d028      	beq.n	80065a4 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006556:	4a25      	ldr	r2, [pc, #148]	; (80065ec <HAL_UART_Transmit_DMA+0x118>)
 8006558:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800655e:	4a24      	ldr	r2, [pc, #144]	; (80065f0 <HAL_UART_Transmit_DMA+0x11c>)
 8006560:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006566:	4a23      	ldr	r2, [pc, #140]	; (80065f4 <HAL_UART_Transmit_DMA+0x120>)
 8006568:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800656e:	2200      	movs	r2, #0
 8006570:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800657a:	0019      	movs	r1, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	3328      	adds	r3, #40	; 0x28
 8006582:	001a      	movs	r2, r3
 8006584:	1dbb      	adds	r3, r7, #6
 8006586:	881b      	ldrh	r3, [r3, #0]
 8006588:	f7fc ff28 	bl	80033dc <HAL_DMA_Start_IT>
 800658c:	1e03      	subs	r3, r0, #0
 800658e:	d009      	beq.n	80065a4 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2290      	movs	r2, #144	; 0x90
 8006594:	2110      	movs	r1, #16
 8006596:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2288      	movs	r2, #136	; 0x88
 800659c:	2120      	movs	r1, #32
 800659e:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e01f      	b.n	80065e4 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2240      	movs	r2, #64	; 0x40
 80065aa:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065ac:	f3ef 8310 	mrs	r3, PRIMASK
 80065b0:	613b      	str	r3, [r7, #16]
  return(result);
 80065b2:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065b4:	61fb      	str	r3, [r7, #28]
 80065b6:	2301      	movs	r3, #1
 80065b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f383 8810 	msr	PRIMASK, r3
}
 80065c0:	46c0      	nop			; (mov r8, r8)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689a      	ldr	r2, [r3, #8]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2180      	movs	r1, #128	; 0x80
 80065ce:	430a      	orrs	r2, r1
 80065d0:	609a      	str	r2, [r3, #8]
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	f383 8810 	msr	PRIMASK, r3
}
 80065dc:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 80065de:	2300      	movs	r3, #0
 80065e0:	e000      	b.n	80065e4 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 80065e2:	2302      	movs	r3, #2
  }
}
 80065e4:	0018      	movs	r0, r3
 80065e6:	46bd      	mov	sp, r7
 80065e8:	b008      	add	sp, #32
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	080072a9 	.word	0x080072a9
 80065f0:	08007341 	.word	0x08007341
 80065f4:	080074d3 	.word	0x080074d3

080065f8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b088      	sub	sp, #32
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	1dbb      	adds	r3, r7, #6
 8006604:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	228c      	movs	r2, #140	; 0x8c
 800660a:	589b      	ldr	r3, [r3, r2]
 800660c:	2b20      	cmp	r3, #32
 800660e:	d145      	bne.n	800669c <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_UART_Receive_DMA+0x26>
 8006616:	1dbb      	adds	r3, r7, #6
 8006618:	881b      	ldrh	r3, [r3, #0]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e03d      	b.n	800669e <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	2380      	movs	r3, #128	; 0x80
 8006628:	015b      	lsls	r3, r3, #5
 800662a:	429a      	cmp	r2, r3
 800662c:	d109      	bne.n	8006642 <HAL_UART_Receive_DMA+0x4a>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d105      	bne.n	8006642 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2201      	movs	r2, #1
 800663a:	4013      	ands	r3, r2
 800663c:	d001      	beq.n	8006642 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e02d      	b.n	800669e <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	685a      	ldr	r2, [r3, #4]
 800664e:	2380      	movs	r3, #128	; 0x80
 8006650:	041b      	lsls	r3, r3, #16
 8006652:	4013      	ands	r3, r2
 8006654:	d019      	beq.n	800668a <HAL_UART_Receive_DMA+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006656:	f3ef 8310 	mrs	r3, PRIMASK
 800665a:	613b      	str	r3, [r7, #16]
  return(result);
 800665c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800665e:	61fb      	str	r3, [r7, #28]
 8006660:	2301      	movs	r3, #1
 8006662:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f383 8810 	msr	PRIMASK, r3
}
 800666a:	46c0      	nop			; (mov r8, r8)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2180      	movs	r1, #128	; 0x80
 8006678:	04c9      	lsls	r1, r1, #19
 800667a:	430a      	orrs	r2, r1
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	f383 8810 	msr	PRIMASK, r3
}
 8006688:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800668a:	1dbb      	adds	r3, r7, #6
 800668c:	881a      	ldrh	r2, [r3, #0]
 800668e:	68b9      	ldr	r1, [r7, #8]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	0018      	movs	r0, r3
 8006694:	f000 fcbc 	bl	8007010 <UART_Start_Receive_DMA>
 8006698:	0003      	movs	r3, r0
 800669a:	e000      	b.n	800669e <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800669c:	2302      	movs	r3, #2
  }
}
 800669e:	0018      	movs	r0, r3
 80066a0:	46bd      	mov	sp, r7
 80066a2:	b008      	add	sp, #32
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b082      	sub	sp, #8
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066ae:	46c0      	nop			; (mov r8, r8)
 80066b0:	46bd      	mov	sp, r7
 80066b2:	b002      	add	sp, #8
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b082      	sub	sp, #8
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80066be:	46c0      	nop			; (mov r8, r8)
 80066c0:	46bd      	mov	sp, r7
 80066c2:	b002      	add	sp, #8
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b082      	sub	sp, #8
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066ce:	46c0      	nop			; (mov r8, r8)
 80066d0:	46bd      	mov	sp, r7
 80066d2:	b002      	add	sp, #8
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b082      	sub	sp, #8
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
 80066de:	000a      	movs	r2, r1
 80066e0:	1cbb      	adds	r3, r7, #2
 80066e2:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066e4:	46c0      	nop			; (mov r8, r8)
 80066e6:	46bd      	mov	sp, r7
 80066e8:	b002      	add	sp, #8
 80066ea:	bd80      	pop	{r7, pc}

080066ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b088      	sub	sp, #32
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066f4:	231a      	movs	r3, #26
 80066f6:	18fb      	adds	r3, r7, r3
 80066f8:	2200      	movs	r2, #0
 80066fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	689a      	ldr	r2, [r3, #8]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	431a      	orrs	r2, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	431a      	orrs	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	69db      	ldr	r3, [r3, #28]
 8006710:	4313      	orrs	r3, r2
 8006712:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4abc      	ldr	r2, [pc, #752]	; (8006a0c <UART_SetConfig+0x320>)
 800671c:	4013      	ands	r3, r2
 800671e:	0019      	movs	r1, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69fa      	ldr	r2, [r7, #28]
 8006726:	430a      	orrs	r2, r1
 8006728:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	4ab7      	ldr	r2, [pc, #732]	; (8006a10 <UART_SetConfig+0x324>)
 8006732:	4013      	ands	r3, r2
 8006734:	0019      	movs	r1, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	430a      	orrs	r2, r1
 8006740:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	699b      	ldr	r3, [r3, #24]
 8006746:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a1b      	ldr	r3, [r3, #32]
 800674c:	69fa      	ldr	r2, [r7, #28]
 800674e:	4313      	orrs	r3, r2
 8006750:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	4aae      	ldr	r2, [pc, #696]	; (8006a14 <UART_SetConfig+0x328>)
 800675a:	4013      	ands	r3, r2
 800675c:	0019      	movs	r1, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	69fa      	ldr	r2, [r7, #28]
 8006764:	430a      	orrs	r2, r1
 8006766:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800676e:	220f      	movs	r2, #15
 8006770:	4393      	bics	r3, r2
 8006772:	0019      	movs	r1, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	430a      	orrs	r2, r1
 800677e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4aa4      	ldr	r2, [pc, #656]	; (8006a18 <UART_SetConfig+0x32c>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d127      	bne.n	80067da <UART_SetConfig+0xee>
 800678a:	4ba4      	ldr	r3, [pc, #656]	; (8006a1c <UART_SetConfig+0x330>)
 800678c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800678e:	2203      	movs	r2, #3
 8006790:	4013      	ands	r3, r2
 8006792:	2b03      	cmp	r3, #3
 8006794:	d017      	beq.n	80067c6 <UART_SetConfig+0xda>
 8006796:	d81b      	bhi.n	80067d0 <UART_SetConfig+0xe4>
 8006798:	2b02      	cmp	r3, #2
 800679a:	d00a      	beq.n	80067b2 <UART_SetConfig+0xc6>
 800679c:	d818      	bhi.n	80067d0 <UART_SetConfig+0xe4>
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <UART_SetConfig+0xbc>
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d00a      	beq.n	80067bc <UART_SetConfig+0xd0>
 80067a6:	e013      	b.n	80067d0 <UART_SetConfig+0xe4>
 80067a8:	231b      	movs	r3, #27
 80067aa:	18fb      	adds	r3, r7, r3
 80067ac:	2200      	movs	r2, #0
 80067ae:	701a      	strb	r2, [r3, #0]
 80067b0:	e058      	b.n	8006864 <UART_SetConfig+0x178>
 80067b2:	231b      	movs	r3, #27
 80067b4:	18fb      	adds	r3, r7, r3
 80067b6:	2202      	movs	r2, #2
 80067b8:	701a      	strb	r2, [r3, #0]
 80067ba:	e053      	b.n	8006864 <UART_SetConfig+0x178>
 80067bc:	231b      	movs	r3, #27
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	2204      	movs	r2, #4
 80067c2:	701a      	strb	r2, [r3, #0]
 80067c4:	e04e      	b.n	8006864 <UART_SetConfig+0x178>
 80067c6:	231b      	movs	r3, #27
 80067c8:	18fb      	adds	r3, r7, r3
 80067ca:	2208      	movs	r2, #8
 80067cc:	701a      	strb	r2, [r3, #0]
 80067ce:	e049      	b.n	8006864 <UART_SetConfig+0x178>
 80067d0:	231b      	movs	r3, #27
 80067d2:	18fb      	adds	r3, r7, r3
 80067d4:	2210      	movs	r2, #16
 80067d6:	701a      	strb	r2, [r3, #0]
 80067d8:	e044      	b.n	8006864 <UART_SetConfig+0x178>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a90      	ldr	r2, [pc, #576]	; (8006a20 <UART_SetConfig+0x334>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d127      	bne.n	8006834 <UART_SetConfig+0x148>
 80067e4:	4b8d      	ldr	r3, [pc, #564]	; (8006a1c <UART_SetConfig+0x330>)
 80067e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067e8:	220c      	movs	r2, #12
 80067ea:	4013      	ands	r3, r2
 80067ec:	2b0c      	cmp	r3, #12
 80067ee:	d017      	beq.n	8006820 <UART_SetConfig+0x134>
 80067f0:	d81b      	bhi.n	800682a <UART_SetConfig+0x13e>
 80067f2:	2b08      	cmp	r3, #8
 80067f4:	d00a      	beq.n	800680c <UART_SetConfig+0x120>
 80067f6:	d818      	bhi.n	800682a <UART_SetConfig+0x13e>
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d002      	beq.n	8006802 <UART_SetConfig+0x116>
 80067fc:	2b04      	cmp	r3, #4
 80067fe:	d00a      	beq.n	8006816 <UART_SetConfig+0x12a>
 8006800:	e013      	b.n	800682a <UART_SetConfig+0x13e>
 8006802:	231b      	movs	r3, #27
 8006804:	18fb      	adds	r3, r7, r3
 8006806:	2200      	movs	r2, #0
 8006808:	701a      	strb	r2, [r3, #0]
 800680a:	e02b      	b.n	8006864 <UART_SetConfig+0x178>
 800680c:	231b      	movs	r3, #27
 800680e:	18fb      	adds	r3, r7, r3
 8006810:	2202      	movs	r2, #2
 8006812:	701a      	strb	r2, [r3, #0]
 8006814:	e026      	b.n	8006864 <UART_SetConfig+0x178>
 8006816:	231b      	movs	r3, #27
 8006818:	18fb      	adds	r3, r7, r3
 800681a:	2204      	movs	r2, #4
 800681c:	701a      	strb	r2, [r3, #0]
 800681e:	e021      	b.n	8006864 <UART_SetConfig+0x178>
 8006820:	231b      	movs	r3, #27
 8006822:	18fb      	adds	r3, r7, r3
 8006824:	2208      	movs	r2, #8
 8006826:	701a      	strb	r2, [r3, #0]
 8006828:	e01c      	b.n	8006864 <UART_SetConfig+0x178>
 800682a:	231b      	movs	r3, #27
 800682c:	18fb      	adds	r3, r7, r3
 800682e:	2210      	movs	r2, #16
 8006830:	701a      	strb	r2, [r3, #0]
 8006832:	e017      	b.n	8006864 <UART_SetConfig+0x178>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a7a      	ldr	r2, [pc, #488]	; (8006a24 <UART_SetConfig+0x338>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d104      	bne.n	8006848 <UART_SetConfig+0x15c>
 800683e:	231b      	movs	r3, #27
 8006840:	18fb      	adds	r3, r7, r3
 8006842:	2200      	movs	r2, #0
 8006844:	701a      	strb	r2, [r3, #0]
 8006846:	e00d      	b.n	8006864 <UART_SetConfig+0x178>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a76      	ldr	r2, [pc, #472]	; (8006a28 <UART_SetConfig+0x33c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d104      	bne.n	800685c <UART_SetConfig+0x170>
 8006852:	231b      	movs	r3, #27
 8006854:	18fb      	adds	r3, r7, r3
 8006856:	2200      	movs	r2, #0
 8006858:	701a      	strb	r2, [r3, #0]
 800685a:	e003      	b.n	8006864 <UART_SetConfig+0x178>
 800685c:	231b      	movs	r3, #27
 800685e:	18fb      	adds	r3, r7, r3
 8006860:	2210      	movs	r2, #16
 8006862:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	69da      	ldr	r2, [r3, #28]
 8006868:	2380      	movs	r3, #128	; 0x80
 800686a:	021b      	lsls	r3, r3, #8
 800686c:	429a      	cmp	r2, r3
 800686e:	d000      	beq.n	8006872 <UART_SetConfig+0x186>
 8006870:	e065      	b.n	800693e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8006872:	231b      	movs	r3, #27
 8006874:	18fb      	adds	r3, r7, r3
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b08      	cmp	r3, #8
 800687a:	d015      	beq.n	80068a8 <UART_SetConfig+0x1bc>
 800687c:	dc18      	bgt.n	80068b0 <UART_SetConfig+0x1c4>
 800687e:	2b04      	cmp	r3, #4
 8006880:	d00d      	beq.n	800689e <UART_SetConfig+0x1b2>
 8006882:	dc15      	bgt.n	80068b0 <UART_SetConfig+0x1c4>
 8006884:	2b00      	cmp	r3, #0
 8006886:	d002      	beq.n	800688e <UART_SetConfig+0x1a2>
 8006888:	2b02      	cmp	r3, #2
 800688a:	d005      	beq.n	8006898 <UART_SetConfig+0x1ac>
 800688c:	e010      	b.n	80068b0 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800688e:	f7fd fe1b 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 8006892:	0003      	movs	r3, r0
 8006894:	617b      	str	r3, [r7, #20]
        break;
 8006896:	e012      	b.n	80068be <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006898:	4b64      	ldr	r3, [pc, #400]	; (8006a2c <UART_SetConfig+0x340>)
 800689a:	617b      	str	r3, [r7, #20]
        break;
 800689c:	e00f      	b.n	80068be <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800689e:	f7fd fd89 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 80068a2:	0003      	movs	r3, r0
 80068a4:	617b      	str	r3, [r7, #20]
        break;
 80068a6:	e00a      	b.n	80068be <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068a8:	2380      	movs	r3, #128	; 0x80
 80068aa:	021b      	lsls	r3, r3, #8
 80068ac:	617b      	str	r3, [r7, #20]
        break;
 80068ae:	e006      	b.n	80068be <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80068b0:	2300      	movs	r3, #0
 80068b2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80068b4:	231a      	movs	r3, #26
 80068b6:	18fb      	adds	r3, r7, r3
 80068b8:	2201      	movs	r2, #1
 80068ba:	701a      	strb	r2, [r3, #0]
        break;
 80068bc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d100      	bne.n	80068c6 <UART_SetConfig+0x1da>
 80068c4:	e08d      	b.n	80069e2 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068ca:	4b59      	ldr	r3, [pc, #356]	; (8006a30 <UART_SetConfig+0x344>)
 80068cc:	0052      	lsls	r2, r2, #1
 80068ce:	5ad3      	ldrh	r3, [r2, r3]
 80068d0:	0019      	movs	r1, r3
 80068d2:	6978      	ldr	r0, [r7, #20]
 80068d4:	f7f9 fc22 	bl	800011c <__udivsi3>
 80068d8:	0003      	movs	r3, r0
 80068da:	005a      	lsls	r2, r3, #1
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	085b      	lsrs	r3, r3, #1
 80068e2:	18d2      	adds	r2, r2, r3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	0019      	movs	r1, r3
 80068ea:	0010      	movs	r0, r2
 80068ec:	f7f9 fc16 	bl	800011c <__udivsi3>
 80068f0:	0003      	movs	r3, r0
 80068f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	2b0f      	cmp	r3, #15
 80068f8:	d91c      	bls.n	8006934 <UART_SetConfig+0x248>
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	2380      	movs	r3, #128	; 0x80
 80068fe:	025b      	lsls	r3, r3, #9
 8006900:	429a      	cmp	r2, r3
 8006902:	d217      	bcs.n	8006934 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	b29a      	uxth	r2, r3
 8006908:	200e      	movs	r0, #14
 800690a:	183b      	adds	r3, r7, r0
 800690c:	210f      	movs	r1, #15
 800690e:	438a      	bics	r2, r1
 8006910:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	085b      	lsrs	r3, r3, #1
 8006916:	b29b      	uxth	r3, r3
 8006918:	2207      	movs	r2, #7
 800691a:	4013      	ands	r3, r2
 800691c:	b299      	uxth	r1, r3
 800691e:	183b      	adds	r3, r7, r0
 8006920:	183a      	adds	r2, r7, r0
 8006922:	8812      	ldrh	r2, [r2, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	183a      	adds	r2, r7, r0
 800692e:	8812      	ldrh	r2, [r2, #0]
 8006930:	60da      	str	r2, [r3, #12]
 8006932:	e056      	b.n	80069e2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8006934:	231a      	movs	r3, #26
 8006936:	18fb      	adds	r3, r7, r3
 8006938:	2201      	movs	r2, #1
 800693a:	701a      	strb	r2, [r3, #0]
 800693c:	e051      	b.n	80069e2 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800693e:	231b      	movs	r3, #27
 8006940:	18fb      	adds	r3, r7, r3
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	2b08      	cmp	r3, #8
 8006946:	d015      	beq.n	8006974 <UART_SetConfig+0x288>
 8006948:	dc18      	bgt.n	800697c <UART_SetConfig+0x290>
 800694a:	2b04      	cmp	r3, #4
 800694c:	d00d      	beq.n	800696a <UART_SetConfig+0x27e>
 800694e:	dc15      	bgt.n	800697c <UART_SetConfig+0x290>
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <UART_SetConfig+0x26e>
 8006954:	2b02      	cmp	r3, #2
 8006956:	d005      	beq.n	8006964 <UART_SetConfig+0x278>
 8006958:	e010      	b.n	800697c <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800695a:	f7fd fdb5 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 800695e:	0003      	movs	r3, r0
 8006960:	617b      	str	r3, [r7, #20]
        break;
 8006962:	e012      	b.n	800698a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006964:	4b31      	ldr	r3, [pc, #196]	; (8006a2c <UART_SetConfig+0x340>)
 8006966:	617b      	str	r3, [r7, #20]
        break;
 8006968:	e00f      	b.n	800698a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800696a:	f7fd fd23 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 800696e:	0003      	movs	r3, r0
 8006970:	617b      	str	r3, [r7, #20]
        break;
 8006972:	e00a      	b.n	800698a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006974:	2380      	movs	r3, #128	; 0x80
 8006976:	021b      	lsls	r3, r3, #8
 8006978:	617b      	str	r3, [r7, #20]
        break;
 800697a:	e006      	b.n	800698a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800697c:	2300      	movs	r3, #0
 800697e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006980:	231a      	movs	r3, #26
 8006982:	18fb      	adds	r3, r7, r3
 8006984:	2201      	movs	r2, #1
 8006986:	701a      	strb	r2, [r3, #0]
        break;
 8006988:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d028      	beq.n	80069e2 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006994:	4b26      	ldr	r3, [pc, #152]	; (8006a30 <UART_SetConfig+0x344>)
 8006996:	0052      	lsls	r2, r2, #1
 8006998:	5ad3      	ldrh	r3, [r2, r3]
 800699a:	0019      	movs	r1, r3
 800699c:	6978      	ldr	r0, [r7, #20]
 800699e:	f7f9 fbbd 	bl	800011c <__udivsi3>
 80069a2:	0003      	movs	r3, r0
 80069a4:	001a      	movs	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	085b      	lsrs	r3, r3, #1
 80069ac:	18d2      	adds	r2, r2, r3
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	0019      	movs	r1, r3
 80069b4:	0010      	movs	r0, r2
 80069b6:	f7f9 fbb1 	bl	800011c <__udivsi3>
 80069ba:	0003      	movs	r3, r0
 80069bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	2b0f      	cmp	r3, #15
 80069c2:	d90a      	bls.n	80069da <UART_SetConfig+0x2ee>
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	2380      	movs	r3, #128	; 0x80
 80069c8:	025b      	lsls	r3, r3, #9
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d205      	bcs.n	80069da <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	60da      	str	r2, [r3, #12]
 80069d8:	e003      	b.n	80069e2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80069da:	231a      	movs	r3, #26
 80069dc:	18fb      	adds	r3, r7, r3
 80069de:	2201      	movs	r2, #1
 80069e0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	226a      	movs	r2, #106	; 0x6a
 80069e6:	2101      	movs	r1, #1
 80069e8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2268      	movs	r2, #104	; 0x68
 80069ee:	2101      	movs	r1, #1
 80069f0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80069fe:	231a      	movs	r3, #26
 8006a00:	18fb      	adds	r3, r7, r3
 8006a02:	781b      	ldrb	r3, [r3, #0]
}
 8006a04:	0018      	movs	r0, r3
 8006a06:	46bd      	mov	sp, r7
 8006a08:	b008      	add	sp, #32
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	cfff69f3 	.word	0xcfff69f3
 8006a10:	ffffcfff 	.word	0xffffcfff
 8006a14:	11fff4ff 	.word	0x11fff4ff
 8006a18:	40013800 	.word	0x40013800
 8006a1c:	40021000 	.word	0x40021000
 8006a20:	40004400 	.word	0x40004400
 8006a24:	40004800 	.word	0x40004800
 8006a28:	40004c00 	.word	0x40004c00
 8006a2c:	00f42400 	.word	0x00f42400
 8006a30:	0800b9c4 	.word	0x0800b9c4

08006a34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a40:	2201      	movs	r2, #1
 8006a42:	4013      	ands	r3, r2
 8006a44:	d00b      	beq.n	8006a5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	4a4a      	ldr	r2, [pc, #296]	; (8006b78 <UART_AdvFeatureConfig+0x144>)
 8006a4e:	4013      	ands	r3, r2
 8006a50:	0019      	movs	r1, r3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a62:	2202      	movs	r2, #2
 8006a64:	4013      	ands	r3, r2
 8006a66:	d00b      	beq.n	8006a80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	4a43      	ldr	r2, [pc, #268]	; (8006b7c <UART_AdvFeatureConfig+0x148>)
 8006a70:	4013      	ands	r3, r2
 8006a72:	0019      	movs	r1, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	430a      	orrs	r2, r1
 8006a7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a84:	2204      	movs	r2, #4
 8006a86:	4013      	ands	r3, r2
 8006a88:	d00b      	beq.n	8006aa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	4a3b      	ldr	r2, [pc, #236]	; (8006b80 <UART_AdvFeatureConfig+0x14c>)
 8006a92:	4013      	ands	r3, r2
 8006a94:	0019      	movs	r1, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aa6:	2208      	movs	r2, #8
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	d00b      	beq.n	8006ac4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	4a34      	ldr	r2, [pc, #208]	; (8006b84 <UART_AdvFeatureConfig+0x150>)
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	0019      	movs	r1, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ac8:	2210      	movs	r2, #16
 8006aca:	4013      	ands	r3, r2
 8006acc:	d00b      	beq.n	8006ae6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	4a2c      	ldr	r2, [pc, #176]	; (8006b88 <UART_AdvFeatureConfig+0x154>)
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	0019      	movs	r1, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aea:	2220      	movs	r2, #32
 8006aec:	4013      	ands	r3, r2
 8006aee:	d00b      	beq.n	8006b08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	4a25      	ldr	r2, [pc, #148]	; (8006b8c <UART_AdvFeatureConfig+0x158>)
 8006af8:	4013      	ands	r3, r2
 8006afa:	0019      	movs	r1, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	430a      	orrs	r2, r1
 8006b06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0c:	2240      	movs	r2, #64	; 0x40
 8006b0e:	4013      	ands	r3, r2
 8006b10:	d01d      	beq.n	8006b4e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	4a1d      	ldr	r2, [pc, #116]	; (8006b90 <UART_AdvFeatureConfig+0x15c>)
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	0019      	movs	r1, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	430a      	orrs	r2, r1
 8006b28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b2e:	2380      	movs	r3, #128	; 0x80
 8006b30:	035b      	lsls	r3, r3, #13
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d10b      	bne.n	8006b4e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	4a15      	ldr	r2, [pc, #84]	; (8006b94 <UART_AdvFeatureConfig+0x160>)
 8006b3e:	4013      	ands	r3, r2
 8006b40:	0019      	movs	r1, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b52:	2280      	movs	r2, #128	; 0x80
 8006b54:	4013      	ands	r3, r2
 8006b56:	d00b      	beq.n	8006b70 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	4a0e      	ldr	r2, [pc, #56]	; (8006b98 <UART_AdvFeatureConfig+0x164>)
 8006b60:	4013      	ands	r3, r2
 8006b62:	0019      	movs	r1, r3
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	430a      	orrs	r2, r1
 8006b6e:	605a      	str	r2, [r3, #4]
  }
}
 8006b70:	46c0      	nop			; (mov r8, r8)
 8006b72:	46bd      	mov	sp, r7
 8006b74:	b002      	add	sp, #8
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	fffdffff 	.word	0xfffdffff
 8006b7c:	fffeffff 	.word	0xfffeffff
 8006b80:	fffbffff 	.word	0xfffbffff
 8006b84:	ffff7fff 	.word	0xffff7fff
 8006b88:	ffffefff 	.word	0xffffefff
 8006b8c:	ffffdfff 	.word	0xffffdfff
 8006b90:	ffefffff 	.word	0xffefffff
 8006b94:	ff9fffff 	.word	0xff9fffff
 8006b98:	fff7ffff 	.word	0xfff7ffff

08006b9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b086      	sub	sp, #24
 8006ba0:	af02      	add	r7, sp, #8
 8006ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2290      	movs	r2, #144	; 0x90
 8006ba8:	2100      	movs	r1, #0
 8006baa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006bac:	f7fb fe1c 	bl	80027e8 <HAL_GetTick>
 8006bb0:	0003      	movs	r3, r0
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2208      	movs	r2, #8
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	2b08      	cmp	r3, #8
 8006bc0:	d10c      	bne.n	8006bdc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2280      	movs	r2, #128	; 0x80
 8006bc6:	0391      	lsls	r1, r2, #14
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	4a1a      	ldr	r2, [pc, #104]	; (8006c34 <UART_CheckIdleState+0x98>)
 8006bcc:	9200      	str	r2, [sp, #0]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f000 f832 	bl	8006c38 <UART_WaitOnFlagUntilTimeout>
 8006bd4:	1e03      	subs	r3, r0, #0
 8006bd6:	d001      	beq.n	8006bdc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e026      	b.n	8006c2a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	2204      	movs	r2, #4
 8006be4:	4013      	ands	r3, r2
 8006be6:	2b04      	cmp	r3, #4
 8006be8:	d10c      	bne.n	8006c04 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2280      	movs	r2, #128	; 0x80
 8006bee:	03d1      	lsls	r1, r2, #15
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	4a10      	ldr	r2, [pc, #64]	; (8006c34 <UART_CheckIdleState+0x98>)
 8006bf4:	9200      	str	r2, [sp, #0]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f000 f81e 	bl	8006c38 <UART_WaitOnFlagUntilTimeout>
 8006bfc:	1e03      	subs	r3, r0, #0
 8006bfe:	d001      	beq.n	8006c04 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c00:	2303      	movs	r3, #3
 8006c02:	e012      	b.n	8006c2a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2288      	movs	r2, #136	; 0x88
 8006c08:	2120      	movs	r1, #32
 8006c0a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	228c      	movs	r2, #140	; 0x8c
 8006c10:	2120      	movs	r1, #32
 8006c12:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2284      	movs	r2, #132	; 0x84
 8006c24:	2100      	movs	r1, #0
 8006c26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	0018      	movs	r0, r3
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	b004      	add	sp, #16
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	46c0      	nop			; (mov r8, r8)
 8006c34:	01ffffff 	.word	0x01ffffff

08006c38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b094      	sub	sp, #80	; 0x50
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	603b      	str	r3, [r7, #0]
 8006c44:	1dfb      	adds	r3, r7, #7
 8006c46:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c48:	e0a7      	b.n	8006d9a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	d100      	bne.n	8006c52 <UART_WaitOnFlagUntilTimeout+0x1a>
 8006c50:	e0a3      	b.n	8006d9a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c52:	f7fb fdc9 	bl	80027e8 <HAL_GetTick>
 8006c56:	0002      	movs	r2, r0
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	1ad3      	subs	r3, r2, r3
 8006c5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d302      	bcc.n	8006c68 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d13f      	bne.n	8006ce8 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c68:	f3ef 8310 	mrs	r3, PRIMASK
 8006c6c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006c70:	647b      	str	r3, [r7, #68]	; 0x44
 8006c72:	2301      	movs	r3, #1
 8006c74:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c78:	f383 8810 	msr	PRIMASK, r3
}
 8006c7c:	46c0      	nop			; (mov r8, r8)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	494e      	ldr	r1, [pc, #312]	; (8006dc4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006c8a:	400a      	ands	r2, r1
 8006c8c:	601a      	str	r2, [r3, #0]
 8006c8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c90:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c94:	f383 8810 	msr	PRIMASK, r3
}
 8006c98:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c9a:	f3ef 8310 	mrs	r3, PRIMASK
 8006c9e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca2:	643b      	str	r3, [r7, #64]	; 0x40
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006caa:	f383 8810 	msr	PRIMASK, r3
}
 8006cae:	46c0      	nop			; (mov r8, r8)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689a      	ldr	r2, [r3, #8]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2101      	movs	r1, #1
 8006cbc:	438a      	bics	r2, r1
 8006cbe:	609a      	str	r2, [r3, #8]
 8006cc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cc6:	f383 8810 	msr	PRIMASK, r3
}
 8006cca:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2288      	movs	r2, #136	; 0x88
 8006cd0:	2120      	movs	r1, #32
 8006cd2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	228c      	movs	r2, #140	; 0x8c
 8006cd8:	2120      	movs	r1, #32
 8006cda:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2284      	movs	r2, #132	; 0x84
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006ce4:	2303      	movs	r3, #3
 8006ce6:	e069      	b.n	8006dbc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2204      	movs	r2, #4
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	d052      	beq.n	8006d9a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	69da      	ldr	r2, [r3, #28]
 8006cfa:	2380      	movs	r3, #128	; 0x80
 8006cfc:	011b      	lsls	r3, r3, #4
 8006cfe:	401a      	ands	r2, r3
 8006d00:	2380      	movs	r3, #128	; 0x80
 8006d02:	011b      	lsls	r3, r3, #4
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d148      	bne.n	8006d9a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2280      	movs	r2, #128	; 0x80
 8006d0e:	0112      	lsls	r2, r2, #4
 8006d10:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d12:	f3ef 8310 	mrs	r3, PRIMASK
 8006d16:	613b      	str	r3, [r7, #16]
  return(result);
 8006d18:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f383 8810 	msr	PRIMASK, r3
}
 8006d26:	46c0      	nop			; (mov r8, r8)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4924      	ldr	r1, [pc, #144]	; (8006dc4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006d34:	400a      	ands	r2, r1
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d3a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	f383 8810 	msr	PRIMASK, r3
}
 8006d42:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d44:	f3ef 8310 	mrs	r3, PRIMASK
 8006d48:	61fb      	str	r3, [r7, #28]
  return(result);
 8006d4a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d4e:	2301      	movs	r3, #1
 8006d50:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	f383 8810 	msr	PRIMASK, r3
}
 8006d58:	46c0      	nop			; (mov r8, r8)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	689a      	ldr	r2, [r3, #8]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2101      	movs	r1, #1
 8006d66:	438a      	bics	r2, r1
 8006d68:	609a      	str	r2, [r3, #8]
 8006d6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d6c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d70:	f383 8810 	msr	PRIMASK, r3
}
 8006d74:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2288      	movs	r2, #136	; 0x88
 8006d7a:	2120      	movs	r1, #32
 8006d7c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	228c      	movs	r2, #140	; 0x8c
 8006d82:	2120      	movs	r1, #32
 8006d84:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2290      	movs	r2, #144	; 0x90
 8006d8a:	2120      	movs	r1, #32
 8006d8c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2284      	movs	r2, #132	; 0x84
 8006d92:	2100      	movs	r1, #0
 8006d94:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e010      	b.n	8006dbc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	4013      	ands	r3, r2
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	425a      	negs	r2, r3
 8006daa:	4153      	adcs	r3, r2
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	001a      	movs	r2, r3
 8006db0:	1dfb      	adds	r3, r7, #7
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d100      	bne.n	8006dba <UART_WaitOnFlagUntilTimeout+0x182>
 8006db8:	e747      	b.n	8006c4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	b014      	add	sp, #80	; 0x50
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	fffffe5f 	.word	0xfffffe5f

08006dc8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b098      	sub	sp, #96	; 0x60
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	1dbb      	adds	r3, r7, #6
 8006dd4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	68ba      	ldr	r2, [r7, #8]
 8006dda:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	1dba      	adds	r2, r7, #6
 8006de0:	215c      	movs	r1, #92	; 0x5c
 8006de2:	8812      	ldrh	r2, [r2, #0]
 8006de4:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	1dba      	adds	r2, r7, #6
 8006dea:	215e      	movs	r1, #94	; 0x5e
 8006dec:	8812      	ldrh	r2, [r2, #0]
 8006dee:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	689a      	ldr	r2, [r3, #8]
 8006dfa:	2380      	movs	r3, #128	; 0x80
 8006dfc:	015b      	lsls	r3, r3, #5
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d10d      	bne.n	8006e1e <UART_Start_Receive_IT+0x56>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d104      	bne.n	8006e14 <UART_Start_Receive_IT+0x4c>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2260      	movs	r2, #96	; 0x60
 8006e0e:	497b      	ldr	r1, [pc, #492]	; (8006ffc <UART_Start_Receive_IT+0x234>)
 8006e10:	5299      	strh	r1, [r3, r2]
 8006e12:	e02e      	b.n	8006e72 <UART_Start_Receive_IT+0xaa>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2260      	movs	r2, #96	; 0x60
 8006e18:	21ff      	movs	r1, #255	; 0xff
 8006e1a:	5299      	strh	r1, [r3, r2]
 8006e1c:	e029      	b.n	8006e72 <UART_Start_Receive_IT+0xaa>
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10d      	bne.n	8006e42 <UART_Start_Receive_IT+0x7a>
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d104      	bne.n	8006e38 <UART_Start_Receive_IT+0x70>
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2260      	movs	r2, #96	; 0x60
 8006e32:	21ff      	movs	r1, #255	; 0xff
 8006e34:	5299      	strh	r1, [r3, r2]
 8006e36:	e01c      	b.n	8006e72 <UART_Start_Receive_IT+0xaa>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2260      	movs	r2, #96	; 0x60
 8006e3c:	217f      	movs	r1, #127	; 0x7f
 8006e3e:	5299      	strh	r1, [r3, r2]
 8006e40:	e017      	b.n	8006e72 <UART_Start_Receive_IT+0xaa>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689a      	ldr	r2, [r3, #8]
 8006e46:	2380      	movs	r3, #128	; 0x80
 8006e48:	055b      	lsls	r3, r3, #21
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d10d      	bne.n	8006e6a <UART_Start_Receive_IT+0xa2>
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d104      	bne.n	8006e60 <UART_Start_Receive_IT+0x98>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2260      	movs	r2, #96	; 0x60
 8006e5a:	217f      	movs	r1, #127	; 0x7f
 8006e5c:	5299      	strh	r1, [r3, r2]
 8006e5e:	e008      	b.n	8006e72 <UART_Start_Receive_IT+0xaa>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2260      	movs	r2, #96	; 0x60
 8006e64:	213f      	movs	r1, #63	; 0x3f
 8006e66:	5299      	strh	r1, [r3, r2]
 8006e68:	e003      	b.n	8006e72 <UART_Start_Receive_IT+0xaa>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2260      	movs	r2, #96	; 0x60
 8006e6e:	2100      	movs	r1, #0
 8006e70:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2290      	movs	r2, #144	; 0x90
 8006e76:	2100      	movs	r1, #0
 8006e78:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	228c      	movs	r2, #140	; 0x8c
 8006e7e:	2122      	movs	r1, #34	; 0x22
 8006e80:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e82:	f3ef 8310 	mrs	r3, PRIMASK
 8006e86:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8006e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e92:	f383 8810 	msr	PRIMASK, r3
}
 8006e96:	46c0      	nop			; (mov r8, r8)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	689a      	ldr	r2, [r3, #8]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	430a      	orrs	r2, r1
 8006ea6:	609a      	str	r2, [r3, #8]
 8006ea8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006eaa:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006eae:	f383 8810 	msr	PRIMASK, r3
}
 8006eb2:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006eb8:	2380      	movs	r3, #128	; 0x80
 8006eba:	059b      	lsls	r3, r3, #22
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d150      	bne.n	8006f62 <UART_Start_Receive_IT+0x19a>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2268      	movs	r2, #104	; 0x68
 8006ec4:	5a9b      	ldrh	r3, [r3, r2]
 8006ec6:	1dba      	adds	r2, r7, #6
 8006ec8:	8812      	ldrh	r2, [r2, #0]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d349      	bcc.n	8006f62 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	689a      	ldr	r2, [r3, #8]
 8006ed2:	2380      	movs	r3, #128	; 0x80
 8006ed4:	015b      	lsls	r3, r3, #5
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d107      	bne.n	8006eea <UART_Start_Receive_IT+0x122>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d103      	bne.n	8006eea <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	4a46      	ldr	r2, [pc, #280]	; (8007000 <UART_Start_Receive_IT+0x238>)
 8006ee6:	675a      	str	r2, [r3, #116]	; 0x74
 8006ee8:	e002      	b.n	8006ef0 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	4a45      	ldr	r2, [pc, #276]	; (8007004 <UART_Start_Receive_IT+0x23c>)
 8006eee:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d019      	beq.n	8006f2c <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ef8:	f3ef 8310 	mrs	r3, PRIMASK
 8006efc:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006efe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f00:	65bb      	str	r3, [r7, #88]	; 0x58
 8006f02:	2301      	movs	r3, #1
 8006f04:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f08:	f383 8810 	msr	PRIMASK, r3
}
 8006f0c:	46c0      	nop			; (mov r8, r8)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2180      	movs	r1, #128	; 0x80
 8006f1a:	0049      	lsls	r1, r1, #1
 8006f1c:	430a      	orrs	r2, r1
 8006f1e:	601a      	str	r2, [r3, #0]
 8006f20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f26:	f383 8810 	msr	PRIMASK, r3
}
 8006f2a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f2c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f30:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006f34:	657b      	str	r3, [r7, #84]	; 0x54
 8006f36:	2301      	movs	r3, #1
 8006f38:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3c:	f383 8810 	msr	PRIMASK, r3
}
 8006f40:	46c0      	nop			; (mov r8, r8)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	689a      	ldr	r2, [r3, #8]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2180      	movs	r1, #128	; 0x80
 8006f4e:	0549      	lsls	r1, r1, #21
 8006f50:	430a      	orrs	r2, r1
 8006f52:	609a      	str	r2, [r3, #8]
 8006f54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f56:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f5a:	f383 8810 	msr	PRIMASK, r3
}
 8006f5e:	46c0      	nop			; (mov r8, r8)
 8006f60:	e047      	b.n	8006ff2 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	689a      	ldr	r2, [r3, #8]
 8006f66:	2380      	movs	r3, #128	; 0x80
 8006f68:	015b      	lsls	r3, r3, #5
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d107      	bne.n	8006f7e <UART_Start_Receive_IT+0x1b6>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d103      	bne.n	8006f7e <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4a23      	ldr	r2, [pc, #140]	; (8007008 <UART_Start_Receive_IT+0x240>)
 8006f7a:	675a      	str	r2, [r3, #116]	; 0x74
 8006f7c:	e002      	b.n	8006f84 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	4a22      	ldr	r2, [pc, #136]	; (800700c <UART_Start_Receive_IT+0x244>)
 8006f82:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d019      	beq.n	8006fc0 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f90:	61fb      	str	r3, [r7, #28]
  return(result);
 8006f92:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006f94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f96:	2301      	movs	r3, #1
 8006f98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f9a:	6a3b      	ldr	r3, [r7, #32]
 8006f9c:	f383 8810 	msr	PRIMASK, r3
}
 8006fa0:	46c0      	nop			; (mov r8, r8)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2190      	movs	r1, #144	; 0x90
 8006fae:	0049      	lsls	r1, r1, #1
 8006fb0:	430a      	orrs	r2, r1
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fb6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fba:	f383 8810 	msr	PRIMASK, r3
}
 8006fbe:	e018      	b.n	8006ff2 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fc0:	f3ef 8310 	mrs	r3, PRIMASK
 8006fc4:	613b      	str	r3, [r7, #16]
  return(result);
 8006fc6:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006fc8:	653b      	str	r3, [r7, #80]	; 0x50
 8006fca:	2301      	movs	r3, #1
 8006fcc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	f383 8810 	msr	PRIMASK, r3
}
 8006fd4:	46c0      	nop			; (mov r8, r8)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2120      	movs	r1, #32
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fe8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	f383 8810 	msr	PRIMASK, r3
}
 8006ff0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	b018      	add	sp, #96	; 0x60
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	000001ff 	.word	0x000001ff
 8007000:	08007e81 	.word	0x08007e81
 8007004:	08007b95 	.word	0x08007b95
 8007008:	08007a21 	.word	0x08007a21
 800700c:	080078ad 	.word	0x080078ad

08007010 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b090      	sub	sp, #64	; 0x40
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	1dbb      	adds	r3, r7, #6
 800701c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	68ba      	ldr	r2, [r7, #8]
 8007022:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	1dba      	adds	r2, r7, #6
 8007028:	215c      	movs	r1, #92	; 0x5c
 800702a:	8812      	ldrh	r2, [r2, #0]
 800702c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2290      	movs	r2, #144	; 0x90
 8007032:	2100      	movs	r1, #0
 8007034:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	228c      	movs	r2, #140	; 0x8c
 800703a:	2122      	movs	r1, #34	; 0x22
 800703c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2280      	movs	r2, #128	; 0x80
 8007042:	589b      	ldr	r3, [r3, r2]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d02d      	beq.n	80070a4 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2280      	movs	r2, #128	; 0x80
 800704c:	589b      	ldr	r3, [r3, r2]
 800704e:	4a40      	ldr	r2, [pc, #256]	; (8007150 <UART_Start_Receive_DMA+0x140>)
 8007050:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2280      	movs	r2, #128	; 0x80
 8007056:	589b      	ldr	r3, [r3, r2]
 8007058:	4a3e      	ldr	r2, [pc, #248]	; (8007154 <UART_Start_Receive_DMA+0x144>)
 800705a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2280      	movs	r2, #128	; 0x80
 8007060:	589b      	ldr	r3, [r3, r2]
 8007062:	4a3d      	ldr	r2, [pc, #244]	; (8007158 <UART_Start_Receive_DMA+0x148>)
 8007064:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2280      	movs	r2, #128	; 0x80
 800706a:	589b      	ldr	r3, [r3, r2]
 800706c:	2200      	movs	r2, #0
 800706e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2280      	movs	r2, #128	; 0x80
 8007074:	5898      	ldr	r0, [r3, r2]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	3324      	adds	r3, #36	; 0x24
 800707c:	0019      	movs	r1, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007082:	001a      	movs	r2, r3
 8007084:	1dbb      	adds	r3, r7, #6
 8007086:	881b      	ldrh	r3, [r3, #0]
 8007088:	f7fc f9a8 	bl	80033dc <HAL_DMA_Start_IT>
 800708c:	1e03      	subs	r3, r0, #0
 800708e:	d009      	beq.n	80070a4 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2290      	movs	r2, #144	; 0x90
 8007094:	2110      	movs	r1, #16
 8007096:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	228c      	movs	r2, #140	; 0x8c
 800709c:	2120      	movs	r1, #32
 800709e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e050      	b.n	8007146 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d019      	beq.n	80070e0 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070ac:	f3ef 8310 	mrs	r3, PRIMASK
 80070b0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80070b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070b6:	2301      	movs	r3, #1
 80070b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070bc:	f383 8810 	msr	PRIMASK, r3
}
 80070c0:	46c0      	nop			; (mov r8, r8)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2180      	movs	r1, #128	; 0x80
 80070ce:	0049      	lsls	r1, r1, #1
 80070d0:	430a      	orrs	r2, r1
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070d6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070da:	f383 8810 	msr	PRIMASK, r3
}
 80070de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070e0:	f3ef 8310 	mrs	r3, PRIMASK
 80070e4:	613b      	str	r3, [r7, #16]
  return(result);
 80070e6:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80070ea:	2301      	movs	r3, #1
 80070ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f383 8810 	msr	PRIMASK, r3
}
 80070f4:	46c0      	nop			; (mov r8, r8)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	689a      	ldr	r2, [r3, #8]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2101      	movs	r1, #1
 8007102:	430a      	orrs	r2, r1
 8007104:	609a      	str	r2, [r3, #8]
 8007106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007108:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	f383 8810 	msr	PRIMASK, r3
}
 8007110:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007112:	f3ef 8310 	mrs	r3, PRIMASK
 8007116:	61fb      	str	r3, [r7, #28]
  return(result);
 8007118:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800711a:	637b      	str	r3, [r7, #52]	; 0x34
 800711c:	2301      	movs	r3, #1
 800711e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007120:	6a3b      	ldr	r3, [r7, #32]
 8007122:	f383 8810 	msr	PRIMASK, r3
}
 8007126:	46c0      	nop			; (mov r8, r8)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689a      	ldr	r2, [r3, #8]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2140      	movs	r1, #64	; 0x40
 8007134:	430a      	orrs	r2, r1
 8007136:	609a      	str	r2, [r3, #8]
 8007138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800713a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800713c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713e:	f383 8810 	msr	PRIMASK, r3
}
 8007142:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	0018      	movs	r0, r3
 8007148:	46bd      	mov	sp, r7
 800714a:	b010      	add	sp, #64	; 0x40
 800714c:	bd80      	pop	{r7, pc}
 800714e:	46c0      	nop			; (mov r8, r8)
 8007150:	08007361 	.word	0x08007361
 8007154:	08007491 	.word	0x08007491
 8007158:	080074d3 	.word	0x080074d3

0800715c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b08a      	sub	sp, #40	; 0x28
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007164:	f3ef 8310 	mrs	r3, PRIMASK
 8007168:	60bb      	str	r3, [r7, #8]
  return(result);
 800716a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800716c:	627b      	str	r3, [r7, #36]	; 0x24
 800716e:	2301      	movs	r3, #1
 8007170:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f383 8810 	msr	PRIMASK, r3
}
 8007178:	46c0      	nop			; (mov r8, r8)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	21c0      	movs	r1, #192	; 0xc0
 8007186:	438a      	bics	r2, r1
 8007188:	601a      	str	r2, [r3, #0]
 800718a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f383 8810 	msr	PRIMASK, r3
}
 8007194:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007196:	f3ef 8310 	mrs	r3, PRIMASK
 800719a:	617b      	str	r3, [r7, #20]
  return(result);
 800719c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800719e:	623b      	str	r3, [r7, #32]
 80071a0:	2301      	movs	r3, #1
 80071a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	f383 8810 	msr	PRIMASK, r3
}
 80071aa:	46c0      	nop			; (mov r8, r8)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689a      	ldr	r2, [r3, #8]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4908      	ldr	r1, [pc, #32]	; (80071d8 <UART_EndTxTransfer+0x7c>)
 80071b8:	400a      	ands	r2, r1
 80071ba:	609a      	str	r2, [r3, #8]
 80071bc:	6a3b      	ldr	r3, [r7, #32]
 80071be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	f383 8810 	msr	PRIMASK, r3
}
 80071c6:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2288      	movs	r2, #136	; 0x88
 80071cc:	2120      	movs	r1, #32
 80071ce:	5099      	str	r1, [r3, r2]
}
 80071d0:	46c0      	nop			; (mov r8, r8)
 80071d2:	46bd      	mov	sp, r7
 80071d4:	b00a      	add	sp, #40	; 0x28
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	ff7fffff 	.word	0xff7fffff

080071dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b08e      	sub	sp, #56	; 0x38
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071e4:	f3ef 8310 	mrs	r3, PRIMASK
 80071e8:	617b      	str	r3, [r7, #20]
  return(result);
 80071ea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071ec:	637b      	str	r3, [r7, #52]	; 0x34
 80071ee:	2301      	movs	r3, #1
 80071f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	f383 8810 	msr	PRIMASK, r3
}
 80071f8:	46c0      	nop			; (mov r8, r8)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4926      	ldr	r1, [pc, #152]	; (80072a0 <UART_EndRxTransfer+0xc4>)
 8007206:	400a      	ands	r2, r1
 8007208:	601a      	str	r2, [r3, #0]
 800720a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800720c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	f383 8810 	msr	PRIMASK, r3
}
 8007214:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007216:	f3ef 8310 	mrs	r3, PRIMASK
 800721a:	623b      	str	r3, [r7, #32]
  return(result);
 800721c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800721e:	633b      	str	r3, [r7, #48]	; 0x30
 8007220:	2301      	movs	r3, #1
 8007222:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007226:	f383 8810 	msr	PRIMASK, r3
}
 800722a:	46c0      	nop			; (mov r8, r8)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	689a      	ldr	r2, [r3, #8]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	491b      	ldr	r1, [pc, #108]	; (80072a4 <UART_EndRxTransfer+0xc8>)
 8007238:	400a      	ands	r2, r1
 800723a:	609a      	str	r2, [r3, #8]
 800723c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007242:	f383 8810 	msr	PRIMASK, r3
}
 8007246:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800724c:	2b01      	cmp	r3, #1
 800724e:	d118      	bne.n	8007282 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007250:	f3ef 8310 	mrs	r3, PRIMASK
 8007254:	60bb      	str	r3, [r7, #8]
  return(result);
 8007256:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007258:	62fb      	str	r3, [r7, #44]	; 0x2c
 800725a:	2301      	movs	r3, #1
 800725c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f383 8810 	msr	PRIMASK, r3
}
 8007264:	46c0      	nop			; (mov r8, r8)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2110      	movs	r1, #16
 8007272:	438a      	bics	r2, r1
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007278:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	f383 8810 	msr	PRIMASK, r3
}
 8007280:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	228c      	movs	r2, #140	; 0x8c
 8007286:	2120      	movs	r1, #32
 8007288:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007296:	46c0      	nop			; (mov r8, r8)
 8007298:	46bd      	mov	sp, r7
 800729a:	b00e      	add	sp, #56	; 0x38
 800729c:	bd80      	pop	{r7, pc}
 800729e:	46c0      	nop			; (mov r8, r8)
 80072a0:	fffffedf 	.word	0xfffffedf
 80072a4:	effffffe 	.word	0xeffffffe

080072a8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b08c      	sub	sp, #48	; 0x30
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2220      	movs	r2, #32
 80072be:	4013      	ands	r3, r2
 80072c0:	d135      	bne.n	800732e <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 80072c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072c4:	2256      	movs	r2, #86	; 0x56
 80072c6:	2100      	movs	r1, #0
 80072c8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072ca:	f3ef 8310 	mrs	r3, PRIMASK
 80072ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80072d0:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80072d4:	2301      	movs	r3, #1
 80072d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f383 8810 	msr	PRIMASK, r3
}
 80072de:	46c0      	nop			; (mov r8, r8)
 80072e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689a      	ldr	r2, [r3, #8]
 80072e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2180      	movs	r1, #128	; 0x80
 80072ec:	438a      	bics	r2, r1
 80072ee:	609a      	str	r2, [r3, #8]
 80072f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	f383 8810 	msr	PRIMASK, r3
}
 80072fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072fc:	f3ef 8310 	mrs	r3, PRIMASK
 8007300:	61bb      	str	r3, [r7, #24]
  return(result);
 8007302:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007304:	627b      	str	r3, [r7, #36]	; 0x24
 8007306:	2301      	movs	r3, #1
 8007308:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800730a:	69fb      	ldr	r3, [r7, #28]
 800730c:	f383 8810 	msr	PRIMASK, r3
}
 8007310:	46c0      	nop			; (mov r8, r8)
 8007312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2140      	movs	r1, #64	; 0x40
 800731e:	430a      	orrs	r2, r1
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007324:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007326:	6a3b      	ldr	r3, [r7, #32]
 8007328:	f383 8810 	msr	PRIMASK, r3
}
 800732c:	e004      	b.n	8007338 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 800732e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007330:	0018      	movs	r0, r3
 8007332:	f7ff f9b8 	bl	80066a6 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007336:	46c0      	nop			; (mov r8, r8)
 8007338:	46c0      	nop			; (mov r8, r8)
 800733a:	46bd      	mov	sp, r7
 800733c:	b00c      	add	sp, #48	; 0x30
 800733e:	bd80      	pop	{r7, pc}

08007340 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800734c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	0018      	movs	r0, r3
 8007352:	f7ff f9b0 	bl	80066b6 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007356:	46c0      	nop			; (mov r8, r8)
 8007358:	46bd      	mov	sp, r7
 800735a:	b004      	add	sp, #16
 800735c:	bd80      	pop	{r7, pc}
	...

08007360 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b094      	sub	sp, #80	; 0x50
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800736c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2220      	movs	r2, #32
 8007376:	4013      	ands	r3, r2
 8007378:	d16f      	bne.n	800745a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800737a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800737c:	225e      	movs	r2, #94	; 0x5e
 800737e:	2100      	movs	r1, #0
 8007380:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007382:	f3ef 8310 	mrs	r3, PRIMASK
 8007386:	61bb      	str	r3, [r7, #24]
  return(result);
 8007388:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800738a:	64bb      	str	r3, [r7, #72]	; 0x48
 800738c:	2301      	movs	r3, #1
 800738e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	f383 8810 	msr	PRIMASK, r3
}
 8007396:	46c0      	nop			; (mov r8, r8)
 8007398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	493a      	ldr	r1, [pc, #232]	; (800748c <UART_DMAReceiveCplt+0x12c>)
 80073a4:	400a      	ands	r2, r1
 80073a6:	601a      	str	r2, [r3, #0]
 80073a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073aa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073ac:	6a3b      	ldr	r3, [r7, #32]
 80073ae:	f383 8810 	msr	PRIMASK, r3
}
 80073b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073b4:	f3ef 8310 	mrs	r3, PRIMASK
 80073b8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073bc:	647b      	str	r3, [r7, #68]	; 0x44
 80073be:	2301      	movs	r3, #1
 80073c0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c4:	f383 8810 	msr	PRIMASK, r3
}
 80073c8:	46c0      	nop			; (mov r8, r8)
 80073ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2101      	movs	r1, #1
 80073d6:	438a      	bics	r2, r1
 80073d8:	609a      	str	r2, [r3, #8]
 80073da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e0:	f383 8810 	msr	PRIMASK, r3
}
 80073e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073e6:	f3ef 8310 	mrs	r3, PRIMASK
 80073ea:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80073ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ee:	643b      	str	r3, [r7, #64]	; 0x40
 80073f0:	2301      	movs	r3, #1
 80073f2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f6:	f383 8810 	msr	PRIMASK, r3
}
 80073fa:	46c0      	nop			; (mov r8, r8)
 80073fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689a      	ldr	r2, [r3, #8]
 8007402:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2140      	movs	r1, #64	; 0x40
 8007408:	438a      	bics	r2, r1
 800740a:	609a      	str	r2, [r3, #8]
 800740c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800740e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007412:	f383 8810 	msr	PRIMASK, r3
}
 8007416:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800741a:	228c      	movs	r2, #140	; 0x8c
 800741c:	2120      	movs	r1, #32
 800741e:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007420:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007422:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007424:	2b01      	cmp	r3, #1
 8007426:	d118      	bne.n	800745a <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007428:	f3ef 8310 	mrs	r3, PRIMASK
 800742c:	60fb      	str	r3, [r7, #12]
  return(result);
 800742e:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007430:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007432:	2301      	movs	r3, #1
 8007434:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f383 8810 	msr	PRIMASK, r3
}
 800743c:	46c0      	nop			; (mov r8, r8)
 800743e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2110      	movs	r1, #16
 800744a:	438a      	bics	r2, r1
 800744c:	601a      	str	r2, [r3, #0]
 800744e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007450:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	f383 8810 	msr	PRIMASK, r3
}
 8007458:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800745a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800745c:	2200      	movs	r2, #0
 800745e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007460:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007462:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007464:	2b01      	cmp	r3, #1
 8007466:	d108      	bne.n	800747a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800746a:	225c      	movs	r2, #92	; 0x5c
 800746c:	5a9a      	ldrh	r2, [r3, r2]
 800746e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007470:	0011      	movs	r1, r2
 8007472:	0018      	movs	r0, r3
 8007474:	f7ff f92f 	bl	80066d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007478:	e003      	b.n	8007482 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800747a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800747c:	0018      	movs	r0, r3
 800747e:	f7fa f8a1 	bl	80015c4 <HAL_UART_RxCpltCallback>
}
 8007482:	46c0      	nop			; (mov r8, r8)
 8007484:	46bd      	mov	sp, r7
 8007486:	b014      	add	sp, #80	; 0x50
 8007488:	bd80      	pop	{r7, pc}
 800748a:	46c0      	nop			; (mov r8, r8)
 800748c:	fffffeff 	.word	0xfffffeff

08007490 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2201      	movs	r2, #1
 80074a2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d10a      	bne.n	80074c2 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	225c      	movs	r2, #92	; 0x5c
 80074b0:	5a9b      	ldrh	r3, [r3, r2]
 80074b2:	085b      	lsrs	r3, r3, #1
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	0011      	movs	r1, r2
 80074ba:	0018      	movs	r0, r3
 80074bc:	f7ff f90b 	bl	80066d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074c0:	e003      	b.n	80074ca <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	0018      	movs	r0, r3
 80074c6:	f7fa f85f 	bl	8001588 <HAL_UART_RxHalfCpltCallback>
}
 80074ca:	46c0      	nop			; (mov r8, r8)
 80074cc:	46bd      	mov	sp, r7
 80074ce:	b004      	add	sp, #16
 80074d0:	bd80      	pop	{r7, pc}

080074d2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074d2:	b580      	push	{r7, lr}
 80074d4:	b086      	sub	sp, #24
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074de:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	2288      	movs	r2, #136	; 0x88
 80074e4:	589b      	ldr	r3, [r3, r2]
 80074e6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	228c      	movs	r2, #140	; 0x8c
 80074ec:	589b      	ldr	r3, [r3, r2]
 80074ee:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	2280      	movs	r2, #128	; 0x80
 80074f8:	4013      	ands	r3, r2
 80074fa:	2b80      	cmp	r3, #128	; 0x80
 80074fc:	d10a      	bne.n	8007514 <UART_DMAError+0x42>
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	2b21      	cmp	r3, #33	; 0x21
 8007502:	d107      	bne.n	8007514 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	2256      	movs	r2, #86	; 0x56
 8007508:	2100      	movs	r1, #0
 800750a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	0018      	movs	r0, r3
 8007510:	f7ff fe24 	bl	800715c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	2240      	movs	r2, #64	; 0x40
 800751c:	4013      	ands	r3, r2
 800751e:	2b40      	cmp	r3, #64	; 0x40
 8007520:	d10a      	bne.n	8007538 <UART_DMAError+0x66>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2b22      	cmp	r3, #34	; 0x22
 8007526:	d107      	bne.n	8007538 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	225e      	movs	r2, #94	; 0x5e
 800752c:	2100      	movs	r1, #0
 800752e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	0018      	movs	r0, r3
 8007534:	f7ff fe52 	bl	80071dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	2290      	movs	r2, #144	; 0x90
 800753c:	589b      	ldr	r3, [r3, r2]
 800753e:	2210      	movs	r2, #16
 8007540:	431a      	orrs	r2, r3
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	2190      	movs	r1, #144	; 0x90
 8007546:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	0018      	movs	r0, r3
 800754c:	f7ff f8bb 	bl	80066c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007550:	46c0      	nop			; (mov r8, r8)
 8007552:	46bd      	mov	sp, r7
 8007554:	b006      	add	sp, #24
 8007556:	bd80      	pop	{r7, pc}

08007558 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b08a      	sub	sp, #40	; 0x28
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2288      	movs	r2, #136	; 0x88
 8007564:	589b      	ldr	r3, [r3, r2]
 8007566:	2b21      	cmp	r3, #33	; 0x21
 8007568:	d14c      	bne.n	8007604 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2256      	movs	r2, #86	; 0x56
 800756e:	5a9b      	ldrh	r3, [r3, r2]
 8007570:	b29b      	uxth	r3, r3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d132      	bne.n	80075dc <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007576:	f3ef 8310 	mrs	r3, PRIMASK
 800757a:	60bb      	str	r3, [r7, #8]
  return(result);
 800757c:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800757e:	627b      	str	r3, [r7, #36]	; 0x24
 8007580:	2301      	movs	r3, #1
 8007582:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f383 8810 	msr	PRIMASK, r3
}
 800758a:	46c0      	nop			; (mov r8, r8)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2180      	movs	r1, #128	; 0x80
 8007598:	438a      	bics	r2, r1
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	f383 8810 	msr	PRIMASK, r3
}
 80075a6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075a8:	f3ef 8310 	mrs	r3, PRIMASK
 80075ac:	617b      	str	r3, [r7, #20]
  return(result);
 80075ae:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075b0:	623b      	str	r3, [r7, #32]
 80075b2:	2301      	movs	r3, #1
 80075b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	f383 8810 	msr	PRIMASK, r3
}
 80075bc:	46c0      	nop			; (mov r8, r8)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2140      	movs	r1, #64	; 0x40
 80075ca:	430a      	orrs	r2, r1
 80075cc:	601a      	str	r2, [r3, #0]
 80075ce:	6a3b      	ldr	r3, [r7, #32]
 80075d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	f383 8810 	msr	PRIMASK, r3
}
 80075d8:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80075da:	e013      	b.n	8007604 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075e0:	781a      	ldrb	r2, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075ec:	1c5a      	adds	r2, r3, #1
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2256      	movs	r2, #86	; 0x56
 80075f6:	5a9b      	ldrh	r3, [r3, r2]
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	3b01      	subs	r3, #1
 80075fc:	b299      	uxth	r1, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2256      	movs	r2, #86	; 0x56
 8007602:	5299      	strh	r1, [r3, r2]
}
 8007604:	46c0      	nop			; (mov r8, r8)
 8007606:	46bd      	mov	sp, r7
 8007608:	b00a      	add	sp, #40	; 0x28
 800760a:	bd80      	pop	{r7, pc}

0800760c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b08c      	sub	sp, #48	; 0x30
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2288      	movs	r2, #136	; 0x88
 8007618:	589b      	ldr	r3, [r3, r2]
 800761a:	2b21      	cmp	r3, #33	; 0x21
 800761c:	d151      	bne.n	80076c2 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2256      	movs	r2, #86	; 0x56
 8007622:	5a9b      	ldrh	r3, [r3, r2]
 8007624:	b29b      	uxth	r3, r3
 8007626:	2b00      	cmp	r3, #0
 8007628:	d132      	bne.n	8007690 <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800762a:	f3ef 8310 	mrs	r3, PRIMASK
 800762e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007630:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007632:	62bb      	str	r3, [r7, #40]	; 0x28
 8007634:	2301      	movs	r3, #1
 8007636:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	f383 8810 	msr	PRIMASK, r3
}
 800763e:	46c0      	nop			; (mov r8, r8)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2180      	movs	r1, #128	; 0x80
 800764c:	438a      	bics	r2, r1
 800764e:	601a      	str	r2, [r3, #0]
 8007650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007652:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f383 8810 	msr	PRIMASK, r3
}
 800765a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800765c:	f3ef 8310 	mrs	r3, PRIMASK
 8007660:	61bb      	str	r3, [r7, #24]
  return(result);
 8007662:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007664:	627b      	str	r3, [r7, #36]	; 0x24
 8007666:	2301      	movs	r3, #1
 8007668:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	f383 8810 	msr	PRIMASK, r3
}
 8007670:	46c0      	nop			; (mov r8, r8)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2140      	movs	r1, #64	; 0x40
 800767e:	430a      	orrs	r2, r1
 8007680:	601a      	str	r2, [r3, #0]
 8007682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007684:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007686:	6a3b      	ldr	r3, [r7, #32]
 8007688:	f383 8810 	msr	PRIMASK, r3
}
 800768c:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800768e:	e018      	b.n	80076c2 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007694:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007698:	881b      	ldrh	r3, [r3, #0]
 800769a:	001a      	movs	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	05d2      	lsls	r2, r2, #23
 80076a2:	0dd2      	lsrs	r2, r2, #23
 80076a4:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076aa:	1c9a      	adds	r2, r3, #2
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2256      	movs	r2, #86	; 0x56
 80076b4:	5a9b      	ldrh	r3, [r3, r2]
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b299      	uxth	r1, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2256      	movs	r2, #86	; 0x56
 80076c0:	5299      	strh	r1, [r3, r2]
}
 80076c2:	46c0      	nop			; (mov r8, r8)
 80076c4:	46bd      	mov	sp, r7
 80076c6:	b00c      	add	sp, #48	; 0x30
 80076c8:	bd80      	pop	{r7, pc}
	...

080076cc <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b08c      	sub	sp, #48	; 0x30
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2288      	movs	r2, #136	; 0x88
 80076d8:	589b      	ldr	r3, [r3, r2]
 80076da:	2b21      	cmp	r3, #33	; 0x21
 80076dc:	d165      	bne.n	80077aa <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80076de:	232e      	movs	r3, #46	; 0x2e
 80076e0:	18fb      	adds	r3, r7, r3
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	216a      	movs	r1, #106	; 0x6a
 80076e6:	5a52      	ldrh	r2, [r2, r1]
 80076e8:	801a      	strh	r2, [r3, #0]
 80076ea:	e059      	b.n	80077a0 <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2256      	movs	r2, #86	; 0x56
 80076f0:	5a9b      	ldrh	r3, [r3, r2]
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d133      	bne.n	8007760 <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076f8:	f3ef 8310 	mrs	r3, PRIMASK
 80076fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80076fe:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007700:	62bb      	str	r3, [r7, #40]	; 0x28
 8007702:	2301      	movs	r3, #1
 8007704:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f383 8810 	msr	PRIMASK, r3
}
 800770c:	46c0      	nop			; (mov r8, r8)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689a      	ldr	r2, [r3, #8]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4926      	ldr	r1, [pc, #152]	; (80077b4 <UART_TxISR_8BIT_FIFOEN+0xe8>)
 800771a:	400a      	ands	r2, r1
 800771c:	609a      	str	r2, [r3, #8]
 800771e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007720:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	f383 8810 	msr	PRIMASK, r3
}
 8007728:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800772a:	f3ef 8310 	mrs	r3, PRIMASK
 800772e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007730:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007732:	627b      	str	r3, [r7, #36]	; 0x24
 8007734:	2301      	movs	r3, #1
 8007736:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	f383 8810 	msr	PRIMASK, r3
}
 800773e:	46c0      	nop			; (mov r8, r8)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2140      	movs	r1, #64	; 0x40
 800774c:	430a      	orrs	r2, r1
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007752:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007754:	6a3b      	ldr	r3, [r7, #32]
 8007756:	f383 8810 	msr	PRIMASK, r3
}
 800775a:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 800775c:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 800775e:	e024      	b.n	80077aa <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	2280      	movs	r2, #128	; 0x80
 8007768:	4013      	ands	r3, r2
 800776a:	d013      	beq.n	8007794 <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007770:	781a      	ldrb	r2, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800777c:	1c5a      	adds	r2, r3, #1
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2256      	movs	r2, #86	; 0x56
 8007786:	5a9b      	ldrh	r3, [r3, r2]
 8007788:	b29b      	uxth	r3, r3
 800778a:	3b01      	subs	r3, #1
 800778c:	b299      	uxth	r1, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2256      	movs	r2, #86	; 0x56
 8007792:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007794:	212e      	movs	r1, #46	; 0x2e
 8007796:	187b      	adds	r3, r7, r1
 8007798:	881a      	ldrh	r2, [r3, #0]
 800779a:	187b      	adds	r3, r7, r1
 800779c:	3a01      	subs	r2, #1
 800779e:	801a      	strh	r2, [r3, #0]
 80077a0:	232e      	movs	r3, #46	; 0x2e
 80077a2:	18fb      	adds	r3, r7, r3
 80077a4:	881b      	ldrh	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1a0      	bne.n	80076ec <UART_TxISR_8BIT_FIFOEN+0x20>
}
 80077aa:	46c0      	nop			; (mov r8, r8)
 80077ac:	46bd      	mov	sp, r7
 80077ae:	b00c      	add	sp, #48	; 0x30
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	46c0      	nop			; (mov r8, r8)
 80077b4:	ff7fffff 	.word	0xff7fffff

080077b8 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b08c      	sub	sp, #48	; 0x30
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2288      	movs	r2, #136	; 0x88
 80077c4:	589b      	ldr	r3, [r3, r2]
 80077c6:	2b21      	cmp	r3, #33	; 0x21
 80077c8:	d16a      	bne.n	80078a0 <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80077ca:	232e      	movs	r3, #46	; 0x2e
 80077cc:	18fb      	adds	r3, r7, r3
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	216a      	movs	r1, #106	; 0x6a
 80077d2:	5a52      	ldrh	r2, [r2, r1]
 80077d4:	801a      	strh	r2, [r3, #0]
 80077d6:	e05e      	b.n	8007896 <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2256      	movs	r2, #86	; 0x56
 80077dc:	5a9b      	ldrh	r3, [r3, r2]
 80077de:	b29b      	uxth	r3, r3
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d133      	bne.n	800784c <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077e4:	f3ef 8310 	mrs	r3, PRIMASK
 80077e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80077ea:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80077ec:	627b      	str	r3, [r7, #36]	; 0x24
 80077ee:	2301      	movs	r3, #1
 80077f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f383 8810 	msr	PRIMASK, r3
}
 80077f8:	46c0      	nop			; (mov r8, r8)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689a      	ldr	r2, [r3, #8]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4928      	ldr	r1, [pc, #160]	; (80078a8 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 8007806:	400a      	ands	r2, r1
 8007808:	609a      	str	r2, [r3, #8]
 800780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f383 8810 	msr	PRIMASK, r3
}
 8007814:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007816:	f3ef 8310 	mrs	r3, PRIMASK
 800781a:	617b      	str	r3, [r7, #20]
  return(result);
 800781c:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800781e:	623b      	str	r3, [r7, #32]
 8007820:	2301      	movs	r3, #1
 8007822:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	f383 8810 	msr	PRIMASK, r3
}
 800782a:	46c0      	nop			; (mov r8, r8)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2140      	movs	r1, #64	; 0x40
 8007838:	430a      	orrs	r2, r1
 800783a:	601a      	str	r2, [r3, #0]
 800783c:	6a3b      	ldr	r3, [r7, #32]
 800783e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	f383 8810 	msr	PRIMASK, r3
}
 8007846:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 8007848:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 800784a:	e029      	b.n	80078a0 <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	69db      	ldr	r3, [r3, #28]
 8007852:	2280      	movs	r2, #128	; 0x80
 8007854:	4013      	ands	r3, r2
 8007856:	d018      	beq.n	800788a <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800785c:	62bb      	str	r3, [r7, #40]	; 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800785e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	001a      	movs	r2, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	05d2      	lsls	r2, r2, #23
 800786a:	0dd2      	lsrs	r2, r2, #23
 800786c:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007872:	1c9a      	adds	r2, r3, #2
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2256      	movs	r2, #86	; 0x56
 800787c:	5a9b      	ldrh	r3, [r3, r2]
 800787e:	b29b      	uxth	r3, r3
 8007880:	3b01      	subs	r3, #1
 8007882:	b299      	uxth	r1, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2256      	movs	r2, #86	; 0x56
 8007888:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800788a:	212e      	movs	r1, #46	; 0x2e
 800788c:	187b      	adds	r3, r7, r1
 800788e:	881a      	ldrh	r2, [r3, #0]
 8007890:	187b      	adds	r3, r7, r1
 8007892:	3a01      	subs	r2, #1
 8007894:	801a      	strh	r2, [r3, #0]
 8007896:	232e      	movs	r3, #46	; 0x2e
 8007898:	18fb      	adds	r3, r7, r3
 800789a:	881b      	ldrh	r3, [r3, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d19b      	bne.n	80077d8 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 80078a0:	46c0      	nop			; (mov r8, r8)
 80078a2:	46bd      	mov	sp, r7
 80078a4:	b00c      	add	sp, #48	; 0x30
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	ff7fffff 	.word	0xff7fffff

080078ac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b090      	sub	sp, #64	; 0x40
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80078b4:	203e      	movs	r0, #62	; 0x3e
 80078b6:	183b      	adds	r3, r7, r0
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	2160      	movs	r1, #96	; 0x60
 80078bc:	5a52      	ldrh	r2, [r2, r1]
 80078be:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	228c      	movs	r2, #140	; 0x8c
 80078c4:	589b      	ldr	r3, [r3, r2]
 80078c6:	2b22      	cmp	r3, #34	; 0x22
 80078c8:	d000      	beq.n	80078cc <UART_RxISR_8BIT+0x20>
 80078ca:	e09a      	b.n	8007a02 <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80078d2:	213c      	movs	r1, #60	; 0x3c
 80078d4:	187b      	adds	r3, r7, r1
 80078d6:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078d8:	187b      	adds	r3, r7, r1
 80078da:	881b      	ldrh	r3, [r3, #0]
 80078dc:	b2da      	uxtb	r2, r3
 80078de:	183b      	adds	r3, r7, r0
 80078e0:	881b      	ldrh	r3, [r3, #0]
 80078e2:	b2d9      	uxtb	r1, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078e8:	400a      	ands	r2, r1
 80078ea:	b2d2      	uxtb	r2, r2
 80078ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078f2:	1c5a      	adds	r2, r3, #1
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	225e      	movs	r2, #94	; 0x5e
 80078fc:	5a9b      	ldrh	r3, [r3, r2]
 80078fe:	b29b      	uxth	r3, r3
 8007900:	3b01      	subs	r3, #1
 8007902:	b299      	uxth	r1, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	225e      	movs	r2, #94	; 0x5e
 8007908:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	225e      	movs	r2, #94	; 0x5e
 800790e:	5a9b      	ldrh	r3, [r3, r2]
 8007910:	b29b      	uxth	r3, r3
 8007912:	2b00      	cmp	r3, #0
 8007914:	d000      	beq.n	8007918 <UART_RxISR_8BIT+0x6c>
 8007916:	e07c      	b.n	8007a12 <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007918:	f3ef 8310 	mrs	r3, PRIMASK
 800791c:	61bb      	str	r3, [r7, #24]
  return(result);
 800791e:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007920:	63bb      	str	r3, [r7, #56]	; 0x38
 8007922:	2301      	movs	r3, #1
 8007924:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	f383 8810 	msr	PRIMASK, r3
}
 800792c:	46c0      	nop			; (mov r8, r8)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4938      	ldr	r1, [pc, #224]	; (8007a1c <UART_RxISR_8BIT+0x170>)
 800793a:	400a      	ands	r2, r1
 800793c:	601a      	str	r2, [r3, #0]
 800793e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007940:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007942:	6a3b      	ldr	r3, [r7, #32]
 8007944:	f383 8810 	msr	PRIMASK, r3
}
 8007948:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800794a:	f3ef 8310 	mrs	r3, PRIMASK
 800794e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007950:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007952:	637b      	str	r3, [r7, #52]	; 0x34
 8007954:	2301      	movs	r3, #1
 8007956:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800795a:	f383 8810 	msr	PRIMASK, r3
}
 800795e:	46c0      	nop			; (mov r8, r8)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	689a      	ldr	r2, [r3, #8]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2101      	movs	r1, #1
 800796c:	438a      	bics	r2, r1
 800796e:	609a      	str	r2, [r3, #8]
 8007970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007972:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007976:	f383 8810 	msr	PRIMASK, r3
}
 800797a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	228c      	movs	r2, #140	; 0x8c
 8007980:	2120      	movs	r1, #32
 8007982:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007994:	2b01      	cmp	r3, #1
 8007996:	d12f      	bne.n	80079f8 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800799e:	f3ef 8310 	mrs	r3, PRIMASK
 80079a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80079a4:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079a6:	633b      	str	r3, [r7, #48]	; 0x30
 80079a8:	2301      	movs	r3, #1
 80079aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f383 8810 	msr	PRIMASK, r3
}
 80079b2:	46c0      	nop			; (mov r8, r8)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2110      	movs	r1, #16
 80079c0:	438a      	bics	r2, r1
 80079c2:	601a      	str	r2, [r3, #0]
 80079c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f383 8810 	msr	PRIMASK, r3
}
 80079ce:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	69db      	ldr	r3, [r3, #28]
 80079d6:	2210      	movs	r2, #16
 80079d8:	4013      	ands	r3, r2
 80079da:	2b10      	cmp	r3, #16
 80079dc:	d103      	bne.n	80079e6 <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2210      	movs	r2, #16
 80079e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	225c      	movs	r2, #92	; 0x5c
 80079ea:	5a9a      	ldrh	r2, [r3, r2]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	0011      	movs	r1, r2
 80079f0:	0018      	movs	r0, r3
 80079f2:	f7fe fe70 	bl	80066d6 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80079f6:	e00c      	b.n	8007a12 <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	0018      	movs	r0, r3
 80079fc:	f7f9 fde2 	bl	80015c4 <HAL_UART_RxCpltCallback>
}
 8007a00:	e007      	b.n	8007a12 <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	699a      	ldr	r2, [r3, #24]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2108      	movs	r1, #8
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	619a      	str	r2, [r3, #24]
}
 8007a12:	46c0      	nop			; (mov r8, r8)
 8007a14:	46bd      	mov	sp, r7
 8007a16:	b010      	add	sp, #64	; 0x40
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	46c0      	nop			; (mov r8, r8)
 8007a1c:	fffffedf 	.word	0xfffffedf

08007a20 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b090      	sub	sp, #64	; 0x40
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a28:	203e      	movs	r0, #62	; 0x3e
 8007a2a:	183b      	adds	r3, r7, r0
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	2160      	movs	r1, #96	; 0x60
 8007a30:	5a52      	ldrh	r2, [r2, r1]
 8007a32:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	228c      	movs	r2, #140	; 0x8c
 8007a38:	589b      	ldr	r3, [r3, r2]
 8007a3a:	2b22      	cmp	r3, #34	; 0x22
 8007a3c:	d000      	beq.n	8007a40 <UART_RxISR_16BIT+0x20>
 8007a3e:	e09a      	b.n	8007b76 <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a46:	213c      	movs	r1, #60	; 0x3c
 8007a48:	187b      	adds	r3, r7, r1
 8007a4a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a50:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a52:	187b      	adds	r3, r7, r1
 8007a54:	183a      	adds	r2, r7, r0
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	8812      	ldrh	r2, [r2, #0]
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	b29a      	uxth	r2, r3
 8007a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a60:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a66:	1c9a      	adds	r2, r3, #2
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	225e      	movs	r2, #94	; 0x5e
 8007a70:	5a9b      	ldrh	r3, [r3, r2]
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	3b01      	subs	r3, #1
 8007a76:	b299      	uxth	r1, r3
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	225e      	movs	r2, #94	; 0x5e
 8007a7c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	225e      	movs	r2, #94	; 0x5e
 8007a82:	5a9b      	ldrh	r3, [r3, r2]
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d000      	beq.n	8007a8c <UART_RxISR_16BIT+0x6c>
 8007a8a:	e07c      	b.n	8007b86 <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8007a90:	617b      	str	r3, [r7, #20]
  return(result);
 8007a92:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a94:	637b      	str	r3, [r7, #52]	; 0x34
 8007a96:	2301      	movs	r3, #1
 8007a98:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	f383 8810 	msr	PRIMASK, r3
}
 8007aa0:	46c0      	nop			; (mov r8, r8)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4938      	ldr	r1, [pc, #224]	; (8007b90 <UART_RxISR_16BIT+0x170>)
 8007aae:	400a      	ands	r2, r1
 8007ab0:	601a      	str	r2, [r3, #0]
 8007ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ab4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	f383 8810 	msr	PRIMASK, r3
}
 8007abc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007abe:	f3ef 8310 	mrs	r3, PRIMASK
 8007ac2:	623b      	str	r3, [r7, #32]
  return(result);
 8007ac4:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ac6:	633b      	str	r3, [r7, #48]	; 0x30
 8007ac8:	2301      	movs	r3, #1
 8007aca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ace:	f383 8810 	msr	PRIMASK, r3
}
 8007ad2:	46c0      	nop			; (mov r8, r8)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	689a      	ldr	r2, [r3, #8]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2101      	movs	r1, #1
 8007ae0:	438a      	bics	r2, r1
 8007ae2:	609a      	str	r2, [r3, #8]
 8007ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aea:	f383 8810 	msr	PRIMASK, r3
}
 8007aee:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	228c      	movs	r2, #140	; 0x8c
 8007af4:	2120      	movs	r1, #32
 8007af6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d12f      	bne.n	8007b6c <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b12:	f3ef 8310 	mrs	r3, PRIMASK
 8007b16:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b18:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f383 8810 	msr	PRIMASK, r3
}
 8007b26:	46c0      	nop			; (mov r8, r8)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2110      	movs	r1, #16
 8007b34:	438a      	bics	r2, r1
 8007b36:	601a      	str	r2, [r3, #0]
 8007b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	f383 8810 	msr	PRIMASK, r3
}
 8007b42:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	69db      	ldr	r3, [r3, #28]
 8007b4a:	2210      	movs	r2, #16
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	2b10      	cmp	r3, #16
 8007b50:	d103      	bne.n	8007b5a <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2210      	movs	r2, #16
 8007b58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	225c      	movs	r2, #92	; 0x5c
 8007b5e:	5a9a      	ldrh	r2, [r3, r2]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	0011      	movs	r1, r2
 8007b64:	0018      	movs	r0, r3
 8007b66:	f7fe fdb6 	bl	80066d6 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b6a:	e00c      	b.n	8007b86 <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	0018      	movs	r0, r3
 8007b70:	f7f9 fd28 	bl	80015c4 <HAL_UART_RxCpltCallback>
}
 8007b74:	e007      	b.n	8007b86 <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	699a      	ldr	r2, [r3, #24]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2108      	movs	r1, #8
 8007b82:	430a      	orrs	r2, r1
 8007b84:	619a      	str	r2, [r3, #24]
}
 8007b86:	46c0      	nop			; (mov r8, r8)
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	b010      	add	sp, #64	; 0x40
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	46c0      	nop			; (mov r8, r8)
 8007b90:	fffffedf 	.word	0xfffffedf

08007b94 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b09c      	sub	sp, #112	; 0x70
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007b9c:	236a      	movs	r3, #106	; 0x6a
 8007b9e:	18fb      	adds	r3, r7, r3
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	2160      	movs	r1, #96	; 0x60
 8007ba4:	5a52      	ldrh	r2, [r2, r1]
 8007ba6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	69db      	ldr	r3, [r3, #28]
 8007bae:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	228c      	movs	r2, #140	; 0x8c
 8007bc4:	589b      	ldr	r3, [r3, r2]
 8007bc6:	2b22      	cmp	r3, #34	; 0x22
 8007bc8:	d000      	beq.n	8007bcc <UART_RxISR_8BIT_FIFOEN+0x38>
 8007bca:	e144      	b.n	8007e56 <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007bcc:	235e      	movs	r3, #94	; 0x5e
 8007bce:	18fb      	adds	r3, r7, r3
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	2168      	movs	r1, #104	; 0x68
 8007bd4:	5a52      	ldrh	r2, [r2, r1]
 8007bd6:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007bd8:	e0eb      	b.n	8007db2 <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007be0:	215c      	movs	r1, #92	; 0x5c
 8007be2:	187b      	adds	r3, r7, r1
 8007be4:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007be6:	187b      	adds	r3, r7, r1
 8007be8:	881b      	ldrh	r3, [r3, #0]
 8007bea:	b2da      	uxtb	r2, r3
 8007bec:	236a      	movs	r3, #106	; 0x6a
 8007bee:	18fb      	adds	r3, r7, r3
 8007bf0:	881b      	ldrh	r3, [r3, #0]
 8007bf2:	b2d9      	uxtb	r1, r3
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf8:	400a      	ands	r2, r1
 8007bfa:	b2d2      	uxtb	r2, r2
 8007bfc:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	225e      	movs	r2, #94	; 0x5e
 8007c0c:	5a9b      	ldrh	r3, [r3, r2]
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	3b01      	subs	r3, #1
 8007c12:	b299      	uxth	r1, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	225e      	movs	r2, #94	; 0x5e
 8007c18:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	69db      	ldr	r3, [r3, #28]
 8007c20:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c24:	2207      	movs	r2, #7
 8007c26:	4013      	ands	r3, r2
 8007c28:	d049      	beq.n	8007cbe <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	4013      	ands	r3, r2
 8007c30:	d010      	beq.n	8007c54 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8007c32:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007c34:	2380      	movs	r3, #128	; 0x80
 8007c36:	005b      	lsls	r3, r3, #1
 8007c38:	4013      	ands	r3, r2
 8007c3a:	d00b      	beq.n	8007c54 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2201      	movs	r2, #1
 8007c42:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2290      	movs	r2, #144	; 0x90
 8007c48:	589b      	ldr	r3, [r3, r2]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	431a      	orrs	r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2190      	movs	r1, #144	; 0x90
 8007c52:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c56:	2202      	movs	r2, #2
 8007c58:	4013      	ands	r3, r2
 8007c5a:	d00f      	beq.n	8007c7c <UART_RxISR_8BIT_FIFOEN+0xe8>
 8007c5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c5e:	2201      	movs	r2, #1
 8007c60:	4013      	ands	r3, r2
 8007c62:	d00b      	beq.n	8007c7c <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	2202      	movs	r2, #2
 8007c6a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2290      	movs	r2, #144	; 0x90
 8007c70:	589b      	ldr	r3, [r3, r2]
 8007c72:	2204      	movs	r2, #4
 8007c74:	431a      	orrs	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2190      	movs	r1, #144	; 0x90
 8007c7a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c7e:	2204      	movs	r2, #4
 8007c80:	4013      	ands	r3, r2
 8007c82:	d00f      	beq.n	8007ca4 <UART_RxISR_8BIT_FIFOEN+0x110>
 8007c84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c86:	2201      	movs	r2, #1
 8007c88:	4013      	ands	r3, r2
 8007c8a:	d00b      	beq.n	8007ca4 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2204      	movs	r2, #4
 8007c92:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2290      	movs	r2, #144	; 0x90
 8007c98:	589b      	ldr	r3, [r3, r2]
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2190      	movs	r1, #144	; 0x90
 8007ca2:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2290      	movs	r2, #144	; 0x90
 8007ca8:	589b      	ldr	r3, [r3, r2]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d007      	beq.n	8007cbe <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	0018      	movs	r0, r3
 8007cb2:	f7fe fd08 	bl	80066c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2290      	movs	r2, #144	; 0x90
 8007cba:	2100      	movs	r1, #0
 8007cbc:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	225e      	movs	r2, #94	; 0x5e
 8007cc2:	5a9b      	ldrh	r3, [r3, r2]
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d173      	bne.n	8007db2 <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cca:	f3ef 8310 	mrs	r3, PRIMASK
 8007cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8007cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cda:	f383 8810 	msr	PRIMASK, r3
}
 8007cde:	46c0      	nop			; (mov r8, r8)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4961      	ldr	r1, [pc, #388]	; (8007e70 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8007cec:	400a      	ands	r2, r1
 8007cee:	601a      	str	r2, [r3, #0]
 8007cf0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007cf2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cf6:	f383 8810 	msr	PRIMASK, r3
}
 8007cfa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8007d00:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8007d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d04:	657b      	str	r3, [r7, #84]	; 0x54
 8007d06:	2301      	movs	r3, #1
 8007d08:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d0c:	f383 8810 	msr	PRIMASK, r3
}
 8007d10:	46c0      	nop			; (mov r8, r8)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689a      	ldr	r2, [r3, #8]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4955      	ldr	r1, [pc, #340]	; (8007e74 <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8007d1e:	400a      	ands	r2, r1
 8007d20:	609a      	str	r2, [r3, #8]
 8007d22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d24:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d28:	f383 8810 	msr	PRIMASK, r3
}
 8007d2c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	228c      	movs	r2, #140	; 0x8c
 8007d32:	2120      	movs	r1, #32
 8007d34:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d12f      	bne.n	8007daa <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d50:	f3ef 8310 	mrs	r3, PRIMASK
 8007d54:	623b      	str	r3, [r7, #32]
  return(result);
 8007d56:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d58:	653b      	str	r3, [r7, #80]	; 0x50
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d60:	f383 8810 	msr	PRIMASK, r3
}
 8007d64:	46c0      	nop			; (mov r8, r8)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2110      	movs	r1, #16
 8007d72:	438a      	bics	r2, r1
 8007d74:	601a      	str	r2, [r3, #0]
 8007d76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d78:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d7c:	f383 8810 	msr	PRIMASK, r3
}
 8007d80:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	2210      	movs	r2, #16
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	2b10      	cmp	r3, #16
 8007d8e:	d103      	bne.n	8007d98 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2210      	movs	r2, #16
 8007d96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	225c      	movs	r2, #92	; 0x5c
 8007d9c:	5a9a      	ldrh	r2, [r3, r2]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	0011      	movs	r1, r2
 8007da2:	0018      	movs	r0, r3
 8007da4:	f7fe fc97 	bl	80066d6 <HAL_UARTEx_RxEventCallback>
 8007da8:	e003      	b.n	8007db2 <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	0018      	movs	r0, r3
 8007dae:	f7f9 fc09 	bl	80015c4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007db2:	235e      	movs	r3, #94	; 0x5e
 8007db4:	18fb      	adds	r3, r7, r3
 8007db6:	881b      	ldrh	r3, [r3, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d004      	beq.n	8007dc6 <UART_RxISR_8BIT_FIFOEN+0x232>
 8007dbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dbe:	2220      	movs	r2, #32
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	d000      	beq.n	8007dc6 <UART_RxISR_8BIT_FIFOEN+0x232>
 8007dc4:	e709      	b.n	8007bda <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007dc6:	204e      	movs	r0, #78	; 0x4e
 8007dc8:	183b      	adds	r3, r7, r0
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	215e      	movs	r1, #94	; 0x5e
 8007dce:	5a52      	ldrh	r2, [r2, r1]
 8007dd0:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007dd2:	0001      	movs	r1, r0
 8007dd4:	187b      	adds	r3, r7, r1
 8007dd6:	881b      	ldrh	r3, [r3, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d044      	beq.n	8007e66 <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2268      	movs	r2, #104	; 0x68
 8007de0:	5a9b      	ldrh	r3, [r3, r2]
 8007de2:	187a      	adds	r2, r7, r1
 8007de4:	8812      	ldrh	r2, [r2, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d23d      	bcs.n	8007e66 <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007dea:	f3ef 8310 	mrs	r3, PRIMASK
 8007dee:	60bb      	str	r3, [r7, #8]
  return(result);
 8007df0:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007df2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007df4:	2301      	movs	r3, #1
 8007df6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f383 8810 	msr	PRIMASK, r3
}
 8007dfe:	46c0      	nop			; (mov r8, r8)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	689a      	ldr	r2, [r3, #8]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	491b      	ldr	r1, [pc, #108]	; (8007e78 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 8007e0c:	400a      	ands	r2, r1
 8007e0e:	609a      	str	r2, [r3, #8]
 8007e10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	f383 8810 	msr	PRIMASK, r3
}
 8007e1a:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a17      	ldr	r2, [pc, #92]	; (8007e7c <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 8007e20:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e22:	f3ef 8310 	mrs	r3, PRIMASK
 8007e26:	617b      	str	r3, [r7, #20]
  return(result);
 8007e28:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e2a:	647b      	str	r3, [r7, #68]	; 0x44
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	f383 8810 	msr	PRIMASK, r3
}
 8007e36:	46c0      	nop			; (mov r8, r8)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2120      	movs	r1, #32
 8007e44:	430a      	orrs	r2, r1
 8007e46:	601a      	str	r2, [r3, #0]
 8007e48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	f383 8810 	msr	PRIMASK, r3
}
 8007e52:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e54:	e007      	b.n	8007e66 <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	699a      	ldr	r2, [r3, #24]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2108      	movs	r1, #8
 8007e62:	430a      	orrs	r2, r1
 8007e64:	619a      	str	r2, [r3, #24]
}
 8007e66:	46c0      	nop			; (mov r8, r8)
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	b01c      	add	sp, #112	; 0x70
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	46c0      	nop			; (mov r8, r8)
 8007e70:	fffffeff 	.word	0xfffffeff
 8007e74:	effffffe 	.word	0xeffffffe
 8007e78:	efffffff 	.word	0xefffffff
 8007e7c:	080078ad 	.word	0x080078ad

08007e80 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b09e      	sub	sp, #120	; 0x78
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007e88:	2372      	movs	r3, #114	; 0x72
 8007e8a:	18fb      	adds	r3, r7, r3
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	2160      	movs	r1, #96	; 0x60
 8007e90:	5a52      	ldrh	r2, [r2, r1]
 8007e92:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	69db      	ldr	r3, [r3, #28]
 8007e9a:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	228c      	movs	r2, #140	; 0x8c
 8007eb0:	589b      	ldr	r3, [r3, r2]
 8007eb2:	2b22      	cmp	r3, #34	; 0x22
 8007eb4:	d000      	beq.n	8007eb8 <UART_RxISR_16BIT_FIFOEN+0x38>
 8007eb6:	e144      	b.n	8008142 <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007eb8:	2366      	movs	r3, #102	; 0x66
 8007eba:	18fb      	adds	r3, r7, r3
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	2168      	movs	r1, #104	; 0x68
 8007ec0:	5a52      	ldrh	r2, [r2, r1]
 8007ec2:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007ec4:	e0eb      	b.n	800809e <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ecc:	2164      	movs	r1, #100	; 0x64
 8007ece:	187b      	adds	r3, r7, r1
 8007ed0:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ed6:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8007ed8:	187b      	adds	r3, r7, r1
 8007eda:	2272      	movs	r2, #114	; 0x72
 8007edc:	18ba      	adds	r2, r7, r2
 8007ede:	881b      	ldrh	r3, [r3, #0]
 8007ee0:	8812      	ldrh	r2, [r2, #0]
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	b29a      	uxth	r2, r3
 8007ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ee8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eee:	1c9a      	adds	r2, r3, #2
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	225e      	movs	r2, #94	; 0x5e
 8007ef8:	5a9b      	ldrh	r3, [r3, r2]
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	3b01      	subs	r3, #1
 8007efe:	b299      	uxth	r1, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	225e      	movs	r2, #94	; 0x5e
 8007f04:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007f0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f10:	2207      	movs	r2, #7
 8007f12:	4013      	ands	r3, r2
 8007f14:	d049      	beq.n	8007faa <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007f16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f18:	2201      	movs	r2, #1
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	d010      	beq.n	8007f40 <UART_RxISR_16BIT_FIFOEN+0xc0>
 8007f1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007f20:	2380      	movs	r3, #128	; 0x80
 8007f22:	005b      	lsls	r3, r3, #1
 8007f24:	4013      	ands	r3, r2
 8007f26:	d00b      	beq.n	8007f40 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2290      	movs	r2, #144	; 0x90
 8007f34:	589b      	ldr	r3, [r3, r2]
 8007f36:	2201      	movs	r2, #1
 8007f38:	431a      	orrs	r2, r3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2190      	movs	r1, #144	; 0x90
 8007f3e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f42:	2202      	movs	r2, #2
 8007f44:	4013      	ands	r3, r2
 8007f46:	d00f      	beq.n	8007f68 <UART_RxISR_16BIT_FIFOEN+0xe8>
 8007f48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	d00b      	beq.n	8007f68 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2202      	movs	r2, #2
 8007f56:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2290      	movs	r2, #144	; 0x90
 8007f5c:	589b      	ldr	r3, [r3, r2]
 8007f5e:	2204      	movs	r2, #4
 8007f60:	431a      	orrs	r2, r3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2190      	movs	r1, #144	; 0x90
 8007f66:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f6a:	2204      	movs	r2, #4
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	d00f      	beq.n	8007f90 <UART_RxISR_16BIT_FIFOEN+0x110>
 8007f70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f72:	2201      	movs	r2, #1
 8007f74:	4013      	ands	r3, r2
 8007f76:	d00b      	beq.n	8007f90 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2204      	movs	r2, #4
 8007f7e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2290      	movs	r2, #144	; 0x90
 8007f84:	589b      	ldr	r3, [r3, r2]
 8007f86:	2202      	movs	r2, #2
 8007f88:	431a      	orrs	r2, r3
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2190      	movs	r1, #144	; 0x90
 8007f8e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2290      	movs	r2, #144	; 0x90
 8007f94:	589b      	ldr	r3, [r3, r2]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d007      	beq.n	8007faa <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	0018      	movs	r0, r3
 8007f9e:	f7fe fb92 	bl	80066c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2290      	movs	r2, #144	; 0x90
 8007fa6:	2100      	movs	r1, #0
 8007fa8:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	225e      	movs	r2, #94	; 0x5e
 8007fae:	5a9b      	ldrh	r3, [r3, r2]
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d173      	bne.n	800809e <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fb6:	f3ef 8310 	mrs	r3, PRIMASK
 8007fba:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fc6:	f383 8810 	msr	PRIMASK, r3
}
 8007fca:	46c0      	nop			; (mov r8, r8)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	681a      	ldr	r2, [r3, #0]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4961      	ldr	r1, [pc, #388]	; (800815c <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8007fd8:	400a      	ands	r2, r1
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007fde:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe2:	f383 8810 	msr	PRIMASK, r3
}
 8007fe6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fe8:	f3ef 8310 	mrs	r3, PRIMASK
 8007fec:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ff0:	65bb      	str	r3, [r7, #88]	; 0x58
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ff8:	f383 8810 	msr	PRIMASK, r3
}
 8007ffc:	46c0      	nop			; (mov r8, r8)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	689a      	ldr	r2, [r3, #8]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4955      	ldr	r1, [pc, #340]	; (8008160 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 800800a:	400a      	ands	r2, r1
 800800c:	609a      	str	r2, [r3, #8]
 800800e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008010:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008012:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008014:	f383 8810 	msr	PRIMASK, r3
}
 8008018:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	228c      	movs	r2, #140	; 0x8c
 800801e:	2120      	movs	r1, #32
 8008020:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008032:	2b01      	cmp	r3, #1
 8008034:	d12f      	bne.n	8008096 <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800803c:	f3ef 8310 	mrs	r3, PRIMASK
 8008040:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008042:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008044:	657b      	str	r3, [r7, #84]	; 0x54
 8008046:	2301      	movs	r3, #1
 8008048:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800804a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804c:	f383 8810 	msr	PRIMASK, r3
}
 8008050:	46c0      	nop			; (mov r8, r8)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2110      	movs	r1, #16
 800805e:	438a      	bics	r2, r1
 8008060:	601a      	str	r2, [r3, #0]
 8008062:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008064:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008068:	f383 8810 	msr	PRIMASK, r3
}
 800806c:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69db      	ldr	r3, [r3, #28]
 8008074:	2210      	movs	r2, #16
 8008076:	4013      	ands	r3, r2
 8008078:	2b10      	cmp	r3, #16
 800807a:	d103      	bne.n	8008084 <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2210      	movs	r2, #16
 8008082:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	225c      	movs	r2, #92	; 0x5c
 8008088:	5a9a      	ldrh	r2, [r3, r2]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	0011      	movs	r1, r2
 800808e:	0018      	movs	r0, r3
 8008090:	f7fe fb21 	bl	80066d6 <HAL_UARTEx_RxEventCallback>
 8008094:	e003      	b.n	800809e <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	0018      	movs	r0, r3
 800809a:	f7f9 fa93 	bl	80015c4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800809e:	2366      	movs	r3, #102	; 0x66
 80080a0:	18fb      	adds	r3, r7, r3
 80080a2:	881b      	ldrh	r3, [r3, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d004      	beq.n	80080b2 <UART_RxISR_16BIT_FIFOEN+0x232>
 80080a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080aa:	2220      	movs	r2, #32
 80080ac:	4013      	ands	r3, r2
 80080ae:	d000      	beq.n	80080b2 <UART_RxISR_16BIT_FIFOEN+0x232>
 80080b0:	e709      	b.n	8007ec6 <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80080b2:	2052      	movs	r0, #82	; 0x52
 80080b4:	183b      	adds	r3, r7, r0
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	215e      	movs	r1, #94	; 0x5e
 80080ba:	5a52      	ldrh	r2, [r2, r1]
 80080bc:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80080be:	0001      	movs	r1, r0
 80080c0:	187b      	adds	r3, r7, r1
 80080c2:	881b      	ldrh	r3, [r3, #0]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d044      	beq.n	8008152 <UART_RxISR_16BIT_FIFOEN+0x2d2>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2268      	movs	r2, #104	; 0x68
 80080cc:	5a9b      	ldrh	r3, [r3, r2]
 80080ce:	187a      	adds	r2, r7, r1
 80080d0:	8812      	ldrh	r2, [r2, #0]
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d23d      	bcs.n	8008152 <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080d6:	f3ef 8310 	mrs	r3, PRIMASK
 80080da:	60fb      	str	r3, [r7, #12]
  return(result);
 80080dc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80080de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080e0:	2301      	movs	r3, #1
 80080e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	f383 8810 	msr	PRIMASK, r3
}
 80080ea:	46c0      	nop			; (mov r8, r8)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	689a      	ldr	r2, [r3, #8]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	491b      	ldr	r1, [pc, #108]	; (8008164 <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 80080f8:	400a      	ands	r2, r1
 80080fa:	609a      	str	r2, [r3, #8]
 80080fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	f383 8810 	msr	PRIMASK, r3
}
 8008106:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a17      	ldr	r2, [pc, #92]	; (8008168 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 800810c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800810e:	f3ef 8310 	mrs	r3, PRIMASK
 8008112:	61bb      	str	r3, [r7, #24]
  return(result);
 8008114:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008116:	64bb      	str	r3, [r7, #72]	; 0x48
 8008118:	2301      	movs	r3, #1
 800811a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	f383 8810 	msr	PRIMASK, r3
}
 8008122:	46c0      	nop			; (mov r8, r8)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2120      	movs	r1, #32
 8008130:	430a      	orrs	r2, r1
 8008132:	601a      	str	r2, [r3, #0]
 8008134:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008136:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008138:	6a3b      	ldr	r3, [r7, #32]
 800813a:	f383 8810 	msr	PRIMASK, r3
}
 800813e:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008140:	e007      	b.n	8008152 <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	699a      	ldr	r2, [r3, #24]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2108      	movs	r1, #8
 800814e:	430a      	orrs	r2, r1
 8008150:	619a      	str	r2, [r3, #24]
}
 8008152:	46c0      	nop			; (mov r8, r8)
 8008154:	46bd      	mov	sp, r7
 8008156:	b01e      	add	sp, #120	; 0x78
 8008158:	bd80      	pop	{r7, pc}
 800815a:	46c0      	nop			; (mov r8, r8)
 800815c:	fffffeff 	.word	0xfffffeff
 8008160:	effffffe 	.word	0xeffffffe
 8008164:	efffffff 	.word	0xefffffff
 8008168:	08007a21 	.word	0x08007a21

0800816c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2284      	movs	r2, #132	; 0x84
 8008178:	5c9b      	ldrb	r3, [r3, r2]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d101      	bne.n	8008182 <HAL_UARTEx_DisableFifoMode+0x16>
 800817e:	2302      	movs	r3, #2
 8008180:	e027      	b.n	80081d2 <HAL_UARTEx_DisableFifoMode+0x66>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2284      	movs	r2, #132	; 0x84
 8008186:	2101      	movs	r1, #1
 8008188:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2288      	movs	r2, #136	; 0x88
 800818e:	2124      	movs	r1, #36	; 0x24
 8008190:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2101      	movs	r1, #1
 80081a6:	438a      	bics	r2, r1
 80081a8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	4a0b      	ldr	r2, [pc, #44]	; (80081dc <HAL_UARTEx_DisableFifoMode+0x70>)
 80081ae:	4013      	ands	r3, r2
 80081b0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2288      	movs	r2, #136	; 0x88
 80081c4:	2120      	movs	r1, #32
 80081c6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2284      	movs	r2, #132	; 0x84
 80081cc:	2100      	movs	r1, #0
 80081ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	0018      	movs	r0, r3
 80081d4:	46bd      	mov	sp, r7
 80081d6:	b004      	add	sp, #16
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	46c0      	nop			; (mov r8, r8)
 80081dc:	dfffffff 	.word	0xdfffffff

080081e0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2284      	movs	r2, #132	; 0x84
 80081ee:	5c9b      	ldrb	r3, [r3, r2]
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d101      	bne.n	80081f8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80081f4:	2302      	movs	r3, #2
 80081f6:	e02e      	b.n	8008256 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2284      	movs	r2, #132	; 0x84
 80081fc:	2101      	movs	r1, #1
 80081fe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2288      	movs	r2, #136	; 0x88
 8008204:	2124      	movs	r1, #36	; 0x24
 8008206:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	2101      	movs	r1, #1
 800821c:	438a      	bics	r2, r1
 800821e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	08d9      	lsrs	r1, r3, #3
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	683a      	ldr	r2, [r7, #0]
 8008230:	430a      	orrs	r2, r1
 8008232:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	0018      	movs	r0, r3
 8008238:	f000 f854 	bl	80082e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2288      	movs	r2, #136	; 0x88
 8008248:	2120      	movs	r1, #32
 800824a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2284      	movs	r2, #132	; 0x84
 8008250:	2100      	movs	r1, #0
 8008252:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	0018      	movs	r0, r3
 8008258:	46bd      	mov	sp, r7
 800825a:	b004      	add	sp, #16
 800825c:	bd80      	pop	{r7, pc}
	...

08008260 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2284      	movs	r2, #132	; 0x84
 800826e:	5c9b      	ldrb	r3, [r3, r2]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d101      	bne.n	8008278 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008274:	2302      	movs	r3, #2
 8008276:	e02f      	b.n	80082d8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2284      	movs	r2, #132	; 0x84
 800827c:	2101      	movs	r1, #1
 800827e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2288      	movs	r2, #136	; 0x88
 8008284:	2124      	movs	r1, #36	; 0x24
 8008286:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2101      	movs	r1, #1
 800829c:	438a      	bics	r2, r1
 800829e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	4a0e      	ldr	r2, [pc, #56]	; (80082e0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80082a8:	4013      	ands	r3, r2
 80082aa:	0019      	movs	r1, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	430a      	orrs	r2, r1
 80082b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	0018      	movs	r0, r3
 80082ba:	f000 f813 	bl	80082e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2288      	movs	r2, #136	; 0x88
 80082ca:	2120      	movs	r1, #32
 80082cc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2284      	movs	r2, #132	; 0x84
 80082d2:	2100      	movs	r1, #0
 80082d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	0018      	movs	r0, r3
 80082da:	46bd      	mov	sp, r7
 80082dc:	b004      	add	sp, #16
 80082de:	bd80      	pop	{r7, pc}
 80082e0:	f1ffffff 	.word	0xf1ffffff

080082e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80082e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082e6:	b085      	sub	sp, #20
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d108      	bne.n	8008306 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	226a      	movs	r2, #106	; 0x6a
 80082f8:	2101      	movs	r1, #1
 80082fa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2268      	movs	r2, #104	; 0x68
 8008300:	2101      	movs	r1, #1
 8008302:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008304:	e043      	b.n	800838e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008306:	260f      	movs	r6, #15
 8008308:	19bb      	adds	r3, r7, r6
 800830a:	2208      	movs	r2, #8
 800830c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800830e:	200e      	movs	r0, #14
 8008310:	183b      	adds	r3, r7, r0
 8008312:	2208      	movs	r2, #8
 8008314:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	0e5b      	lsrs	r3, r3, #25
 800831e:	b2da      	uxtb	r2, r3
 8008320:	240d      	movs	r4, #13
 8008322:	193b      	adds	r3, r7, r4
 8008324:	2107      	movs	r1, #7
 8008326:	400a      	ands	r2, r1
 8008328:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	0f5b      	lsrs	r3, r3, #29
 8008332:	b2da      	uxtb	r2, r3
 8008334:	250c      	movs	r5, #12
 8008336:	197b      	adds	r3, r7, r5
 8008338:	2107      	movs	r1, #7
 800833a:	400a      	ands	r2, r1
 800833c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800833e:	183b      	adds	r3, r7, r0
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	197a      	adds	r2, r7, r5
 8008344:	7812      	ldrb	r2, [r2, #0]
 8008346:	4914      	ldr	r1, [pc, #80]	; (8008398 <UARTEx_SetNbDataToProcess+0xb4>)
 8008348:	5c8a      	ldrb	r2, [r1, r2]
 800834a:	435a      	muls	r2, r3
 800834c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800834e:	197b      	adds	r3, r7, r5
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	4a12      	ldr	r2, [pc, #72]	; (800839c <UARTEx_SetNbDataToProcess+0xb8>)
 8008354:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008356:	0019      	movs	r1, r3
 8008358:	f7f7 ff6a 	bl	8000230 <__divsi3>
 800835c:	0003      	movs	r3, r0
 800835e:	b299      	uxth	r1, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	226a      	movs	r2, #106	; 0x6a
 8008364:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008366:	19bb      	adds	r3, r7, r6
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	193a      	adds	r2, r7, r4
 800836c:	7812      	ldrb	r2, [r2, #0]
 800836e:	490a      	ldr	r1, [pc, #40]	; (8008398 <UARTEx_SetNbDataToProcess+0xb4>)
 8008370:	5c8a      	ldrb	r2, [r1, r2]
 8008372:	435a      	muls	r2, r3
 8008374:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008376:	193b      	adds	r3, r7, r4
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	4a08      	ldr	r2, [pc, #32]	; (800839c <UARTEx_SetNbDataToProcess+0xb8>)
 800837c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800837e:	0019      	movs	r1, r3
 8008380:	f7f7 ff56 	bl	8000230 <__divsi3>
 8008384:	0003      	movs	r3, r0
 8008386:	b299      	uxth	r1, r3
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2268      	movs	r2, #104	; 0x68
 800838c:	5299      	strh	r1, [r3, r2]
}
 800838e:	46c0      	nop			; (mov r8, r8)
 8008390:	46bd      	mov	sp, r7
 8008392:	b005      	add	sp, #20
 8008394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008396:	46c0      	nop			; (mov r8, r8)
 8008398:	0800b9dc 	.word	0x0800b9dc
 800839c:	0800b9e4 	.word	0x0800b9e4

080083a0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	0002      	movs	r2, r0
 80083a8:	1dbb      	adds	r3, r7, #6
 80083aa:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80083ac:	2300      	movs	r3, #0
 80083ae:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80083b0:	1dbb      	adds	r3, r7, #6
 80083b2:	2200      	movs	r2, #0
 80083b4:	5e9b      	ldrsh	r3, [r3, r2]
 80083b6:	2b84      	cmp	r3, #132	; 0x84
 80083b8:	d006      	beq.n	80083c8 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 80083ba:	1dbb      	adds	r3, r7, #6
 80083bc:	2200      	movs	r2, #0
 80083be:	5e9a      	ldrsh	r2, [r3, r2]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	18d3      	adds	r3, r2, r3
 80083c4:	3303      	adds	r3, #3
 80083c6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80083c8:	68fb      	ldr	r3, [r7, #12]
}
 80083ca:	0018      	movs	r0, r3
 80083cc:	46bd      	mov	sp, r7
 80083ce:	b004      	add	sp, #16
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80083d2:	b580      	push	{r7, lr}
 80083d4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80083d6:	f000 fcab 	bl	8008d30 <vTaskStartScheduler>
  
  return osOK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	0018      	movs	r0, r3
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80083e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083e4:	b087      	sub	sp, #28
 80083e6:	af02      	add	r7, sp, #8
 80083e8:	6078      	str	r0, [r7, #4]
 80083ea:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	685c      	ldr	r4, [r3, #4]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80083f8:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2208      	movs	r2, #8
 80083fe:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008400:	0018      	movs	r0, r3
 8008402:	f7ff ffcd 	bl	80083a0 <makeFreeRtosPriority>
 8008406:	0001      	movs	r1, r0
 8008408:	683a      	ldr	r2, [r7, #0]
 800840a:	230c      	movs	r3, #12
 800840c:	18fb      	adds	r3, r7, r3
 800840e:	9301      	str	r3, [sp, #4]
 8008410:	9100      	str	r1, [sp, #0]
 8008412:	0013      	movs	r3, r2
 8008414:	0032      	movs	r2, r6
 8008416:	0029      	movs	r1, r5
 8008418:	0020      	movs	r0, r4
 800841a:	f000 fb34 	bl	8008a86 <xTaskCreate>
 800841e:	0003      	movs	r3, r0
 8008420:	2b01      	cmp	r3, #1
 8008422:	d001      	beq.n	8008428 <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 8008424:	2300      	movs	r3, #0
 8008426:	e000      	b.n	800842a <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 8008428:	68fb      	ldr	r3, [r7, #12]
}
 800842a:	0018      	movs	r0, r3
 800842c:	46bd      	mov	sp, r7
 800842e:	b005      	add	sp, #20
 8008430:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008432 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008432:	b580      	push	{r7, lr}
 8008434:	b084      	sub	sp, #16
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d001      	beq.n	8008448 <osDelay+0x16>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	e000      	b.n	800844a <osDelay+0x18>
 8008448:	2301      	movs	r3, #1
 800844a:	0018      	movs	r0, r3
 800844c:	f000 fc4a 	bl	8008ce4 <vTaskDelay>
  
  return osOK;
 8008450:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008452:	0018      	movs	r0, r3
 8008454:	46bd      	mov	sp, r7
 8008456:	b004      	add	sp, #16
 8008458:	bd80      	pop	{r7, pc}

0800845a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b082      	sub	sp, #8
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	3308      	adds	r3, #8
 8008466:	001a      	movs	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	4252      	negs	r2, r2
 8008472:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	3308      	adds	r3, #8
 8008478:	001a      	movs	r2, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	3308      	adds	r3, #8
 8008482:	001a      	movs	r2, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800848e:	46c0      	nop			; (mov r8, r8)
 8008490:	46bd      	mov	sp, r7
 8008492:	b002      	add	sp, #8
 8008494:	bd80      	pop	{r7, pc}

08008496 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b082      	sub	sp, #8
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80084a4:	46c0      	nop			; (mov r8, r8)
 80084a6:	46bd      	mov	sp, r7
 80084a8:	b002      	add	sp, #8
 80084aa:	bd80      	pop	{r7, pc}

080084ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	689a      	ldr	r2, [r3, #8]
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	683a      	ldr	r2, [r7, #0]
 80084d0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	683a      	ldr	r2, [r7, #0]
 80084d6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	1c5a      	adds	r2, r3, #1
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	601a      	str	r2, [r3, #0]
}
 80084e8:	46c0      	nop			; (mov r8, r8)
 80084ea:	46bd      	mov	sp, r7
 80084ec:	b004      	add	sp, #16
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	3301      	adds	r3, #1
 8008504:	d103      	bne.n	800850e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	691b      	ldr	r3, [r3, #16]
 800850a:	60fb      	str	r3, [r7, #12]
 800850c:	e00c      	b.n	8008528 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	3308      	adds	r3, #8
 8008512:	60fb      	str	r3, [r7, #12]
 8008514:	e002      	b.n	800851c <vListInsert+0x2c>
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	68ba      	ldr	r2, [r7, #8]
 8008524:	429a      	cmp	r2, r3
 8008526:	d2f6      	bcs.n	8008516 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	685a      	ldr	r2, [r3, #4]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	683a      	ldr	r2, [r7, #0]
 8008536:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	683a      	ldr	r2, [r7, #0]
 8008542:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	1c5a      	adds	r2, r3, #1
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	601a      	str	r2, [r3, #0]
}
 8008554:	46c0      	nop			; (mov r8, r8)
 8008556:	46bd      	mov	sp, r7
 8008558:	b004      	add	sp, #16
 800855a:	bd80      	pop	{r7, pc}

0800855c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	691b      	ldr	r3, [r3, #16]
 8008568:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	6892      	ldr	r2, [r2, #8]
 8008572:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	6852      	ldr	r2, [r2, #4]
 800857c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	429a      	cmp	r2, r3
 8008586:	d103      	bne.n	8008590 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	689a      	ldr	r2, [r3, #8]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	1e5a      	subs	r2, r3, #1
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
}
 80085a4:	0018      	movs	r0, r3
 80085a6:	46bd      	mov	sp, r7
 80085a8:	b004      	add	sp, #16
 80085aa:	bd80      	pop	{r7, pc}

080085ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d101      	bne.n	80085c4 <xQueueGenericReset+0x18>
 80085c0:	b672      	cpsid	i
 80085c2:	e7fe      	b.n	80085c2 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80085c4:	f001 f914 	bl	80097f0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d4:	434b      	muls	r3, r1
 80085d6:	18d2      	adds	r2, r2, r3
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2200      	movs	r2, #0
 80085e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085f2:	1e59      	subs	r1, r3, #1
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f8:	434b      	muls	r3, r1
 80085fa:	18d2      	adds	r2, r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2244      	movs	r2, #68	; 0x44
 8008604:	21ff      	movs	r1, #255	; 0xff
 8008606:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2245      	movs	r2, #69	; 0x45
 800860c:	21ff      	movs	r1, #255	; 0xff
 800860e:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10d      	bne.n	8008632 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d013      	beq.n	8008646 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	3310      	adds	r3, #16
 8008622:	0018      	movs	r0, r3
 8008624:	f000 fd72 	bl	800910c <xTaskRemoveFromEventList>
 8008628:	1e03      	subs	r3, r0, #0
 800862a:	d00c      	beq.n	8008646 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800862c:	f001 f8d0 	bl	80097d0 <vPortYield>
 8008630:	e009      	b.n	8008646 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	3310      	adds	r3, #16
 8008636:	0018      	movs	r0, r3
 8008638:	f7ff ff0f 	bl	800845a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3324      	adds	r3, #36	; 0x24
 8008640:	0018      	movs	r0, r3
 8008642:	f7ff ff0a 	bl	800845a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008646:	f001 f8e5 	bl	8009814 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800864a:	2301      	movs	r3, #1
}
 800864c:	0018      	movs	r0, r3
 800864e:	46bd      	mov	sp, r7
 8008650:	b004      	add	sp, #16
 8008652:	bd80      	pop	{r7, pc}

08008654 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008654:	b590      	push	{r4, r7, lr}
 8008656:	b08b      	sub	sp, #44	; 0x2c
 8008658:	af02      	add	r7, sp, #8
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	1dfb      	adds	r3, r7, #7
 8008660:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d101      	bne.n	800866c <xQueueGenericCreate+0x18>
 8008668:	b672      	cpsid	i
 800866a:	e7fe      	b.n	800866a <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	4353      	muls	r3, r2
 8008672:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	3348      	adds	r3, #72	; 0x48
 8008678:	0018      	movs	r0, r3
 800867a:	f001 f951 	bl	8009920 <pvPortMalloc>
 800867e:	0003      	movs	r3, r0
 8008680:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d00e      	beq.n	80086a6 <xQueueGenericCreate+0x52>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	3348      	adds	r3, #72	; 0x48
 8008690:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008692:	1dfb      	adds	r3, r7, #7
 8008694:	781c      	ldrb	r4, [r3, #0]
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	68b9      	ldr	r1, [r7, #8]
 800869a:	68f8      	ldr	r0, [r7, #12]
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	9300      	str	r3, [sp, #0]
 80086a0:	0023      	movs	r3, r4
 80086a2:	f000 f805 	bl	80086b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80086a6:	69bb      	ldr	r3, [r7, #24]
	}
 80086a8:	0018      	movs	r0, r3
 80086aa:	46bd      	mov	sp, r7
 80086ac:	b009      	add	sp, #36	; 0x24
 80086ae:	bd90      	pop	{r4, r7, pc}

080086b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	607a      	str	r2, [r7, #4]
 80086bc:	001a      	movs	r2, r3
 80086be:	1cfb      	adds	r3, r7, #3
 80086c0:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d103      	bne.n	80086d0 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80086c8:	69bb      	ldr	r3, [r7, #24]
 80086ca:	69ba      	ldr	r2, [r7, #24]
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	e002      	b.n	80086d6 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	68ba      	ldr	r2, [r7, #8]
 80086e0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	2101      	movs	r1, #1
 80086e6:	0018      	movs	r0, r3
 80086e8:	f7ff ff60 	bl	80085ac <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80086ec:	46c0      	nop			; (mov r8, r8)
 80086ee:	46bd      	mov	sp, r7
 80086f0:	b004      	add	sp, #16
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b088      	sub	sp, #32
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d101      	bne.n	800870c <xQueueGiveFromISR+0x18>
 8008708:	b672      	cpsid	i
 800870a:	e7fe      	b.n	800870a <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008710:	2b00      	cmp	r3, #0
 8008712:	d001      	beq.n	8008718 <xQueueGiveFromISR+0x24>
 8008714:	b672      	cpsid	i
 8008716:	e7fe      	b.n	8008716 <xQueueGiveFromISR+0x22>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008718:	69bb      	ldr	r3, [r7, #24]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d103      	bne.n	8008728 <xQueueGiveFromISR+0x34>
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d101      	bne.n	800872c <xQueueGiveFromISR+0x38>
 8008728:	2301      	movs	r3, #1
 800872a:	e000      	b.n	800872e <xQueueGiveFromISR+0x3a>
 800872c:	2300      	movs	r3, #0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <xQueueGiveFromISR+0x42>
 8008732:	b672      	cpsid	i
 8008734:	e7fe      	b.n	8008734 <xQueueGiveFromISR+0x40>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008736:	f001 f885 	bl	8009844 <ulSetInterruptMaskFromISR>
 800873a:	0003      	movs	r3, r0
 800873c:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008742:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008748:	693a      	ldr	r2, [r7, #16]
 800874a:	429a      	cmp	r2, r3
 800874c:	d22c      	bcs.n	80087a8 <xQueueGiveFromISR+0xb4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800874e:	200f      	movs	r0, #15
 8008750:	183b      	adds	r3, r7, r0
 8008752:	69ba      	ldr	r2, [r7, #24]
 8008754:	2145      	movs	r1, #69	; 0x45
 8008756:	5c52      	ldrb	r2, [r2, r1]
 8008758:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	1c5a      	adds	r2, r3, #1
 800875e:	69bb      	ldr	r3, [r7, #24]
 8008760:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008762:	183b      	adds	r3, r7, r0
 8008764:	781b      	ldrb	r3, [r3, #0]
 8008766:	b25b      	sxtb	r3, r3
 8008768:	3301      	adds	r3, #1
 800876a:	d111      	bne.n	8008790 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008770:	2b00      	cmp	r3, #0
 8008772:	d016      	beq.n	80087a2 <xQueueGiveFromISR+0xae>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008774:	69bb      	ldr	r3, [r7, #24]
 8008776:	3324      	adds	r3, #36	; 0x24
 8008778:	0018      	movs	r0, r3
 800877a:	f000 fcc7 	bl	800910c <xTaskRemoveFromEventList>
 800877e:	1e03      	subs	r3, r0, #0
 8008780:	d00f      	beq.n	80087a2 <xQueueGiveFromISR+0xae>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00c      	beq.n	80087a2 <xQueueGiveFromISR+0xae>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	2201      	movs	r2, #1
 800878c:	601a      	str	r2, [r3, #0]
 800878e:	e008      	b.n	80087a2 <xQueueGiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008790:	230f      	movs	r3, #15
 8008792:	18fb      	adds	r3, r7, r3
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	3301      	adds	r3, #1
 8008798:	b2db      	uxtb	r3, r3
 800879a:	b259      	sxtb	r1, r3
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	2245      	movs	r2, #69	; 0x45
 80087a0:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80087a2:	2301      	movs	r3, #1
 80087a4:	61fb      	str	r3, [r7, #28]
 80087a6:	e001      	b.n	80087ac <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80087a8:	2300      	movs	r3, #0
 80087aa:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	0018      	movs	r0, r3
 80087b0:	f001 f84e 	bl	8009850 <vClearInterruptMaskFromISR>

	return xReturn;
 80087b4:	69fb      	ldr	r3, [r7, #28]
}
 80087b6:	0018      	movs	r0, r3
 80087b8:	46bd      	mov	sp, r7
 80087ba:	b008      	add	sp, #32
 80087bc:	bd80      	pop	{r7, pc}

080087be <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b08a      	sub	sp, #40	; 0x28
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80087c8:	2300      	movs	r3, #0
 80087ca:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80087d0:	2300      	movs	r3, #0
 80087d2:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80087d4:	69fb      	ldr	r3, [r7, #28]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d101      	bne.n	80087de <xQueueSemaphoreTake+0x20>
 80087da:	b672      	cpsid	i
 80087dc:	e7fe      	b.n	80087dc <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d001      	beq.n	80087ea <xQueueSemaphoreTake+0x2c>
 80087e6:	b672      	cpsid	i
 80087e8:	e7fe      	b.n	80087e8 <xQueueSemaphoreTake+0x2a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80087ea:	f000 fe0b 	bl	8009404 <xTaskGetSchedulerState>
 80087ee:	1e03      	subs	r3, r0, #0
 80087f0:	d102      	bne.n	80087f8 <xQueueSemaphoreTake+0x3a>
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d101      	bne.n	80087fc <xQueueSemaphoreTake+0x3e>
 80087f8:	2301      	movs	r3, #1
 80087fa:	e000      	b.n	80087fe <xQueueSemaphoreTake+0x40>
 80087fc:	2300      	movs	r3, #0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d101      	bne.n	8008806 <xQueueSemaphoreTake+0x48>
 8008802:	b672      	cpsid	i
 8008804:	e7fe      	b.n	8008804 <xQueueSemaphoreTake+0x46>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008806:	f000 fff3 	bl	80097f0 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880e:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d01d      	beq.n	8008852 <xQueueSemaphoreTake+0x94>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	1e5a      	subs	r2, r3, #1
 800881a:	69fb      	ldr	r3, [r7, #28]
 800881c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800881e:	69fb      	ldr	r3, [r7, #28]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d104      	bne.n	8008830 <xQueueSemaphoreTake+0x72>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008826:	f000 fee1 	bl	80095ec <pvTaskIncrementMutexHeldCount>
 800882a:	0002      	movs	r2, r0
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	691b      	ldr	r3, [r3, #16]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d008      	beq.n	800884a <xQueueSemaphoreTake+0x8c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	3310      	adds	r3, #16
 800883c:	0018      	movs	r0, r3
 800883e:	f000 fc65 	bl	800910c <xTaskRemoveFromEventList>
 8008842:	1e03      	subs	r3, r0, #0
 8008844:	d001      	beq.n	800884a <xQueueSemaphoreTake+0x8c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008846:	f000 ffc3 	bl	80097d0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800884a:	f000 ffe3 	bl	8009814 <vPortExitCritical>
				return pdPASS;
 800884e:	2301      	movs	r3, #1
 8008850:	e08b      	b.n	800896a <xQueueSemaphoreTake+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d108      	bne.n	800886a <xQueueSemaphoreTake+0xac>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008858:	6a3b      	ldr	r3, [r7, #32]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d001      	beq.n	8008862 <xQueueSemaphoreTake+0xa4>
 800885e:	b672      	cpsid	i
 8008860:	e7fe      	b.n	8008860 <xQueueSemaphoreTake+0xa2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008862:	f000 ffd7 	bl	8009814 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008866:	2300      	movs	r3, #0
 8008868:	e07f      	b.n	800896a <xQueueSemaphoreTake+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886c:	2b00      	cmp	r3, #0
 800886e:	d106      	bne.n	800887e <xQueueSemaphoreTake+0xc0>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008870:	230c      	movs	r3, #12
 8008872:	18fb      	adds	r3, r7, r3
 8008874:	0018      	movs	r0, r3
 8008876:	f000 fca5 	bl	80091c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800887a:	2301      	movs	r3, #1
 800887c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800887e:	f000 ffc9 	bl	8009814 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008882:	f000 fa8b 	bl	8008d9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008886:	f000 ffb3 	bl	80097f0 <vPortEnterCritical>
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	2244      	movs	r2, #68	; 0x44
 800888e:	5c9b      	ldrb	r3, [r3, r2]
 8008890:	b25b      	sxtb	r3, r3
 8008892:	3301      	adds	r3, #1
 8008894:	d103      	bne.n	800889e <xQueueSemaphoreTake+0xe0>
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	2244      	movs	r2, #68	; 0x44
 800889a:	2100      	movs	r1, #0
 800889c:	5499      	strb	r1, [r3, r2]
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	2245      	movs	r2, #69	; 0x45
 80088a2:	5c9b      	ldrb	r3, [r3, r2]
 80088a4:	b25b      	sxtb	r3, r3
 80088a6:	3301      	adds	r3, #1
 80088a8:	d103      	bne.n	80088b2 <xQueueSemaphoreTake+0xf4>
 80088aa:	69fb      	ldr	r3, [r7, #28]
 80088ac:	2245      	movs	r2, #69	; 0x45
 80088ae:	2100      	movs	r1, #0
 80088b0:	5499      	strb	r1, [r3, r2]
 80088b2:	f000 ffaf 	bl	8009814 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088b6:	003a      	movs	r2, r7
 80088b8:	230c      	movs	r3, #12
 80088ba:	18fb      	adds	r3, r7, r3
 80088bc:	0011      	movs	r1, r2
 80088be:	0018      	movs	r0, r3
 80088c0:	f000 fc94 	bl	80091ec <xTaskCheckForTimeOut>
 80088c4:	1e03      	subs	r3, r0, #0
 80088c6:	d12e      	bne.n	8008926 <xQueueSemaphoreTake+0x168>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80088c8:	69fb      	ldr	r3, [r7, #28]
 80088ca:	0018      	movs	r0, r3
 80088cc:	f000 f8c5 	bl	8008a5a <prvIsQueueEmpty>
 80088d0:	1e03      	subs	r3, r0, #0
 80088d2:	d021      	beq.n	8008918 <xQueueSemaphoreTake+0x15a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d10a      	bne.n	80088f2 <xQueueSemaphoreTake+0x134>
					{
						taskENTER_CRITICAL();
 80088dc:	f000 ff88 	bl	80097f0 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	0018      	movs	r0, r3
 80088e6:	f000 fda9 	bl	800943c <xTaskPriorityInherit>
 80088ea:	0003      	movs	r3, r0
 80088ec:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 80088ee:	f000 ff91 	bl	8009814 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	3324      	adds	r3, #36	; 0x24
 80088f6:	683a      	ldr	r2, [r7, #0]
 80088f8:	0011      	movs	r1, r2
 80088fa:	0018      	movs	r0, r3
 80088fc:	f000 fbe8 	bl	80090d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	0018      	movs	r0, r3
 8008904:	f000 f84b 	bl	800899e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008908:	f000 fa54 	bl	8008db4 <xTaskResumeAll>
 800890c:	1e03      	subs	r3, r0, #0
 800890e:	d000      	beq.n	8008912 <xQueueSemaphoreTake+0x154>
 8008910:	e779      	b.n	8008806 <xQueueSemaphoreTake+0x48>
				{
					portYIELD_WITHIN_API();
 8008912:	f000 ff5d 	bl	80097d0 <vPortYield>
 8008916:	e776      	b.n	8008806 <xQueueSemaphoreTake+0x48>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	0018      	movs	r0, r3
 800891c:	f000 f83f 	bl	800899e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008920:	f000 fa48 	bl	8008db4 <xTaskResumeAll>
 8008924:	e76f      	b.n	8008806 <xQueueSemaphoreTake+0x48>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	0018      	movs	r0, r3
 800892a:	f000 f838 	bl	800899e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800892e:	f000 fa41 	bl	8008db4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	0018      	movs	r0, r3
 8008936:	f000 f890 	bl	8008a5a <prvIsQueueEmpty>
 800893a:	1e03      	subs	r3, r0, #0
 800893c:	d100      	bne.n	8008940 <xQueueSemaphoreTake+0x182>
 800893e:	e762      	b.n	8008806 <xQueueSemaphoreTake+0x48>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008940:	6a3b      	ldr	r3, [r7, #32]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d010      	beq.n	8008968 <xQueueSemaphoreTake+0x1aa>
					{
						taskENTER_CRITICAL();
 8008946:	f000 ff53 	bl	80097f0 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	0018      	movs	r0, r3
 800894e:	f000 f810 	bl	8008972 <prvGetDisinheritPriorityAfterTimeout>
 8008952:	0003      	movs	r3, r0
 8008954:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	697a      	ldr	r2, [r7, #20]
 800895c:	0011      	movs	r1, r2
 800895e:	0018      	movs	r0, r3
 8008960:	f000 fdd4 	bl	800950c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008964:	f000 ff56 	bl	8009814 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008968:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800896a:	0018      	movs	r0, r3
 800896c:	46bd      	mov	sp, r7
 800896e:	b00a      	add	sp, #40	; 0x28
 8008970:	bd80      	pop	{r7, pc}

08008972 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008972:	b580      	push	{r7, lr}
 8008974:	b084      	sub	sp, #16
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897e:	2b00      	cmp	r3, #0
 8008980:	d006      	beq.n	8008990 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2207      	movs	r2, #7
 800898a:	1ad3      	subs	r3, r2, r3
 800898c:	60fb      	str	r3, [r7, #12]
 800898e:	e001      	b.n	8008994 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008990:	2300      	movs	r3, #0
 8008992:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008994:	68fb      	ldr	r3, [r7, #12]
	}
 8008996:	0018      	movs	r0, r3
 8008998:	46bd      	mov	sp, r7
 800899a:	b004      	add	sp, #16
 800899c:	bd80      	pop	{r7, pc}

0800899e <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800899e:	b580      	push	{r7, lr}
 80089a0:	b084      	sub	sp, #16
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80089a6:	f000 ff23 	bl	80097f0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80089aa:	230f      	movs	r3, #15
 80089ac:	18fb      	adds	r3, r7, r3
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	2145      	movs	r1, #69	; 0x45
 80089b2:	5c52      	ldrb	r2, [r2, r1]
 80089b4:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80089b6:	e013      	b.n	80089e0 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d016      	beq.n	80089ee <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	3324      	adds	r3, #36	; 0x24
 80089c4:	0018      	movs	r0, r3
 80089c6:	f000 fba1 	bl	800910c <xTaskRemoveFromEventList>
 80089ca:	1e03      	subs	r3, r0, #0
 80089cc:	d001      	beq.n	80089d2 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80089ce:	f000 fc5d 	bl	800928c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80089d2:	210f      	movs	r1, #15
 80089d4:	187b      	adds	r3, r7, r1
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	3b01      	subs	r3, #1
 80089da:	b2da      	uxtb	r2, r3
 80089dc:	187b      	adds	r3, r7, r1
 80089de:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80089e0:	230f      	movs	r3, #15
 80089e2:	18fb      	adds	r3, r7, r3
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	b25b      	sxtb	r3, r3
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	dce5      	bgt.n	80089b8 <prvUnlockQueue+0x1a>
 80089ec:	e000      	b.n	80089f0 <prvUnlockQueue+0x52>
					break;
 80089ee:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2245      	movs	r2, #69	; 0x45
 80089f4:	21ff      	movs	r1, #255	; 0xff
 80089f6:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80089f8:	f000 ff0c 	bl	8009814 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80089fc:	f000 fef8 	bl	80097f0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008a00:	230e      	movs	r3, #14
 8008a02:	18fb      	adds	r3, r7, r3
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	2144      	movs	r1, #68	; 0x44
 8008a08:	5c52      	ldrb	r2, [r2, r1]
 8008a0a:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a0c:	e013      	b.n	8008a36 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	691b      	ldr	r3, [r3, #16]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d016      	beq.n	8008a44 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	3310      	adds	r3, #16
 8008a1a:	0018      	movs	r0, r3
 8008a1c:	f000 fb76 	bl	800910c <xTaskRemoveFromEventList>
 8008a20:	1e03      	subs	r3, r0, #0
 8008a22:	d001      	beq.n	8008a28 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8008a24:	f000 fc32 	bl	800928c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008a28:	210e      	movs	r1, #14
 8008a2a:	187b      	adds	r3, r7, r1
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	3b01      	subs	r3, #1
 8008a30:	b2da      	uxtb	r2, r3
 8008a32:	187b      	adds	r3, r7, r1
 8008a34:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a36:	230e      	movs	r3, #14
 8008a38:	18fb      	adds	r3, r7, r3
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	b25b      	sxtb	r3, r3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	dce5      	bgt.n	8008a0e <prvUnlockQueue+0x70>
 8008a42:	e000      	b.n	8008a46 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8008a44:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2244      	movs	r2, #68	; 0x44
 8008a4a:	21ff      	movs	r1, #255	; 0xff
 8008a4c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8008a4e:	f000 fee1 	bl	8009814 <vPortExitCritical>
}
 8008a52:	46c0      	nop			; (mov r8, r8)
 8008a54:	46bd      	mov	sp, r7
 8008a56:	b004      	add	sp, #16
 8008a58:	bd80      	pop	{r7, pc}

08008a5a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b084      	sub	sp, #16
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a62:	f000 fec5 	bl	80097f0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d102      	bne.n	8008a74 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	60fb      	str	r3, [r7, #12]
 8008a72:	e001      	b.n	8008a78 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008a74:	2300      	movs	r3, #0
 8008a76:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008a78:	f000 fecc 	bl	8009814 <vPortExitCritical>

	return xReturn;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
}
 8008a7e:	0018      	movs	r0, r3
 8008a80:	46bd      	mov	sp, r7
 8008a82:	b004      	add	sp, #16
 8008a84:	bd80      	pop	{r7, pc}

08008a86 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008a86:	b590      	push	{r4, r7, lr}
 8008a88:	b08d      	sub	sp, #52	; 0x34
 8008a8a:	af04      	add	r7, sp, #16
 8008a8c:	60f8      	str	r0, [r7, #12]
 8008a8e:	60b9      	str	r1, [r7, #8]
 8008a90:	603b      	str	r3, [r7, #0]
 8008a92:	1dbb      	adds	r3, r7, #6
 8008a94:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008a96:	1dbb      	adds	r3, r7, #6
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	009b      	lsls	r3, r3, #2
 8008a9c:	0018      	movs	r0, r3
 8008a9e:	f000 ff3f 	bl	8009920 <pvPortMalloc>
 8008aa2:	0003      	movs	r3, r0
 8008aa4:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d010      	beq.n	8008ace <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008aac:	2054      	movs	r0, #84	; 0x54
 8008aae:	f000 ff37 	bl	8009920 <pvPortMalloc>
 8008ab2:	0003      	movs	r3, r0
 8008ab4:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d003      	beq.n	8008ac4 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	697a      	ldr	r2, [r7, #20]
 8008ac0:	631a      	str	r2, [r3, #48]	; 0x30
 8008ac2:	e006      	b.n	8008ad2 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	0018      	movs	r0, r3
 8008ac8:	f000 ffd6 	bl	8009a78 <vPortFree>
 8008acc:	e001      	b.n	8008ad2 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d016      	beq.n	8008b06 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008ad8:	1dbb      	adds	r3, r7, #6
 8008ada:	881a      	ldrh	r2, [r3, #0]
 8008adc:	683c      	ldr	r4, [r7, #0]
 8008ade:	68b9      	ldr	r1, [r7, #8]
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	9303      	str	r3, [sp, #12]
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	9302      	str	r3, [sp, #8]
 8008aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aec:	9301      	str	r3, [sp, #4]
 8008aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	0023      	movs	r3, r4
 8008af4:	f000 f810 	bl	8008b18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008af8:	69fb      	ldr	r3, [r7, #28]
 8008afa:	0018      	movs	r0, r3
 8008afc:	f000 f88e 	bl	8008c1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b00:	2301      	movs	r3, #1
 8008b02:	61bb      	str	r3, [r7, #24]
 8008b04:	e002      	b.n	8008b0c <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b06:	2301      	movs	r3, #1
 8008b08:	425b      	negs	r3, r3
 8008b0a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b0c:	69bb      	ldr	r3, [r7, #24]
	}
 8008b0e:	0018      	movs	r0, r3
 8008b10:	46bd      	mov	sp, r7
 8008b12:	b009      	add	sp, #36	; 0x24
 8008b14:	bd90      	pop	{r4, r7, pc}
	...

08008b18 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b086      	sub	sp, #24
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	607a      	str	r2, [r7, #4]
 8008b24:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	493a      	ldr	r1, [pc, #232]	; (8008c18 <prvInitialiseNewTask+0x100>)
 8008b2e:	468c      	mov	ip, r1
 8008b30:	4463      	add	r3, ip
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	18d3      	adds	r3, r2, r3
 8008b36:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	2207      	movs	r2, #7
 8008b3c:	4393      	bics	r3, r2
 8008b3e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	2207      	movs	r2, #7
 8008b44:	4013      	ands	r3, r2
 8008b46:	d001      	beq.n	8008b4c <prvInitialiseNewTask+0x34>
 8008b48:	b672      	cpsid	i
 8008b4a:	e7fe      	b.n	8008b4a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d020      	beq.n	8008b94 <prvInitialiseNewTask+0x7c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b52:	2300      	movs	r3, #0
 8008b54:	617b      	str	r3, [r7, #20]
 8008b56:	e013      	b.n	8008b80 <prvInitialiseNewTask+0x68>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	18d3      	adds	r3, r2, r3
 8008b5e:	7818      	ldrb	r0, [r3, #0]
 8008b60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b62:	2134      	movs	r1, #52	; 0x34
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	18d3      	adds	r3, r2, r3
 8008b68:	185b      	adds	r3, r3, r1
 8008b6a:	1c02      	adds	r2, r0, #0
 8008b6c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008b6e:	68ba      	ldr	r2, [r7, #8]
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	18d3      	adds	r3, r2, r3
 8008b74:	781b      	ldrb	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d006      	beq.n	8008b88 <prvInitialiseNewTask+0x70>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	617b      	str	r3, [r7, #20]
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	2b0f      	cmp	r3, #15
 8008b84:	d9e8      	bls.n	8008b58 <prvInitialiseNewTask+0x40>
 8008b86:	e000      	b.n	8008b8a <prvInitialiseNewTask+0x72>
			{
				break;
 8008b88:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b8c:	2243      	movs	r2, #67	; 0x43
 8008b8e:	2100      	movs	r1, #0
 8008b90:	5499      	strb	r1, [r3, r2]
 8008b92:	e003      	b.n	8008b9c <prvInitialiseNewTask+0x84>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b96:	2234      	movs	r2, #52	; 0x34
 8008b98:	2100      	movs	r1, #0
 8008b9a:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008b9c:	6a3b      	ldr	r3, [r7, #32]
 8008b9e:	2b06      	cmp	r3, #6
 8008ba0:	d901      	bls.n	8008ba6 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008ba2:	2306      	movs	r3, #6
 8008ba4:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba8:	6a3a      	ldr	r2, [r7, #32]
 8008baa:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bae:	6a3a      	ldr	r2, [r7, #32]
 8008bb0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bba:	3304      	adds	r3, #4
 8008bbc:	0018      	movs	r0, r3
 8008bbe:	f7ff fc6a 	bl	8008496 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc4:	3318      	adds	r3, #24
 8008bc6:	0018      	movs	r0, r3
 8008bc8:	f7ff fc65 	bl	8008496 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bd0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bd2:	6a3b      	ldr	r3, [r7, #32]
 8008bd4:	2207      	movs	r2, #7
 8008bd6:	1ad2      	subs	r2, r2, r3
 8008bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bda:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008be0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be4:	2200      	movs	r2, #0
 8008be6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bea:	2250      	movs	r2, #80	; 0x50
 8008bec:	2100      	movs	r1, #0
 8008bee:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	68f9      	ldr	r1, [r7, #12]
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	0018      	movs	r0, r3
 8008bf8:	f000 fd5e 	bl	80096b8 <pxPortInitialiseStack>
 8008bfc:	0002      	movs	r2, r0
 8008bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d002      	beq.n	8008c0e <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c0e:	46c0      	nop			; (mov r8, r8)
 8008c10:	46bd      	mov	sp, r7
 8008c12:	b006      	add	sp, #24
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	46c0      	nop			; (mov r8, r8)
 8008c18:	3fffffff 	.word	0x3fffffff

08008c1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b082      	sub	sp, #8
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008c24:	f000 fde4 	bl	80097f0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008c28:	4b28      	ldr	r3, [pc, #160]	; (8008ccc <prvAddNewTaskToReadyList+0xb0>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	1c5a      	adds	r2, r3, #1
 8008c2e:	4b27      	ldr	r3, [pc, #156]	; (8008ccc <prvAddNewTaskToReadyList+0xb0>)
 8008c30:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8008c32:	4b27      	ldr	r3, [pc, #156]	; (8008cd0 <prvAddNewTaskToReadyList+0xb4>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d109      	bne.n	8008c4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008c3a:	4b25      	ldr	r3, [pc, #148]	; (8008cd0 <prvAddNewTaskToReadyList+0xb4>)
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008c40:	4b22      	ldr	r3, [pc, #136]	; (8008ccc <prvAddNewTaskToReadyList+0xb0>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d110      	bne.n	8008c6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008c48:	f000 fb3a 	bl	80092c0 <prvInitialiseTaskLists>
 8008c4c:	e00d      	b.n	8008c6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008c4e:	4b21      	ldr	r3, [pc, #132]	; (8008cd4 <prvAddNewTaskToReadyList+0xb8>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d109      	bne.n	8008c6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008c56:	4b1e      	ldr	r3, [pc, #120]	; (8008cd0 <prvAddNewTaskToReadyList+0xb4>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d802      	bhi.n	8008c6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008c64:	4b1a      	ldr	r3, [pc, #104]	; (8008cd0 <prvAddNewTaskToReadyList+0xb4>)
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008c6a:	4b1b      	ldr	r3, [pc, #108]	; (8008cd8 <prvAddNewTaskToReadyList+0xbc>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	1c5a      	adds	r2, r3, #1
 8008c70:	4b19      	ldr	r3, [pc, #100]	; (8008cd8 <prvAddNewTaskToReadyList+0xbc>)
 8008c72:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c78:	4b18      	ldr	r3, [pc, #96]	; (8008cdc <prvAddNewTaskToReadyList+0xc0>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d903      	bls.n	8008c88 <prvAddNewTaskToReadyList+0x6c>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c84:	4b15      	ldr	r3, [pc, #84]	; (8008cdc <prvAddNewTaskToReadyList+0xc0>)
 8008c86:	601a      	str	r2, [r3, #0]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c8c:	0013      	movs	r3, r2
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	189b      	adds	r3, r3, r2
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	4a12      	ldr	r2, [pc, #72]	; (8008ce0 <prvAddNewTaskToReadyList+0xc4>)
 8008c96:	189a      	adds	r2, r3, r2
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	3304      	adds	r3, #4
 8008c9c:	0019      	movs	r1, r3
 8008c9e:	0010      	movs	r0, r2
 8008ca0:	f7ff fc04 	bl	80084ac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008ca4:	f000 fdb6 	bl	8009814 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008ca8:	4b0a      	ldr	r3, [pc, #40]	; (8008cd4 <prvAddNewTaskToReadyList+0xb8>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d008      	beq.n	8008cc2 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008cb0:	4b07      	ldr	r3, [pc, #28]	; (8008cd0 <prvAddNewTaskToReadyList+0xb4>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d201      	bcs.n	8008cc2 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008cbe:	f000 fd87 	bl	80097d0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cc2:	46c0      	nop			; (mov r8, r8)
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	b002      	add	sp, #8
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	46c0      	nop			; (mov r8, r8)
 8008ccc:	20003860 	.word	0x20003860
 8008cd0:	20003760 	.word	0x20003760
 8008cd4:	2000386c 	.word	0x2000386c
 8008cd8:	2000387c 	.word	0x2000387c
 8008cdc:	20003868 	.word	0x20003868
 8008ce0:	20003764 	.word	0x20003764

08008ce4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b084      	sub	sp, #16
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008cec:	2300      	movs	r3, #0
 8008cee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d010      	beq.n	8008d18 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008cf6:	4b0d      	ldr	r3, [pc, #52]	; (8008d2c <vTaskDelay+0x48>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d001      	beq.n	8008d02 <vTaskDelay+0x1e>
 8008cfe:	b672      	cpsid	i
 8008d00:	e7fe      	b.n	8008d00 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8008d02:	f000 f84b 	bl	8008d9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2100      	movs	r1, #0
 8008d0a:	0018      	movs	r0, r3
 8008d0c:	f000 fc80 	bl	8009610 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008d10:	f000 f850 	bl	8008db4 <xTaskResumeAll>
 8008d14:	0003      	movs	r3, r0
 8008d16:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d101      	bne.n	8008d22 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8008d1e:	f000 fd57 	bl	80097d0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d22:	46c0      	nop			; (mov r8, r8)
 8008d24:	46bd      	mov	sp, r7
 8008d26:	b004      	add	sp, #16
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	46c0      	nop			; (mov r8, r8)
 8008d2c:	20003888 	.word	0x20003888

08008d30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8008d36:	4913      	ldr	r1, [pc, #76]	; (8008d84 <vTaskStartScheduler+0x54>)
 8008d38:	4813      	ldr	r0, [pc, #76]	; (8008d88 <vTaskStartScheduler+0x58>)
 8008d3a:	4b14      	ldr	r3, [pc, #80]	; (8008d8c <vTaskStartScheduler+0x5c>)
 8008d3c:	9301      	str	r3, [sp, #4]
 8008d3e:	2300      	movs	r3, #0
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	2300      	movs	r3, #0
 8008d44:	2280      	movs	r2, #128	; 0x80
 8008d46:	f7ff fe9e 	bl	8008a86 <xTaskCreate>
 8008d4a:	0003      	movs	r3, r0
 8008d4c:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d10d      	bne.n	8008d70 <vTaskStartScheduler+0x40>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8008d54:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008d56:	4b0e      	ldr	r3, [pc, #56]	; (8008d90 <vTaskStartScheduler+0x60>)
 8008d58:	2201      	movs	r2, #1
 8008d5a:	4252      	negs	r2, r2
 8008d5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008d5e:	4b0d      	ldr	r3, [pc, #52]	; (8008d94 <vTaskStartScheduler+0x64>)
 8008d60:	2201      	movs	r2, #1
 8008d62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008d64:	4b0c      	ldr	r3, [pc, #48]	; (8008d98 <vTaskStartScheduler+0x68>)
 8008d66:	2200      	movs	r2, #0
 8008d68:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008d6a:	f000 fd0d 	bl	8009788 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008d6e:	e004      	b.n	8008d7a <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	3301      	adds	r3, #1
 8008d74:	d101      	bne.n	8008d7a <vTaskStartScheduler+0x4a>
 8008d76:	b672      	cpsid	i
 8008d78:	e7fe      	b.n	8008d78 <vTaskStartScheduler+0x48>
}
 8008d7a:	46c0      	nop			; (mov r8, r8)
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	b002      	add	sp, #8
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	46c0      	nop			; (mov r8, r8)
 8008d84:	0800b8dc 	.word	0x0800b8dc
 8008d88:	080092a1 	.word	0x080092a1
 8008d8c:	20003884 	.word	0x20003884
 8008d90:	20003880 	.word	0x20003880
 8008d94:	2000386c 	.word	0x2000386c
 8008d98:	20003864 	.word	0x20003864

08008d9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008da0:	4b03      	ldr	r3, [pc, #12]	; (8008db0 <vTaskSuspendAll+0x14>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	1c5a      	adds	r2, r3, #1
 8008da6:	4b02      	ldr	r3, [pc, #8]	; (8008db0 <vTaskSuspendAll+0x14>)
 8008da8:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008daa:	46c0      	nop			; (mov r8, r8)
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	20003888 	.word	0x20003888

08008db4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008dc2:	4b3a      	ldr	r3, [pc, #232]	; (8008eac <xTaskResumeAll+0xf8>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d101      	bne.n	8008dce <xTaskResumeAll+0x1a>
 8008dca:	b672      	cpsid	i
 8008dcc:	e7fe      	b.n	8008dcc <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008dce:	f000 fd0f 	bl	80097f0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008dd2:	4b36      	ldr	r3, [pc, #216]	; (8008eac <xTaskResumeAll+0xf8>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	1e5a      	subs	r2, r3, #1
 8008dd8:	4b34      	ldr	r3, [pc, #208]	; (8008eac <xTaskResumeAll+0xf8>)
 8008dda:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ddc:	4b33      	ldr	r3, [pc, #204]	; (8008eac <xTaskResumeAll+0xf8>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d15b      	bne.n	8008e9c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008de4:	4b32      	ldr	r3, [pc, #200]	; (8008eb0 <xTaskResumeAll+0xfc>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d057      	beq.n	8008e9c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dec:	e02f      	b.n	8008e4e <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dee:	4b31      	ldr	r3, [pc, #196]	; (8008eb4 <xTaskResumeAll+0x100>)
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	3318      	adds	r3, #24
 8008dfa:	0018      	movs	r0, r3
 8008dfc:	f7ff fbae 	bl	800855c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	3304      	adds	r3, #4
 8008e04:	0018      	movs	r0, r3
 8008e06:	f7ff fba9 	bl	800855c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e0e:	4b2a      	ldr	r3, [pc, #168]	; (8008eb8 <xTaskResumeAll+0x104>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d903      	bls.n	8008e1e <xTaskResumeAll+0x6a>
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e1a:	4b27      	ldr	r3, [pc, #156]	; (8008eb8 <xTaskResumeAll+0x104>)
 8008e1c:	601a      	str	r2, [r3, #0]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e22:	0013      	movs	r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	189b      	adds	r3, r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	4a24      	ldr	r2, [pc, #144]	; (8008ebc <xTaskResumeAll+0x108>)
 8008e2c:	189a      	adds	r2, r3, r2
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	3304      	adds	r3, #4
 8008e32:	0019      	movs	r1, r3
 8008e34:	0010      	movs	r0, r2
 8008e36:	f7ff fb39 	bl	80084ac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e3e:	4b20      	ldr	r3, [pc, #128]	; (8008ec0 <xTaskResumeAll+0x10c>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d302      	bcc.n	8008e4e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8008e48:	4b1e      	ldr	r3, [pc, #120]	; (8008ec4 <xTaskResumeAll+0x110>)
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e4e:	4b19      	ldr	r3, [pc, #100]	; (8008eb4 <xTaskResumeAll+0x100>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1cb      	bne.n	8008dee <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d001      	beq.n	8008e60 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008e5c:	f000 fab4 	bl	80093c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008e60:	4b19      	ldr	r3, [pc, #100]	; (8008ec8 <xTaskResumeAll+0x114>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d00f      	beq.n	8008e8c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008e6c:	f000 f82e 	bl	8008ecc <xTaskIncrementTick>
 8008e70:	1e03      	subs	r3, r0, #0
 8008e72:	d002      	beq.n	8008e7a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8008e74:	4b13      	ldr	r3, [pc, #76]	; (8008ec4 <xTaskResumeAll+0x110>)
 8008e76:	2201      	movs	r2, #1
 8008e78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1f2      	bne.n	8008e6c <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 8008e86:	4b10      	ldr	r3, [pc, #64]	; (8008ec8 <xTaskResumeAll+0x114>)
 8008e88:	2200      	movs	r2, #0
 8008e8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e8c:	4b0d      	ldr	r3, [pc, #52]	; (8008ec4 <xTaskResumeAll+0x110>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e94:	2301      	movs	r3, #1
 8008e96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e98:	f000 fc9a 	bl	80097d0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e9c:	f000 fcba 	bl	8009814 <vPortExitCritical>

	return xAlreadyYielded;
 8008ea0:	68bb      	ldr	r3, [r7, #8]
}
 8008ea2:	0018      	movs	r0, r3
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	b004      	add	sp, #16
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	46c0      	nop			; (mov r8, r8)
 8008eac:	20003888 	.word	0x20003888
 8008eb0:	20003860 	.word	0x20003860
 8008eb4:	20003820 	.word	0x20003820
 8008eb8:	20003868 	.word	0x20003868
 8008ebc:	20003764 	.word	0x20003764
 8008ec0:	20003760 	.word	0x20003760
 8008ec4:	20003874 	.word	0x20003874
 8008ec8:	20003870 	.word	0x20003870

08008ecc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b086      	sub	sp, #24
 8008ed0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ed6:	4b4a      	ldr	r3, [pc, #296]	; (8009000 <xTaskIncrementTick+0x134>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d000      	beq.n	8008ee0 <xTaskIncrementTick+0x14>
 8008ede:	e084      	b.n	8008fea <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ee0:	4b48      	ldr	r3, [pc, #288]	; (8009004 <xTaskIncrementTick+0x138>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ee8:	4b46      	ldr	r3, [pc, #280]	; (8009004 <xTaskIncrementTick+0x138>)
 8008eea:	693a      	ldr	r2, [r7, #16]
 8008eec:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d117      	bne.n	8008f24 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ef4:	4b44      	ldr	r3, [pc, #272]	; (8009008 <xTaskIncrementTick+0x13c>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <xTaskIncrementTick+0x36>
 8008efe:	b672      	cpsid	i
 8008f00:	e7fe      	b.n	8008f00 <xTaskIncrementTick+0x34>
 8008f02:	4b41      	ldr	r3, [pc, #260]	; (8009008 <xTaskIncrementTick+0x13c>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	60fb      	str	r3, [r7, #12]
 8008f08:	4b40      	ldr	r3, [pc, #256]	; (800900c <xTaskIncrementTick+0x140>)
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	4b3e      	ldr	r3, [pc, #248]	; (8009008 <xTaskIncrementTick+0x13c>)
 8008f0e:	601a      	str	r2, [r3, #0]
 8008f10:	4b3e      	ldr	r3, [pc, #248]	; (800900c <xTaskIncrementTick+0x140>)
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	601a      	str	r2, [r3, #0]
 8008f16:	4b3e      	ldr	r3, [pc, #248]	; (8009010 <xTaskIncrementTick+0x144>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	1c5a      	adds	r2, r3, #1
 8008f1c:	4b3c      	ldr	r3, [pc, #240]	; (8009010 <xTaskIncrementTick+0x144>)
 8008f1e:	601a      	str	r2, [r3, #0]
 8008f20:	f000 fa52 	bl	80093c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f24:	4b3b      	ldr	r3, [pc, #236]	; (8009014 <xTaskIncrementTick+0x148>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d349      	bcc.n	8008fc2 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f2e:	4b36      	ldr	r3, [pc, #216]	; (8009008 <xTaskIncrementTick+0x13c>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d104      	bne.n	8008f42 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f38:	4b36      	ldr	r3, [pc, #216]	; (8009014 <xTaskIncrementTick+0x148>)
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	4252      	negs	r2, r2
 8008f3e:	601a      	str	r2, [r3, #0]
					break;
 8008f40:	e03f      	b.n	8008fc2 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f42:	4b31      	ldr	r3, [pc, #196]	; (8009008 <xTaskIncrementTick+0x13c>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	68db      	ldr	r3, [r3, #12]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f52:	693a      	ldr	r2, [r7, #16]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d203      	bcs.n	8008f62 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f5a:	4b2e      	ldr	r3, [pc, #184]	; (8009014 <xTaskIncrementTick+0x148>)
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f60:	e02f      	b.n	8008fc2 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	3304      	adds	r3, #4
 8008f66:	0018      	movs	r0, r3
 8008f68:	f7ff faf8 	bl	800855c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d004      	beq.n	8008f7e <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	3318      	adds	r3, #24
 8008f78:	0018      	movs	r0, r3
 8008f7a:	f7ff faef 	bl	800855c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f82:	4b25      	ldr	r3, [pc, #148]	; (8009018 <xTaskIncrementTick+0x14c>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d903      	bls.n	8008f92 <xTaskIncrementTick+0xc6>
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f8e:	4b22      	ldr	r3, [pc, #136]	; (8009018 <xTaskIncrementTick+0x14c>)
 8008f90:	601a      	str	r2, [r3, #0]
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f96:	0013      	movs	r3, r2
 8008f98:	009b      	lsls	r3, r3, #2
 8008f9a:	189b      	adds	r3, r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	4a1f      	ldr	r2, [pc, #124]	; (800901c <xTaskIncrementTick+0x150>)
 8008fa0:	189a      	adds	r2, r3, r2
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	3304      	adds	r3, #4
 8008fa6:	0019      	movs	r1, r3
 8008fa8:	0010      	movs	r0, r2
 8008faa:	f7ff fa7f 	bl	80084ac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fb2:	4b1b      	ldr	r3, [pc, #108]	; (8009020 <xTaskIncrementTick+0x154>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d3b8      	bcc.n	8008f2e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fc0:	e7b5      	b.n	8008f2e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008fc2:	4b17      	ldr	r3, [pc, #92]	; (8009020 <xTaskIncrementTick+0x154>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fc8:	4914      	ldr	r1, [pc, #80]	; (800901c <xTaskIncrementTick+0x150>)
 8008fca:	0013      	movs	r3, r2
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	189b      	adds	r3, r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	585b      	ldr	r3, [r3, r1]
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d901      	bls.n	8008fdc <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008fdc:	4b11      	ldr	r3, [pc, #68]	; (8009024 <xTaskIncrementTick+0x158>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d007      	beq.n	8008ff4 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	617b      	str	r3, [r7, #20]
 8008fe8:	e004      	b.n	8008ff4 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fea:	4b0f      	ldr	r3, [pc, #60]	; (8009028 <xTaskIncrementTick+0x15c>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	1c5a      	adds	r2, r3, #1
 8008ff0:	4b0d      	ldr	r3, [pc, #52]	; (8009028 <xTaskIncrementTick+0x15c>)
 8008ff2:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008ff4:	697b      	ldr	r3, [r7, #20]
}
 8008ff6:	0018      	movs	r0, r3
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	b006      	add	sp, #24
 8008ffc:	bd80      	pop	{r7, pc}
 8008ffe:	46c0      	nop			; (mov r8, r8)
 8009000:	20003888 	.word	0x20003888
 8009004:	20003864 	.word	0x20003864
 8009008:	20003818 	.word	0x20003818
 800900c:	2000381c 	.word	0x2000381c
 8009010:	20003878 	.word	0x20003878
 8009014:	20003880 	.word	0x20003880
 8009018:	20003868 	.word	0x20003868
 800901c:	20003764 	.word	0x20003764
 8009020:	20003760 	.word	0x20003760
 8009024:	20003874 	.word	0x20003874
 8009028:	20003870 	.word	0x20003870

0800902c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b082      	sub	sp, #8
 8009030:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009032:	4b22      	ldr	r3, [pc, #136]	; (80090bc <vTaskSwitchContext+0x90>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d003      	beq.n	8009042 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800903a:	4b21      	ldr	r3, [pc, #132]	; (80090c0 <vTaskSwitchContext+0x94>)
 800903c:	2201      	movs	r2, #1
 800903e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009040:	e037      	b.n	80090b2 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8009042:	4b1f      	ldr	r3, [pc, #124]	; (80090c0 <vTaskSwitchContext+0x94>)
 8009044:	2200      	movs	r2, #0
 8009046:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009048:	4b1e      	ldr	r3, [pc, #120]	; (80090c4 <vTaskSwitchContext+0x98>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	607b      	str	r3, [r7, #4]
 800904e:	e007      	b.n	8009060 <vTaskSwitchContext+0x34>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d101      	bne.n	800905a <vTaskSwitchContext+0x2e>
 8009056:	b672      	cpsid	i
 8009058:	e7fe      	b.n	8009058 <vTaskSwitchContext+0x2c>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	3b01      	subs	r3, #1
 800905e:	607b      	str	r3, [r7, #4]
 8009060:	4919      	ldr	r1, [pc, #100]	; (80090c8 <vTaskSwitchContext+0x9c>)
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	0013      	movs	r3, r2
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	189b      	adds	r3, r3, r2
 800906a:	009b      	lsls	r3, r3, #2
 800906c:	585b      	ldr	r3, [r3, r1]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d0ee      	beq.n	8009050 <vTaskSwitchContext+0x24>
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	0013      	movs	r3, r2
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	189b      	adds	r3, r3, r2
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	4a12      	ldr	r2, [pc, #72]	; (80090c8 <vTaskSwitchContext+0x9c>)
 800907e:	189b      	adds	r3, r3, r2
 8009080:	603b      	str	r3, [r7, #0]
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	605a      	str	r2, [r3, #4]
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	3308      	adds	r3, #8
 8009094:	429a      	cmp	r2, r3
 8009096:	d104      	bne.n	80090a2 <vTaskSwitchContext+0x76>
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	685a      	ldr	r2, [r3, #4]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	605a      	str	r2, [r3, #4]
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	4b08      	ldr	r3, [pc, #32]	; (80090cc <vTaskSwitchContext+0xa0>)
 80090aa:	601a      	str	r2, [r3, #0]
 80090ac:	4b05      	ldr	r3, [pc, #20]	; (80090c4 <vTaskSwitchContext+0x98>)
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	601a      	str	r2, [r3, #0]
}
 80090b2:	46c0      	nop			; (mov r8, r8)
 80090b4:	46bd      	mov	sp, r7
 80090b6:	b002      	add	sp, #8
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	46c0      	nop			; (mov r8, r8)
 80090bc:	20003888 	.word	0x20003888
 80090c0:	20003874 	.word	0x20003874
 80090c4:	20003868 	.word	0x20003868
 80090c8:	20003764 	.word	0x20003764
 80090cc:	20003760 	.word	0x20003760

080090d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b082      	sub	sp, #8
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <vTaskPlaceOnEventList+0x14>
 80090e0:	b672      	cpsid	i
 80090e2:	e7fe      	b.n	80090e2 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090e4:	4b08      	ldr	r3, [pc, #32]	; (8009108 <vTaskPlaceOnEventList+0x38>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	3318      	adds	r3, #24
 80090ea:	001a      	movs	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	0011      	movs	r1, r2
 80090f0:	0018      	movs	r0, r3
 80090f2:	f7ff f9fd 	bl	80084f0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	2101      	movs	r1, #1
 80090fa:	0018      	movs	r0, r3
 80090fc:	f000 fa88 	bl	8009610 <prvAddCurrentTaskToDelayedList>
}
 8009100:	46c0      	nop			; (mov r8, r8)
 8009102:	46bd      	mov	sp, r7
 8009104:	b002      	add	sp, #8
 8009106:	bd80      	pop	{r7, pc}
 8009108:	20003760 	.word	0x20003760

0800910c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	68db      	ldr	r3, [r3, #12]
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d101      	bne.n	8009126 <xTaskRemoveFromEventList+0x1a>
 8009122:	b672      	cpsid	i
 8009124:	e7fe      	b.n	8009124 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	3318      	adds	r3, #24
 800912a:	0018      	movs	r0, r3
 800912c:	f7ff fa16 	bl	800855c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009130:	4b1e      	ldr	r3, [pc, #120]	; (80091ac <xTaskRemoveFromEventList+0xa0>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d11d      	bne.n	8009174 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	3304      	adds	r3, #4
 800913c:	0018      	movs	r0, r3
 800913e:	f7ff fa0d 	bl	800855c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009146:	4b1a      	ldr	r3, [pc, #104]	; (80091b0 <xTaskRemoveFromEventList+0xa4>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	429a      	cmp	r2, r3
 800914c:	d903      	bls.n	8009156 <xTaskRemoveFromEventList+0x4a>
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009152:	4b17      	ldr	r3, [pc, #92]	; (80091b0 <xTaskRemoveFromEventList+0xa4>)
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800915a:	0013      	movs	r3, r2
 800915c:	009b      	lsls	r3, r3, #2
 800915e:	189b      	adds	r3, r3, r2
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	4a14      	ldr	r2, [pc, #80]	; (80091b4 <xTaskRemoveFromEventList+0xa8>)
 8009164:	189a      	adds	r2, r3, r2
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	3304      	adds	r3, #4
 800916a:	0019      	movs	r1, r3
 800916c:	0010      	movs	r0, r2
 800916e:	f7ff f99d 	bl	80084ac <vListInsertEnd>
 8009172:	e007      	b.n	8009184 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	3318      	adds	r3, #24
 8009178:	001a      	movs	r2, r3
 800917a:	4b0f      	ldr	r3, [pc, #60]	; (80091b8 <xTaskRemoveFromEventList+0xac>)
 800917c:	0011      	movs	r1, r2
 800917e:	0018      	movs	r0, r3
 8009180:	f7ff f994 	bl	80084ac <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009188:	4b0c      	ldr	r3, [pc, #48]	; (80091bc <xTaskRemoveFromEventList+0xb0>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800918e:	429a      	cmp	r2, r3
 8009190:	d905      	bls.n	800919e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009192:	2301      	movs	r3, #1
 8009194:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009196:	4b0a      	ldr	r3, [pc, #40]	; (80091c0 <xTaskRemoveFromEventList+0xb4>)
 8009198:	2201      	movs	r2, #1
 800919a:	601a      	str	r2, [r3, #0]
 800919c:	e001      	b.n	80091a2 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800919e:	2300      	movs	r3, #0
 80091a0:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80091a2:	68fb      	ldr	r3, [r7, #12]
}
 80091a4:	0018      	movs	r0, r3
 80091a6:	46bd      	mov	sp, r7
 80091a8:	b004      	add	sp, #16
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	20003888 	.word	0x20003888
 80091b0:	20003868 	.word	0x20003868
 80091b4:	20003764 	.word	0x20003764
 80091b8:	20003820 	.word	0x20003820
 80091bc:	20003760 	.word	0x20003760
 80091c0:	20003874 	.word	0x20003874

080091c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b082      	sub	sp, #8
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80091cc:	4b05      	ldr	r3, [pc, #20]	; (80091e4 <vTaskInternalSetTimeOutState+0x20>)
 80091ce:	681a      	ldr	r2, [r3, #0]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80091d4:	4b04      	ldr	r3, [pc, #16]	; (80091e8 <vTaskInternalSetTimeOutState+0x24>)
 80091d6:	681a      	ldr	r2, [r3, #0]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	605a      	str	r2, [r3, #4]
}
 80091dc:	46c0      	nop			; (mov r8, r8)
 80091de:	46bd      	mov	sp, r7
 80091e0:	b002      	add	sp, #8
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	20003878 	.word	0x20003878
 80091e8:	20003864 	.word	0x20003864

080091ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b086      	sub	sp, #24
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d101      	bne.n	8009200 <xTaskCheckForTimeOut+0x14>
 80091fc:	b672      	cpsid	i
 80091fe:	e7fe      	b.n	80091fe <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d101      	bne.n	800920a <xTaskCheckForTimeOut+0x1e>
 8009206:	b672      	cpsid	i
 8009208:	e7fe      	b.n	8009208 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800920a:	f000 faf1 	bl	80097f0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800920e:	4b1d      	ldr	r3, [pc, #116]	; (8009284 <xTaskCheckForTimeOut+0x98>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	693a      	ldr	r2, [r7, #16]
 800921a:	1ad3      	subs	r3, r2, r3
 800921c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	3301      	adds	r3, #1
 8009224:	d102      	bne.n	800922c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009226:	2300      	movs	r3, #0
 8009228:	617b      	str	r3, [r7, #20]
 800922a:	e024      	b.n	8009276 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	4b15      	ldr	r3, [pc, #84]	; (8009288 <xTaskCheckForTimeOut+0x9c>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	429a      	cmp	r2, r3
 8009236:	d007      	beq.n	8009248 <xTaskCheckForTimeOut+0x5c>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	693a      	ldr	r2, [r7, #16]
 800923e:	429a      	cmp	r2, r3
 8009240:	d302      	bcc.n	8009248 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009242:	2301      	movs	r3, #1
 8009244:	617b      	str	r3, [r7, #20]
 8009246:	e016      	b.n	8009276 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	68fa      	ldr	r2, [r7, #12]
 800924e:	429a      	cmp	r2, r3
 8009250:	d20c      	bcs.n	800926c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	1ad2      	subs	r2, r2, r3
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	0018      	movs	r0, r3
 8009262:	f7ff ffaf 	bl	80091c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009266:	2300      	movs	r3, #0
 8009268:	617b      	str	r3, [r7, #20]
 800926a:	e004      	b.n	8009276 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	2200      	movs	r2, #0
 8009270:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009272:	2301      	movs	r3, #1
 8009274:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009276:	f000 facd 	bl	8009814 <vPortExitCritical>

	return xReturn;
 800927a:	697b      	ldr	r3, [r7, #20]
}
 800927c:	0018      	movs	r0, r3
 800927e:	46bd      	mov	sp, r7
 8009280:	b006      	add	sp, #24
 8009282:	bd80      	pop	{r7, pc}
 8009284:	20003864 	.word	0x20003864
 8009288:	20003878 	.word	0x20003878

0800928c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800928c:	b580      	push	{r7, lr}
 800928e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009290:	4b02      	ldr	r3, [pc, #8]	; (800929c <vTaskMissedYield+0x10>)
 8009292:	2201      	movs	r2, #1
 8009294:	601a      	str	r2, [r3, #0]
}
 8009296:	46c0      	nop			; (mov r8, r8)
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	20003874 	.word	0x20003874

080092a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b082      	sub	sp, #8
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80092a8:	f000 f84e 	bl	8009348 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80092ac:	4b03      	ldr	r3, [pc, #12]	; (80092bc <prvIdleTask+0x1c>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d9f9      	bls.n	80092a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80092b4:	f000 fa8c 	bl	80097d0 <vPortYield>
		prvCheckTasksWaitingTermination();
 80092b8:	e7f6      	b.n	80092a8 <prvIdleTask+0x8>
 80092ba:	46c0      	nop			; (mov r8, r8)
 80092bc:	20003764 	.word	0x20003764

080092c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b082      	sub	sp, #8
 80092c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092c6:	2300      	movs	r3, #0
 80092c8:	607b      	str	r3, [r7, #4]
 80092ca:	e00c      	b.n	80092e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	0013      	movs	r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	189b      	adds	r3, r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	4a14      	ldr	r2, [pc, #80]	; (8009328 <prvInitialiseTaskLists+0x68>)
 80092d8:	189b      	adds	r3, r3, r2
 80092da:	0018      	movs	r0, r3
 80092dc:	f7ff f8bd 	bl	800845a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	3301      	adds	r3, #1
 80092e4:	607b      	str	r3, [r7, #4]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2b06      	cmp	r3, #6
 80092ea:	d9ef      	bls.n	80092cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80092ec:	4b0f      	ldr	r3, [pc, #60]	; (800932c <prvInitialiseTaskLists+0x6c>)
 80092ee:	0018      	movs	r0, r3
 80092f0:	f7ff f8b3 	bl	800845a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80092f4:	4b0e      	ldr	r3, [pc, #56]	; (8009330 <prvInitialiseTaskLists+0x70>)
 80092f6:	0018      	movs	r0, r3
 80092f8:	f7ff f8af 	bl	800845a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80092fc:	4b0d      	ldr	r3, [pc, #52]	; (8009334 <prvInitialiseTaskLists+0x74>)
 80092fe:	0018      	movs	r0, r3
 8009300:	f7ff f8ab 	bl	800845a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009304:	4b0c      	ldr	r3, [pc, #48]	; (8009338 <prvInitialiseTaskLists+0x78>)
 8009306:	0018      	movs	r0, r3
 8009308:	f7ff f8a7 	bl	800845a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800930c:	4b0b      	ldr	r3, [pc, #44]	; (800933c <prvInitialiseTaskLists+0x7c>)
 800930e:	0018      	movs	r0, r3
 8009310:	f7ff f8a3 	bl	800845a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009314:	4b0a      	ldr	r3, [pc, #40]	; (8009340 <prvInitialiseTaskLists+0x80>)
 8009316:	4a05      	ldr	r2, [pc, #20]	; (800932c <prvInitialiseTaskLists+0x6c>)
 8009318:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800931a:	4b0a      	ldr	r3, [pc, #40]	; (8009344 <prvInitialiseTaskLists+0x84>)
 800931c:	4a04      	ldr	r2, [pc, #16]	; (8009330 <prvInitialiseTaskLists+0x70>)
 800931e:	601a      	str	r2, [r3, #0]
}
 8009320:	46c0      	nop			; (mov r8, r8)
 8009322:	46bd      	mov	sp, r7
 8009324:	b002      	add	sp, #8
 8009326:	bd80      	pop	{r7, pc}
 8009328:	20003764 	.word	0x20003764
 800932c:	200037f0 	.word	0x200037f0
 8009330:	20003804 	.word	0x20003804
 8009334:	20003820 	.word	0x20003820
 8009338:	20003834 	.word	0x20003834
 800933c:	2000384c 	.word	0x2000384c
 8009340:	20003818 	.word	0x20003818
 8009344:	2000381c 	.word	0x2000381c

08009348 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800934e:	e01a      	b.n	8009386 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8009350:	f000 fa4e 	bl	80097f0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009354:	4b10      	ldr	r3, [pc, #64]	; (8009398 <prvCheckTasksWaitingTermination+0x50>)
 8009356:	68db      	ldr	r3, [r3, #12]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	3304      	adds	r3, #4
 8009360:	0018      	movs	r0, r3
 8009362:	f7ff f8fb 	bl	800855c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009366:	4b0d      	ldr	r3, [pc, #52]	; (800939c <prvCheckTasksWaitingTermination+0x54>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	1e5a      	subs	r2, r3, #1
 800936c:	4b0b      	ldr	r3, [pc, #44]	; (800939c <prvCheckTasksWaitingTermination+0x54>)
 800936e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009370:	4b0b      	ldr	r3, [pc, #44]	; (80093a0 <prvCheckTasksWaitingTermination+0x58>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	1e5a      	subs	r2, r3, #1
 8009376:	4b0a      	ldr	r3, [pc, #40]	; (80093a0 <prvCheckTasksWaitingTermination+0x58>)
 8009378:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800937a:	f000 fa4b 	bl	8009814 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	0018      	movs	r0, r3
 8009382:	f000 f80f 	bl	80093a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009386:	4b06      	ldr	r3, [pc, #24]	; (80093a0 <prvCheckTasksWaitingTermination+0x58>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1e0      	bne.n	8009350 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800938e:	46c0      	nop			; (mov r8, r8)
 8009390:	46c0      	nop			; (mov r8, r8)
 8009392:	46bd      	mov	sp, r7
 8009394:	b002      	add	sp, #8
 8009396:	bd80      	pop	{r7, pc}
 8009398:	20003834 	.word	0x20003834
 800939c:	20003860 	.word	0x20003860
 80093a0:	20003848 	.word	0x20003848

080093a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093b0:	0018      	movs	r0, r3
 80093b2:	f000 fb61 	bl	8009a78 <vPortFree>
			vPortFree( pxTCB );
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	0018      	movs	r0, r3
 80093ba:	f000 fb5d 	bl	8009a78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80093be:	46c0      	nop			; (mov r8, r8)
 80093c0:	46bd      	mov	sp, r7
 80093c2:	b002      	add	sp, #8
 80093c4:	bd80      	pop	{r7, pc}
	...

080093c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093ce:	4b0b      	ldr	r3, [pc, #44]	; (80093fc <prvResetNextTaskUnblockTime+0x34>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d104      	bne.n	80093e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80093d8:	4b09      	ldr	r3, [pc, #36]	; (8009400 <prvResetNextTaskUnblockTime+0x38>)
 80093da:	2201      	movs	r2, #1
 80093dc:	4252      	negs	r2, r2
 80093de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80093e0:	e008      	b.n	80093f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093e2:	4b06      	ldr	r3, [pc, #24]	; (80093fc <prvResetNextTaskUnblockTime+0x34>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	685a      	ldr	r2, [r3, #4]
 80093f0:	4b03      	ldr	r3, [pc, #12]	; (8009400 <prvResetNextTaskUnblockTime+0x38>)
 80093f2:	601a      	str	r2, [r3, #0]
}
 80093f4:	46c0      	nop			; (mov r8, r8)
 80093f6:	46bd      	mov	sp, r7
 80093f8:	b002      	add	sp, #8
 80093fa:	bd80      	pop	{r7, pc}
 80093fc:	20003818 	.word	0x20003818
 8009400:	20003880 	.word	0x20003880

08009404 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009404:	b580      	push	{r7, lr}
 8009406:	b082      	sub	sp, #8
 8009408:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800940a:	4b0a      	ldr	r3, [pc, #40]	; (8009434 <xTaskGetSchedulerState+0x30>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d102      	bne.n	8009418 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009412:	2301      	movs	r3, #1
 8009414:	607b      	str	r3, [r7, #4]
 8009416:	e008      	b.n	800942a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009418:	4b07      	ldr	r3, [pc, #28]	; (8009438 <xTaskGetSchedulerState+0x34>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d102      	bne.n	8009426 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009420:	2302      	movs	r3, #2
 8009422:	607b      	str	r3, [r7, #4]
 8009424:	e001      	b.n	800942a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009426:	2300      	movs	r3, #0
 8009428:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800942a:	687b      	ldr	r3, [r7, #4]
	}
 800942c:	0018      	movs	r0, r3
 800942e:	46bd      	mov	sp, r7
 8009430:	b002      	add	sp, #8
 8009432:	bd80      	pop	{r7, pc}
 8009434:	2000386c 	.word	0x2000386c
 8009438:	20003888 	.word	0x20003888

0800943c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009448:	2300      	movs	r3, #0
 800944a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d051      	beq.n	80094f6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009456:	4b2a      	ldr	r3, [pc, #168]	; (8009500 <xTaskPriorityInherit+0xc4>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800945c:	429a      	cmp	r2, r3
 800945e:	d241      	bcs.n	80094e4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	699b      	ldr	r3, [r3, #24]
 8009464:	2b00      	cmp	r3, #0
 8009466:	db06      	blt.n	8009476 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009468:	4b25      	ldr	r3, [pc, #148]	; (8009500 <xTaskPriorityInherit+0xc4>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800946e:	2207      	movs	r2, #7
 8009470:	1ad2      	subs	r2, r2, r3
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	6959      	ldr	r1, [r3, #20]
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800947e:	0013      	movs	r3, r2
 8009480:	009b      	lsls	r3, r3, #2
 8009482:	189b      	adds	r3, r3, r2
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	4a1f      	ldr	r2, [pc, #124]	; (8009504 <xTaskPriorityInherit+0xc8>)
 8009488:	189b      	adds	r3, r3, r2
 800948a:	4299      	cmp	r1, r3
 800948c:	d122      	bne.n	80094d4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	3304      	adds	r3, #4
 8009492:	0018      	movs	r0, r3
 8009494:	f7ff f862 	bl	800855c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009498:	4b19      	ldr	r3, [pc, #100]	; (8009500 <xTaskPriorityInherit+0xc4>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094a6:	4b18      	ldr	r3, [pc, #96]	; (8009508 <xTaskPriorityInherit+0xcc>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d903      	bls.n	80094b6 <xTaskPriorityInherit+0x7a>
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094b2:	4b15      	ldr	r3, [pc, #84]	; (8009508 <xTaskPriorityInherit+0xcc>)
 80094b4:	601a      	str	r2, [r3, #0]
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094ba:	0013      	movs	r3, r2
 80094bc:	009b      	lsls	r3, r3, #2
 80094be:	189b      	adds	r3, r3, r2
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	4a10      	ldr	r2, [pc, #64]	; (8009504 <xTaskPriorityInherit+0xc8>)
 80094c4:	189a      	adds	r2, r3, r2
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	3304      	adds	r3, #4
 80094ca:	0019      	movs	r1, r3
 80094cc:	0010      	movs	r0, r2
 80094ce:	f7fe ffed 	bl	80084ac <vListInsertEnd>
 80094d2:	e004      	b.n	80094de <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80094d4:	4b0a      	ldr	r3, [pc, #40]	; (8009500 <xTaskPriorityInherit+0xc4>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80094de:	2301      	movs	r3, #1
 80094e0:	60fb      	str	r3, [r7, #12]
 80094e2:	e008      	b.n	80094f6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094e8:	4b05      	ldr	r3, [pc, #20]	; (8009500 <xTaskPriorityInherit+0xc4>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d201      	bcs.n	80094f6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80094f2:	2301      	movs	r3, #1
 80094f4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094f6:	68fb      	ldr	r3, [r7, #12]
	}
 80094f8:	0018      	movs	r0, r3
 80094fa:	46bd      	mov	sp, r7
 80094fc:	b004      	add	sp, #16
 80094fe:	bd80      	pop	{r7, pc}
 8009500:	20003760 	.word	0x20003760
 8009504:	20003764 	.word	0x20003764
 8009508:	20003868 	.word	0x20003868

0800950c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800951a:	2301      	movs	r3, #1
 800951c:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d058      	beq.n	80095d6 <vTaskPriorityDisinheritAfterTimeout+0xca>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009524:	693b      	ldr	r3, [r7, #16]
 8009526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009528:	2b00      	cmp	r3, #0
 800952a:	d101      	bne.n	8009530 <vTaskPriorityDisinheritAfterTimeout+0x24>
 800952c:	b672      	cpsid	i
 800952e:	e7fe      	b.n	800952e <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009534:	683a      	ldr	r2, [r7, #0]
 8009536:	429a      	cmp	r2, r3
 8009538:	d902      	bls.n	8009540 <vTaskPriorityDisinheritAfterTimeout+0x34>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	617b      	str	r3, [r7, #20]
 800953e:	e002      	b.n	8009546 <vTaskPriorityDisinheritAfterTimeout+0x3a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009544:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	429a      	cmp	r2, r3
 800954e:	d042      	beq.n	80095d6 <vTaskPriorityDisinheritAfterTimeout+0xca>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009554:	68fa      	ldr	r2, [r7, #12]
 8009556:	429a      	cmp	r2, r3
 8009558:	d13d      	bne.n	80095d6 <vTaskPriorityDisinheritAfterTimeout+0xca>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800955a:	4b21      	ldr	r3, [pc, #132]	; (80095e0 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	429a      	cmp	r2, r3
 8009562:	d101      	bne.n	8009568 <vTaskPriorityDisinheritAfterTimeout+0x5c>
 8009564:	b672      	cpsid	i
 8009566:	e7fe      	b.n	8009566 <vTaskPriorityDisinheritAfterTimeout+0x5a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800956c:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	697a      	ldr	r2, [r7, #20]
 8009572:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	2b00      	cmp	r3, #0
 800957a:	db04      	blt.n	8009586 <vTaskPriorityDisinheritAfterTimeout+0x7a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	2207      	movs	r2, #7
 8009580:	1ad2      	subs	r2, r2, r3
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	6959      	ldr	r1, [r3, #20]
 800958a:	68ba      	ldr	r2, [r7, #8]
 800958c:	0013      	movs	r3, r2
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	189b      	adds	r3, r3, r2
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	4a13      	ldr	r2, [pc, #76]	; (80095e4 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8009596:	189b      	adds	r3, r3, r2
 8009598:	4299      	cmp	r1, r3
 800959a:	d11c      	bne.n	80095d6 <vTaskPriorityDisinheritAfterTimeout+0xca>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	3304      	adds	r3, #4
 80095a0:	0018      	movs	r0, r3
 80095a2:	f7fe ffdb 	bl	800855c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095aa:	4b0f      	ldr	r3, [pc, #60]	; (80095e8 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d903      	bls.n	80095ba <vTaskPriorityDisinheritAfterTimeout+0xae>
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095b6:	4b0c      	ldr	r3, [pc, #48]	; (80095e8 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80095b8:	601a      	str	r2, [r3, #0]
 80095ba:	693b      	ldr	r3, [r7, #16]
 80095bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095be:	0013      	movs	r3, r2
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	189b      	adds	r3, r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	4a07      	ldr	r2, [pc, #28]	; (80095e4 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 80095c8:	189a      	adds	r2, r3, r2
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	3304      	adds	r3, #4
 80095ce:	0019      	movs	r1, r3
 80095d0:	0010      	movs	r0, r2
 80095d2:	f7fe ff6b 	bl	80084ac <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80095d6:	46c0      	nop			; (mov r8, r8)
 80095d8:	46bd      	mov	sp, r7
 80095da:	b006      	add	sp, #24
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	46c0      	nop			; (mov r8, r8)
 80095e0:	20003760 	.word	0x20003760
 80095e4:	20003764 	.word	0x20003764
 80095e8:	20003868 	.word	0x20003868

080095ec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80095f0:	4b06      	ldr	r3, [pc, #24]	; (800960c <pvTaskIncrementMutexHeldCount+0x20>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d004      	beq.n	8009602 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80095f8:	4b04      	ldr	r3, [pc, #16]	; (800960c <pvTaskIncrementMutexHeldCount+0x20>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80095fe:	3201      	adds	r2, #1
 8009600:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8009602:	4b02      	ldr	r3, [pc, #8]	; (800960c <pvTaskIncrementMutexHeldCount+0x20>)
 8009604:	681b      	ldr	r3, [r3, #0]
	}
 8009606:	0018      	movs	r0, r3
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	20003760 	.word	0x20003760

08009610 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800961a:	4b21      	ldr	r3, [pc, #132]	; (80096a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009620:	4b20      	ldr	r3, [pc, #128]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3304      	adds	r3, #4
 8009626:	0018      	movs	r0, r3
 8009628:	f7fe ff98 	bl	800855c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	3301      	adds	r3, #1
 8009630:	d10b      	bne.n	800964a <prvAddCurrentTaskToDelayedList+0x3a>
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d008      	beq.n	800964a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009638:	4b1a      	ldr	r3, [pc, #104]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	1d1a      	adds	r2, r3, #4
 800963e:	4b1a      	ldr	r3, [pc, #104]	; (80096a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009640:	0011      	movs	r1, r2
 8009642:	0018      	movs	r0, r3
 8009644:	f7fe ff32 	bl	80084ac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009648:	e026      	b.n	8009698 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	18d3      	adds	r3, r2, r3
 8009650:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009652:	4b14      	ldr	r3, [pc, #80]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	68ba      	ldr	r2, [r7, #8]
 8009658:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800965a:	68ba      	ldr	r2, [r7, #8]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	429a      	cmp	r2, r3
 8009660:	d209      	bcs.n	8009676 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009662:	4b12      	ldr	r3, [pc, #72]	; (80096ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	4b0f      	ldr	r3, [pc, #60]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3304      	adds	r3, #4
 800966c:	0019      	movs	r1, r3
 800966e:	0010      	movs	r0, r2
 8009670:	f7fe ff3e 	bl	80084f0 <vListInsert>
}
 8009674:	e010      	b.n	8009698 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009676:	4b0e      	ldr	r3, [pc, #56]	; (80096b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	4b0a      	ldr	r3, [pc, #40]	; (80096a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	3304      	adds	r3, #4
 8009680:	0019      	movs	r1, r3
 8009682:	0010      	movs	r0, r2
 8009684:	f7fe ff34 	bl	80084f0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009688:	4b0a      	ldr	r3, [pc, #40]	; (80096b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	68ba      	ldr	r2, [r7, #8]
 800968e:	429a      	cmp	r2, r3
 8009690:	d202      	bcs.n	8009698 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009692:	4b08      	ldr	r3, [pc, #32]	; (80096b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009694:	68ba      	ldr	r2, [r7, #8]
 8009696:	601a      	str	r2, [r3, #0]
}
 8009698:	46c0      	nop			; (mov r8, r8)
 800969a:	46bd      	mov	sp, r7
 800969c:	b004      	add	sp, #16
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	20003864 	.word	0x20003864
 80096a4:	20003760 	.word	0x20003760
 80096a8:	2000384c 	.word	0x2000384c
 80096ac:	2000381c 	.word	0x2000381c
 80096b0:	20003818 	.word	0x20003818
 80096b4:	20003880 	.word	0x20003880

080096b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	3b04      	subs	r3, #4
 80096c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2280      	movs	r2, #128	; 0x80
 80096ce:	0452      	lsls	r2, r2, #17
 80096d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	3b04      	subs	r3, #4
 80096d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	3b04      	subs	r3, #4
 80096e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80096e4:	4a08      	ldr	r2, [pc, #32]	; (8009708 <pxPortInitialiseStack+0x50>)
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	3b14      	subs	r3, #20
 80096ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	3b20      	subs	r3, #32
 80096fa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80096fc:	68fb      	ldr	r3, [r7, #12]
}
 80096fe:	0018      	movs	r0, r3
 8009700:	46bd      	mov	sp, r7
 8009702:	b004      	add	sp, #16
 8009704:	bd80      	pop	{r7, pc}
 8009706:	46c0      	nop			; (mov r8, r8)
 8009708:	0800970d 	.word	0x0800970d

0800970c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b082      	sub	sp, #8
 8009710:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009712:	2300      	movs	r3, #0
 8009714:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009716:	4b08      	ldr	r3, [pc, #32]	; (8009738 <prvTaskExitError+0x2c>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	3301      	adds	r3, #1
 800971c:	d001      	beq.n	8009722 <prvTaskExitError+0x16>
 800971e:	b672      	cpsid	i
 8009720:	e7fe      	b.n	8009720 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8009722:	b672      	cpsid	i
	while( ulDummy == 0 )
 8009724:	46c0      	nop			; (mov r8, r8)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d0fc      	beq.n	8009726 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800972c:	46c0      	nop			; (mov r8, r8)
 800972e:	46c0      	nop			; (mov r8, r8)
 8009730:	46bd      	mov	sp, r7
 8009732:	b002      	add	sp, #8
 8009734:	bd80      	pop	{r7, pc}
 8009736:	46c0      	nop			; (mov r8, r8)
 8009738:	2000000c 	.word	0x2000000c

0800973c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800973c:	b580      	push	{r7, lr}
 800973e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8009740:	46c0      	nop			; (mov r8, r8)
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
	...

08009750 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8009750:	4a0b      	ldr	r2, [pc, #44]	; (8009780 <pxCurrentTCBConst2>)
 8009752:	6813      	ldr	r3, [r2, #0]
 8009754:	6818      	ldr	r0, [r3, #0]
 8009756:	3020      	adds	r0, #32
 8009758:	f380 8809 	msr	PSP, r0
 800975c:	2002      	movs	r0, #2
 800975e:	f380 8814 	msr	CONTROL, r0
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8009768:	46ae      	mov	lr, r5
 800976a:	bc08      	pop	{r3}
 800976c:	bc04      	pop	{r2}
 800976e:	b662      	cpsie	i
 8009770:	4718      	bx	r3
 8009772:	46c0      	nop			; (mov r8, r8)
 8009774:	46c0      	nop			; (mov r8, r8)
 8009776:	46c0      	nop			; (mov r8, r8)
 8009778:	46c0      	nop			; (mov r8, r8)
 800977a:	46c0      	nop			; (mov r8, r8)
 800977c:	46c0      	nop			; (mov r8, r8)
 800977e:	46c0      	nop			; (mov r8, r8)

08009780 <pxCurrentTCBConst2>:
 8009780:	20003760 	.word	0x20003760
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8009784:	46c0      	nop			; (mov r8, r8)
 8009786:	46c0      	nop			; (mov r8, r8)

08009788 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800978c:	4b0e      	ldr	r3, [pc, #56]	; (80097c8 <xPortStartScheduler+0x40>)
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	4b0d      	ldr	r3, [pc, #52]	; (80097c8 <xPortStartScheduler+0x40>)
 8009792:	21ff      	movs	r1, #255	; 0xff
 8009794:	0409      	lsls	r1, r1, #16
 8009796:	430a      	orrs	r2, r1
 8009798:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800979a:	4b0b      	ldr	r3, [pc, #44]	; (80097c8 <xPortStartScheduler+0x40>)
 800979c:	681a      	ldr	r2, [r3, #0]
 800979e:	4b0a      	ldr	r3, [pc, #40]	; (80097c8 <xPortStartScheduler+0x40>)
 80097a0:	21ff      	movs	r1, #255	; 0xff
 80097a2:	0609      	lsls	r1, r1, #24
 80097a4:	430a      	orrs	r2, r1
 80097a6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80097a8:	f000 f898 	bl	80098dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80097ac:	4b07      	ldr	r3, [pc, #28]	; (80097cc <xPortStartScheduler+0x44>)
 80097ae:	2200      	movs	r2, #0
 80097b0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80097b2:	f7ff ffcd 	bl	8009750 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80097b6:	f7ff fc39 	bl	800902c <vTaskSwitchContext>
	prvTaskExitError();
 80097ba:	f7ff ffa7 	bl	800970c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80097be:	2300      	movs	r3, #0
}
 80097c0:	0018      	movs	r0, r3
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	46c0      	nop			; (mov r8, r8)
 80097c8:	e000ed20 	.word	0xe000ed20
 80097cc:	2000000c 	.word	0x2000000c

080097d0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80097d4:	4b05      	ldr	r3, [pc, #20]	; (80097ec <vPortYield+0x1c>)
 80097d6:	2280      	movs	r2, #128	; 0x80
 80097d8:	0552      	lsls	r2, r2, #21
 80097da:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80097dc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80097e0:	f3bf 8f6f 	isb	sy
}
 80097e4:	46c0      	nop			; (mov r8, r8)
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	46c0      	nop			; (mov r8, r8)
 80097ec:	e000ed04 	.word	0xe000ed04

080097f0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80097f4:	b672      	cpsid	i
	uxCriticalNesting++;
 80097f6:	4b06      	ldr	r3, [pc, #24]	; (8009810 <vPortEnterCritical+0x20>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	1c5a      	adds	r2, r3, #1
 80097fc:	4b04      	ldr	r3, [pc, #16]	; (8009810 <vPortEnterCritical+0x20>)
 80097fe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8009800:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009804:	f3bf 8f6f 	isb	sy
}
 8009808:	46c0      	nop			; (mov r8, r8)
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	46c0      	nop			; (mov r8, r8)
 8009810:	2000000c 	.word	0x2000000c

08009814 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009818:	4b09      	ldr	r3, [pc, #36]	; (8009840 <vPortExitCritical+0x2c>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d101      	bne.n	8009824 <vPortExitCritical+0x10>
 8009820:	b672      	cpsid	i
 8009822:	e7fe      	b.n	8009822 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8009824:	4b06      	ldr	r3, [pc, #24]	; (8009840 <vPortExitCritical+0x2c>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	1e5a      	subs	r2, r3, #1
 800982a:	4b05      	ldr	r3, [pc, #20]	; (8009840 <vPortExitCritical+0x2c>)
 800982c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800982e:	4b04      	ldr	r3, [pc, #16]	; (8009840 <vPortExitCritical+0x2c>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d100      	bne.n	8009838 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8009836:	b662      	cpsie	i
	}
}
 8009838:	46c0      	nop			; (mov r8, r8)
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	46c0      	nop			; (mov r8, r8)
 8009840:	2000000c 	.word	0x2000000c

08009844 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8009844:	f3ef 8010 	mrs	r0, PRIMASK
 8009848:	b672      	cpsid	i
 800984a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800984c:	46c0      	nop			; (mov r8, r8)
 800984e:	0018      	movs	r0, r3

08009850 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8009850:	f380 8810 	msr	PRIMASK, r0
 8009854:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8009856:	46c0      	nop			; (mov r8, r8)
	...

08009860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009860:	f3ef 8009 	mrs	r0, PSP
 8009864:	4b0e      	ldr	r3, [pc, #56]	; (80098a0 <pxCurrentTCBConst>)
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	3820      	subs	r0, #32
 800986a:	6010      	str	r0, [r2, #0]
 800986c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800986e:	4644      	mov	r4, r8
 8009870:	464d      	mov	r5, r9
 8009872:	4656      	mov	r6, sl
 8009874:	465f      	mov	r7, fp
 8009876:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8009878:	b508      	push	{r3, lr}
 800987a:	b672      	cpsid	i
 800987c:	f7ff fbd6 	bl	800902c <vTaskSwitchContext>
 8009880:	b662      	cpsie	i
 8009882:	bc0c      	pop	{r2, r3}
 8009884:	6811      	ldr	r1, [r2, #0]
 8009886:	6808      	ldr	r0, [r1, #0]
 8009888:	3010      	adds	r0, #16
 800988a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800988c:	46a0      	mov	r8, r4
 800988e:	46a9      	mov	r9, r5
 8009890:	46b2      	mov	sl, r6
 8009892:	46bb      	mov	fp, r7
 8009894:	f380 8809 	msr	PSP, r0
 8009898:	3820      	subs	r0, #32
 800989a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800989c:	4718      	bx	r3
 800989e:	46c0      	nop			; (mov r8, r8)

080098a0 <pxCurrentTCBConst>:
 80098a0:	20003760 	.word	0x20003760
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80098a4:	46c0      	nop			; (mov r8, r8)
 80098a6:	46c0      	nop			; (mov r8, r8)

080098a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80098ae:	f7ff ffc9 	bl	8009844 <ulSetInterruptMaskFromISR>
 80098b2:	0003      	movs	r3, r0
 80098b4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80098b6:	f7ff fb09 	bl	8008ecc <xTaskIncrementTick>
 80098ba:	1e03      	subs	r3, r0, #0
 80098bc:	d003      	beq.n	80098c6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80098be:	4b06      	ldr	r3, [pc, #24]	; (80098d8 <SysTick_Handler+0x30>)
 80098c0:	2280      	movs	r2, #128	; 0x80
 80098c2:	0552      	lsls	r2, r2, #21
 80098c4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	0018      	movs	r0, r3
 80098ca:	f7ff ffc1 	bl	8009850 <vClearInterruptMaskFromISR>
}
 80098ce:	46c0      	nop			; (mov r8, r8)
 80098d0:	46bd      	mov	sp, r7
 80098d2:	b002      	add	sp, #8
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	46c0      	nop			; (mov r8, r8)
 80098d8:	e000ed04 	.word	0xe000ed04

080098dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098e0:	4b0b      	ldr	r3, [pc, #44]	; (8009910 <vPortSetupTimerInterrupt+0x34>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098e6:	4b0b      	ldr	r3, [pc, #44]	; (8009914 <vPortSetupTimerInterrupt+0x38>)
 80098e8:	2200      	movs	r2, #0
 80098ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098ec:	4b0a      	ldr	r3, [pc, #40]	; (8009918 <vPortSetupTimerInterrupt+0x3c>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	22fa      	movs	r2, #250	; 0xfa
 80098f2:	0091      	lsls	r1, r2, #2
 80098f4:	0018      	movs	r0, r3
 80098f6:	f7f6 fc11 	bl	800011c <__udivsi3>
 80098fa:	0003      	movs	r3, r0
 80098fc:	001a      	movs	r2, r3
 80098fe:	4b07      	ldr	r3, [pc, #28]	; (800991c <vPortSetupTimerInterrupt+0x40>)
 8009900:	3a01      	subs	r2, #1
 8009902:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8009904:	4b02      	ldr	r3, [pc, #8]	; (8009910 <vPortSetupTimerInterrupt+0x34>)
 8009906:	2207      	movs	r2, #7
 8009908:	601a      	str	r2, [r3, #0]
}
 800990a:	46c0      	nop			; (mov r8, r8)
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}
 8009910:	e000e010 	.word	0xe000e010
 8009914:	e000e018 	.word	0xe000e018
 8009918:	20000000 	.word	0x20000000
 800991c:	e000e014 	.word	0xe000e014

08009920 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b086      	sub	sp, #24
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009928:	2300      	movs	r3, #0
 800992a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800992c:	f7ff fa36 	bl	8008d9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009930:	4b4b      	ldr	r3, [pc, #300]	; (8009a60 <pvPortMalloc+0x140>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d101      	bne.n	800993c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009938:	f000 f8ec 	bl	8009b14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800993c:	4b49      	ldr	r3, [pc, #292]	; (8009a64 <pvPortMalloc+0x144>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	4013      	ands	r3, r2
 8009944:	d000      	beq.n	8009948 <pvPortMalloc+0x28>
 8009946:	e07e      	b.n	8009a46 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d012      	beq.n	8009974 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800994e:	2208      	movs	r2, #8
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	189b      	adds	r3, r3, r2
 8009954:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2207      	movs	r2, #7
 800995a:	4013      	ands	r3, r2
 800995c:	d00a      	beq.n	8009974 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2207      	movs	r2, #7
 8009962:	4393      	bics	r3, r2
 8009964:	3308      	adds	r3, #8
 8009966:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2207      	movs	r2, #7
 800996c:	4013      	ands	r3, r2
 800996e:	d001      	beq.n	8009974 <pvPortMalloc+0x54>
 8009970:	b672      	cpsid	i
 8009972:	e7fe      	b.n	8009972 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d065      	beq.n	8009a46 <pvPortMalloc+0x126>
 800997a:	4b3b      	ldr	r3, [pc, #236]	; (8009a68 <pvPortMalloc+0x148>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	429a      	cmp	r2, r3
 8009982:	d860      	bhi.n	8009a46 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009984:	4b39      	ldr	r3, [pc, #228]	; (8009a6c <pvPortMalloc+0x14c>)
 8009986:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8009988:	4b38      	ldr	r3, [pc, #224]	; (8009a6c <pvPortMalloc+0x14c>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800998e:	e004      	b.n	800999a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	685b      	ldr	r3, [r3, #4]
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d903      	bls.n	80099ac <pvPortMalloc+0x8c>
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d1f1      	bne.n	8009990 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099ac:	4b2c      	ldr	r3, [pc, #176]	; (8009a60 <pvPortMalloc+0x140>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	697a      	ldr	r2, [r7, #20]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d047      	beq.n	8009a46 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2208      	movs	r2, #8
 80099bc:	189b      	adds	r3, r3, r2
 80099be:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	685a      	ldr	r2, [r3, #4]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	1ad2      	subs	r2, r2, r3
 80099d0:	2308      	movs	r3, #8
 80099d2:	005b      	lsls	r3, r3, #1
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d916      	bls.n	8009a06 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099d8:	697a      	ldr	r2, [r7, #20]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	18d3      	adds	r3, r2, r3
 80099de:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	2207      	movs	r2, #7
 80099e4:	4013      	ands	r3, r2
 80099e6:	d001      	beq.n	80099ec <pvPortMalloc+0xcc>
 80099e8:	b672      	cpsid	i
 80099ea:	e7fe      	b.n	80099ea <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	685a      	ldr	r2, [r3, #4]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	1ad2      	subs	r2, r2, r3
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	0018      	movs	r0, r3
 8009a02:	f000 f8e7 	bl	8009bd4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a06:	4b18      	ldr	r3, [pc, #96]	; (8009a68 <pvPortMalloc+0x148>)
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	1ad2      	subs	r2, r2, r3
 8009a10:	4b15      	ldr	r3, [pc, #84]	; (8009a68 <pvPortMalloc+0x148>)
 8009a12:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a14:	4b14      	ldr	r3, [pc, #80]	; (8009a68 <pvPortMalloc+0x148>)
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	4b15      	ldr	r3, [pc, #84]	; (8009a70 <pvPortMalloc+0x150>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d203      	bcs.n	8009a28 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a20:	4b11      	ldr	r3, [pc, #68]	; (8009a68 <pvPortMalloc+0x148>)
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	4b12      	ldr	r3, [pc, #72]	; (8009a70 <pvPortMalloc+0x150>)
 8009a26:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	685a      	ldr	r2, [r3, #4]
 8009a2c:	4b0d      	ldr	r3, [pc, #52]	; (8009a64 <pvPortMalloc+0x144>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	431a      	orrs	r2, r3
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009a3c:	4b0d      	ldr	r3, [pc, #52]	; (8009a74 <pvPortMalloc+0x154>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	1c5a      	adds	r2, r3, #1
 8009a42:	4b0c      	ldr	r3, [pc, #48]	; (8009a74 <pvPortMalloc+0x154>)
 8009a44:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a46:	f7ff f9b5 	bl	8008db4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2207      	movs	r2, #7
 8009a4e:	4013      	ands	r3, r2
 8009a50:	d001      	beq.n	8009a56 <pvPortMalloc+0x136>
 8009a52:	b672      	cpsid	i
 8009a54:	e7fe      	b.n	8009a54 <pvPortMalloc+0x134>
	return pvReturn;
 8009a56:	68fb      	ldr	r3, [r7, #12]
}
 8009a58:	0018      	movs	r0, r3
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	b006      	add	sp, #24
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	200086b4 	.word	0x200086b4
 8009a64:	200086c8 	.word	0x200086c8
 8009a68:	200086b8 	.word	0x200086b8
 8009a6c:	200086ac 	.word	0x200086ac
 8009a70:	200086bc 	.word	0x200086bc
 8009a74:	200086c0 	.word	0x200086c0

08009a78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d03a      	beq.n	8009b00 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009a8a:	2308      	movs	r3, #8
 8009a8c:	425b      	negs	r3, r3
 8009a8e:	68fa      	ldr	r2, [r7, #12]
 8009a90:	18d3      	adds	r3, r2, r3
 8009a92:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	685a      	ldr	r2, [r3, #4]
 8009a9c:	4b1a      	ldr	r3, [pc, #104]	; (8009b08 <vPortFree+0x90>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4013      	ands	r3, r2
 8009aa2:	d101      	bne.n	8009aa8 <vPortFree+0x30>
 8009aa4:	b672      	cpsid	i
 8009aa6:	e7fe      	b.n	8009aa6 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d001      	beq.n	8009ab4 <vPortFree+0x3c>
 8009ab0:	b672      	cpsid	i
 8009ab2:	e7fe      	b.n	8009ab2 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	685a      	ldr	r2, [r3, #4]
 8009ab8:	4b13      	ldr	r3, [pc, #76]	; (8009b08 <vPortFree+0x90>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4013      	ands	r3, r2
 8009abe:	d01f      	beq.n	8009b00 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d11b      	bne.n	8009b00 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	685a      	ldr	r2, [r3, #4]
 8009acc:	4b0e      	ldr	r3, [pc, #56]	; (8009b08 <vPortFree+0x90>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	43db      	mvns	r3, r3
 8009ad2:	401a      	ands	r2, r3
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ad8:	f7ff f960 	bl	8008d9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	685a      	ldr	r2, [r3, #4]
 8009ae0:	4b0a      	ldr	r3, [pc, #40]	; (8009b0c <vPortFree+0x94>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	18d2      	adds	r2, r2, r3
 8009ae6:	4b09      	ldr	r3, [pc, #36]	; (8009b0c <vPortFree+0x94>)
 8009ae8:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	0018      	movs	r0, r3
 8009aee:	f000 f871 	bl	8009bd4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009af2:	4b07      	ldr	r3, [pc, #28]	; (8009b10 <vPortFree+0x98>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	1c5a      	adds	r2, r3, #1
 8009af8:	4b05      	ldr	r3, [pc, #20]	; (8009b10 <vPortFree+0x98>)
 8009afa:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8009afc:	f7ff f95a 	bl	8008db4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b00:	46c0      	nop			; (mov r8, r8)
 8009b02:	46bd      	mov	sp, r7
 8009b04:	b004      	add	sp, #16
 8009b06:	bd80      	pop	{r7, pc}
 8009b08:	200086c8 	.word	0x200086c8
 8009b0c:	200086b8 	.word	0x200086b8
 8009b10:	200086c4 	.word	0x200086c4

08009b14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b1a:	4b27      	ldr	r3, [pc, #156]	; (8009bb8 <prvHeapInit+0xa4>)
 8009b1c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b1e:	4b27      	ldr	r3, [pc, #156]	; (8009bbc <prvHeapInit+0xa8>)
 8009b20:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2207      	movs	r2, #7
 8009b26:	4013      	ands	r3, r2
 8009b28:	d00c      	beq.n	8009b44 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	3307      	adds	r3, #7
 8009b2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2207      	movs	r2, #7
 8009b34:	4393      	bics	r3, r2
 8009b36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b38:	68ba      	ldr	r2, [r7, #8]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	1ad2      	subs	r2, r2, r3
 8009b3e:	4b1f      	ldr	r3, [pc, #124]	; (8009bbc <prvHeapInit+0xa8>)
 8009b40:	18d3      	adds	r3, r2, r3
 8009b42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b48:	4b1d      	ldr	r3, [pc, #116]	; (8009bc0 <prvHeapInit+0xac>)
 8009b4a:	687a      	ldr	r2, [r7, #4]
 8009b4c:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b4e:	4b1c      	ldr	r3, [pc, #112]	; (8009bc0 <prvHeapInit+0xac>)
 8009b50:	2200      	movs	r2, #0
 8009b52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	68ba      	ldr	r2, [r7, #8]
 8009b58:	18d3      	adds	r3, r2, r3
 8009b5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b5c:	2208      	movs	r2, #8
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	1a9b      	subs	r3, r3, r2
 8009b62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2207      	movs	r2, #7
 8009b68:	4393      	bics	r3, r2
 8009b6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	4b15      	ldr	r3, [pc, #84]	; (8009bc4 <prvHeapInit+0xb0>)
 8009b70:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8009b72:	4b14      	ldr	r3, [pc, #80]	; (8009bc4 <prvHeapInit+0xb0>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	2200      	movs	r2, #0
 8009b78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009b7a:	4b12      	ldr	r3, [pc, #72]	; (8009bc4 <prvHeapInit+0xb0>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	68fa      	ldr	r2, [r7, #12]
 8009b8a:	1ad2      	subs	r2, r2, r3
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009b90:	4b0c      	ldr	r3, [pc, #48]	; (8009bc4 <prvHeapInit+0xb0>)
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	685a      	ldr	r2, [r3, #4]
 8009b9c:	4b0a      	ldr	r3, [pc, #40]	; (8009bc8 <prvHeapInit+0xb4>)
 8009b9e:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	685a      	ldr	r2, [r3, #4]
 8009ba4:	4b09      	ldr	r3, [pc, #36]	; (8009bcc <prvHeapInit+0xb8>)
 8009ba6:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009ba8:	4b09      	ldr	r3, [pc, #36]	; (8009bd0 <prvHeapInit+0xbc>)
 8009baa:	2280      	movs	r2, #128	; 0x80
 8009bac:	0612      	lsls	r2, r2, #24
 8009bae:	601a      	str	r2, [r3, #0]
}
 8009bb0:	46c0      	nop			; (mov r8, r8)
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	b004      	add	sp, #16
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	00004e20 	.word	0x00004e20
 8009bbc:	2000388c 	.word	0x2000388c
 8009bc0:	200086ac 	.word	0x200086ac
 8009bc4:	200086b4 	.word	0x200086b4
 8009bc8:	200086bc 	.word	0x200086bc
 8009bcc:	200086b8 	.word	0x200086b8
 8009bd0:	200086c8 	.word	0x200086c8

08009bd4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b084      	sub	sp, #16
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009bdc:	4b27      	ldr	r3, [pc, #156]	; (8009c7c <prvInsertBlockIntoFreeList+0xa8>)
 8009bde:	60fb      	str	r3, [r7, #12]
 8009be0:	e002      	b.n	8009be8 <prvInsertBlockIntoFreeList+0x14>
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	60fb      	str	r3, [r7, #12]
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d8f7      	bhi.n	8009be2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	68ba      	ldr	r2, [r7, #8]
 8009bfc:	18d3      	adds	r3, r2, r3
 8009bfe:	687a      	ldr	r2, [r7, #4]
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d108      	bne.n	8009c16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	685a      	ldr	r2, [r3, #4]
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	18d2      	adds	r2, r2, r3
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	18d2      	adds	r2, r2, r3
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d118      	bne.n	8009c5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	4b14      	ldr	r3, [pc, #80]	; (8009c80 <prvInsertBlockIntoFreeList+0xac>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d00d      	beq.n	8009c52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	685a      	ldr	r2, [r3, #4]
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	18d2      	adds	r2, r2, r3
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	681a      	ldr	r2, [r3, #0]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	601a      	str	r2, [r3, #0]
 8009c50:	e008      	b.n	8009c64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c52:	4b0b      	ldr	r3, [pc, #44]	; (8009c80 <prvInsertBlockIntoFreeList+0xac>)
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	601a      	str	r2, [r3, #0]
 8009c5a:	e003      	b.n	8009c64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681a      	ldr	r2, [r3, #0]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009c64:	68fa      	ldr	r2, [r7, #12]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d002      	beq.n	8009c72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c72:	46c0      	nop			; (mov r8, r8)
 8009c74:	46bd      	mov	sp, r7
 8009c76:	b004      	add	sp, #16
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	46c0      	nop			; (mov r8, r8)
 8009c7c:	200086ac 	.word	0x200086ac
 8009c80:	200086b4 	.word	0x200086b4

08009c84 <LIDAR_start>:
#include "drv_LIDAR.h"
#include "stdio.h"

//Start scanning and export point cloud data
//Sustained response
int LIDAR_start(h_LIDAR_t * h_LIDAR){
 8009c84:	b590      	push	{r4, r7, lr}
 8009c86:	b085      	sub	sp, #20
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[CMD_BUFF_SIZE]={CMD_BEGIN,CMD_START};
 8009c8c:	240c      	movs	r4, #12
 8009c8e:	193b      	adds	r3, r7, r4
 8009c90:	4a0a      	ldr	r2, [pc, #40]	; (8009cbc <LIDAR_start+0x38>)
 8009c92:	801a      	strh	r2, [r3, #0]
	h_LIDAR->serial_drv.dma_receive(h_LIDAR->data_buff,DATA_BUFF_SIZE);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	695b      	ldr	r3, [r3, #20]
 8009c98:	687a      	ldr	r2, [r7, #4]
 8009c9a:	3271      	adds	r2, #113	; 0x71
 8009c9c:	21fa      	movs	r1, #250	; 0xfa
 8009c9e:	0109      	lsls	r1, r1, #4
 8009ca0:	0010      	movs	r0, r2
 8009ca2:	4798      	blx	r3
	h_LIDAR->serial_drv.transmit(cmd_buff,CMD_BUFF_SIZE);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	193a      	adds	r2, r7, r4
 8009caa:	2102      	movs	r1, #2
 8009cac:	0010      	movs	r0, r2
 8009cae:	4798      	blx	r3
	return 0;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	0018      	movs	r0, r3
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	b005      	add	sp, #20
 8009cb8:	bd90      	pop	{r4, r7, pc}
 8009cba:	46c0      	nop			; (mov r8, r8)
 8009cbc:	000060a5 	.word	0x000060a5

08009cc0 <LIDAR_stop>:

//Stop and stop scanning
//No answer
int LIDAR_stop(h_LIDAR_t * h_LIDAR){
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[CMD_BUFF_SIZE]={CMD_BEGIN,CMD_STOP};
 8009cc8:	210c      	movs	r1, #12
 8009cca:	187b      	adds	r3, r7, r1
 8009ccc:	4a06      	ldr	r2, [pc, #24]	; (8009ce8 <LIDAR_stop+0x28>)
 8009cce:	801a      	strh	r2, [r3, #0]
	h_LIDAR->serial_drv.transmit(cmd_buff,CMD_BUFF_SIZE);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	187a      	adds	r2, r7, r1
 8009cd6:	2102      	movs	r1, #2
 8009cd8:	0010      	movs	r0, r2
 8009cda:	4798      	blx	r3
	return 0;
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	0018      	movs	r0, r3
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	b004      	add	sp, #16
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	46c0      	nop			; (mov r8, r8)
 8009ce8:	000065a5 	.word	0x000065a5

08009cec <LIDAR_get_info>:

//Get device information
//Single response
int LIDAR_get_info(h_LIDAR_t * h_LIDAR){
 8009cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cee:	46de      	mov	lr, fp
 8009cf0:	4657      	mov	r7, sl
 8009cf2:	464e      	mov	r6, r9
 8009cf4:	4645      	mov	r5, r8
 8009cf6:	b5e0      	push	{r5, r6, r7, lr}
 8009cf8:	b09b      	sub	sp, #108	; 0x6c
 8009cfa:	af10      	add	r7, sp, #64	; 0x40
 8009cfc:	61f8      	str	r0, [r7, #28]
	uint8_t cmd_buff[CMD_BUFF_SIZE]={CMD_BEGIN,CMD_INFO}; //Buffer de commande
 8009cfe:	210c      	movs	r1, #12
 8009d00:	2018      	movs	r0, #24
 8009d02:	180b      	adds	r3, r1, r0
 8009d04:	19db      	adds	r3, r3, r7
 8009d06:	4a61      	ldr	r2, [pc, #388]	; (8009e8c <LIDAR_get_info+0x1a0>)
 8009d08:	801a      	strh	r2, [r3, #0]
	h_LIDAR->serial_drv.transmit(cmd_buff,CMD_BUFF_SIZE);
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	180a      	adds	r2, r1, r0
 8009d10:	19d2      	adds	r2, r2, r7
 8009d12:	2102      	movs	r1, #2
 8009d14:	0010      	movs	r0, r2
 8009d16:	4798      	blx	r3
	h_LIDAR->serial_drv.poll_receive(h_LIDAR->info_buff,INFO_BUFF_SIZE);
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	69fa      	ldr	r2, [r7, #28]
 8009d1e:	324c      	adds	r2, #76	; 0x4c
 8009d20:	211b      	movs	r1, #27
 8009d22:	0010      	movs	r0, r2
 8009d24:	4798      	blx	r3

	h_LIDAR->device_info.start_sign=(h_LIDAR->info_buff[0]<<8)|h_LIDAR->info_buff[1];
 8009d26:	69fb      	ldr	r3, [r7, #28]
 8009d28:	224c      	movs	r2, #76	; 0x4c
 8009d2a:	5c9b      	ldrb	r3, [r3, r2]
 8009d2c:	021b      	lsls	r3, r3, #8
 8009d2e:	b21a      	sxth	r2, r3
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	214d      	movs	r1, #77	; 0x4d
 8009d34:	5c5b      	ldrb	r3, [r3, r1]
 8009d36:	b21b      	sxth	r3, r3
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	b21b      	sxth	r3, r3
 8009d3c:	b29a      	uxth	r2, r3
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	851a      	strh	r2, [r3, #40]	; 0x28
	h_LIDAR->device_info.lenght=(h_LIDAR->info_buff[2])|(h_LIDAR->info_buff[3]<<8)|(h_LIDAR->info_buff[4]<<16);
 8009d42:	69fb      	ldr	r3, [r7, #28]
 8009d44:	224e      	movs	r2, #78	; 0x4e
 8009d46:	5c9b      	ldrb	r3, [r3, r2]
 8009d48:	0019      	movs	r1, r3
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	224f      	movs	r2, #79	; 0x4f
 8009d4e:	5c9b      	ldrb	r3, [r3, r2]
 8009d50:	021b      	lsls	r3, r3, #8
 8009d52:	000a      	movs	r2, r1
 8009d54:	431a      	orrs	r2, r3
 8009d56:	69fb      	ldr	r3, [r7, #28]
 8009d58:	2150      	movs	r1, #80	; 0x50
 8009d5a:	5c5b      	ldrb	r3, [r3, r1]
 8009d5c:	041b      	lsls	r3, r3, #16
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	001a      	movs	r2, r3
 8009d62:	69fb      	ldr	r3, [r7, #28]
 8009d64:	62da      	str	r2, [r3, #44]	; 0x2c
	h_LIDAR->device_info.mode=h_LIDAR->info_buff[5];
 8009d66:	69fb      	ldr	r3, [r7, #28]
 8009d68:	2251      	movs	r2, #81	; 0x51
 8009d6a:	5c99      	ldrb	r1, [r3, r2]
 8009d6c:	69fb      	ldr	r3, [r7, #28]
 8009d6e:	2230      	movs	r2, #48	; 0x30
 8009d70:	5499      	strb	r1, [r3, r2]
	h_LIDAR->device_info.type_code=h_LIDAR->info_buff[6];
 8009d72:	69fb      	ldr	r3, [r7, #28]
 8009d74:	2252      	movs	r2, #82	; 0x52
 8009d76:	5c99      	ldrb	r1, [r3, r2]
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	2231      	movs	r2, #49	; 0x31
 8009d7c:	5499      	strb	r1, [r3, r2]
	h_LIDAR->device_info.model=h_LIDAR->info_buff[7];
 8009d7e:	69fb      	ldr	r3, [r7, #28]
 8009d80:	2253      	movs	r2, #83	; 0x53
 8009d82:	5c99      	ldrb	r1, [r3, r2]
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	2232      	movs	r2, #50	; 0x32
 8009d88:	5499      	strb	r1, [r3, r2]
	snprintf(h_LIDAR->device_info.firmware,6,"%d.%d",h_LIDAR->info_buff[8],h_LIDAR->info_buff[9]);
 8009d8a:	69fb      	ldr	r3, [r7, #28]
 8009d8c:	3333      	adds	r3, #51	; 0x33
 8009d8e:	0018      	movs	r0, r3
 8009d90:	69fb      	ldr	r3, [r7, #28]
 8009d92:	2254      	movs	r2, #84	; 0x54
 8009d94:	5c9b      	ldrb	r3, [r3, r2]
 8009d96:	0019      	movs	r1, r3
 8009d98:	69fb      	ldr	r3, [r7, #28]
 8009d9a:	2255      	movs	r2, #85	; 0x55
 8009d9c:	5c9b      	ldrb	r3, [r3, r2]
 8009d9e:	4a3c      	ldr	r2, [pc, #240]	; (8009e90 <LIDAR_get_info+0x1a4>)
 8009da0:	9300      	str	r3, [sp, #0]
 8009da2:	000b      	movs	r3, r1
 8009da4:	2106      	movs	r1, #6
 8009da6:	f000 fdef 	bl	800a988 <sniprintf>
	h_LIDAR->device_info.hardware=h_LIDAR->info_buff[10];
 8009daa:	69fb      	ldr	r3, [r7, #28]
 8009dac:	2256      	movs	r2, #86	; 0x56
 8009dae:	5c99      	ldrb	r1, [r3, r2]
 8009db0:	69fb      	ldr	r3, [r7, #28]
 8009db2:	2239      	movs	r2, #57	; 0x39
 8009db4:	5499      	strb	r1, [r3, r2]
	snprintf(h_LIDAR->device_info.serial,17,"%x%x%x%x%x%x%x%x%x%x%x%x%x%x%x%x",h_LIDAR->info_buff[11],h_LIDAR->info_buff[12],h_LIDAR->info_buff[13],h_LIDAR->info_buff[14],h_LIDAR->info_buff[15],h_LIDAR->info_buff[16],h_LIDAR->info_buff[17],h_LIDAR->info_buff[18],h_LIDAR->info_buff[19],h_LIDAR->info_buff[20],h_LIDAR->info_buff[21],h_LIDAR->info_buff[22],h_LIDAR->info_buff[23],h_LIDAR->info_buff[24],h_LIDAR->info_buff[25],h_LIDAR->info_buff[26]);
 8009db6:	69fb      	ldr	r3, [r7, #28]
 8009db8:	333a      	adds	r3, #58	; 0x3a
 8009dba:	001d      	movs	r5, r3
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	2257      	movs	r2, #87	; 0x57
 8009dc0:	5c9b      	ldrb	r3, [r3, r2]
 8009dc2:	61bb      	str	r3, [r7, #24]
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	2258      	movs	r2, #88	; 0x58
 8009dc8:	5c9b      	ldrb	r3, [r3, r2]
 8009dca:	4698      	mov	r8, r3
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	2259      	movs	r2, #89	; 0x59
 8009dd0:	5c9b      	ldrb	r3, [r3, r2]
 8009dd2:	4699      	mov	r9, r3
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	225a      	movs	r2, #90	; 0x5a
 8009dd8:	5c9b      	ldrb	r3, [r3, r2]
 8009dda:	469a      	mov	sl, r3
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	225b      	movs	r2, #91	; 0x5b
 8009de0:	5c9b      	ldrb	r3, [r3, r2]
 8009de2:	469b      	mov	fp, r3
 8009de4:	69fb      	ldr	r3, [r7, #28]
 8009de6:	225c      	movs	r2, #92	; 0x5c
 8009de8:	5c9b      	ldrb	r3, [r3, r2]
 8009dea:	617b      	str	r3, [r7, #20]
 8009dec:	69fb      	ldr	r3, [r7, #28]
 8009dee:	225d      	movs	r2, #93	; 0x5d
 8009df0:	5c9b      	ldrb	r3, [r3, r2]
 8009df2:	613b      	str	r3, [r7, #16]
 8009df4:	69fb      	ldr	r3, [r7, #28]
 8009df6:	225e      	movs	r2, #94	; 0x5e
 8009df8:	5c9b      	ldrb	r3, [r3, r2]
 8009dfa:	60fb      	str	r3, [r7, #12]
 8009dfc:	69fb      	ldr	r3, [r7, #28]
 8009dfe:	225f      	movs	r2, #95	; 0x5f
 8009e00:	5c9b      	ldrb	r3, [r3, r2]
 8009e02:	60bb      	str	r3, [r7, #8]
 8009e04:	69fb      	ldr	r3, [r7, #28]
 8009e06:	2260      	movs	r2, #96	; 0x60
 8009e08:	5c9b      	ldrb	r3, [r3, r2]
 8009e0a:	607b      	str	r3, [r7, #4]
 8009e0c:	69fb      	ldr	r3, [r7, #28]
 8009e0e:	2261      	movs	r2, #97	; 0x61
 8009e10:	5c9b      	ldrb	r3, [r3, r2]
 8009e12:	469c      	mov	ip, r3
 8009e14:	69fa      	ldr	r2, [r7, #28]
 8009e16:	2362      	movs	r3, #98	; 0x62
 8009e18:	5cd3      	ldrb	r3, [r2, r3]
 8009e1a:	001e      	movs	r6, r3
 8009e1c:	69fa      	ldr	r2, [r7, #28]
 8009e1e:	2363      	movs	r3, #99	; 0x63
 8009e20:	5cd3      	ldrb	r3, [r2, r3]
 8009e22:	001c      	movs	r4, r3
 8009e24:	69fa      	ldr	r2, [r7, #28]
 8009e26:	2364      	movs	r3, #100	; 0x64
 8009e28:	5cd3      	ldrb	r3, [r2, r3]
 8009e2a:	0018      	movs	r0, r3
 8009e2c:	69fa      	ldr	r2, [r7, #28]
 8009e2e:	2365      	movs	r3, #101	; 0x65
 8009e30:	5cd3      	ldrb	r3, [r2, r3]
 8009e32:	0019      	movs	r1, r3
 8009e34:	69fa      	ldr	r2, [r7, #28]
 8009e36:	2366      	movs	r3, #102	; 0x66
 8009e38:	5cd3      	ldrb	r3, [r2, r3]
 8009e3a:	4a16      	ldr	r2, [pc, #88]	; (8009e94 <LIDAR_get_info+0x1a8>)
 8009e3c:	930e      	str	r3, [sp, #56]	; 0x38
 8009e3e:	910d      	str	r1, [sp, #52]	; 0x34
 8009e40:	900c      	str	r0, [sp, #48]	; 0x30
 8009e42:	940b      	str	r4, [sp, #44]	; 0x2c
 8009e44:	960a      	str	r6, [sp, #40]	; 0x28
 8009e46:	4661      	mov	r1, ip
 8009e48:	9109      	str	r1, [sp, #36]	; 0x24
 8009e4a:	6879      	ldr	r1, [r7, #4]
 8009e4c:	9108      	str	r1, [sp, #32]
 8009e4e:	68b9      	ldr	r1, [r7, #8]
 8009e50:	9107      	str	r1, [sp, #28]
 8009e52:	68f9      	ldr	r1, [r7, #12]
 8009e54:	9106      	str	r1, [sp, #24]
 8009e56:	6939      	ldr	r1, [r7, #16]
 8009e58:	9105      	str	r1, [sp, #20]
 8009e5a:	6979      	ldr	r1, [r7, #20]
 8009e5c:	9104      	str	r1, [sp, #16]
 8009e5e:	4659      	mov	r1, fp
 8009e60:	9103      	str	r1, [sp, #12]
 8009e62:	4651      	mov	r1, sl
 8009e64:	9102      	str	r1, [sp, #8]
 8009e66:	4649      	mov	r1, r9
 8009e68:	9101      	str	r1, [sp, #4]
 8009e6a:	4641      	mov	r1, r8
 8009e6c:	9100      	str	r1, [sp, #0]
 8009e6e:	69bb      	ldr	r3, [r7, #24]
 8009e70:	2111      	movs	r1, #17
 8009e72:	0028      	movs	r0, r5
 8009e74:	f000 fd88 	bl	800a988 <sniprintf>
//	printf("Model %x\r\n",h_LIDAR->device_info.model);
//	printf("Firmware version : %s\r\n",h_LIDAR->device_info.firmware);
//	printf("Hardware version : %d\r\n",h_LIDAR->device_info.hardware);
//	printf("Serial number : %s\r\n",h_LIDAR->device_info.serial);

	return 0;
 8009e78:	2300      	movs	r3, #0
}
 8009e7a:	0018      	movs	r0, r3
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	b00b      	add	sp, #44	; 0x2c
 8009e80:	bcf0      	pop	{r4, r5, r6, r7}
 8009e82:	46bb      	mov	fp, r7
 8009e84:	46b2      	mov	sl, r6
 8009e86:	46a9      	mov	r9, r5
 8009e88:	46a0      	mov	r8, r4
 8009e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e8c:	ffff90a5 	.word	0xffff90a5
 8009e90:	0800b8e4 	.word	0x0800b8e4
 8009e94:	0800b8ec 	.word	0x0800b8ec

08009e98 <LIDAR_get_health_stat>:

//Get device health status
//Single response
int LIDAR_get_health_stat(h_LIDAR_t * h_LIDAR){
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[CMD_BUFF_SIZE]={CMD_BEGIN,CMD_HEALTH}; //Buffer de commande
 8009ea0:	210c      	movs	r1, #12
 8009ea2:	187b      	adds	r3, r7, r1
 8009ea4:	4a29      	ldr	r2, [pc, #164]	; (8009f4c <LIDAR_get_health_stat+0xb4>)
 8009ea6:	801a      	strh	r2, [r3, #0]
	h_LIDAR->serial_drv.transmit(cmd_buff,2);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	187a      	adds	r2, r7, r1
 8009eae:	2102      	movs	r1, #2
 8009eb0:	0010      	movs	r0, r2
 8009eb2:	4798      	blx	r3
	h_LIDAR->serial_drv.poll_receive(h_LIDAR->health_buff,HEALTH_BUFF_SIZE);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	687a      	ldr	r2, [r7, #4]
 8009eba:	3267      	adds	r2, #103	; 0x67
 8009ebc:	210a      	movs	r1, #10
 8009ebe:	0010      	movs	r0, r2
 8009ec0:	4798      	blx	r3

	h_LIDAR->health_stat.start_sign=(h_LIDAR->health_buff[0]<<8)|h_LIDAR->health_buff[1];
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2267      	movs	r2, #103	; 0x67
 8009ec6:	5c9b      	ldrb	r3, [r3, r2]
 8009ec8:	021b      	lsls	r3, r3, #8
 8009eca:	b21a      	sxth	r2, r3
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2168      	movs	r1, #104	; 0x68
 8009ed0:	5c5b      	ldrb	r3, [r3, r1]
 8009ed2:	b21b      	sxth	r3, r3
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	b21b      	sxth	r3, r3
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	831a      	strh	r2, [r3, #24]
	h_LIDAR->health_stat.lenght=(h_LIDAR->health_buff[2])|(h_LIDAR->health_buff[3]<<8)|(h_LIDAR->health_buff[4]<<16);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2269      	movs	r2, #105	; 0x69
 8009ee2:	5c9b      	ldrb	r3, [r3, r2]
 8009ee4:	0019      	movs	r1, r3
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	226a      	movs	r2, #106	; 0x6a
 8009eea:	5c9b      	ldrb	r3, [r3, r2]
 8009eec:	021b      	lsls	r3, r3, #8
 8009eee:	000a      	movs	r2, r1
 8009ef0:	431a      	orrs	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	216b      	movs	r1, #107	; 0x6b
 8009ef6:	5c5b      	ldrb	r3, [r3, r1]
 8009ef8:	041b      	lsls	r3, r3, #16
 8009efa:	4313      	orrs	r3, r2
 8009efc:	001a      	movs	r2, r3
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	61da      	str	r2, [r3, #28]
	h_LIDAR->health_stat.mode=h_LIDAR->health_buff[5];
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	226c      	movs	r2, #108	; 0x6c
 8009f06:	5c99      	ldrb	r1, [r3, r2]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2220      	movs	r2, #32
 8009f0c:	5499      	strb	r1, [r3, r2]
	h_LIDAR->health_stat.type_code=h_LIDAR->health_buff[6];
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	226d      	movs	r2, #109	; 0x6d
 8009f12:	5c99      	ldrb	r1, [r3, r2]
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2221      	movs	r2, #33	; 0x21
 8009f18:	5499      	strb	r1, [r3, r2]
	h_LIDAR->health_stat.status_code=h_LIDAR->health_buff[7];
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	226e      	movs	r2, #110	; 0x6e
 8009f1e:	5c99      	ldrb	r1, [r3, r2]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2222      	movs	r2, #34	; 0x22
 8009f24:	5499      	strb	r1, [r3, r2]
	h_LIDAR->health_stat.error_code=h_LIDAR->health_buff[8]|(h_LIDAR->health_buff[9]<<8);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	226f      	movs	r2, #111	; 0x6f
 8009f2a:	5c9b      	ldrb	r3, [r3, r2]
 8009f2c:	b21a      	sxth	r2, r3
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2170      	movs	r1, #112	; 0x70
 8009f32:	5c5b      	ldrb	r3, [r3, r1]
 8009f34:	021b      	lsls	r3, r3, #8
 8009f36:	b21b      	sxth	r3, r3
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	b21b      	sxth	r3, r3
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	849a      	strh	r2, [r3, #36]	; 0x24
//	printf("Mode : %x\r\n",h_LIDAR->health_stat.mode);
//	printf("Type code : %x\r\n",h_LIDAR->health_stat.type_code);
//	printf("Status code : %x\r\n",h_LIDAR->health_stat.status_code);
//	printf("Error code : %x\r\n",h_LIDAR->health_stat.error_code);

	return 0;
 8009f42:	2300      	movs	r3, #0
}
 8009f44:	0018      	movs	r0, r3
 8009f46:	46bd      	mov	sp, r7
 8009f48:	b004      	add	sp, #16
 8009f4a:	bd80      	pop	{r7, pc}
 8009f4c:	ffff91a5 	.word	0xffff91a5

08009f50 <LIDAR_process_frame>:
	uint8_t cmd_buff[CMD_BUFF_SIZE]={CMD_BEGIN,CMD_RESTART};
	h_LIDAR->serial_drv.transmit(cmd_buff,CMD_BUFF_SIZE);
	return 0;
}

void LIDAR_process_frame(h_LIDAR_t * LIDAR){
 8009f50:	b590      	push	{r4, r7, lr}
 8009f52:	b08b      	sub	sp, #44	; 0x2c
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
	uint16_t Si;
	int Di;
	int Ai;
	int AngleFSA=(LIDAR->processing.FSA>>1); //64
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	4a43      	ldr	r2, [pc, #268]	; (800a068 <LIDAR_process_frame+0x118>)
 8009f5c:	5a9b      	ldrh	r3, [r3, r2]
 8009f5e:	085b      	lsrs	r3, r3, #1
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	623b      	str	r3, [r7, #32]
	int AngleLSA=(LIDAR->processing.LSA>>1);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a41      	ldr	r2, [pc, #260]	; (800a06c <LIDAR_process_frame+0x11c>)
 8009f68:	5a9b      	ldrh	r3, [r3, r2]
 8009f6a:	085b      	lsrs	r3, r3, #1
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	61fb      	str	r3, [r7, #28]
	int index;
	for(int i=0;i<LIDAR->processing.idx/2;i++){
 8009f70:	2300      	movs	r3, #0
 8009f72:	627b      	str	r3, [r7, #36]	; 0x24
 8009f74:	e06a      	b.n	800a04c <LIDAR_process_frame+0xfc>
		Si=LIDAR->processing.frame_buff[2*i]|(LIDAR->processing.frame_buff[2*i+1]<<8);
 8009f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f78:	005b      	lsls	r3, r3, #1
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	493c      	ldr	r1, [pc, #240]	; (800a070 <LIDAR_process_frame+0x120>)
 8009f7e:	18d3      	adds	r3, r2, r3
 8009f80:	185b      	adds	r3, r3, r1
 8009f82:	781b      	ldrb	r3, [r3, #0]
 8009f84:	b21a      	sxth	r2, r3
 8009f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f88:	005b      	lsls	r3, r3, #1
 8009f8a:	3301      	adds	r3, #1
 8009f8c:	6879      	ldr	r1, [r7, #4]
 8009f8e:	4838      	ldr	r0, [pc, #224]	; (800a070 <LIDAR_process_frame+0x120>)
 8009f90:	18cb      	adds	r3, r1, r3
 8009f92:	181b      	adds	r3, r3, r0
 8009f94:	781b      	ldrb	r3, [r3, #0]
 8009f96:	021b      	lsls	r3, r3, #8
 8009f98:	b21b      	sxth	r3, r3
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	b21a      	sxth	r2, r3
 8009f9e:	211a      	movs	r1, #26
 8009fa0:	187b      	adds	r3, r7, r1
 8009fa2:	801a      	strh	r2, [r3, #0]
		Di=Si/4; //Distance du point i
 8009fa4:	187b      	adds	r3, r7, r1
 8009fa6:	881b      	ldrh	r3, [r3, #0]
 8009fa8:	089b      	lsrs	r3, r3, #2
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	617b      	str	r3, [r7, #20]
		Ai=AngleFSA/64+i*(AngleLSA-AngleFSA)/64/(LIDAR->processing.LSN-1);
 8009fae:	6a3b      	ldr	r3, [r7, #32]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	da00      	bge.n	8009fb6 <LIDAR_process_frame+0x66>
 8009fb4:	333f      	adds	r3, #63	; 0x3f
 8009fb6:	119b      	asrs	r3, r3, #6
 8009fb8:	001c      	movs	r4, r3
 8009fba:	69fa      	ldr	r2, [r7, #28]
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	1ad3      	subs	r3, r2, r3
 8009fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fc2:	4353      	muls	r3, r2
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	da00      	bge.n	8009fca <LIDAR_process_frame+0x7a>
 8009fc8:	333f      	adds	r3, #63	; 0x3f
 8009fca:	119b      	asrs	r3, r3, #6
 8009fcc:	0018      	movs	r0, r3
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	4a28      	ldr	r2, [pc, #160]	; (800a074 <LIDAR_process_frame+0x124>)
 8009fd2:	5c9b      	ldrb	r3, [r3, r2]
 8009fd4:	3b01      	subs	r3, #1
 8009fd6:	0019      	movs	r1, r3
 8009fd8:	f7f6 f92a 	bl	8000230 <__divsi3>
 8009fdc:	0003      	movs	r3, r0
 8009fde:	18e3      	adds	r3, r4, r3
 8009fe0:	613b      	str	r3, [r7, #16]
		index = round(Ai);
 8009fe2:	6938      	ldr	r0, [r7, #16]
 8009fe4:	f7f6 fb90 	bl	8000708 <__aeabi_i2d>
 8009fe8:	0002      	movs	r2, r0
 8009fea:	000b      	movs	r3, r1
 8009fec:	0010      	movs	r0, r2
 8009fee:	0019      	movs	r1, r3
 8009ff0:	f7f6 fb54 	bl	800069c <__aeabi_d2iz>
 8009ff4:	0003      	movs	r3, r0
 8009ff6:	60fb      	str	r3, [r7, #12]

		if(Di>1500){ //On affiche pas les points trop loin
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	4a1f      	ldr	r2, [pc, #124]	; (800a078 <LIDAR_process_frame+0x128>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	dd0a      	ble.n	800a016 <LIDAR_process_frame+0xc6>
			LIDAR->processing.point_buff[index]=0;
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	491d      	ldr	r1, [pc, #116]	; (800a07c <LIDAR_process_frame+0x12c>)
 800a006:	468c      	mov	ip, r1
 800a008:	4463      	add	r3, ip
 800a00a:	009b      	lsls	r3, r3, #2
 800a00c:	18d3      	adds	r3, r2, r3
 800a00e:	3304      	adds	r3, #4
 800a010:	2200      	movs	r2, #0
 800a012:	601a      	str	r2, [r3, #0]
 800a014:	e017      	b.n	800a046 <LIDAR_process_frame+0xf6>
		}
		else if(Di<40){
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	2b27      	cmp	r3, #39	; 0x27
 800a01a:	dc0a      	bgt.n	800a032 <LIDAR_process_frame+0xe2>
			LIDAR->processing.point_buff[index]=0;
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	4916      	ldr	r1, [pc, #88]	; (800a07c <LIDAR_process_frame+0x12c>)
 800a022:	468c      	mov	ip, r1
 800a024:	4463      	add	r3, ip
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	18d3      	adds	r3, r2, r3
 800a02a:	3304      	adds	r3, #4
 800a02c:	2200      	movs	r2, #0
 800a02e:	601a      	str	r2, [r3, #0]
 800a030:	e009      	b.n	800a046 <LIDAR_process_frame+0xf6>
		}
		else{
			LIDAR->processing.point_buff[index]=Di;
 800a032:	687a      	ldr	r2, [r7, #4]
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	4911      	ldr	r1, [pc, #68]	; (800a07c <LIDAR_process_frame+0x12c>)
 800a038:	468c      	mov	ip, r1
 800a03a:	4463      	add	r3, ip
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	18d3      	adds	r3, r2, r3
 800a040:	3304      	adds	r3, #4
 800a042:	697a      	ldr	r2, [r7, #20]
 800a044:	601a      	str	r2, [r3, #0]
	for(int i=0;i<LIDAR->processing.idx/2;i++){
 800a046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a048:	3301      	adds	r3, #1
 800a04a:	627b      	str	r3, [r7, #36]	; 0x24
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a0c      	ldr	r2, [pc, #48]	; (800a080 <LIDAR_process_frame+0x130>)
 800a050:	5c9b      	ldrb	r3, [r3, r2]
 800a052:	085b      	lsrs	r3, r3, #1
 800a054:	b2db      	uxtb	r3, r3
 800a056:	001a      	movs	r2, r3
 800a058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05a:	4293      	cmp	r3, r2
 800a05c:	db8b      	blt.n	8009f76 <LIDAR_process_frame+0x26>
		}
	}
}
 800a05e:	46c0      	nop			; (mov r8, r8)
 800a060:	46c0      	nop			; (mov r8, r8)
 800a062:	46bd      	mov	sp, r7
 800a064:	b00b      	add	sp, #44	; 0x2c
 800a066:	bd90      	pop	{r4, r7, pc}
 800a068:	00001018 	.word	0x00001018
 800a06c:	0000101a 	.word	0x0000101a
 800a070:	00001fbf 	.word	0x00001fbf
 800a074:	00001017 	.word	0x00001017
 800a078:	000005dc 	.word	0x000005dc
 800a07c:	00000806 	.word	0x00000806
 800a080:	0000101e 	.word	0x0000101e

0800a084 <calculer_distance_moyenne>:

// Fonction pour calculer la distance moyenne
int calculer_distance_moyenne(int distances[], int debut, int fin) {
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	607a      	str	r2, [r7, #4]
	int somme = 0;
 800a090:	2300      	movs	r3, #0
 800a092:	617b      	str	r3, [r7, #20]
	for (int i = debut; i <= fin; i++) {
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	613b      	str	r3, [r7, #16]
 800a098:	e00a      	b.n	800a0b0 <calculer_distance_moyenne+0x2c>
		somme += distances[i];
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	009b      	lsls	r3, r3, #2
 800a09e:	68fa      	ldr	r2, [r7, #12]
 800a0a0:	18d3      	adds	r3, r2, r3
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	697a      	ldr	r2, [r7, #20]
 800a0a6:	18d3      	adds	r3, r2, r3
 800a0a8:	617b      	str	r3, [r7, #20]
	for (int i = debut; i <= fin; i++) {
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	613b      	str	r3, [r7, #16]
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	ddf0      	ble.n	800a09a <calculer_distance_moyenne+0x16>
	}
	return somme / (fin - debut + 1);
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	1ad3      	subs	r3, r2, r3
 800a0be:	3301      	adds	r3, #1
 800a0c0:	0019      	movs	r1, r3
 800a0c2:	6978      	ldr	r0, [r7, #20]
 800a0c4:	f7f6 f8b4 	bl	8000230 <__divsi3>
 800a0c8:	0003      	movs	r3, r0
}
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	b006      	add	sp, #24
 800a0d0:	bd80      	pop	{r7, pc}
	...

0800a0d4 <find_clusters>:

//Fonction pour regrouper les points proches en clusters
void find_clusters(h_LIDAR_t * LIDAR) {
 800a0d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0d6:	b08b      	sub	sp, #44	; 0x2c
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]

	int * distances=LIDAR->processing.filtred_buff;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	4a56      	ldr	r2, [pc, #344]	; (800a238 <find_clusters+0x164>)
 800a0e0:	4694      	mov	ip, r2
 800a0e2:	4463      	add	r3, ip
 800a0e4:	61bb      	str	r3, [r7, #24]
	int cluster_count = 0;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	627b      	str	r3, [r7, #36]	; 0x24

	// Parcourir les 360 degrs pour regrouper les valeurs en clusters
	int debut_cluster = 0;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	623b      	str	r3, [r7, #32]
	for (int i = 1; i < NB_DEGRES; i++) {
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	61fb      	str	r3, [r7, #28]
 800a0f2:	e05b      	b.n	800a1ac <find_clusters+0xd8>
		if (fabs(distances[i] - distances[i - 1]) > CLUSTER_SEUIL) {
 800a0f4:	69fb      	ldr	r3, [r7, #28]
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	69ba      	ldr	r2, [r7, #24]
 800a0fa:	18d3      	adds	r3, r2, r3
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	69fb      	ldr	r3, [r7, #28]
 800a100:	494e      	ldr	r1, [pc, #312]	; (800a23c <find_clusters+0x168>)
 800a102:	468c      	mov	ip, r1
 800a104:	4463      	add	r3, ip
 800a106:	009b      	lsls	r3, r3, #2
 800a108:	69b9      	ldr	r1, [r7, #24]
 800a10a:	18cb      	adds	r3, r1, r3
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	0018      	movs	r0, r3
 800a112:	f7f6 faf9 	bl	8000708 <__aeabi_i2d>
 800a116:	0002      	movs	r2, r0
 800a118:	000b      	movs	r3, r1
 800a11a:	0011      	movs	r1, r2
 800a11c:	000c      	movs	r4, r1
 800a11e:	005b      	lsls	r3, r3, #1
 800a120:	085d      	lsrs	r5, r3, #1
 800a122:	2200      	movs	r2, #0
 800a124:	4b46      	ldr	r3, [pc, #280]	; (800a240 <find_clusters+0x16c>)
 800a126:	0020      	movs	r0, r4
 800a128:	0029      	movs	r1, r5
 800a12a:	f7f6 f997 	bl	800045c <__aeabi_dcmpgt>
 800a12e:	1e03      	subs	r3, r0, #0
 800a130:	d039      	beq.n	800a1a6 <find_clusters+0xd2>
			// Calcul de la distance moyenne pour le cluster
			int distance_moyenne = calculer_distance_moyenne(distances, debut_cluster, i - 1);
 800a132:	69fb      	ldr	r3, [r7, #28]
 800a134:	1e5a      	subs	r2, r3, #1
 800a136:	6a39      	ldr	r1, [r7, #32]
 800a138:	69bb      	ldr	r3, [r7, #24]
 800a13a:	0018      	movs	r0, r3
 800a13c:	f7ff ffa2 	bl	800a084 <calculer_distance_moyenne>
 800a140:	0003      	movs	r3, r0
 800a142:	60fb      	str	r3, [r7, #12]

			// Calcul de l'angle moyen pour le cluster
			int angle_moyen = (debut_cluster + i - 1) / 2;
 800a144:	6a3a      	ldr	r2, [r7, #32]
 800a146:	69fb      	ldr	r3, [r7, #28]
 800a148:	18d3      	adds	r3, r2, r3
 800a14a:	3b01      	subs	r3, #1
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	da00      	bge.n	800a152 <find_clusters+0x7e>
 800a150:	3301      	adds	r3, #1
 800a152:	105b      	asrs	r3, r3, #1
 800a154:	60bb      	str	r3, [r7, #8]

			// Stockage des valeurs du cluster dans la structure
			LIDAR->processing.clusters[cluster_count].angle_moyen = angle_moyen;
 800a156:	6879      	ldr	r1, [r7, #4]
 800a158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a15a:	483a      	ldr	r0, [pc, #232]	; (800a244 <find_clusters+0x170>)
 800a15c:	0013      	movs	r3, r2
 800a15e:	005b      	lsls	r3, r3, #1
 800a160:	189b      	adds	r3, r3, r2
 800a162:	009b      	lsls	r3, r3, #2
 800a164:	18cb      	adds	r3, r1, r3
 800a166:	181b      	adds	r3, r3, r0
 800a168:	68ba      	ldr	r2, [r7, #8]
 800a16a:	601a      	str	r2, [r3, #0]
			LIDAR->processing.clusters[cluster_count].distance_moyenne = distance_moyenne;
 800a16c:	6879      	ldr	r1, [r7, #4]
 800a16e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a170:	4835      	ldr	r0, [pc, #212]	; (800a248 <find_clusters+0x174>)
 800a172:	0013      	movs	r3, r2
 800a174:	005b      	lsls	r3, r3, #1
 800a176:	189b      	adds	r3, r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	18cb      	adds	r3, r1, r3
 800a17c:	181b      	adds	r3, r3, r0
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	601a      	str	r2, [r3, #0]
			LIDAR->processing.clusters[cluster_count].count = i - debut_cluster;
 800a182:	69fa      	ldr	r2, [r7, #28]
 800a184:	6a3b      	ldr	r3, [r7, #32]
 800a186:	1ad1      	subs	r1, r2, r3
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a18c:	4e2f      	ldr	r6, [pc, #188]	; (800a24c <find_clusters+0x178>)
 800a18e:	0013      	movs	r3, r2
 800a190:	005b      	lsls	r3, r3, #1
 800a192:	189b      	adds	r3, r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	18c3      	adds	r3, r0, r3
 800a198:	199b      	adds	r3, r3, r6
 800a19a:	6019      	str	r1, [r3, #0]

			debut_cluster = i;
 800a19c:	69fb      	ldr	r3, [r7, #28]
 800a19e:	623b      	str	r3, [r7, #32]
			cluster_count++;
 800a1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 1; i < NB_DEGRES; i++) {
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	61fb      	str	r3, [r7, #28]
 800a1ac:	69fa      	ldr	r2, [r7, #28]
 800a1ae:	23b4      	movs	r3, #180	; 0xb4
 800a1b0:	005b      	lsls	r3, r3, #1
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	db9e      	blt.n	800a0f4 <find_clusters+0x20>
		}
	}

	// Traitement du dernier cluster
	int distance_moyenne = calculer_distance_moyenne(distances, debut_cluster, NB_DEGRES - 1);
 800a1b6:	2368      	movs	r3, #104	; 0x68
 800a1b8:	33ff      	adds	r3, #255	; 0xff
 800a1ba:	001a      	movs	r2, r3
 800a1bc:	6a39      	ldr	r1, [r7, #32]
 800a1be:	69bb      	ldr	r3, [r7, #24]
 800a1c0:	0018      	movs	r0, r3
 800a1c2:	f7ff ff5f 	bl	800a084 <calculer_distance_moyenne>
 800a1c6:	0003      	movs	r3, r0
 800a1c8:	617b      	str	r3, [r7, #20]
	int angle_moyen = (debut_cluster + NB_DEGRES - 1) / 2;
 800a1ca:	6a3b      	ldr	r3, [r7, #32]
 800a1cc:	3368      	adds	r3, #104	; 0x68
 800a1ce:	33ff      	adds	r3, #255	; 0xff
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	da00      	bge.n	800a1d6 <find_clusters+0x102>
 800a1d4:	3301      	adds	r3, #1
 800a1d6:	105b      	asrs	r3, r3, #1
 800a1d8:	613b      	str	r3, [r7, #16]
	LIDAR->processing.clusters[cluster_count].angle_moyen = angle_moyen;
 800a1da:	6879      	ldr	r1, [r7, #4]
 800a1dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1de:	4819      	ldr	r0, [pc, #100]	; (800a244 <find_clusters+0x170>)
 800a1e0:	0013      	movs	r3, r2
 800a1e2:	005b      	lsls	r3, r3, #1
 800a1e4:	189b      	adds	r3, r3, r2
 800a1e6:	009b      	lsls	r3, r3, #2
 800a1e8:	18cb      	adds	r3, r1, r3
 800a1ea:	181b      	adds	r3, r3, r0
 800a1ec:	693a      	ldr	r2, [r7, #16]
 800a1ee:	601a      	str	r2, [r3, #0]
	LIDAR->processing.clusters[cluster_count].distance_moyenne = distance_moyenne;
 800a1f0:	6879      	ldr	r1, [r7, #4]
 800a1f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1f4:	4814      	ldr	r0, [pc, #80]	; (800a248 <find_clusters+0x174>)
 800a1f6:	0013      	movs	r3, r2
 800a1f8:	005b      	lsls	r3, r3, #1
 800a1fa:	189b      	adds	r3, r3, r2
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	18cb      	adds	r3, r1, r3
 800a200:	181b      	adds	r3, r3, r0
 800a202:	697a      	ldr	r2, [r7, #20]
 800a204:	601a      	str	r2, [r3, #0]
	LIDAR->processing.clusters[cluster_count].count = NB_DEGRES - debut_cluster;
 800a206:	6a3b      	ldr	r3, [r7, #32]
 800a208:	22b4      	movs	r2, #180	; 0xb4
 800a20a:	0052      	lsls	r2, r2, #1
 800a20c:	1ad1      	subs	r1, r2, r3
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a212:	4c0e      	ldr	r4, [pc, #56]	; (800a24c <find_clusters+0x178>)
 800a214:	0013      	movs	r3, r2
 800a216:	005b      	lsls	r3, r3, #1
 800a218:	189b      	adds	r3, r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	18c3      	adds	r3, r0, r3
 800a21e:	191b      	adds	r3, r3, r4
 800a220:	6019      	str	r1, [r3, #0]
	cluster_count++;
 800a222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a224:	3301      	adds	r3, #1
 800a226:	627b      	str	r3, [r7, #36]	; 0x24
	LIDAR->processing.cluster_cnt=cluster_count;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	4909      	ldr	r1, [pc, #36]	; (800a250 <find_clusters+0x17c>)
 800a22c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a22e:	505a      	str	r2, [r3, r1]
}
 800a230:	46c0      	nop			; (mov r8, r8)
 800a232:	46bd      	mov	sp, r7
 800a234:	b00b      	add	sp, #44	; 0x2c
 800a236:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a238:	000025bc 	.word	0x000025bc
 800a23c:	3fffffff 	.word	0x3fffffff
 800a240:	4062c000 	.word	0x4062c000
 800a244:	00002b5c 	.word	0x00002b5c
 800a248:	00002b60 	.word	0x00002b60
 800a24c:	00002b64 	.word	0x00002b64
 800a250:	0000300c 	.word	0x0000300c

0800a254 <medianFilter>:

void medianFilter(h_LIDAR_t * LIDAR) {
 800a254:	b580      	push	{r7, lr}
 800a256:	b090      	sub	sp, #64	; 0x40
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
	int * signal=LIDAR->processing.point_buff; //points non filtrs
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4a3d      	ldr	r2, [pc, #244]	; (800a354 <medianFilter+0x100>)
 800a260:	4694      	mov	ip, r2
 800a262:	4463      	add	r3, ip
 800a264:	62fb      	str	r3, [r7, #44]	; 0x2c
	int signal_length=NB_DEGRES;
 800a266:	23b4      	movs	r3, #180	; 0xb4
 800a268:	005b      	lsls	r3, r3, #1
 800a26a:	62bb      	str	r3, [r7, #40]	; 0x28
	int window[5];
	int i, j, k, middle;

	// La mdiane se trouve au milieu de la fentre trie
	middle = 5 / 2;
 800a26c:	2302      	movs	r3, #2
 800a26e:	627b      	str	r3, [r7, #36]	; 0x24

	for (i = 0; i < signal_length; i++) {
 800a270:	2300      	movs	r3, #0
 800a272:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a274:	e065      	b.n	800a342 <medianFilter+0xee>
		// Construire la fentre avec les donnes autour du point i
		for (j = 0; j < 5; j++) {
 800a276:	2300      	movs	r3, #0
 800a278:	63bb      	str	r3, [r7, #56]	; 0x38
 800a27a:	e01e      	b.n	800a2ba <medianFilter+0x66>
			int index = i - middle + j;
 800a27c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a284:	18d3      	adds	r3, r2, r3
 800a286:	633b      	str	r3, [r7, #48]	; 0x30
			// Grer les bords du signal
			if (index < 0) index = 0;
 800a288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	da01      	bge.n	800a292 <medianFilter+0x3e>
 800a28e:	2300      	movs	r3, #0
 800a290:	633b      	str	r3, [r7, #48]	; 0x30
			if (index >= signal_length) index = signal_length - 1;
 800a292:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a296:	429a      	cmp	r2, r3
 800a298:	db02      	blt.n	800a2a0 <medianFilter+0x4c>
 800a29a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29c:	3b01      	subs	r3, #1
 800a29e:	633b      	str	r3, [r7, #48]	; 0x30
			window[j] = signal[index];
 800a2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a2a6:	18d3      	adds	r3, r2, r3
 800a2a8:	6819      	ldr	r1, [r3, #0]
 800a2aa:	230c      	movs	r3, #12
 800a2ac:	18fb      	adds	r3, r7, r3
 800a2ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2b0:	0092      	lsls	r2, r2, #2
 800a2b2:	50d1      	str	r1, [r2, r3]
		for (j = 0; j < 5; j++) {
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	63bb      	str	r3, [r7, #56]	; 0x38
 800a2ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2bc:	2b04      	cmp	r3, #4
 800a2be:	dddd      	ble.n	800a27c <medianFilter+0x28>
		}

		// Trier la fentre pour trouver la valeur mdiane
		for (j = 0; j < 5; j++) {
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	63bb      	str	r3, [r7, #56]	; 0x38
 800a2c4:	e029      	b.n	800a31a <medianFilter+0xc6>
			for (k = j + 1; k < 5; k++) {
 800a2c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	637b      	str	r3, [r7, #52]	; 0x34
 800a2cc:	e01f      	b.n	800a30e <medianFilter+0xba>
				if (window[j] > window[k]) {
 800a2ce:	200c      	movs	r0, #12
 800a2d0:	183b      	adds	r3, r7, r0
 800a2d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2d4:	0092      	lsls	r2, r2, #2
 800a2d6:	58d2      	ldr	r2, [r2, r3]
 800a2d8:	183b      	adds	r3, r7, r0
 800a2da:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a2dc:	0089      	lsls	r1, r1, #2
 800a2de:	58cb      	ldr	r3, [r1, r3]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	dd11      	ble.n	800a308 <medianFilter+0xb4>
					// change simple pour le tri
					int temp = window[j];
 800a2e4:	183b      	adds	r3, r7, r0
 800a2e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2e8:	0092      	lsls	r2, r2, #2
 800a2ea:	58d3      	ldr	r3, [r2, r3]
 800a2ec:	623b      	str	r3, [r7, #32]
					window[j] = window[k];
 800a2ee:	183b      	adds	r3, r7, r0
 800a2f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a2f2:	0092      	lsls	r2, r2, #2
 800a2f4:	58d1      	ldr	r1, [r2, r3]
 800a2f6:	183b      	adds	r3, r7, r0
 800a2f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2fa:	0092      	lsls	r2, r2, #2
 800a2fc:	50d1      	str	r1, [r2, r3]
					window[k] = temp;
 800a2fe:	183b      	adds	r3, r7, r0
 800a300:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a302:	0092      	lsls	r2, r2, #2
 800a304:	6a39      	ldr	r1, [r7, #32]
 800a306:	50d1      	str	r1, [r2, r3]
			for (k = j + 1; k < 5; k++) {
 800a308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a30a:	3301      	adds	r3, #1
 800a30c:	637b      	str	r3, [r7, #52]	; 0x34
 800a30e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a310:	2b04      	cmp	r3, #4
 800a312:	dddc      	ble.n	800a2ce <medianFilter+0x7a>
		for (j = 0; j < 5; j++) {
 800a314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a316:	3301      	adds	r3, #1
 800a318:	63bb      	str	r3, [r7, #56]	; 0x38
 800a31a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a31c:	2b04      	cmp	r3, #4
 800a31e:	ddd2      	ble.n	800a2c6 <medianFilter+0x72>
				}
			}
		}

		// Stocker la mdiane dans le signal filtr
		LIDAR->processing.filtred_buff[i] = window[middle];
 800a320:	230c      	movs	r3, #12
 800a322:	18fb      	adds	r3, r7, r3
 800a324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a326:	0092      	lsls	r2, r2, #2
 800a328:	58d2      	ldr	r2, [r2, r3]
 800a32a:	6879      	ldr	r1, [r7, #4]
 800a32c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a32e:	480a      	ldr	r0, [pc, #40]	; (800a358 <medianFilter+0x104>)
 800a330:	4684      	mov	ip, r0
 800a332:	4463      	add	r3, ip
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	18cb      	adds	r3, r1, r3
 800a338:	3304      	adds	r3, #4
 800a33a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < signal_length; i++) {
 800a33c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a33e:	3301      	adds	r3, #1
 800a340:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a342:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a346:	429a      	cmp	r2, r3
 800a348:	db95      	blt.n	800a276 <medianFilter+0x22>
	}
}
 800a34a:	46c0      	nop			; (mov r8, r8)
 800a34c:	46c0      	nop			; (mov r8, r8)
 800a34e:	46bd      	mov	sp, r7
 800a350:	b010      	add	sp, #64	; 0x40
 800a352:	bd80      	pop	{r7, pc}
 800a354:	0000201c 	.word	0x0000201c
 800a358:	0000096e 	.word	0x0000096e

0800a35c <pwm_start>:
#include "pwm.h"


//Gestion de l'allumage des moteurs
int pwm_start(TIM_HandleTypeDef htim, int Channel)
{
 800a35c:	b084      	sub	sp, #16
 800a35e:	b5b0      	push	{r4, r5, r7, lr}
 800a360:	af00      	add	r7, sp, #0
 800a362:	2510      	movs	r5, #16
 800a364:	197c      	adds	r4, r7, r5
 800a366:	6020      	str	r0, [r4, #0]
 800a368:	6061      	str	r1, [r4, #4]
 800a36a:	60a2      	str	r2, [r4, #8]
 800a36c:	60e3      	str	r3, [r4, #12]
	return HAL_TIM_PWM_Start(&htim, Channel);
 800a36e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a370:	197b      	adds	r3, r7, r5
 800a372:	0011      	movs	r1, r2
 800a374:	0018      	movs	r0, r3
 800a376:	f7fa fc27 	bl	8004bc8 <HAL_TIM_PWM_Start>
 800a37a:	0003      	movs	r3, r0
}
 800a37c:	0018      	movs	r0, r3
 800a37e:	46bd      	mov	sp, r7
 800a380:	bcb0      	pop	{r4, r5, r7}
 800a382:	bc08      	pop	{r3}
 800a384:	b004      	add	sp, #16
 800a386:	4718      	bx	r3

0800a388 <pwm_stop>:

int pwm_stop(TIM_HandleTypeDef htim, int Channel)
{
 800a388:	b084      	sub	sp, #16
 800a38a:	b5b0      	push	{r4, r5, r7, lr}
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	2510      	movs	r5, #16
 800a390:	197c      	adds	r4, r7, r5
 800a392:	6020      	str	r0, [r4, #0]
 800a394:	6061      	str	r1, [r4, #4]
 800a396:	60a2      	str	r2, [r4, #8]
 800a398:	60e3      	str	r3, [r4, #12]
	return HAL_TIM_PWM_Stop(&htim, Channel);
 800a39a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a39c:	197b      	adds	r3, r7, r5
 800a39e:	0011      	movs	r1, r2
 800a3a0:	0018      	movs	r0, r3
 800a3a2:	f7fa fcf5 	bl	8004d90 <HAL_TIM_PWM_Stop>
 800a3a6:	0003      	movs	r3, r0
}
 800a3a8:	0018      	movs	r0, r3
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bcb0      	pop	{r4, r5, r7}
 800a3ae:	bc08      	pop	{r3}
 800a3b0:	b004      	add	sp, #16
 800a3b2:	4718      	bx	r3

0800a3b4 <motor_Init>:

//Initialisation des moteurs
void motor_Init(struct Motor_drv_struct *moteur1, struct Motor_drv_struct *moteur2){
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b082      	sub	sp, #8
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	6039      	str	r1, [r7, #0]

	moteur1->Channel_Backward = TIM_CHANNEL_1;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	605a      	str	r2, [r3, #4]
	moteur1->Channel_Forward = TIM_CHANNEL_2;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2204      	movs	r2, #4
 800a3c8:	601a      	str	r2, [r3, #0]
	moteur1->Timer_Backward = htim15;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	4a20      	ldr	r2, [pc, #128]	; (800a450 <motor_Init+0x9c>)
 800a3ce:	3368      	adds	r3, #104	; 0x68
 800a3d0:	0011      	movs	r1, r2
 800a3d2:	224c      	movs	r2, #76	; 0x4c
 800a3d4:	0018      	movs	r0, r3
 800a3d6:	f000 fc80 	bl	800acda <memcpy>
	moteur1->Timer_Forward = htim15;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	4a1c      	ldr	r2, [pc, #112]	; (800a450 <motor_Init+0x9c>)
 800a3de:	331c      	adds	r3, #28
 800a3e0:	0011      	movs	r1, r2
 800a3e2:	224c      	movs	r2, #76	; 0x4c
 800a3e4:	0018      	movs	r0, r3
 800a3e6:	f000 fc78 	bl	800acda <memcpy>
	moteur1->pwm_start = pwm_start;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	21b4      	movs	r1, #180	; 0xb4
 800a3ee:	4a19      	ldr	r2, [pc, #100]	; (800a454 <motor_Init+0xa0>)
 800a3f0:	505a      	str	r2, [r3, r1]
	moteur1->pwm_stop = pwm_stop;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	21b8      	movs	r1, #184	; 0xb8
 800a3f6:	4a18      	ldr	r2, [pc, #96]	; (800a458 <motor_Init+0xa4>)
 800a3f8:	505a      	str	r2, [r3, r1]
	moteur1->update = update_motor;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	21bc      	movs	r1, #188	; 0xbc
 800a3fe:	4a17      	ldr	r2, [pc, #92]	; (800a45c <motor_Init+0xa8>)
 800a400:	505a      	str	r2, [r3, r1]

	moteur2->Channel_Backward = TIM_CHANNEL_1;
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	2200      	movs	r2, #0
 800a406:	605a      	str	r2, [r3, #4]
	moteur2->Channel_Forward = TIM_CHANNEL_1;
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	2200      	movs	r2, #0
 800a40c:	601a      	str	r2, [r3, #0]
	moteur2->Timer_Backward = htim16;
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	4a13      	ldr	r2, [pc, #76]	; (800a460 <motor_Init+0xac>)
 800a412:	3368      	adds	r3, #104	; 0x68
 800a414:	0011      	movs	r1, r2
 800a416:	224c      	movs	r2, #76	; 0x4c
 800a418:	0018      	movs	r0, r3
 800a41a:	f000 fc5e 	bl	800acda <memcpy>
	moteur2->Timer_Forward = htim17;
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	4a10      	ldr	r2, [pc, #64]	; (800a464 <motor_Init+0xb0>)
 800a422:	331c      	adds	r3, #28
 800a424:	0011      	movs	r1, r2
 800a426:	224c      	movs	r2, #76	; 0x4c
 800a428:	0018      	movs	r0, r3
 800a42a:	f000 fc56 	bl	800acda <memcpy>
	moteur2->pwm_start = pwm_start;
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	21b4      	movs	r1, #180	; 0xb4
 800a432:	4a08      	ldr	r2, [pc, #32]	; (800a454 <motor_Init+0xa0>)
 800a434:	505a      	str	r2, [r3, r1]
	moteur2->pwm_stop = pwm_stop;
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	21b8      	movs	r1, #184	; 0xb8
 800a43a:	4a07      	ldr	r2, [pc, #28]	; (800a458 <motor_Init+0xa4>)
 800a43c:	505a      	str	r2, [r3, r1]
	moteur2->update = update_motor;
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	21bc      	movs	r1, #188	; 0xbc
 800a442:	4a06      	ldr	r2, [pc, #24]	; (800a45c <motor_Init+0xa8>)
 800a444:	505a      	str	r2, [r3, r1]
}
 800a446:	46c0      	nop			; (mov r8, r8)
 800a448:	46bd      	mov	sp, r7
 800a44a:	b002      	add	sp, #8
 800a44c:	bd80      	pop	{r7, pc}
 800a44e:	46c0      	nop			; (mov r8, r8)
 800a450:	200034f4 	.word	0x200034f4
 800a454:	0800a35d 	.word	0x0800a35d
 800a458:	0800a389 	.word	0x0800a389
 800a45c:	0800a469 	.word	0x0800a469
 800a460:	20003540 	.word	0x20003540
 800a464:	2000358c 	.word	0x2000358c

0800a468 <update_motor>:

//Update alpha du moteur
void update_motor(struct Motor_drv_struct motor)
{
 800a468:	b084      	sub	sp, #16
 800a46a:	b5b0      	push	{r4, r5, r7, lr}
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	250c      	movs	r5, #12
 800a470:	1d2c      	adds	r4, r5, #4
 800a472:	19e4      	adds	r4, r4, r7
 800a474:	6020      	str	r0, [r4, #0]
 800a476:	6061      	str	r1, [r4, #4]
 800a478:	60a2      	str	r2, [r4, #8]
 800a47a:	60e3      	str	r3, [r4, #12]
	if (motor.sens == 1)
 800a47c:	002a      	movs	r2, r5
 800a47e:	1d13      	adds	r3, r2, #4
 800a480:	19db      	adds	r3, r3, r7
 800a482:	689b      	ldr	r3, [r3, #8]
 800a484:	2b01      	cmp	r3, #1
 800a486:	d000      	beq.n	800a48a <update_motor+0x22>
 800a488:	e094      	b.n	800a5b4 <update_motor+0x14c>
	{
		__HAL_TIM_SetCompare(&motor.Timer_Backward,motor.Channel_Backward,motor.alpha);
 800a48a:	1d13      	adds	r3, r2, #4
 800a48c:	19db      	adds	r3, r3, r7
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d108      	bne.n	800a4a6 <update_motor+0x3e>
 800a494:	0011      	movs	r1, r2
 800a496:	1d13      	adds	r3, r2, #4
 800a498:	19db      	adds	r3, r3, r7
 800a49a:	68da      	ldr	r2, [r3, #12]
 800a49c:	1d0b      	adds	r3, r1, #4
 800a49e:	19db      	adds	r3, r3, r7
 800a4a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a4a2:	635a      	str	r2, [r3, #52]	; 0x34
 800a4a4:	e044      	b.n	800a530 <update_motor+0xc8>
 800a4a6:	220c      	movs	r2, #12
 800a4a8:	1d13      	adds	r3, r2, #4
 800a4aa:	19db      	adds	r3, r3, r7
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	2b04      	cmp	r3, #4
 800a4b0:	d108      	bne.n	800a4c4 <update_motor+0x5c>
 800a4b2:	1d13      	adds	r3, r2, #4
 800a4b4:	19db      	adds	r3, r3, r7
 800a4b6:	68d9      	ldr	r1, [r3, #12]
 800a4b8:	1d13      	adds	r3, r2, #4
 800a4ba:	19db      	adds	r3, r3, r7
 800a4bc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a4be:	000b      	movs	r3, r1
 800a4c0:	6393      	str	r3, [r2, #56]	; 0x38
 800a4c2:	e035      	b.n	800a530 <update_motor+0xc8>
 800a4c4:	220c      	movs	r2, #12
 800a4c6:	1d13      	adds	r3, r2, #4
 800a4c8:	19db      	adds	r3, r3, r7
 800a4ca:	685b      	ldr	r3, [r3, #4]
 800a4cc:	2b08      	cmp	r3, #8
 800a4ce:	d108      	bne.n	800a4e2 <update_motor+0x7a>
 800a4d0:	1d13      	adds	r3, r2, #4
 800a4d2:	19db      	adds	r3, r3, r7
 800a4d4:	68d9      	ldr	r1, [r3, #12]
 800a4d6:	1d13      	adds	r3, r2, #4
 800a4d8:	19db      	adds	r3, r3, r7
 800a4da:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a4dc:	000b      	movs	r3, r1
 800a4de:	63d3      	str	r3, [r2, #60]	; 0x3c
 800a4e0:	e026      	b.n	800a530 <update_motor+0xc8>
 800a4e2:	220c      	movs	r2, #12
 800a4e4:	1d13      	adds	r3, r2, #4
 800a4e6:	19db      	adds	r3, r3, r7
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	2b0c      	cmp	r3, #12
 800a4ec:	d108      	bne.n	800a500 <update_motor+0x98>
 800a4ee:	1d13      	adds	r3, r2, #4
 800a4f0:	19db      	adds	r3, r3, r7
 800a4f2:	68d9      	ldr	r1, [r3, #12]
 800a4f4:	1d13      	adds	r3, r2, #4
 800a4f6:	19db      	adds	r3, r3, r7
 800a4f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a4fa:	000b      	movs	r3, r1
 800a4fc:	6413      	str	r3, [r2, #64]	; 0x40
 800a4fe:	e017      	b.n	800a530 <update_motor+0xc8>
 800a500:	220c      	movs	r2, #12
 800a502:	1d13      	adds	r3, r2, #4
 800a504:	19db      	adds	r3, r3, r7
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	2b10      	cmp	r3, #16
 800a50a:	d108      	bne.n	800a51e <update_motor+0xb6>
 800a50c:	1d13      	adds	r3, r2, #4
 800a50e:	19db      	adds	r3, r3, r7
 800a510:	68d9      	ldr	r1, [r3, #12]
 800a512:	1d13      	adds	r3, r2, #4
 800a514:	19db      	adds	r3, r3, r7
 800a516:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a518:	000b      	movs	r3, r1
 800a51a:	6593      	str	r3, [r2, #88]	; 0x58
 800a51c:	e008      	b.n	800a530 <update_motor+0xc8>
 800a51e:	220c      	movs	r2, #12
 800a520:	1d13      	adds	r3, r2, #4
 800a522:	19db      	adds	r3, r3, r7
 800a524:	68d9      	ldr	r1, [r3, #12]
 800a526:	1d13      	adds	r3, r2, #4
 800a528:	19db      	adds	r3, r3, r7
 800a52a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a52c:	000b      	movs	r3, r1
 800a52e:	65d3      	str	r3, [r2, #92]	; 0x5c
		__HAL_TIM_SetCompare(&motor.Timer_Forward,motor.Channel_Forward,0);
 800a530:	220c      	movs	r2, #12
 800a532:	1d13      	adds	r3, r2, #4
 800a534:	19db      	adds	r3, r3, r7
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d105      	bne.n	800a548 <update_motor+0xe0>
 800a53c:	1d13      	adds	r3, r2, #4
 800a53e:	19db      	adds	r3, r3, r7
 800a540:	69db      	ldr	r3, [r3, #28]
 800a542:	2200      	movs	r2, #0
 800a544:	635a      	str	r2, [r3, #52]	; 0x34
 800a546:	e035      	b.n	800a5b4 <update_motor+0x14c>
 800a548:	220c      	movs	r2, #12
 800a54a:	1d13      	adds	r3, r2, #4
 800a54c:	19db      	adds	r3, r3, r7
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b04      	cmp	r3, #4
 800a552:	d105      	bne.n	800a560 <update_motor+0xf8>
 800a554:	1d13      	adds	r3, r2, #4
 800a556:	19db      	adds	r3, r3, r7
 800a558:	69da      	ldr	r2, [r3, #28]
 800a55a:	2300      	movs	r3, #0
 800a55c:	6393      	str	r3, [r2, #56]	; 0x38
 800a55e:	e029      	b.n	800a5b4 <update_motor+0x14c>
 800a560:	220c      	movs	r2, #12
 800a562:	1d13      	adds	r3, r2, #4
 800a564:	19db      	adds	r3, r3, r7
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	2b08      	cmp	r3, #8
 800a56a:	d105      	bne.n	800a578 <update_motor+0x110>
 800a56c:	1d13      	adds	r3, r2, #4
 800a56e:	19db      	adds	r3, r3, r7
 800a570:	69da      	ldr	r2, [r3, #28]
 800a572:	2300      	movs	r3, #0
 800a574:	63d3      	str	r3, [r2, #60]	; 0x3c
 800a576:	e01d      	b.n	800a5b4 <update_motor+0x14c>
 800a578:	220c      	movs	r2, #12
 800a57a:	1d13      	adds	r3, r2, #4
 800a57c:	19db      	adds	r3, r3, r7
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b0c      	cmp	r3, #12
 800a582:	d105      	bne.n	800a590 <update_motor+0x128>
 800a584:	1d13      	adds	r3, r2, #4
 800a586:	19db      	adds	r3, r3, r7
 800a588:	69da      	ldr	r2, [r3, #28]
 800a58a:	2300      	movs	r3, #0
 800a58c:	6413      	str	r3, [r2, #64]	; 0x40
 800a58e:	e011      	b.n	800a5b4 <update_motor+0x14c>
 800a590:	220c      	movs	r2, #12
 800a592:	1d13      	adds	r3, r2, #4
 800a594:	19db      	adds	r3, r3, r7
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	2b10      	cmp	r3, #16
 800a59a:	d105      	bne.n	800a5a8 <update_motor+0x140>
 800a59c:	1d13      	adds	r3, r2, #4
 800a59e:	19db      	adds	r3, r3, r7
 800a5a0:	69da      	ldr	r2, [r3, #28]
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	6593      	str	r3, [r2, #88]	; 0x58
 800a5a6:	e005      	b.n	800a5b4 <update_motor+0x14c>
 800a5a8:	230c      	movs	r3, #12
 800a5aa:	3304      	adds	r3, #4
 800a5ac:	19db      	adds	r3, r3, r7
 800a5ae:	69da      	ldr	r2, [r3, #28]
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	65d3      	str	r3, [r2, #92]	; 0x5c
	}
	if (motor.sens == 2)
 800a5b4:	220c      	movs	r2, #12
 800a5b6:	1d13      	adds	r3, r2, #4
 800a5b8:	19db      	adds	r3, r3, r7
 800a5ba:	689b      	ldr	r3, [r3, #8]
 800a5bc:	2b02      	cmp	r3, #2
 800a5be:	d000      	beq.n	800a5c2 <update_motor+0x15a>
 800a5c0:	e094      	b.n	800a6ec <update_motor+0x284>
	{
		__HAL_TIM_SetCompare(&motor.Timer_Backward,motor.Channel_Backward,0);
 800a5c2:	1d13      	adds	r3, r2, #4
 800a5c4:	19db      	adds	r3, r3, r7
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d105      	bne.n	800a5d8 <update_motor+0x170>
 800a5cc:	1d13      	adds	r3, r2, #4
 800a5ce:	19db      	adds	r3, r3, r7
 800a5d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	635a      	str	r2, [r3, #52]	; 0x34
 800a5d6:	e035      	b.n	800a644 <update_motor+0x1dc>
 800a5d8:	220c      	movs	r2, #12
 800a5da:	1d13      	adds	r3, r2, #4
 800a5dc:	19db      	adds	r3, r3, r7
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	2b04      	cmp	r3, #4
 800a5e2:	d105      	bne.n	800a5f0 <update_motor+0x188>
 800a5e4:	1d13      	adds	r3, r2, #4
 800a5e6:	19db      	adds	r3, r3, r7
 800a5e8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6393      	str	r3, [r2, #56]	; 0x38
 800a5ee:	e029      	b.n	800a644 <update_motor+0x1dc>
 800a5f0:	220c      	movs	r2, #12
 800a5f2:	1d13      	adds	r3, r2, #4
 800a5f4:	19db      	adds	r3, r3, r7
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	2b08      	cmp	r3, #8
 800a5fa:	d105      	bne.n	800a608 <update_motor+0x1a0>
 800a5fc:	1d13      	adds	r3, r2, #4
 800a5fe:	19db      	adds	r3, r3, r7
 800a600:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a602:	2300      	movs	r3, #0
 800a604:	63d3      	str	r3, [r2, #60]	; 0x3c
 800a606:	e01d      	b.n	800a644 <update_motor+0x1dc>
 800a608:	220c      	movs	r2, #12
 800a60a:	1d13      	adds	r3, r2, #4
 800a60c:	19db      	adds	r3, r3, r7
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	2b0c      	cmp	r3, #12
 800a612:	d105      	bne.n	800a620 <update_motor+0x1b8>
 800a614:	1d13      	adds	r3, r2, #4
 800a616:	19db      	adds	r3, r3, r7
 800a618:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a61a:	2300      	movs	r3, #0
 800a61c:	6413      	str	r3, [r2, #64]	; 0x40
 800a61e:	e011      	b.n	800a644 <update_motor+0x1dc>
 800a620:	220c      	movs	r2, #12
 800a622:	1d13      	adds	r3, r2, #4
 800a624:	19db      	adds	r3, r3, r7
 800a626:	685b      	ldr	r3, [r3, #4]
 800a628:	2b10      	cmp	r3, #16
 800a62a:	d105      	bne.n	800a638 <update_motor+0x1d0>
 800a62c:	1d13      	adds	r3, r2, #4
 800a62e:	19db      	adds	r3, r3, r7
 800a630:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a632:	2300      	movs	r3, #0
 800a634:	6593      	str	r3, [r2, #88]	; 0x58
 800a636:	e005      	b.n	800a644 <update_motor+0x1dc>
 800a638:	230c      	movs	r3, #12
 800a63a:	3304      	adds	r3, #4
 800a63c:	19db      	adds	r3, r3, r7
 800a63e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800a640:	2300      	movs	r3, #0
 800a642:	65d3      	str	r3, [r2, #92]	; 0x5c
		__HAL_TIM_SetCompare(&motor.Timer_Forward,motor.Channel_Forward,motor.alpha);
 800a644:	220c      	movs	r2, #12
 800a646:	1d13      	adds	r3, r2, #4
 800a648:	19db      	adds	r3, r3, r7
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d108      	bne.n	800a662 <update_motor+0x1fa>
 800a650:	0011      	movs	r1, r2
 800a652:	1d13      	adds	r3, r2, #4
 800a654:	19db      	adds	r3, r3, r7
 800a656:	68da      	ldr	r2, [r3, #12]
 800a658:	1d0b      	adds	r3, r1, #4
 800a65a:	19db      	adds	r3, r3, r7
 800a65c:	69db      	ldr	r3, [r3, #28]
 800a65e:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800a660:	e044      	b.n	800a6ec <update_motor+0x284>
		__HAL_TIM_SetCompare(&motor.Timer_Forward,motor.Channel_Forward,motor.alpha);
 800a662:	220c      	movs	r2, #12
 800a664:	1d13      	adds	r3, r2, #4
 800a666:	19db      	adds	r3, r3, r7
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	2b04      	cmp	r3, #4
 800a66c:	d108      	bne.n	800a680 <update_motor+0x218>
 800a66e:	1d13      	adds	r3, r2, #4
 800a670:	19db      	adds	r3, r3, r7
 800a672:	68d9      	ldr	r1, [r3, #12]
 800a674:	1d13      	adds	r3, r2, #4
 800a676:	19db      	adds	r3, r3, r7
 800a678:	69da      	ldr	r2, [r3, #28]
 800a67a:	000b      	movs	r3, r1
 800a67c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800a67e:	e035      	b.n	800a6ec <update_motor+0x284>
		__HAL_TIM_SetCompare(&motor.Timer_Forward,motor.Channel_Forward,motor.alpha);
 800a680:	220c      	movs	r2, #12
 800a682:	1d13      	adds	r3, r2, #4
 800a684:	19db      	adds	r3, r3, r7
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	2b08      	cmp	r3, #8
 800a68a:	d108      	bne.n	800a69e <update_motor+0x236>
 800a68c:	1d13      	adds	r3, r2, #4
 800a68e:	19db      	adds	r3, r3, r7
 800a690:	68d9      	ldr	r1, [r3, #12]
 800a692:	1d13      	adds	r3, r2, #4
 800a694:	19db      	adds	r3, r3, r7
 800a696:	69da      	ldr	r2, [r3, #28]
 800a698:	000b      	movs	r3, r1
 800a69a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800a69c:	e026      	b.n	800a6ec <update_motor+0x284>
		__HAL_TIM_SetCompare(&motor.Timer_Forward,motor.Channel_Forward,motor.alpha);
 800a69e:	220c      	movs	r2, #12
 800a6a0:	1d13      	adds	r3, r2, #4
 800a6a2:	19db      	adds	r3, r3, r7
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b0c      	cmp	r3, #12
 800a6a8:	d108      	bne.n	800a6bc <update_motor+0x254>
 800a6aa:	1d13      	adds	r3, r2, #4
 800a6ac:	19db      	adds	r3, r3, r7
 800a6ae:	68d9      	ldr	r1, [r3, #12]
 800a6b0:	1d13      	adds	r3, r2, #4
 800a6b2:	19db      	adds	r3, r3, r7
 800a6b4:	69da      	ldr	r2, [r3, #28]
 800a6b6:	000b      	movs	r3, r1
 800a6b8:	6413      	str	r3, [r2, #64]	; 0x40
}
 800a6ba:	e017      	b.n	800a6ec <update_motor+0x284>
		__HAL_TIM_SetCompare(&motor.Timer_Forward,motor.Channel_Forward,motor.alpha);
 800a6bc:	220c      	movs	r2, #12
 800a6be:	1d13      	adds	r3, r2, #4
 800a6c0:	19db      	adds	r3, r3, r7
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	2b10      	cmp	r3, #16
 800a6c6:	d108      	bne.n	800a6da <update_motor+0x272>
 800a6c8:	1d13      	adds	r3, r2, #4
 800a6ca:	19db      	adds	r3, r3, r7
 800a6cc:	68d9      	ldr	r1, [r3, #12]
 800a6ce:	1d13      	adds	r3, r2, #4
 800a6d0:	19db      	adds	r3, r3, r7
 800a6d2:	69da      	ldr	r2, [r3, #28]
 800a6d4:	000b      	movs	r3, r1
 800a6d6:	6593      	str	r3, [r2, #88]	; 0x58
}
 800a6d8:	e008      	b.n	800a6ec <update_motor+0x284>
		__HAL_TIM_SetCompare(&motor.Timer_Forward,motor.Channel_Forward,motor.alpha);
 800a6da:	220c      	movs	r2, #12
 800a6dc:	1d13      	adds	r3, r2, #4
 800a6de:	19db      	adds	r3, r3, r7
 800a6e0:	68d9      	ldr	r1, [r3, #12]
 800a6e2:	1d13      	adds	r3, r2, #4
 800a6e4:	19db      	adds	r3, r3, r7
 800a6e6:	69da      	ldr	r2, [r3, #28]
 800a6e8:	000b      	movs	r3, r1
 800a6ea:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800a6ec:	46c0      	nop			; (mov r8, r8)
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bcb0      	pop	{r4, r5, r7}
 800a6f2:	bc08      	pop	{r3}
 800a6f4:	b004      	add	sp, #16
 800a6f6:	4718      	bx	r3

0800a6f8 <codeur_init>:
 */

#include "sensor.h"


void codeur_init(Codeur_HandleTypeDef *hcodeur, TIM_HandleTypeDef *htimEncodeur, int frequency){
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b084      	sub	sp, #16
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	60f8      	str	r0, [r7, #12]
 800a700:	60b9      	str	r1, [r7, #8]
 800a702:	607a      	str	r2, [r7, #4]
	HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);
 800a704:	4b0c      	ldr	r3, [pc, #48]	; (800a738 <codeur_init+0x40>)
 800a706:	213c      	movs	r1, #60	; 0x3c
 800a708:	0018      	movs	r0, r3
 800a70a:	f7fa fc75 	bl	8004ff8 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim1,TIM_CHANNEL_ALL);
 800a70e:	4b0b      	ldr	r3, [pc, #44]	; (800a73c <codeur_init+0x44>)
 800a710:	213c      	movs	r1, #60	; 0x3c
 800a712:	0018      	movs	r0, r3
 800a714:	f7fa fc70 	bl	8004ff8 <HAL_TIM_Encoder_Start_IT>
	hcodeur->htimEncodeur = htimEncodeur;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	68ba      	ldr	r2, [r7, #8]
 800a71c:	601a      	str	r2, [r3, #0]
	hcodeur->frequency = frequency;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	687a      	ldr	r2, [r7, #4]
 800a722:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Start(hcodeur->htimEncodeur);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	0018      	movs	r0, r3
 800a72a:	f7fa f951 	bl	80049d0 <HAL_TIM_Base_Start>
}
 800a72e:	46c0      	nop			; (mov r8, r8)
 800a730:	46bd      	mov	sp, r7
 800a732:	b004      	add	sp, #16
 800a734:	bd80      	pop	{r7, pc}
 800a736:	46c0      	nop			; (mov r8, r8)
 800a738:	20003410 	.word	0x20003410
 800a73c:	200033c4 	.word	0x200033c4

0800a740 <std>:
 800a740:	2300      	movs	r3, #0
 800a742:	b510      	push	{r4, lr}
 800a744:	0004      	movs	r4, r0
 800a746:	6003      	str	r3, [r0, #0]
 800a748:	6043      	str	r3, [r0, #4]
 800a74a:	6083      	str	r3, [r0, #8]
 800a74c:	8181      	strh	r1, [r0, #12]
 800a74e:	6643      	str	r3, [r0, #100]	; 0x64
 800a750:	81c2      	strh	r2, [r0, #14]
 800a752:	6103      	str	r3, [r0, #16]
 800a754:	6143      	str	r3, [r0, #20]
 800a756:	6183      	str	r3, [r0, #24]
 800a758:	0019      	movs	r1, r3
 800a75a:	2208      	movs	r2, #8
 800a75c:	305c      	adds	r0, #92	; 0x5c
 800a75e:	f000 fa39 	bl	800abd4 <memset>
 800a762:	4b0b      	ldr	r3, [pc, #44]	; (800a790 <std+0x50>)
 800a764:	6224      	str	r4, [r4, #32]
 800a766:	6263      	str	r3, [r4, #36]	; 0x24
 800a768:	4b0a      	ldr	r3, [pc, #40]	; (800a794 <std+0x54>)
 800a76a:	62a3      	str	r3, [r4, #40]	; 0x28
 800a76c:	4b0a      	ldr	r3, [pc, #40]	; (800a798 <std+0x58>)
 800a76e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a770:	4b0a      	ldr	r3, [pc, #40]	; (800a79c <std+0x5c>)
 800a772:	6323      	str	r3, [r4, #48]	; 0x30
 800a774:	4b0a      	ldr	r3, [pc, #40]	; (800a7a0 <std+0x60>)
 800a776:	429c      	cmp	r4, r3
 800a778:	d005      	beq.n	800a786 <std+0x46>
 800a77a:	4b0a      	ldr	r3, [pc, #40]	; (800a7a4 <std+0x64>)
 800a77c:	429c      	cmp	r4, r3
 800a77e:	d002      	beq.n	800a786 <std+0x46>
 800a780:	4b09      	ldr	r3, [pc, #36]	; (800a7a8 <std+0x68>)
 800a782:	429c      	cmp	r4, r3
 800a784:	d103      	bne.n	800a78e <std+0x4e>
 800a786:	0020      	movs	r0, r4
 800a788:	3058      	adds	r0, #88	; 0x58
 800a78a:	f000 faa3 	bl	800acd4 <__retarget_lock_init_recursive>
 800a78e:	bd10      	pop	{r4, pc}
 800a790:	0800a9f1 	.word	0x0800a9f1
 800a794:	0800aa19 	.word	0x0800aa19
 800a798:	0800aa51 	.word	0x0800aa51
 800a79c:	0800aa7d 	.word	0x0800aa7d
 800a7a0:	200086cc 	.word	0x200086cc
 800a7a4:	20008734 	.word	0x20008734
 800a7a8:	2000879c 	.word	0x2000879c

0800a7ac <stdio_exit_handler>:
 800a7ac:	b510      	push	{r4, lr}
 800a7ae:	4a03      	ldr	r2, [pc, #12]	; (800a7bc <stdio_exit_handler+0x10>)
 800a7b0:	4903      	ldr	r1, [pc, #12]	; (800a7c0 <stdio_exit_handler+0x14>)
 800a7b2:	4804      	ldr	r0, [pc, #16]	; (800a7c4 <stdio_exit_handler+0x18>)
 800a7b4:	f000 f86c 	bl	800a890 <_fwalk_sglue>
 800a7b8:	bd10      	pop	{r4, pc}
 800a7ba:	46c0      	nop			; (mov r8, r8)
 800a7bc:	20000010 	.word	0x20000010
 800a7c0:	0800b5c1 	.word	0x0800b5c1
 800a7c4:	2000001c 	.word	0x2000001c

0800a7c8 <cleanup_stdio>:
 800a7c8:	6841      	ldr	r1, [r0, #4]
 800a7ca:	4b0b      	ldr	r3, [pc, #44]	; (800a7f8 <cleanup_stdio+0x30>)
 800a7cc:	b510      	push	{r4, lr}
 800a7ce:	0004      	movs	r4, r0
 800a7d0:	4299      	cmp	r1, r3
 800a7d2:	d001      	beq.n	800a7d8 <cleanup_stdio+0x10>
 800a7d4:	f000 fef4 	bl	800b5c0 <_fflush_r>
 800a7d8:	68a1      	ldr	r1, [r4, #8]
 800a7da:	4b08      	ldr	r3, [pc, #32]	; (800a7fc <cleanup_stdio+0x34>)
 800a7dc:	4299      	cmp	r1, r3
 800a7de:	d002      	beq.n	800a7e6 <cleanup_stdio+0x1e>
 800a7e0:	0020      	movs	r0, r4
 800a7e2:	f000 feed 	bl	800b5c0 <_fflush_r>
 800a7e6:	68e1      	ldr	r1, [r4, #12]
 800a7e8:	4b05      	ldr	r3, [pc, #20]	; (800a800 <cleanup_stdio+0x38>)
 800a7ea:	4299      	cmp	r1, r3
 800a7ec:	d002      	beq.n	800a7f4 <cleanup_stdio+0x2c>
 800a7ee:	0020      	movs	r0, r4
 800a7f0:	f000 fee6 	bl	800b5c0 <_fflush_r>
 800a7f4:	bd10      	pop	{r4, pc}
 800a7f6:	46c0      	nop			; (mov r8, r8)
 800a7f8:	200086cc 	.word	0x200086cc
 800a7fc:	20008734 	.word	0x20008734
 800a800:	2000879c 	.word	0x2000879c

0800a804 <global_stdio_init.part.0>:
 800a804:	b510      	push	{r4, lr}
 800a806:	4b09      	ldr	r3, [pc, #36]	; (800a82c <global_stdio_init.part.0+0x28>)
 800a808:	4a09      	ldr	r2, [pc, #36]	; (800a830 <global_stdio_init.part.0+0x2c>)
 800a80a:	2104      	movs	r1, #4
 800a80c:	601a      	str	r2, [r3, #0]
 800a80e:	4809      	ldr	r0, [pc, #36]	; (800a834 <global_stdio_init.part.0+0x30>)
 800a810:	2200      	movs	r2, #0
 800a812:	f7ff ff95 	bl	800a740 <std>
 800a816:	2201      	movs	r2, #1
 800a818:	2109      	movs	r1, #9
 800a81a:	4807      	ldr	r0, [pc, #28]	; (800a838 <global_stdio_init.part.0+0x34>)
 800a81c:	f7ff ff90 	bl	800a740 <std>
 800a820:	2202      	movs	r2, #2
 800a822:	2112      	movs	r1, #18
 800a824:	4805      	ldr	r0, [pc, #20]	; (800a83c <global_stdio_init.part.0+0x38>)
 800a826:	f7ff ff8b 	bl	800a740 <std>
 800a82a:	bd10      	pop	{r4, pc}
 800a82c:	20008804 	.word	0x20008804
 800a830:	0800a7ad 	.word	0x0800a7ad
 800a834:	200086cc 	.word	0x200086cc
 800a838:	20008734 	.word	0x20008734
 800a83c:	2000879c 	.word	0x2000879c

0800a840 <__sfp_lock_acquire>:
 800a840:	b510      	push	{r4, lr}
 800a842:	4802      	ldr	r0, [pc, #8]	; (800a84c <__sfp_lock_acquire+0xc>)
 800a844:	f000 fa47 	bl	800acd6 <__retarget_lock_acquire_recursive>
 800a848:	bd10      	pop	{r4, pc}
 800a84a:	46c0      	nop			; (mov r8, r8)
 800a84c:	2000880d 	.word	0x2000880d

0800a850 <__sfp_lock_release>:
 800a850:	b510      	push	{r4, lr}
 800a852:	4802      	ldr	r0, [pc, #8]	; (800a85c <__sfp_lock_release+0xc>)
 800a854:	f000 fa40 	bl	800acd8 <__retarget_lock_release_recursive>
 800a858:	bd10      	pop	{r4, pc}
 800a85a:	46c0      	nop			; (mov r8, r8)
 800a85c:	2000880d 	.word	0x2000880d

0800a860 <__sinit>:
 800a860:	b510      	push	{r4, lr}
 800a862:	0004      	movs	r4, r0
 800a864:	f7ff ffec 	bl	800a840 <__sfp_lock_acquire>
 800a868:	6a23      	ldr	r3, [r4, #32]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d002      	beq.n	800a874 <__sinit+0x14>
 800a86e:	f7ff ffef 	bl	800a850 <__sfp_lock_release>
 800a872:	bd10      	pop	{r4, pc}
 800a874:	4b04      	ldr	r3, [pc, #16]	; (800a888 <__sinit+0x28>)
 800a876:	6223      	str	r3, [r4, #32]
 800a878:	4b04      	ldr	r3, [pc, #16]	; (800a88c <__sinit+0x2c>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d1f6      	bne.n	800a86e <__sinit+0xe>
 800a880:	f7ff ffc0 	bl	800a804 <global_stdio_init.part.0>
 800a884:	e7f3      	b.n	800a86e <__sinit+0xe>
 800a886:	46c0      	nop			; (mov r8, r8)
 800a888:	0800a7c9 	.word	0x0800a7c9
 800a88c:	20008804 	.word	0x20008804

0800a890 <_fwalk_sglue>:
 800a890:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a892:	0014      	movs	r4, r2
 800a894:	2600      	movs	r6, #0
 800a896:	9000      	str	r0, [sp, #0]
 800a898:	9101      	str	r1, [sp, #4]
 800a89a:	68a5      	ldr	r5, [r4, #8]
 800a89c:	6867      	ldr	r7, [r4, #4]
 800a89e:	3f01      	subs	r7, #1
 800a8a0:	d504      	bpl.n	800a8ac <_fwalk_sglue+0x1c>
 800a8a2:	6824      	ldr	r4, [r4, #0]
 800a8a4:	2c00      	cmp	r4, #0
 800a8a6:	d1f8      	bne.n	800a89a <_fwalk_sglue+0xa>
 800a8a8:	0030      	movs	r0, r6
 800a8aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a8ac:	89ab      	ldrh	r3, [r5, #12]
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d908      	bls.n	800a8c4 <_fwalk_sglue+0x34>
 800a8b2:	220e      	movs	r2, #14
 800a8b4:	5eab      	ldrsh	r3, [r5, r2]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	d004      	beq.n	800a8c4 <_fwalk_sglue+0x34>
 800a8ba:	0029      	movs	r1, r5
 800a8bc:	9800      	ldr	r0, [sp, #0]
 800a8be:	9b01      	ldr	r3, [sp, #4]
 800a8c0:	4798      	blx	r3
 800a8c2:	4306      	orrs	r6, r0
 800a8c4:	3568      	adds	r5, #104	; 0x68
 800a8c6:	e7ea      	b.n	800a89e <_fwalk_sglue+0xe>

0800a8c8 <_puts_r>:
 800a8c8:	6a03      	ldr	r3, [r0, #32]
 800a8ca:	b570      	push	{r4, r5, r6, lr}
 800a8cc:	0005      	movs	r5, r0
 800a8ce:	000e      	movs	r6, r1
 800a8d0:	6884      	ldr	r4, [r0, #8]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d101      	bne.n	800a8da <_puts_r+0x12>
 800a8d6:	f7ff ffc3 	bl	800a860 <__sinit>
 800a8da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8dc:	07db      	lsls	r3, r3, #31
 800a8de:	d405      	bmi.n	800a8ec <_puts_r+0x24>
 800a8e0:	89a3      	ldrh	r3, [r4, #12]
 800a8e2:	059b      	lsls	r3, r3, #22
 800a8e4:	d402      	bmi.n	800a8ec <_puts_r+0x24>
 800a8e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8e8:	f000 f9f5 	bl	800acd6 <__retarget_lock_acquire_recursive>
 800a8ec:	89a3      	ldrh	r3, [r4, #12]
 800a8ee:	071b      	lsls	r3, r3, #28
 800a8f0:	d502      	bpl.n	800a8f8 <_puts_r+0x30>
 800a8f2:	6923      	ldr	r3, [r4, #16]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d11f      	bne.n	800a938 <_puts_r+0x70>
 800a8f8:	0021      	movs	r1, r4
 800a8fa:	0028      	movs	r0, r5
 800a8fc:	f000 f906 	bl	800ab0c <__swsetup_r>
 800a900:	2800      	cmp	r0, #0
 800a902:	d019      	beq.n	800a938 <_puts_r+0x70>
 800a904:	2501      	movs	r5, #1
 800a906:	426d      	negs	r5, r5
 800a908:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a90a:	07db      	lsls	r3, r3, #31
 800a90c:	d405      	bmi.n	800a91a <_puts_r+0x52>
 800a90e:	89a3      	ldrh	r3, [r4, #12]
 800a910:	059b      	lsls	r3, r3, #22
 800a912:	d402      	bmi.n	800a91a <_puts_r+0x52>
 800a914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a916:	f000 f9df 	bl	800acd8 <__retarget_lock_release_recursive>
 800a91a:	0028      	movs	r0, r5
 800a91c:	bd70      	pop	{r4, r5, r6, pc}
 800a91e:	3601      	adds	r6, #1
 800a920:	60a3      	str	r3, [r4, #8]
 800a922:	2b00      	cmp	r3, #0
 800a924:	da04      	bge.n	800a930 <_puts_r+0x68>
 800a926:	69a2      	ldr	r2, [r4, #24]
 800a928:	429a      	cmp	r2, r3
 800a92a:	dc16      	bgt.n	800a95a <_puts_r+0x92>
 800a92c:	290a      	cmp	r1, #10
 800a92e:	d014      	beq.n	800a95a <_puts_r+0x92>
 800a930:	6823      	ldr	r3, [r4, #0]
 800a932:	1c5a      	adds	r2, r3, #1
 800a934:	6022      	str	r2, [r4, #0]
 800a936:	7019      	strb	r1, [r3, #0]
 800a938:	68a3      	ldr	r3, [r4, #8]
 800a93a:	7831      	ldrb	r1, [r6, #0]
 800a93c:	3b01      	subs	r3, #1
 800a93e:	2900      	cmp	r1, #0
 800a940:	d1ed      	bne.n	800a91e <_puts_r+0x56>
 800a942:	60a3      	str	r3, [r4, #8]
 800a944:	2b00      	cmp	r3, #0
 800a946:	da0f      	bge.n	800a968 <_puts_r+0xa0>
 800a948:	0028      	movs	r0, r5
 800a94a:	0022      	movs	r2, r4
 800a94c:	310a      	adds	r1, #10
 800a94e:	f000 f89b 	bl	800aa88 <__swbuf_r>
 800a952:	250a      	movs	r5, #10
 800a954:	3001      	adds	r0, #1
 800a956:	d1d7      	bne.n	800a908 <_puts_r+0x40>
 800a958:	e7d4      	b.n	800a904 <_puts_r+0x3c>
 800a95a:	0022      	movs	r2, r4
 800a95c:	0028      	movs	r0, r5
 800a95e:	f000 f893 	bl	800aa88 <__swbuf_r>
 800a962:	3001      	adds	r0, #1
 800a964:	d1e8      	bne.n	800a938 <_puts_r+0x70>
 800a966:	e7cd      	b.n	800a904 <_puts_r+0x3c>
 800a968:	250a      	movs	r5, #10
 800a96a:	6823      	ldr	r3, [r4, #0]
 800a96c:	1c5a      	adds	r2, r3, #1
 800a96e:	6022      	str	r2, [r4, #0]
 800a970:	701d      	strb	r5, [r3, #0]
 800a972:	e7c9      	b.n	800a908 <_puts_r+0x40>

0800a974 <puts>:
 800a974:	b510      	push	{r4, lr}
 800a976:	4b03      	ldr	r3, [pc, #12]	; (800a984 <puts+0x10>)
 800a978:	0001      	movs	r1, r0
 800a97a:	6818      	ldr	r0, [r3, #0]
 800a97c:	f7ff ffa4 	bl	800a8c8 <_puts_r>
 800a980:	bd10      	pop	{r4, pc}
 800a982:	46c0      	nop			; (mov r8, r8)
 800a984:	20000068 	.word	0x20000068

0800a988 <sniprintf>:
 800a988:	b40c      	push	{r2, r3}
 800a98a:	b530      	push	{r4, r5, lr}
 800a98c:	4b17      	ldr	r3, [pc, #92]	; (800a9ec <sniprintf+0x64>)
 800a98e:	000c      	movs	r4, r1
 800a990:	681d      	ldr	r5, [r3, #0]
 800a992:	b09d      	sub	sp, #116	; 0x74
 800a994:	2900      	cmp	r1, #0
 800a996:	da08      	bge.n	800a9aa <sniprintf+0x22>
 800a998:	238b      	movs	r3, #139	; 0x8b
 800a99a:	2001      	movs	r0, #1
 800a99c:	602b      	str	r3, [r5, #0]
 800a99e:	4240      	negs	r0, r0
 800a9a0:	b01d      	add	sp, #116	; 0x74
 800a9a2:	bc30      	pop	{r4, r5}
 800a9a4:	bc08      	pop	{r3}
 800a9a6:	b002      	add	sp, #8
 800a9a8:	4718      	bx	r3
 800a9aa:	2382      	movs	r3, #130	; 0x82
 800a9ac:	466a      	mov	r2, sp
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	8293      	strh	r3, [r2, #20]
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	9002      	str	r0, [sp, #8]
 800a9b6:	9006      	str	r0, [sp, #24]
 800a9b8:	4299      	cmp	r1, r3
 800a9ba:	d000      	beq.n	800a9be <sniprintf+0x36>
 800a9bc:	1e4b      	subs	r3, r1, #1
 800a9be:	9304      	str	r3, [sp, #16]
 800a9c0:	9307      	str	r3, [sp, #28]
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	466a      	mov	r2, sp
 800a9c6:	425b      	negs	r3, r3
 800a9c8:	82d3      	strh	r3, [r2, #22]
 800a9ca:	0028      	movs	r0, r5
 800a9cc:	ab21      	add	r3, sp, #132	; 0x84
 800a9ce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a9d0:	a902      	add	r1, sp, #8
 800a9d2:	9301      	str	r3, [sp, #4]
 800a9d4:	f000 faea 	bl	800afac <_svfiprintf_r>
 800a9d8:	1c43      	adds	r3, r0, #1
 800a9da:	da01      	bge.n	800a9e0 <sniprintf+0x58>
 800a9dc:	238b      	movs	r3, #139	; 0x8b
 800a9de:	602b      	str	r3, [r5, #0]
 800a9e0:	2c00      	cmp	r4, #0
 800a9e2:	d0dd      	beq.n	800a9a0 <sniprintf+0x18>
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	9b02      	ldr	r3, [sp, #8]
 800a9e8:	701a      	strb	r2, [r3, #0]
 800a9ea:	e7d9      	b.n	800a9a0 <sniprintf+0x18>
 800a9ec:	20000068 	.word	0x20000068

0800a9f0 <__sread>:
 800a9f0:	b570      	push	{r4, r5, r6, lr}
 800a9f2:	000c      	movs	r4, r1
 800a9f4:	250e      	movs	r5, #14
 800a9f6:	5f49      	ldrsh	r1, [r1, r5]
 800a9f8:	f000 f91a 	bl	800ac30 <_read_r>
 800a9fc:	2800      	cmp	r0, #0
 800a9fe:	db03      	blt.n	800aa08 <__sread+0x18>
 800aa00:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800aa02:	181b      	adds	r3, r3, r0
 800aa04:	6563      	str	r3, [r4, #84]	; 0x54
 800aa06:	bd70      	pop	{r4, r5, r6, pc}
 800aa08:	89a3      	ldrh	r3, [r4, #12]
 800aa0a:	4a02      	ldr	r2, [pc, #8]	; (800aa14 <__sread+0x24>)
 800aa0c:	4013      	ands	r3, r2
 800aa0e:	81a3      	strh	r3, [r4, #12]
 800aa10:	e7f9      	b.n	800aa06 <__sread+0x16>
 800aa12:	46c0      	nop			; (mov r8, r8)
 800aa14:	ffffefff 	.word	0xffffefff

0800aa18 <__swrite>:
 800aa18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa1a:	001f      	movs	r7, r3
 800aa1c:	898b      	ldrh	r3, [r1, #12]
 800aa1e:	0005      	movs	r5, r0
 800aa20:	000c      	movs	r4, r1
 800aa22:	0016      	movs	r6, r2
 800aa24:	05db      	lsls	r3, r3, #23
 800aa26:	d505      	bpl.n	800aa34 <__swrite+0x1c>
 800aa28:	230e      	movs	r3, #14
 800aa2a:	5ec9      	ldrsh	r1, [r1, r3]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	2302      	movs	r3, #2
 800aa30:	f000 f8ea 	bl	800ac08 <_lseek_r>
 800aa34:	89a3      	ldrh	r3, [r4, #12]
 800aa36:	4a05      	ldr	r2, [pc, #20]	; (800aa4c <__swrite+0x34>)
 800aa38:	0028      	movs	r0, r5
 800aa3a:	4013      	ands	r3, r2
 800aa3c:	81a3      	strh	r3, [r4, #12]
 800aa3e:	0032      	movs	r2, r6
 800aa40:	230e      	movs	r3, #14
 800aa42:	5ee1      	ldrsh	r1, [r4, r3]
 800aa44:	003b      	movs	r3, r7
 800aa46:	f000 f907 	bl	800ac58 <_write_r>
 800aa4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa4c:	ffffefff 	.word	0xffffefff

0800aa50 <__sseek>:
 800aa50:	b570      	push	{r4, r5, r6, lr}
 800aa52:	000c      	movs	r4, r1
 800aa54:	250e      	movs	r5, #14
 800aa56:	5f49      	ldrsh	r1, [r1, r5]
 800aa58:	f000 f8d6 	bl	800ac08 <_lseek_r>
 800aa5c:	89a3      	ldrh	r3, [r4, #12]
 800aa5e:	1c42      	adds	r2, r0, #1
 800aa60:	d103      	bne.n	800aa6a <__sseek+0x1a>
 800aa62:	4a05      	ldr	r2, [pc, #20]	; (800aa78 <__sseek+0x28>)
 800aa64:	4013      	ands	r3, r2
 800aa66:	81a3      	strh	r3, [r4, #12]
 800aa68:	bd70      	pop	{r4, r5, r6, pc}
 800aa6a:	2280      	movs	r2, #128	; 0x80
 800aa6c:	0152      	lsls	r2, r2, #5
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	81a3      	strh	r3, [r4, #12]
 800aa72:	6560      	str	r0, [r4, #84]	; 0x54
 800aa74:	e7f8      	b.n	800aa68 <__sseek+0x18>
 800aa76:	46c0      	nop			; (mov r8, r8)
 800aa78:	ffffefff 	.word	0xffffefff

0800aa7c <__sclose>:
 800aa7c:	b510      	push	{r4, lr}
 800aa7e:	230e      	movs	r3, #14
 800aa80:	5ec9      	ldrsh	r1, [r1, r3]
 800aa82:	f000 f8af 	bl	800abe4 <_close_r>
 800aa86:	bd10      	pop	{r4, pc}

0800aa88 <__swbuf_r>:
 800aa88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa8a:	0006      	movs	r6, r0
 800aa8c:	000d      	movs	r5, r1
 800aa8e:	0014      	movs	r4, r2
 800aa90:	2800      	cmp	r0, #0
 800aa92:	d004      	beq.n	800aa9e <__swbuf_r+0x16>
 800aa94:	6a03      	ldr	r3, [r0, #32]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d101      	bne.n	800aa9e <__swbuf_r+0x16>
 800aa9a:	f7ff fee1 	bl	800a860 <__sinit>
 800aa9e:	69a3      	ldr	r3, [r4, #24]
 800aaa0:	60a3      	str	r3, [r4, #8]
 800aaa2:	89a3      	ldrh	r3, [r4, #12]
 800aaa4:	071b      	lsls	r3, r3, #28
 800aaa6:	d528      	bpl.n	800aafa <__swbuf_r+0x72>
 800aaa8:	6923      	ldr	r3, [r4, #16]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d025      	beq.n	800aafa <__swbuf_r+0x72>
 800aaae:	6923      	ldr	r3, [r4, #16]
 800aab0:	6820      	ldr	r0, [r4, #0]
 800aab2:	b2ef      	uxtb	r7, r5
 800aab4:	1ac0      	subs	r0, r0, r3
 800aab6:	6963      	ldr	r3, [r4, #20]
 800aab8:	b2ed      	uxtb	r5, r5
 800aaba:	4283      	cmp	r3, r0
 800aabc:	dc05      	bgt.n	800aaca <__swbuf_r+0x42>
 800aabe:	0021      	movs	r1, r4
 800aac0:	0030      	movs	r0, r6
 800aac2:	f000 fd7d 	bl	800b5c0 <_fflush_r>
 800aac6:	2800      	cmp	r0, #0
 800aac8:	d11d      	bne.n	800ab06 <__swbuf_r+0x7e>
 800aaca:	68a3      	ldr	r3, [r4, #8]
 800aacc:	3001      	adds	r0, #1
 800aace:	3b01      	subs	r3, #1
 800aad0:	60a3      	str	r3, [r4, #8]
 800aad2:	6823      	ldr	r3, [r4, #0]
 800aad4:	1c5a      	adds	r2, r3, #1
 800aad6:	6022      	str	r2, [r4, #0]
 800aad8:	701f      	strb	r7, [r3, #0]
 800aada:	6963      	ldr	r3, [r4, #20]
 800aadc:	4283      	cmp	r3, r0
 800aade:	d004      	beq.n	800aaea <__swbuf_r+0x62>
 800aae0:	89a3      	ldrh	r3, [r4, #12]
 800aae2:	07db      	lsls	r3, r3, #31
 800aae4:	d507      	bpl.n	800aaf6 <__swbuf_r+0x6e>
 800aae6:	2d0a      	cmp	r5, #10
 800aae8:	d105      	bne.n	800aaf6 <__swbuf_r+0x6e>
 800aaea:	0021      	movs	r1, r4
 800aaec:	0030      	movs	r0, r6
 800aaee:	f000 fd67 	bl	800b5c0 <_fflush_r>
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d107      	bne.n	800ab06 <__swbuf_r+0x7e>
 800aaf6:	0028      	movs	r0, r5
 800aaf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aafa:	0021      	movs	r1, r4
 800aafc:	0030      	movs	r0, r6
 800aafe:	f000 f805 	bl	800ab0c <__swsetup_r>
 800ab02:	2800      	cmp	r0, #0
 800ab04:	d0d3      	beq.n	800aaae <__swbuf_r+0x26>
 800ab06:	2501      	movs	r5, #1
 800ab08:	426d      	negs	r5, r5
 800ab0a:	e7f4      	b.n	800aaf6 <__swbuf_r+0x6e>

0800ab0c <__swsetup_r>:
 800ab0c:	4b30      	ldr	r3, [pc, #192]	; (800abd0 <__swsetup_r+0xc4>)
 800ab0e:	b570      	push	{r4, r5, r6, lr}
 800ab10:	0005      	movs	r5, r0
 800ab12:	6818      	ldr	r0, [r3, #0]
 800ab14:	000c      	movs	r4, r1
 800ab16:	2800      	cmp	r0, #0
 800ab18:	d004      	beq.n	800ab24 <__swsetup_r+0x18>
 800ab1a:	6a03      	ldr	r3, [r0, #32]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d101      	bne.n	800ab24 <__swsetup_r+0x18>
 800ab20:	f7ff fe9e 	bl	800a860 <__sinit>
 800ab24:	230c      	movs	r3, #12
 800ab26:	5ee2      	ldrsh	r2, [r4, r3]
 800ab28:	b293      	uxth	r3, r2
 800ab2a:	0711      	lsls	r1, r2, #28
 800ab2c:	d423      	bmi.n	800ab76 <__swsetup_r+0x6a>
 800ab2e:	06d9      	lsls	r1, r3, #27
 800ab30:	d407      	bmi.n	800ab42 <__swsetup_r+0x36>
 800ab32:	2309      	movs	r3, #9
 800ab34:	2001      	movs	r0, #1
 800ab36:	602b      	str	r3, [r5, #0]
 800ab38:	3337      	adds	r3, #55	; 0x37
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	81a3      	strh	r3, [r4, #12]
 800ab3e:	4240      	negs	r0, r0
 800ab40:	bd70      	pop	{r4, r5, r6, pc}
 800ab42:	075b      	lsls	r3, r3, #29
 800ab44:	d513      	bpl.n	800ab6e <__swsetup_r+0x62>
 800ab46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab48:	2900      	cmp	r1, #0
 800ab4a:	d008      	beq.n	800ab5e <__swsetup_r+0x52>
 800ab4c:	0023      	movs	r3, r4
 800ab4e:	3344      	adds	r3, #68	; 0x44
 800ab50:	4299      	cmp	r1, r3
 800ab52:	d002      	beq.n	800ab5a <__swsetup_r+0x4e>
 800ab54:	0028      	movs	r0, r5
 800ab56:	f000 f8c9 	bl	800acec <_free_r>
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	6363      	str	r3, [r4, #52]	; 0x34
 800ab5e:	2224      	movs	r2, #36	; 0x24
 800ab60:	89a3      	ldrh	r3, [r4, #12]
 800ab62:	4393      	bics	r3, r2
 800ab64:	81a3      	strh	r3, [r4, #12]
 800ab66:	2300      	movs	r3, #0
 800ab68:	6063      	str	r3, [r4, #4]
 800ab6a:	6923      	ldr	r3, [r4, #16]
 800ab6c:	6023      	str	r3, [r4, #0]
 800ab6e:	2308      	movs	r3, #8
 800ab70:	89a2      	ldrh	r2, [r4, #12]
 800ab72:	4313      	orrs	r3, r2
 800ab74:	81a3      	strh	r3, [r4, #12]
 800ab76:	6923      	ldr	r3, [r4, #16]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d10b      	bne.n	800ab94 <__swsetup_r+0x88>
 800ab7c:	21a0      	movs	r1, #160	; 0xa0
 800ab7e:	2280      	movs	r2, #128	; 0x80
 800ab80:	89a3      	ldrh	r3, [r4, #12]
 800ab82:	0089      	lsls	r1, r1, #2
 800ab84:	0092      	lsls	r2, r2, #2
 800ab86:	400b      	ands	r3, r1
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d003      	beq.n	800ab94 <__swsetup_r+0x88>
 800ab8c:	0021      	movs	r1, r4
 800ab8e:	0028      	movs	r0, r5
 800ab90:	f000 fd6a 	bl	800b668 <__smakebuf_r>
 800ab94:	220c      	movs	r2, #12
 800ab96:	5ea3      	ldrsh	r3, [r4, r2]
 800ab98:	2001      	movs	r0, #1
 800ab9a:	001a      	movs	r2, r3
 800ab9c:	b299      	uxth	r1, r3
 800ab9e:	4002      	ands	r2, r0
 800aba0:	4203      	tst	r3, r0
 800aba2:	d00f      	beq.n	800abc4 <__swsetup_r+0xb8>
 800aba4:	2200      	movs	r2, #0
 800aba6:	60a2      	str	r2, [r4, #8]
 800aba8:	6962      	ldr	r2, [r4, #20]
 800abaa:	4252      	negs	r2, r2
 800abac:	61a2      	str	r2, [r4, #24]
 800abae:	2000      	movs	r0, #0
 800abb0:	6922      	ldr	r2, [r4, #16]
 800abb2:	4282      	cmp	r2, r0
 800abb4:	d1c4      	bne.n	800ab40 <__swsetup_r+0x34>
 800abb6:	0609      	lsls	r1, r1, #24
 800abb8:	d5c2      	bpl.n	800ab40 <__swsetup_r+0x34>
 800abba:	2240      	movs	r2, #64	; 0x40
 800abbc:	4313      	orrs	r3, r2
 800abbe:	81a3      	strh	r3, [r4, #12]
 800abc0:	3801      	subs	r0, #1
 800abc2:	e7bd      	b.n	800ab40 <__swsetup_r+0x34>
 800abc4:	0788      	lsls	r0, r1, #30
 800abc6:	d400      	bmi.n	800abca <__swsetup_r+0xbe>
 800abc8:	6962      	ldr	r2, [r4, #20]
 800abca:	60a2      	str	r2, [r4, #8]
 800abcc:	e7ef      	b.n	800abae <__swsetup_r+0xa2>
 800abce:	46c0      	nop			; (mov r8, r8)
 800abd0:	20000068 	.word	0x20000068

0800abd4 <memset>:
 800abd4:	0003      	movs	r3, r0
 800abd6:	1882      	adds	r2, r0, r2
 800abd8:	4293      	cmp	r3, r2
 800abda:	d100      	bne.n	800abde <memset+0xa>
 800abdc:	4770      	bx	lr
 800abde:	7019      	strb	r1, [r3, #0]
 800abe0:	3301      	adds	r3, #1
 800abe2:	e7f9      	b.n	800abd8 <memset+0x4>

0800abe4 <_close_r>:
 800abe4:	2300      	movs	r3, #0
 800abe6:	b570      	push	{r4, r5, r6, lr}
 800abe8:	4d06      	ldr	r5, [pc, #24]	; (800ac04 <_close_r+0x20>)
 800abea:	0004      	movs	r4, r0
 800abec:	0008      	movs	r0, r1
 800abee:	602b      	str	r3, [r5, #0]
 800abf0:	f7f6 ff0b 	bl	8001a0a <_close>
 800abf4:	1c43      	adds	r3, r0, #1
 800abf6:	d103      	bne.n	800ac00 <_close_r+0x1c>
 800abf8:	682b      	ldr	r3, [r5, #0]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d000      	beq.n	800ac00 <_close_r+0x1c>
 800abfe:	6023      	str	r3, [r4, #0]
 800ac00:	bd70      	pop	{r4, r5, r6, pc}
 800ac02:	46c0      	nop			; (mov r8, r8)
 800ac04:	20008808 	.word	0x20008808

0800ac08 <_lseek_r>:
 800ac08:	b570      	push	{r4, r5, r6, lr}
 800ac0a:	0004      	movs	r4, r0
 800ac0c:	0008      	movs	r0, r1
 800ac0e:	0011      	movs	r1, r2
 800ac10:	001a      	movs	r2, r3
 800ac12:	2300      	movs	r3, #0
 800ac14:	4d05      	ldr	r5, [pc, #20]	; (800ac2c <_lseek_r+0x24>)
 800ac16:	602b      	str	r3, [r5, #0]
 800ac18:	f7f6 ff18 	bl	8001a4c <_lseek>
 800ac1c:	1c43      	adds	r3, r0, #1
 800ac1e:	d103      	bne.n	800ac28 <_lseek_r+0x20>
 800ac20:	682b      	ldr	r3, [r5, #0]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d000      	beq.n	800ac28 <_lseek_r+0x20>
 800ac26:	6023      	str	r3, [r4, #0]
 800ac28:	bd70      	pop	{r4, r5, r6, pc}
 800ac2a:	46c0      	nop			; (mov r8, r8)
 800ac2c:	20008808 	.word	0x20008808

0800ac30 <_read_r>:
 800ac30:	b570      	push	{r4, r5, r6, lr}
 800ac32:	0004      	movs	r4, r0
 800ac34:	0008      	movs	r0, r1
 800ac36:	0011      	movs	r1, r2
 800ac38:	001a      	movs	r2, r3
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	4d05      	ldr	r5, [pc, #20]	; (800ac54 <_read_r+0x24>)
 800ac3e:	602b      	str	r3, [r5, #0]
 800ac40:	f7f6 feaa 	bl	8001998 <_read>
 800ac44:	1c43      	adds	r3, r0, #1
 800ac46:	d103      	bne.n	800ac50 <_read_r+0x20>
 800ac48:	682b      	ldr	r3, [r5, #0]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d000      	beq.n	800ac50 <_read_r+0x20>
 800ac4e:	6023      	str	r3, [r4, #0]
 800ac50:	bd70      	pop	{r4, r5, r6, pc}
 800ac52:	46c0      	nop			; (mov r8, r8)
 800ac54:	20008808 	.word	0x20008808

0800ac58 <_write_r>:
 800ac58:	b570      	push	{r4, r5, r6, lr}
 800ac5a:	0004      	movs	r4, r0
 800ac5c:	0008      	movs	r0, r1
 800ac5e:	0011      	movs	r1, r2
 800ac60:	001a      	movs	r2, r3
 800ac62:	2300      	movs	r3, #0
 800ac64:	4d05      	ldr	r5, [pc, #20]	; (800ac7c <_write_r+0x24>)
 800ac66:	602b      	str	r3, [r5, #0]
 800ac68:	f7f6 feb3 	bl	80019d2 <_write>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d103      	bne.n	800ac78 <_write_r+0x20>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d000      	beq.n	800ac78 <_write_r+0x20>
 800ac76:	6023      	str	r3, [r4, #0]
 800ac78:	bd70      	pop	{r4, r5, r6, pc}
 800ac7a:	46c0      	nop			; (mov r8, r8)
 800ac7c:	20008808 	.word	0x20008808

0800ac80 <__errno>:
 800ac80:	4b01      	ldr	r3, [pc, #4]	; (800ac88 <__errno+0x8>)
 800ac82:	6818      	ldr	r0, [r3, #0]
 800ac84:	4770      	bx	lr
 800ac86:	46c0      	nop			; (mov r8, r8)
 800ac88:	20000068 	.word	0x20000068

0800ac8c <__libc_init_array>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	2600      	movs	r6, #0
 800ac90:	4c0c      	ldr	r4, [pc, #48]	; (800acc4 <__libc_init_array+0x38>)
 800ac92:	4d0d      	ldr	r5, [pc, #52]	; (800acc8 <__libc_init_array+0x3c>)
 800ac94:	1b64      	subs	r4, r4, r5
 800ac96:	10a4      	asrs	r4, r4, #2
 800ac98:	42a6      	cmp	r6, r4
 800ac9a:	d109      	bne.n	800acb0 <__libc_init_array+0x24>
 800ac9c:	2600      	movs	r6, #0
 800ac9e:	f000 fdad 	bl	800b7fc <_init>
 800aca2:	4c0a      	ldr	r4, [pc, #40]	; (800accc <__libc_init_array+0x40>)
 800aca4:	4d0a      	ldr	r5, [pc, #40]	; (800acd0 <__libc_init_array+0x44>)
 800aca6:	1b64      	subs	r4, r4, r5
 800aca8:	10a4      	asrs	r4, r4, #2
 800acaa:	42a6      	cmp	r6, r4
 800acac:	d105      	bne.n	800acba <__libc_init_array+0x2e>
 800acae:	bd70      	pop	{r4, r5, r6, pc}
 800acb0:	00b3      	lsls	r3, r6, #2
 800acb2:	58eb      	ldr	r3, [r5, r3]
 800acb4:	4798      	blx	r3
 800acb6:	3601      	adds	r6, #1
 800acb8:	e7ee      	b.n	800ac98 <__libc_init_array+0xc>
 800acba:	00b3      	lsls	r3, r6, #2
 800acbc:	58eb      	ldr	r3, [r5, r3]
 800acbe:	4798      	blx	r3
 800acc0:	3601      	adds	r6, #1
 800acc2:	e7f2      	b.n	800acaa <__libc_init_array+0x1e>
 800acc4:	0800ba20 	.word	0x0800ba20
 800acc8:	0800ba20 	.word	0x0800ba20
 800accc:	0800ba24 	.word	0x0800ba24
 800acd0:	0800ba20 	.word	0x0800ba20

0800acd4 <__retarget_lock_init_recursive>:
 800acd4:	4770      	bx	lr

0800acd6 <__retarget_lock_acquire_recursive>:
 800acd6:	4770      	bx	lr

0800acd8 <__retarget_lock_release_recursive>:
 800acd8:	4770      	bx	lr

0800acda <memcpy>:
 800acda:	2300      	movs	r3, #0
 800acdc:	b510      	push	{r4, lr}
 800acde:	429a      	cmp	r2, r3
 800ace0:	d100      	bne.n	800ace4 <memcpy+0xa>
 800ace2:	bd10      	pop	{r4, pc}
 800ace4:	5ccc      	ldrb	r4, [r1, r3]
 800ace6:	54c4      	strb	r4, [r0, r3]
 800ace8:	3301      	adds	r3, #1
 800acea:	e7f8      	b.n	800acde <memcpy+0x4>

0800acec <_free_r>:
 800acec:	b570      	push	{r4, r5, r6, lr}
 800acee:	0005      	movs	r5, r0
 800acf0:	2900      	cmp	r1, #0
 800acf2:	d010      	beq.n	800ad16 <_free_r+0x2a>
 800acf4:	1f0c      	subs	r4, r1, #4
 800acf6:	6823      	ldr	r3, [r4, #0]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	da00      	bge.n	800acfe <_free_r+0x12>
 800acfc:	18e4      	adds	r4, r4, r3
 800acfe:	0028      	movs	r0, r5
 800ad00:	f000 f8e2 	bl	800aec8 <__malloc_lock>
 800ad04:	4a1d      	ldr	r2, [pc, #116]	; (800ad7c <_free_r+0x90>)
 800ad06:	6813      	ldr	r3, [r2, #0]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d105      	bne.n	800ad18 <_free_r+0x2c>
 800ad0c:	6063      	str	r3, [r4, #4]
 800ad0e:	6014      	str	r4, [r2, #0]
 800ad10:	0028      	movs	r0, r5
 800ad12:	f000 f8e1 	bl	800aed8 <__malloc_unlock>
 800ad16:	bd70      	pop	{r4, r5, r6, pc}
 800ad18:	42a3      	cmp	r3, r4
 800ad1a:	d908      	bls.n	800ad2e <_free_r+0x42>
 800ad1c:	6820      	ldr	r0, [r4, #0]
 800ad1e:	1821      	adds	r1, r4, r0
 800ad20:	428b      	cmp	r3, r1
 800ad22:	d1f3      	bne.n	800ad0c <_free_r+0x20>
 800ad24:	6819      	ldr	r1, [r3, #0]
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	1809      	adds	r1, r1, r0
 800ad2a:	6021      	str	r1, [r4, #0]
 800ad2c:	e7ee      	b.n	800ad0c <_free_r+0x20>
 800ad2e:	001a      	movs	r2, r3
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d001      	beq.n	800ad3a <_free_r+0x4e>
 800ad36:	42a3      	cmp	r3, r4
 800ad38:	d9f9      	bls.n	800ad2e <_free_r+0x42>
 800ad3a:	6811      	ldr	r1, [r2, #0]
 800ad3c:	1850      	adds	r0, r2, r1
 800ad3e:	42a0      	cmp	r0, r4
 800ad40:	d10b      	bne.n	800ad5a <_free_r+0x6e>
 800ad42:	6820      	ldr	r0, [r4, #0]
 800ad44:	1809      	adds	r1, r1, r0
 800ad46:	1850      	adds	r0, r2, r1
 800ad48:	6011      	str	r1, [r2, #0]
 800ad4a:	4283      	cmp	r3, r0
 800ad4c:	d1e0      	bne.n	800ad10 <_free_r+0x24>
 800ad4e:	6818      	ldr	r0, [r3, #0]
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	1841      	adds	r1, r0, r1
 800ad54:	6011      	str	r1, [r2, #0]
 800ad56:	6053      	str	r3, [r2, #4]
 800ad58:	e7da      	b.n	800ad10 <_free_r+0x24>
 800ad5a:	42a0      	cmp	r0, r4
 800ad5c:	d902      	bls.n	800ad64 <_free_r+0x78>
 800ad5e:	230c      	movs	r3, #12
 800ad60:	602b      	str	r3, [r5, #0]
 800ad62:	e7d5      	b.n	800ad10 <_free_r+0x24>
 800ad64:	6820      	ldr	r0, [r4, #0]
 800ad66:	1821      	adds	r1, r4, r0
 800ad68:	428b      	cmp	r3, r1
 800ad6a:	d103      	bne.n	800ad74 <_free_r+0x88>
 800ad6c:	6819      	ldr	r1, [r3, #0]
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	1809      	adds	r1, r1, r0
 800ad72:	6021      	str	r1, [r4, #0]
 800ad74:	6063      	str	r3, [r4, #4]
 800ad76:	6054      	str	r4, [r2, #4]
 800ad78:	e7ca      	b.n	800ad10 <_free_r+0x24>
 800ad7a:	46c0      	nop			; (mov r8, r8)
 800ad7c:	20008810 	.word	0x20008810

0800ad80 <sbrk_aligned>:
 800ad80:	b570      	push	{r4, r5, r6, lr}
 800ad82:	4e0f      	ldr	r6, [pc, #60]	; (800adc0 <sbrk_aligned+0x40>)
 800ad84:	000d      	movs	r5, r1
 800ad86:	6831      	ldr	r1, [r6, #0]
 800ad88:	0004      	movs	r4, r0
 800ad8a:	2900      	cmp	r1, #0
 800ad8c:	d102      	bne.n	800ad94 <sbrk_aligned+0x14>
 800ad8e:	f000 fce1 	bl	800b754 <_sbrk_r>
 800ad92:	6030      	str	r0, [r6, #0]
 800ad94:	0029      	movs	r1, r5
 800ad96:	0020      	movs	r0, r4
 800ad98:	f000 fcdc 	bl	800b754 <_sbrk_r>
 800ad9c:	1c43      	adds	r3, r0, #1
 800ad9e:	d00a      	beq.n	800adb6 <sbrk_aligned+0x36>
 800ada0:	2303      	movs	r3, #3
 800ada2:	1cc5      	adds	r5, r0, #3
 800ada4:	439d      	bics	r5, r3
 800ada6:	42a8      	cmp	r0, r5
 800ada8:	d007      	beq.n	800adba <sbrk_aligned+0x3a>
 800adaa:	1a29      	subs	r1, r5, r0
 800adac:	0020      	movs	r0, r4
 800adae:	f000 fcd1 	bl	800b754 <_sbrk_r>
 800adb2:	3001      	adds	r0, #1
 800adb4:	d101      	bne.n	800adba <sbrk_aligned+0x3a>
 800adb6:	2501      	movs	r5, #1
 800adb8:	426d      	negs	r5, r5
 800adba:	0028      	movs	r0, r5
 800adbc:	bd70      	pop	{r4, r5, r6, pc}
 800adbe:	46c0      	nop			; (mov r8, r8)
 800adc0:	20008814 	.word	0x20008814

0800adc4 <_malloc_r>:
 800adc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adc6:	2203      	movs	r2, #3
 800adc8:	1ccb      	adds	r3, r1, #3
 800adca:	4393      	bics	r3, r2
 800adcc:	3308      	adds	r3, #8
 800adce:	0006      	movs	r6, r0
 800add0:	001f      	movs	r7, r3
 800add2:	2b0c      	cmp	r3, #12
 800add4:	d238      	bcs.n	800ae48 <_malloc_r+0x84>
 800add6:	270c      	movs	r7, #12
 800add8:	42b9      	cmp	r1, r7
 800adda:	d837      	bhi.n	800ae4c <_malloc_r+0x88>
 800addc:	0030      	movs	r0, r6
 800adde:	f000 f873 	bl	800aec8 <__malloc_lock>
 800ade2:	4b38      	ldr	r3, [pc, #224]	; (800aec4 <_malloc_r+0x100>)
 800ade4:	9300      	str	r3, [sp, #0]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	001c      	movs	r4, r3
 800adea:	2c00      	cmp	r4, #0
 800adec:	d133      	bne.n	800ae56 <_malloc_r+0x92>
 800adee:	0039      	movs	r1, r7
 800adf0:	0030      	movs	r0, r6
 800adf2:	f7ff ffc5 	bl	800ad80 <sbrk_aligned>
 800adf6:	0004      	movs	r4, r0
 800adf8:	1c43      	adds	r3, r0, #1
 800adfa:	d15e      	bne.n	800aeba <_malloc_r+0xf6>
 800adfc:	9b00      	ldr	r3, [sp, #0]
 800adfe:	681c      	ldr	r4, [r3, #0]
 800ae00:	0025      	movs	r5, r4
 800ae02:	2d00      	cmp	r5, #0
 800ae04:	d14e      	bne.n	800aea4 <_malloc_r+0xe0>
 800ae06:	2c00      	cmp	r4, #0
 800ae08:	d051      	beq.n	800aeae <_malloc_r+0xea>
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	0029      	movs	r1, r5
 800ae0e:	18e3      	adds	r3, r4, r3
 800ae10:	0030      	movs	r0, r6
 800ae12:	9301      	str	r3, [sp, #4]
 800ae14:	f000 fc9e 	bl	800b754 <_sbrk_r>
 800ae18:	9b01      	ldr	r3, [sp, #4]
 800ae1a:	4283      	cmp	r3, r0
 800ae1c:	d147      	bne.n	800aeae <_malloc_r+0xea>
 800ae1e:	6823      	ldr	r3, [r4, #0]
 800ae20:	0030      	movs	r0, r6
 800ae22:	1aff      	subs	r7, r7, r3
 800ae24:	0039      	movs	r1, r7
 800ae26:	f7ff ffab 	bl	800ad80 <sbrk_aligned>
 800ae2a:	3001      	adds	r0, #1
 800ae2c:	d03f      	beq.n	800aeae <_malloc_r+0xea>
 800ae2e:	6823      	ldr	r3, [r4, #0]
 800ae30:	19db      	adds	r3, r3, r7
 800ae32:	6023      	str	r3, [r4, #0]
 800ae34:	9b00      	ldr	r3, [sp, #0]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d040      	beq.n	800aebe <_malloc_r+0xfa>
 800ae3c:	685a      	ldr	r2, [r3, #4]
 800ae3e:	42a2      	cmp	r2, r4
 800ae40:	d133      	bne.n	800aeaa <_malloc_r+0xe6>
 800ae42:	2200      	movs	r2, #0
 800ae44:	605a      	str	r2, [r3, #4]
 800ae46:	e014      	b.n	800ae72 <_malloc_r+0xae>
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	dac5      	bge.n	800add8 <_malloc_r+0x14>
 800ae4c:	230c      	movs	r3, #12
 800ae4e:	2500      	movs	r5, #0
 800ae50:	6033      	str	r3, [r6, #0]
 800ae52:	0028      	movs	r0, r5
 800ae54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae56:	6821      	ldr	r1, [r4, #0]
 800ae58:	1bc9      	subs	r1, r1, r7
 800ae5a:	d420      	bmi.n	800ae9e <_malloc_r+0xda>
 800ae5c:	290b      	cmp	r1, #11
 800ae5e:	d918      	bls.n	800ae92 <_malloc_r+0xce>
 800ae60:	19e2      	adds	r2, r4, r7
 800ae62:	6027      	str	r7, [r4, #0]
 800ae64:	42a3      	cmp	r3, r4
 800ae66:	d112      	bne.n	800ae8e <_malloc_r+0xca>
 800ae68:	9b00      	ldr	r3, [sp, #0]
 800ae6a:	601a      	str	r2, [r3, #0]
 800ae6c:	6863      	ldr	r3, [r4, #4]
 800ae6e:	6011      	str	r1, [r2, #0]
 800ae70:	6053      	str	r3, [r2, #4]
 800ae72:	0030      	movs	r0, r6
 800ae74:	0025      	movs	r5, r4
 800ae76:	f000 f82f 	bl	800aed8 <__malloc_unlock>
 800ae7a:	2207      	movs	r2, #7
 800ae7c:	350b      	adds	r5, #11
 800ae7e:	1d23      	adds	r3, r4, #4
 800ae80:	4395      	bics	r5, r2
 800ae82:	1aea      	subs	r2, r5, r3
 800ae84:	429d      	cmp	r5, r3
 800ae86:	d0e4      	beq.n	800ae52 <_malloc_r+0x8e>
 800ae88:	1b5b      	subs	r3, r3, r5
 800ae8a:	50a3      	str	r3, [r4, r2]
 800ae8c:	e7e1      	b.n	800ae52 <_malloc_r+0x8e>
 800ae8e:	605a      	str	r2, [r3, #4]
 800ae90:	e7ec      	b.n	800ae6c <_malloc_r+0xa8>
 800ae92:	6862      	ldr	r2, [r4, #4]
 800ae94:	42a3      	cmp	r3, r4
 800ae96:	d1d5      	bne.n	800ae44 <_malloc_r+0x80>
 800ae98:	9b00      	ldr	r3, [sp, #0]
 800ae9a:	601a      	str	r2, [r3, #0]
 800ae9c:	e7e9      	b.n	800ae72 <_malloc_r+0xae>
 800ae9e:	0023      	movs	r3, r4
 800aea0:	6864      	ldr	r4, [r4, #4]
 800aea2:	e7a2      	b.n	800adea <_malloc_r+0x26>
 800aea4:	002c      	movs	r4, r5
 800aea6:	686d      	ldr	r5, [r5, #4]
 800aea8:	e7ab      	b.n	800ae02 <_malloc_r+0x3e>
 800aeaa:	0013      	movs	r3, r2
 800aeac:	e7c4      	b.n	800ae38 <_malloc_r+0x74>
 800aeae:	230c      	movs	r3, #12
 800aeb0:	0030      	movs	r0, r6
 800aeb2:	6033      	str	r3, [r6, #0]
 800aeb4:	f000 f810 	bl	800aed8 <__malloc_unlock>
 800aeb8:	e7cb      	b.n	800ae52 <_malloc_r+0x8e>
 800aeba:	6027      	str	r7, [r4, #0]
 800aebc:	e7d9      	b.n	800ae72 <_malloc_r+0xae>
 800aebe:	605b      	str	r3, [r3, #4]
 800aec0:	deff      	udf	#255	; 0xff
 800aec2:	46c0      	nop			; (mov r8, r8)
 800aec4:	20008810 	.word	0x20008810

0800aec8 <__malloc_lock>:
 800aec8:	b510      	push	{r4, lr}
 800aeca:	4802      	ldr	r0, [pc, #8]	; (800aed4 <__malloc_lock+0xc>)
 800aecc:	f7ff ff03 	bl	800acd6 <__retarget_lock_acquire_recursive>
 800aed0:	bd10      	pop	{r4, pc}
 800aed2:	46c0      	nop			; (mov r8, r8)
 800aed4:	2000880c 	.word	0x2000880c

0800aed8 <__malloc_unlock>:
 800aed8:	b510      	push	{r4, lr}
 800aeda:	4802      	ldr	r0, [pc, #8]	; (800aee4 <__malloc_unlock+0xc>)
 800aedc:	f7ff fefc 	bl	800acd8 <__retarget_lock_release_recursive>
 800aee0:	bd10      	pop	{r4, pc}
 800aee2:	46c0      	nop			; (mov r8, r8)
 800aee4:	2000880c 	.word	0x2000880c

0800aee8 <__ssputs_r>:
 800aee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aeea:	b085      	sub	sp, #20
 800aeec:	9301      	str	r3, [sp, #4]
 800aeee:	9203      	str	r2, [sp, #12]
 800aef0:	688e      	ldr	r6, [r1, #8]
 800aef2:	9a01      	ldr	r2, [sp, #4]
 800aef4:	0007      	movs	r7, r0
 800aef6:	000c      	movs	r4, r1
 800aef8:	680b      	ldr	r3, [r1, #0]
 800aefa:	4296      	cmp	r6, r2
 800aefc:	d831      	bhi.n	800af62 <__ssputs_r+0x7a>
 800aefe:	898a      	ldrh	r2, [r1, #12]
 800af00:	2190      	movs	r1, #144	; 0x90
 800af02:	00c9      	lsls	r1, r1, #3
 800af04:	420a      	tst	r2, r1
 800af06:	d029      	beq.n	800af5c <__ssputs_r+0x74>
 800af08:	2003      	movs	r0, #3
 800af0a:	6921      	ldr	r1, [r4, #16]
 800af0c:	1a5b      	subs	r3, r3, r1
 800af0e:	9302      	str	r3, [sp, #8]
 800af10:	6963      	ldr	r3, [r4, #20]
 800af12:	4343      	muls	r3, r0
 800af14:	0fdd      	lsrs	r5, r3, #31
 800af16:	18ed      	adds	r5, r5, r3
 800af18:	9b01      	ldr	r3, [sp, #4]
 800af1a:	9802      	ldr	r0, [sp, #8]
 800af1c:	3301      	adds	r3, #1
 800af1e:	181b      	adds	r3, r3, r0
 800af20:	106d      	asrs	r5, r5, #1
 800af22:	42ab      	cmp	r3, r5
 800af24:	d900      	bls.n	800af28 <__ssputs_r+0x40>
 800af26:	001d      	movs	r5, r3
 800af28:	0552      	lsls	r2, r2, #21
 800af2a:	d529      	bpl.n	800af80 <__ssputs_r+0x98>
 800af2c:	0029      	movs	r1, r5
 800af2e:	0038      	movs	r0, r7
 800af30:	f7ff ff48 	bl	800adc4 <_malloc_r>
 800af34:	1e06      	subs	r6, r0, #0
 800af36:	d02d      	beq.n	800af94 <__ssputs_r+0xac>
 800af38:	9a02      	ldr	r2, [sp, #8]
 800af3a:	6921      	ldr	r1, [r4, #16]
 800af3c:	f7ff fecd 	bl	800acda <memcpy>
 800af40:	89a2      	ldrh	r2, [r4, #12]
 800af42:	4b19      	ldr	r3, [pc, #100]	; (800afa8 <__ssputs_r+0xc0>)
 800af44:	401a      	ands	r2, r3
 800af46:	2380      	movs	r3, #128	; 0x80
 800af48:	4313      	orrs	r3, r2
 800af4a:	81a3      	strh	r3, [r4, #12]
 800af4c:	9b02      	ldr	r3, [sp, #8]
 800af4e:	6126      	str	r6, [r4, #16]
 800af50:	18f6      	adds	r6, r6, r3
 800af52:	6026      	str	r6, [r4, #0]
 800af54:	6165      	str	r5, [r4, #20]
 800af56:	9e01      	ldr	r6, [sp, #4]
 800af58:	1aed      	subs	r5, r5, r3
 800af5a:	60a5      	str	r5, [r4, #8]
 800af5c:	9b01      	ldr	r3, [sp, #4]
 800af5e:	429e      	cmp	r6, r3
 800af60:	d900      	bls.n	800af64 <__ssputs_r+0x7c>
 800af62:	9e01      	ldr	r6, [sp, #4]
 800af64:	0032      	movs	r2, r6
 800af66:	9903      	ldr	r1, [sp, #12]
 800af68:	6820      	ldr	r0, [r4, #0]
 800af6a:	f000 fbbb 	bl	800b6e4 <memmove>
 800af6e:	2000      	movs	r0, #0
 800af70:	68a3      	ldr	r3, [r4, #8]
 800af72:	1b9b      	subs	r3, r3, r6
 800af74:	60a3      	str	r3, [r4, #8]
 800af76:	6823      	ldr	r3, [r4, #0]
 800af78:	199b      	adds	r3, r3, r6
 800af7a:	6023      	str	r3, [r4, #0]
 800af7c:	b005      	add	sp, #20
 800af7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af80:	002a      	movs	r2, r5
 800af82:	0038      	movs	r0, r7
 800af84:	f000 fc03 	bl	800b78e <_realloc_r>
 800af88:	1e06      	subs	r6, r0, #0
 800af8a:	d1df      	bne.n	800af4c <__ssputs_r+0x64>
 800af8c:	0038      	movs	r0, r7
 800af8e:	6921      	ldr	r1, [r4, #16]
 800af90:	f7ff feac 	bl	800acec <_free_r>
 800af94:	230c      	movs	r3, #12
 800af96:	2001      	movs	r0, #1
 800af98:	603b      	str	r3, [r7, #0]
 800af9a:	89a2      	ldrh	r2, [r4, #12]
 800af9c:	3334      	adds	r3, #52	; 0x34
 800af9e:	4313      	orrs	r3, r2
 800afa0:	81a3      	strh	r3, [r4, #12]
 800afa2:	4240      	negs	r0, r0
 800afa4:	e7ea      	b.n	800af7c <__ssputs_r+0x94>
 800afa6:	46c0      	nop			; (mov r8, r8)
 800afa8:	fffffb7f 	.word	0xfffffb7f

0800afac <_svfiprintf_r>:
 800afac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afae:	b0a1      	sub	sp, #132	; 0x84
 800afb0:	9003      	str	r0, [sp, #12]
 800afb2:	001d      	movs	r5, r3
 800afb4:	898b      	ldrh	r3, [r1, #12]
 800afb6:	000f      	movs	r7, r1
 800afb8:	0016      	movs	r6, r2
 800afba:	061b      	lsls	r3, r3, #24
 800afbc:	d511      	bpl.n	800afe2 <_svfiprintf_r+0x36>
 800afbe:	690b      	ldr	r3, [r1, #16]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d10e      	bne.n	800afe2 <_svfiprintf_r+0x36>
 800afc4:	2140      	movs	r1, #64	; 0x40
 800afc6:	f7ff fefd 	bl	800adc4 <_malloc_r>
 800afca:	6038      	str	r0, [r7, #0]
 800afcc:	6138      	str	r0, [r7, #16]
 800afce:	2800      	cmp	r0, #0
 800afd0:	d105      	bne.n	800afde <_svfiprintf_r+0x32>
 800afd2:	230c      	movs	r3, #12
 800afd4:	9a03      	ldr	r2, [sp, #12]
 800afd6:	3801      	subs	r0, #1
 800afd8:	6013      	str	r3, [r2, #0]
 800afda:	b021      	add	sp, #132	; 0x84
 800afdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afde:	2340      	movs	r3, #64	; 0x40
 800afe0:	617b      	str	r3, [r7, #20]
 800afe2:	2300      	movs	r3, #0
 800afe4:	ac08      	add	r4, sp, #32
 800afe6:	6163      	str	r3, [r4, #20]
 800afe8:	3320      	adds	r3, #32
 800afea:	7663      	strb	r3, [r4, #25]
 800afec:	3310      	adds	r3, #16
 800afee:	76a3      	strb	r3, [r4, #26]
 800aff0:	9507      	str	r5, [sp, #28]
 800aff2:	0035      	movs	r5, r6
 800aff4:	782b      	ldrb	r3, [r5, #0]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d001      	beq.n	800affe <_svfiprintf_r+0x52>
 800affa:	2b25      	cmp	r3, #37	; 0x25
 800affc:	d148      	bne.n	800b090 <_svfiprintf_r+0xe4>
 800affe:	1bab      	subs	r3, r5, r6
 800b000:	9305      	str	r3, [sp, #20]
 800b002:	42b5      	cmp	r5, r6
 800b004:	d00b      	beq.n	800b01e <_svfiprintf_r+0x72>
 800b006:	0032      	movs	r2, r6
 800b008:	0039      	movs	r1, r7
 800b00a:	9803      	ldr	r0, [sp, #12]
 800b00c:	f7ff ff6c 	bl	800aee8 <__ssputs_r>
 800b010:	3001      	adds	r0, #1
 800b012:	d100      	bne.n	800b016 <_svfiprintf_r+0x6a>
 800b014:	e0af      	b.n	800b176 <_svfiprintf_r+0x1ca>
 800b016:	6963      	ldr	r3, [r4, #20]
 800b018:	9a05      	ldr	r2, [sp, #20]
 800b01a:	189b      	adds	r3, r3, r2
 800b01c:	6163      	str	r3, [r4, #20]
 800b01e:	782b      	ldrb	r3, [r5, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d100      	bne.n	800b026 <_svfiprintf_r+0x7a>
 800b024:	e0a7      	b.n	800b176 <_svfiprintf_r+0x1ca>
 800b026:	2201      	movs	r2, #1
 800b028:	2300      	movs	r3, #0
 800b02a:	4252      	negs	r2, r2
 800b02c:	6062      	str	r2, [r4, #4]
 800b02e:	a904      	add	r1, sp, #16
 800b030:	3254      	adds	r2, #84	; 0x54
 800b032:	1852      	adds	r2, r2, r1
 800b034:	1c6e      	adds	r6, r5, #1
 800b036:	6023      	str	r3, [r4, #0]
 800b038:	60e3      	str	r3, [r4, #12]
 800b03a:	60a3      	str	r3, [r4, #8]
 800b03c:	7013      	strb	r3, [r2, #0]
 800b03e:	65a3      	str	r3, [r4, #88]	; 0x58
 800b040:	4b55      	ldr	r3, [pc, #340]	; (800b198 <_svfiprintf_r+0x1ec>)
 800b042:	2205      	movs	r2, #5
 800b044:	0018      	movs	r0, r3
 800b046:	7831      	ldrb	r1, [r6, #0]
 800b048:	9305      	str	r3, [sp, #20]
 800b04a:	f000 fb95 	bl	800b778 <memchr>
 800b04e:	1c75      	adds	r5, r6, #1
 800b050:	2800      	cmp	r0, #0
 800b052:	d11f      	bne.n	800b094 <_svfiprintf_r+0xe8>
 800b054:	6822      	ldr	r2, [r4, #0]
 800b056:	06d3      	lsls	r3, r2, #27
 800b058:	d504      	bpl.n	800b064 <_svfiprintf_r+0xb8>
 800b05a:	2353      	movs	r3, #83	; 0x53
 800b05c:	a904      	add	r1, sp, #16
 800b05e:	185b      	adds	r3, r3, r1
 800b060:	2120      	movs	r1, #32
 800b062:	7019      	strb	r1, [r3, #0]
 800b064:	0713      	lsls	r3, r2, #28
 800b066:	d504      	bpl.n	800b072 <_svfiprintf_r+0xc6>
 800b068:	2353      	movs	r3, #83	; 0x53
 800b06a:	a904      	add	r1, sp, #16
 800b06c:	185b      	adds	r3, r3, r1
 800b06e:	212b      	movs	r1, #43	; 0x2b
 800b070:	7019      	strb	r1, [r3, #0]
 800b072:	7833      	ldrb	r3, [r6, #0]
 800b074:	2b2a      	cmp	r3, #42	; 0x2a
 800b076:	d016      	beq.n	800b0a6 <_svfiprintf_r+0xfa>
 800b078:	0035      	movs	r5, r6
 800b07a:	2100      	movs	r1, #0
 800b07c:	200a      	movs	r0, #10
 800b07e:	68e3      	ldr	r3, [r4, #12]
 800b080:	782a      	ldrb	r2, [r5, #0]
 800b082:	1c6e      	adds	r6, r5, #1
 800b084:	3a30      	subs	r2, #48	; 0x30
 800b086:	2a09      	cmp	r2, #9
 800b088:	d94e      	bls.n	800b128 <_svfiprintf_r+0x17c>
 800b08a:	2900      	cmp	r1, #0
 800b08c:	d111      	bne.n	800b0b2 <_svfiprintf_r+0x106>
 800b08e:	e017      	b.n	800b0c0 <_svfiprintf_r+0x114>
 800b090:	3501      	adds	r5, #1
 800b092:	e7af      	b.n	800aff4 <_svfiprintf_r+0x48>
 800b094:	9b05      	ldr	r3, [sp, #20]
 800b096:	6822      	ldr	r2, [r4, #0]
 800b098:	1ac0      	subs	r0, r0, r3
 800b09a:	2301      	movs	r3, #1
 800b09c:	4083      	lsls	r3, r0
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	002e      	movs	r6, r5
 800b0a2:	6023      	str	r3, [r4, #0]
 800b0a4:	e7cc      	b.n	800b040 <_svfiprintf_r+0x94>
 800b0a6:	9b07      	ldr	r3, [sp, #28]
 800b0a8:	1d19      	adds	r1, r3, #4
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	9107      	str	r1, [sp, #28]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	db01      	blt.n	800b0b6 <_svfiprintf_r+0x10a>
 800b0b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0b4:	e004      	b.n	800b0c0 <_svfiprintf_r+0x114>
 800b0b6:	425b      	negs	r3, r3
 800b0b8:	60e3      	str	r3, [r4, #12]
 800b0ba:	2302      	movs	r3, #2
 800b0bc:	4313      	orrs	r3, r2
 800b0be:	6023      	str	r3, [r4, #0]
 800b0c0:	782b      	ldrb	r3, [r5, #0]
 800b0c2:	2b2e      	cmp	r3, #46	; 0x2e
 800b0c4:	d10a      	bne.n	800b0dc <_svfiprintf_r+0x130>
 800b0c6:	786b      	ldrb	r3, [r5, #1]
 800b0c8:	2b2a      	cmp	r3, #42	; 0x2a
 800b0ca:	d135      	bne.n	800b138 <_svfiprintf_r+0x18c>
 800b0cc:	9b07      	ldr	r3, [sp, #28]
 800b0ce:	3502      	adds	r5, #2
 800b0d0:	1d1a      	adds	r2, r3, #4
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	9207      	str	r2, [sp, #28]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	db2b      	blt.n	800b132 <_svfiprintf_r+0x186>
 800b0da:	9309      	str	r3, [sp, #36]	; 0x24
 800b0dc:	4e2f      	ldr	r6, [pc, #188]	; (800b19c <_svfiprintf_r+0x1f0>)
 800b0de:	2203      	movs	r2, #3
 800b0e0:	0030      	movs	r0, r6
 800b0e2:	7829      	ldrb	r1, [r5, #0]
 800b0e4:	f000 fb48 	bl	800b778 <memchr>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	d006      	beq.n	800b0fa <_svfiprintf_r+0x14e>
 800b0ec:	2340      	movs	r3, #64	; 0x40
 800b0ee:	1b80      	subs	r0, r0, r6
 800b0f0:	4083      	lsls	r3, r0
 800b0f2:	6822      	ldr	r2, [r4, #0]
 800b0f4:	3501      	adds	r5, #1
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	6023      	str	r3, [r4, #0]
 800b0fa:	7829      	ldrb	r1, [r5, #0]
 800b0fc:	2206      	movs	r2, #6
 800b0fe:	4828      	ldr	r0, [pc, #160]	; (800b1a0 <_svfiprintf_r+0x1f4>)
 800b100:	1c6e      	adds	r6, r5, #1
 800b102:	7621      	strb	r1, [r4, #24]
 800b104:	f000 fb38 	bl	800b778 <memchr>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d03c      	beq.n	800b186 <_svfiprintf_r+0x1da>
 800b10c:	4b25      	ldr	r3, [pc, #148]	; (800b1a4 <_svfiprintf_r+0x1f8>)
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d125      	bne.n	800b15e <_svfiprintf_r+0x1b2>
 800b112:	2207      	movs	r2, #7
 800b114:	9b07      	ldr	r3, [sp, #28]
 800b116:	3307      	adds	r3, #7
 800b118:	4393      	bics	r3, r2
 800b11a:	3308      	adds	r3, #8
 800b11c:	9307      	str	r3, [sp, #28]
 800b11e:	6963      	ldr	r3, [r4, #20]
 800b120:	9a04      	ldr	r2, [sp, #16]
 800b122:	189b      	adds	r3, r3, r2
 800b124:	6163      	str	r3, [r4, #20]
 800b126:	e764      	b.n	800aff2 <_svfiprintf_r+0x46>
 800b128:	4343      	muls	r3, r0
 800b12a:	0035      	movs	r5, r6
 800b12c:	2101      	movs	r1, #1
 800b12e:	189b      	adds	r3, r3, r2
 800b130:	e7a6      	b.n	800b080 <_svfiprintf_r+0xd4>
 800b132:	2301      	movs	r3, #1
 800b134:	425b      	negs	r3, r3
 800b136:	e7d0      	b.n	800b0da <_svfiprintf_r+0x12e>
 800b138:	2300      	movs	r3, #0
 800b13a:	200a      	movs	r0, #10
 800b13c:	001a      	movs	r2, r3
 800b13e:	3501      	adds	r5, #1
 800b140:	6063      	str	r3, [r4, #4]
 800b142:	7829      	ldrb	r1, [r5, #0]
 800b144:	1c6e      	adds	r6, r5, #1
 800b146:	3930      	subs	r1, #48	; 0x30
 800b148:	2909      	cmp	r1, #9
 800b14a:	d903      	bls.n	800b154 <_svfiprintf_r+0x1a8>
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d0c5      	beq.n	800b0dc <_svfiprintf_r+0x130>
 800b150:	9209      	str	r2, [sp, #36]	; 0x24
 800b152:	e7c3      	b.n	800b0dc <_svfiprintf_r+0x130>
 800b154:	4342      	muls	r2, r0
 800b156:	0035      	movs	r5, r6
 800b158:	2301      	movs	r3, #1
 800b15a:	1852      	adds	r2, r2, r1
 800b15c:	e7f1      	b.n	800b142 <_svfiprintf_r+0x196>
 800b15e:	aa07      	add	r2, sp, #28
 800b160:	9200      	str	r2, [sp, #0]
 800b162:	0021      	movs	r1, r4
 800b164:	003a      	movs	r2, r7
 800b166:	4b10      	ldr	r3, [pc, #64]	; (800b1a8 <_svfiprintf_r+0x1fc>)
 800b168:	9803      	ldr	r0, [sp, #12]
 800b16a:	e000      	b.n	800b16e <_svfiprintf_r+0x1c2>
 800b16c:	bf00      	nop
 800b16e:	9004      	str	r0, [sp, #16]
 800b170:	9b04      	ldr	r3, [sp, #16]
 800b172:	3301      	adds	r3, #1
 800b174:	d1d3      	bne.n	800b11e <_svfiprintf_r+0x172>
 800b176:	89bb      	ldrh	r3, [r7, #12]
 800b178:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b17a:	065b      	lsls	r3, r3, #25
 800b17c:	d400      	bmi.n	800b180 <_svfiprintf_r+0x1d4>
 800b17e:	e72c      	b.n	800afda <_svfiprintf_r+0x2e>
 800b180:	2001      	movs	r0, #1
 800b182:	4240      	negs	r0, r0
 800b184:	e729      	b.n	800afda <_svfiprintf_r+0x2e>
 800b186:	aa07      	add	r2, sp, #28
 800b188:	9200      	str	r2, [sp, #0]
 800b18a:	0021      	movs	r1, r4
 800b18c:	003a      	movs	r2, r7
 800b18e:	4b06      	ldr	r3, [pc, #24]	; (800b1a8 <_svfiprintf_r+0x1fc>)
 800b190:	9803      	ldr	r0, [sp, #12]
 800b192:	f000 f87b 	bl	800b28c <_printf_i>
 800b196:	e7ea      	b.n	800b16e <_svfiprintf_r+0x1c2>
 800b198:	0800b9ec 	.word	0x0800b9ec
 800b19c:	0800b9f2 	.word	0x0800b9f2
 800b1a0:	0800b9f6 	.word	0x0800b9f6
 800b1a4:	00000000 	.word	0x00000000
 800b1a8:	0800aee9 	.word	0x0800aee9

0800b1ac <_printf_common>:
 800b1ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1ae:	0016      	movs	r6, r2
 800b1b0:	9301      	str	r3, [sp, #4]
 800b1b2:	688a      	ldr	r2, [r1, #8]
 800b1b4:	690b      	ldr	r3, [r1, #16]
 800b1b6:	000c      	movs	r4, r1
 800b1b8:	9000      	str	r0, [sp, #0]
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	da00      	bge.n	800b1c0 <_printf_common+0x14>
 800b1be:	0013      	movs	r3, r2
 800b1c0:	0022      	movs	r2, r4
 800b1c2:	6033      	str	r3, [r6, #0]
 800b1c4:	3243      	adds	r2, #67	; 0x43
 800b1c6:	7812      	ldrb	r2, [r2, #0]
 800b1c8:	2a00      	cmp	r2, #0
 800b1ca:	d001      	beq.n	800b1d0 <_printf_common+0x24>
 800b1cc:	3301      	adds	r3, #1
 800b1ce:	6033      	str	r3, [r6, #0]
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	069b      	lsls	r3, r3, #26
 800b1d4:	d502      	bpl.n	800b1dc <_printf_common+0x30>
 800b1d6:	6833      	ldr	r3, [r6, #0]
 800b1d8:	3302      	adds	r3, #2
 800b1da:	6033      	str	r3, [r6, #0]
 800b1dc:	6822      	ldr	r2, [r4, #0]
 800b1de:	2306      	movs	r3, #6
 800b1e0:	0015      	movs	r5, r2
 800b1e2:	401d      	ands	r5, r3
 800b1e4:	421a      	tst	r2, r3
 800b1e6:	d027      	beq.n	800b238 <_printf_common+0x8c>
 800b1e8:	0023      	movs	r3, r4
 800b1ea:	3343      	adds	r3, #67	; 0x43
 800b1ec:	781b      	ldrb	r3, [r3, #0]
 800b1ee:	1e5a      	subs	r2, r3, #1
 800b1f0:	4193      	sbcs	r3, r2
 800b1f2:	6822      	ldr	r2, [r4, #0]
 800b1f4:	0692      	lsls	r2, r2, #26
 800b1f6:	d430      	bmi.n	800b25a <_printf_common+0xae>
 800b1f8:	0022      	movs	r2, r4
 800b1fa:	9901      	ldr	r1, [sp, #4]
 800b1fc:	9800      	ldr	r0, [sp, #0]
 800b1fe:	9d08      	ldr	r5, [sp, #32]
 800b200:	3243      	adds	r2, #67	; 0x43
 800b202:	47a8      	blx	r5
 800b204:	3001      	adds	r0, #1
 800b206:	d025      	beq.n	800b254 <_printf_common+0xa8>
 800b208:	2206      	movs	r2, #6
 800b20a:	6823      	ldr	r3, [r4, #0]
 800b20c:	2500      	movs	r5, #0
 800b20e:	4013      	ands	r3, r2
 800b210:	2b04      	cmp	r3, #4
 800b212:	d105      	bne.n	800b220 <_printf_common+0x74>
 800b214:	6833      	ldr	r3, [r6, #0]
 800b216:	68e5      	ldr	r5, [r4, #12]
 800b218:	1aed      	subs	r5, r5, r3
 800b21a:	43eb      	mvns	r3, r5
 800b21c:	17db      	asrs	r3, r3, #31
 800b21e:	401d      	ands	r5, r3
 800b220:	68a3      	ldr	r3, [r4, #8]
 800b222:	6922      	ldr	r2, [r4, #16]
 800b224:	4293      	cmp	r3, r2
 800b226:	dd01      	ble.n	800b22c <_printf_common+0x80>
 800b228:	1a9b      	subs	r3, r3, r2
 800b22a:	18ed      	adds	r5, r5, r3
 800b22c:	2600      	movs	r6, #0
 800b22e:	42b5      	cmp	r5, r6
 800b230:	d120      	bne.n	800b274 <_printf_common+0xc8>
 800b232:	2000      	movs	r0, #0
 800b234:	e010      	b.n	800b258 <_printf_common+0xac>
 800b236:	3501      	adds	r5, #1
 800b238:	68e3      	ldr	r3, [r4, #12]
 800b23a:	6832      	ldr	r2, [r6, #0]
 800b23c:	1a9b      	subs	r3, r3, r2
 800b23e:	42ab      	cmp	r3, r5
 800b240:	ddd2      	ble.n	800b1e8 <_printf_common+0x3c>
 800b242:	0022      	movs	r2, r4
 800b244:	2301      	movs	r3, #1
 800b246:	9901      	ldr	r1, [sp, #4]
 800b248:	9800      	ldr	r0, [sp, #0]
 800b24a:	9f08      	ldr	r7, [sp, #32]
 800b24c:	3219      	adds	r2, #25
 800b24e:	47b8      	blx	r7
 800b250:	3001      	adds	r0, #1
 800b252:	d1f0      	bne.n	800b236 <_printf_common+0x8a>
 800b254:	2001      	movs	r0, #1
 800b256:	4240      	negs	r0, r0
 800b258:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b25a:	2030      	movs	r0, #48	; 0x30
 800b25c:	18e1      	adds	r1, r4, r3
 800b25e:	3143      	adds	r1, #67	; 0x43
 800b260:	7008      	strb	r0, [r1, #0]
 800b262:	0021      	movs	r1, r4
 800b264:	1c5a      	adds	r2, r3, #1
 800b266:	3145      	adds	r1, #69	; 0x45
 800b268:	7809      	ldrb	r1, [r1, #0]
 800b26a:	18a2      	adds	r2, r4, r2
 800b26c:	3243      	adds	r2, #67	; 0x43
 800b26e:	3302      	adds	r3, #2
 800b270:	7011      	strb	r1, [r2, #0]
 800b272:	e7c1      	b.n	800b1f8 <_printf_common+0x4c>
 800b274:	0022      	movs	r2, r4
 800b276:	2301      	movs	r3, #1
 800b278:	9901      	ldr	r1, [sp, #4]
 800b27a:	9800      	ldr	r0, [sp, #0]
 800b27c:	9f08      	ldr	r7, [sp, #32]
 800b27e:	321a      	adds	r2, #26
 800b280:	47b8      	blx	r7
 800b282:	3001      	adds	r0, #1
 800b284:	d0e6      	beq.n	800b254 <_printf_common+0xa8>
 800b286:	3601      	adds	r6, #1
 800b288:	e7d1      	b.n	800b22e <_printf_common+0x82>
	...

0800b28c <_printf_i>:
 800b28c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b28e:	b08b      	sub	sp, #44	; 0x2c
 800b290:	9206      	str	r2, [sp, #24]
 800b292:	000a      	movs	r2, r1
 800b294:	3243      	adds	r2, #67	; 0x43
 800b296:	9307      	str	r3, [sp, #28]
 800b298:	9005      	str	r0, [sp, #20]
 800b29a:	9204      	str	r2, [sp, #16]
 800b29c:	7e0a      	ldrb	r2, [r1, #24]
 800b29e:	000c      	movs	r4, r1
 800b2a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2a2:	2a78      	cmp	r2, #120	; 0x78
 800b2a4:	d809      	bhi.n	800b2ba <_printf_i+0x2e>
 800b2a6:	2a62      	cmp	r2, #98	; 0x62
 800b2a8:	d80b      	bhi.n	800b2c2 <_printf_i+0x36>
 800b2aa:	2a00      	cmp	r2, #0
 800b2ac:	d100      	bne.n	800b2b0 <_printf_i+0x24>
 800b2ae:	e0be      	b.n	800b42e <_printf_i+0x1a2>
 800b2b0:	497c      	ldr	r1, [pc, #496]	; (800b4a4 <_printf_i+0x218>)
 800b2b2:	9103      	str	r1, [sp, #12]
 800b2b4:	2a58      	cmp	r2, #88	; 0x58
 800b2b6:	d100      	bne.n	800b2ba <_printf_i+0x2e>
 800b2b8:	e093      	b.n	800b3e2 <_printf_i+0x156>
 800b2ba:	0026      	movs	r6, r4
 800b2bc:	3642      	adds	r6, #66	; 0x42
 800b2be:	7032      	strb	r2, [r6, #0]
 800b2c0:	e022      	b.n	800b308 <_printf_i+0x7c>
 800b2c2:	0010      	movs	r0, r2
 800b2c4:	3863      	subs	r0, #99	; 0x63
 800b2c6:	2815      	cmp	r0, #21
 800b2c8:	d8f7      	bhi.n	800b2ba <_printf_i+0x2e>
 800b2ca:	f7f4 ff1d 	bl	8000108 <__gnu_thumb1_case_shi>
 800b2ce:	0016      	.short	0x0016
 800b2d0:	fff6001f 	.word	0xfff6001f
 800b2d4:	fff6fff6 	.word	0xfff6fff6
 800b2d8:	001ffff6 	.word	0x001ffff6
 800b2dc:	fff6fff6 	.word	0xfff6fff6
 800b2e0:	fff6fff6 	.word	0xfff6fff6
 800b2e4:	003600a3 	.word	0x003600a3
 800b2e8:	fff60083 	.word	0xfff60083
 800b2ec:	00b4fff6 	.word	0x00b4fff6
 800b2f0:	0036fff6 	.word	0x0036fff6
 800b2f4:	fff6fff6 	.word	0xfff6fff6
 800b2f8:	0087      	.short	0x0087
 800b2fa:	0026      	movs	r6, r4
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	3642      	adds	r6, #66	; 0x42
 800b300:	1d11      	adds	r1, r2, #4
 800b302:	6019      	str	r1, [r3, #0]
 800b304:	6813      	ldr	r3, [r2, #0]
 800b306:	7033      	strb	r3, [r6, #0]
 800b308:	2301      	movs	r3, #1
 800b30a:	e0a2      	b.n	800b452 <_printf_i+0x1c6>
 800b30c:	6818      	ldr	r0, [r3, #0]
 800b30e:	6809      	ldr	r1, [r1, #0]
 800b310:	1d02      	adds	r2, r0, #4
 800b312:	060d      	lsls	r5, r1, #24
 800b314:	d50b      	bpl.n	800b32e <_printf_i+0xa2>
 800b316:	6805      	ldr	r5, [r0, #0]
 800b318:	601a      	str	r2, [r3, #0]
 800b31a:	2d00      	cmp	r5, #0
 800b31c:	da03      	bge.n	800b326 <_printf_i+0x9a>
 800b31e:	232d      	movs	r3, #45	; 0x2d
 800b320:	9a04      	ldr	r2, [sp, #16]
 800b322:	426d      	negs	r5, r5
 800b324:	7013      	strb	r3, [r2, #0]
 800b326:	4b5f      	ldr	r3, [pc, #380]	; (800b4a4 <_printf_i+0x218>)
 800b328:	270a      	movs	r7, #10
 800b32a:	9303      	str	r3, [sp, #12]
 800b32c:	e01b      	b.n	800b366 <_printf_i+0xda>
 800b32e:	6805      	ldr	r5, [r0, #0]
 800b330:	601a      	str	r2, [r3, #0]
 800b332:	0649      	lsls	r1, r1, #25
 800b334:	d5f1      	bpl.n	800b31a <_printf_i+0x8e>
 800b336:	b22d      	sxth	r5, r5
 800b338:	e7ef      	b.n	800b31a <_printf_i+0x8e>
 800b33a:	680d      	ldr	r5, [r1, #0]
 800b33c:	6819      	ldr	r1, [r3, #0]
 800b33e:	1d08      	adds	r0, r1, #4
 800b340:	6018      	str	r0, [r3, #0]
 800b342:	062e      	lsls	r6, r5, #24
 800b344:	d501      	bpl.n	800b34a <_printf_i+0xbe>
 800b346:	680d      	ldr	r5, [r1, #0]
 800b348:	e003      	b.n	800b352 <_printf_i+0xc6>
 800b34a:	066d      	lsls	r5, r5, #25
 800b34c:	d5fb      	bpl.n	800b346 <_printf_i+0xba>
 800b34e:	680d      	ldr	r5, [r1, #0]
 800b350:	b2ad      	uxth	r5, r5
 800b352:	4b54      	ldr	r3, [pc, #336]	; (800b4a4 <_printf_i+0x218>)
 800b354:	2708      	movs	r7, #8
 800b356:	9303      	str	r3, [sp, #12]
 800b358:	2a6f      	cmp	r2, #111	; 0x6f
 800b35a:	d000      	beq.n	800b35e <_printf_i+0xd2>
 800b35c:	3702      	adds	r7, #2
 800b35e:	0023      	movs	r3, r4
 800b360:	2200      	movs	r2, #0
 800b362:	3343      	adds	r3, #67	; 0x43
 800b364:	701a      	strb	r2, [r3, #0]
 800b366:	6863      	ldr	r3, [r4, #4]
 800b368:	60a3      	str	r3, [r4, #8]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	db03      	blt.n	800b376 <_printf_i+0xea>
 800b36e:	2104      	movs	r1, #4
 800b370:	6822      	ldr	r2, [r4, #0]
 800b372:	438a      	bics	r2, r1
 800b374:	6022      	str	r2, [r4, #0]
 800b376:	2d00      	cmp	r5, #0
 800b378:	d102      	bne.n	800b380 <_printf_i+0xf4>
 800b37a:	9e04      	ldr	r6, [sp, #16]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d00c      	beq.n	800b39a <_printf_i+0x10e>
 800b380:	9e04      	ldr	r6, [sp, #16]
 800b382:	0028      	movs	r0, r5
 800b384:	0039      	movs	r1, r7
 800b386:	f7f4 ff4f 	bl	8000228 <__aeabi_uidivmod>
 800b38a:	9b03      	ldr	r3, [sp, #12]
 800b38c:	3e01      	subs	r6, #1
 800b38e:	5c5b      	ldrb	r3, [r3, r1]
 800b390:	7033      	strb	r3, [r6, #0]
 800b392:	002b      	movs	r3, r5
 800b394:	0005      	movs	r5, r0
 800b396:	429f      	cmp	r7, r3
 800b398:	d9f3      	bls.n	800b382 <_printf_i+0xf6>
 800b39a:	2f08      	cmp	r7, #8
 800b39c:	d109      	bne.n	800b3b2 <_printf_i+0x126>
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	07db      	lsls	r3, r3, #31
 800b3a2:	d506      	bpl.n	800b3b2 <_printf_i+0x126>
 800b3a4:	6862      	ldr	r2, [r4, #4]
 800b3a6:	6923      	ldr	r3, [r4, #16]
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	dc02      	bgt.n	800b3b2 <_printf_i+0x126>
 800b3ac:	2330      	movs	r3, #48	; 0x30
 800b3ae:	3e01      	subs	r6, #1
 800b3b0:	7033      	strb	r3, [r6, #0]
 800b3b2:	9b04      	ldr	r3, [sp, #16]
 800b3b4:	1b9b      	subs	r3, r3, r6
 800b3b6:	6123      	str	r3, [r4, #16]
 800b3b8:	9b07      	ldr	r3, [sp, #28]
 800b3ba:	0021      	movs	r1, r4
 800b3bc:	9300      	str	r3, [sp, #0]
 800b3be:	9805      	ldr	r0, [sp, #20]
 800b3c0:	9b06      	ldr	r3, [sp, #24]
 800b3c2:	aa09      	add	r2, sp, #36	; 0x24
 800b3c4:	f7ff fef2 	bl	800b1ac <_printf_common>
 800b3c8:	3001      	adds	r0, #1
 800b3ca:	d147      	bne.n	800b45c <_printf_i+0x1d0>
 800b3cc:	2001      	movs	r0, #1
 800b3ce:	4240      	negs	r0, r0
 800b3d0:	b00b      	add	sp, #44	; 0x2c
 800b3d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3d4:	2220      	movs	r2, #32
 800b3d6:	6809      	ldr	r1, [r1, #0]
 800b3d8:	430a      	orrs	r2, r1
 800b3da:	6022      	str	r2, [r4, #0]
 800b3dc:	2278      	movs	r2, #120	; 0x78
 800b3de:	4932      	ldr	r1, [pc, #200]	; (800b4a8 <_printf_i+0x21c>)
 800b3e0:	9103      	str	r1, [sp, #12]
 800b3e2:	0021      	movs	r1, r4
 800b3e4:	3145      	adds	r1, #69	; 0x45
 800b3e6:	700a      	strb	r2, [r1, #0]
 800b3e8:	6819      	ldr	r1, [r3, #0]
 800b3ea:	6822      	ldr	r2, [r4, #0]
 800b3ec:	c920      	ldmia	r1!, {r5}
 800b3ee:	0610      	lsls	r0, r2, #24
 800b3f0:	d402      	bmi.n	800b3f8 <_printf_i+0x16c>
 800b3f2:	0650      	lsls	r0, r2, #25
 800b3f4:	d500      	bpl.n	800b3f8 <_printf_i+0x16c>
 800b3f6:	b2ad      	uxth	r5, r5
 800b3f8:	6019      	str	r1, [r3, #0]
 800b3fa:	07d3      	lsls	r3, r2, #31
 800b3fc:	d502      	bpl.n	800b404 <_printf_i+0x178>
 800b3fe:	2320      	movs	r3, #32
 800b400:	4313      	orrs	r3, r2
 800b402:	6023      	str	r3, [r4, #0]
 800b404:	2710      	movs	r7, #16
 800b406:	2d00      	cmp	r5, #0
 800b408:	d1a9      	bne.n	800b35e <_printf_i+0xd2>
 800b40a:	2220      	movs	r2, #32
 800b40c:	6823      	ldr	r3, [r4, #0]
 800b40e:	4393      	bics	r3, r2
 800b410:	6023      	str	r3, [r4, #0]
 800b412:	e7a4      	b.n	800b35e <_printf_i+0xd2>
 800b414:	681a      	ldr	r2, [r3, #0]
 800b416:	680d      	ldr	r5, [r1, #0]
 800b418:	1d10      	adds	r0, r2, #4
 800b41a:	6949      	ldr	r1, [r1, #20]
 800b41c:	6018      	str	r0, [r3, #0]
 800b41e:	6813      	ldr	r3, [r2, #0]
 800b420:	062e      	lsls	r6, r5, #24
 800b422:	d501      	bpl.n	800b428 <_printf_i+0x19c>
 800b424:	6019      	str	r1, [r3, #0]
 800b426:	e002      	b.n	800b42e <_printf_i+0x1a2>
 800b428:	066d      	lsls	r5, r5, #25
 800b42a:	d5fb      	bpl.n	800b424 <_printf_i+0x198>
 800b42c:	8019      	strh	r1, [r3, #0]
 800b42e:	2300      	movs	r3, #0
 800b430:	9e04      	ldr	r6, [sp, #16]
 800b432:	6123      	str	r3, [r4, #16]
 800b434:	e7c0      	b.n	800b3b8 <_printf_i+0x12c>
 800b436:	681a      	ldr	r2, [r3, #0]
 800b438:	1d11      	adds	r1, r2, #4
 800b43a:	6019      	str	r1, [r3, #0]
 800b43c:	6816      	ldr	r6, [r2, #0]
 800b43e:	2100      	movs	r1, #0
 800b440:	0030      	movs	r0, r6
 800b442:	6862      	ldr	r2, [r4, #4]
 800b444:	f000 f998 	bl	800b778 <memchr>
 800b448:	2800      	cmp	r0, #0
 800b44a:	d001      	beq.n	800b450 <_printf_i+0x1c4>
 800b44c:	1b80      	subs	r0, r0, r6
 800b44e:	6060      	str	r0, [r4, #4]
 800b450:	6863      	ldr	r3, [r4, #4]
 800b452:	6123      	str	r3, [r4, #16]
 800b454:	2300      	movs	r3, #0
 800b456:	9a04      	ldr	r2, [sp, #16]
 800b458:	7013      	strb	r3, [r2, #0]
 800b45a:	e7ad      	b.n	800b3b8 <_printf_i+0x12c>
 800b45c:	0032      	movs	r2, r6
 800b45e:	6923      	ldr	r3, [r4, #16]
 800b460:	9906      	ldr	r1, [sp, #24]
 800b462:	9805      	ldr	r0, [sp, #20]
 800b464:	9d07      	ldr	r5, [sp, #28]
 800b466:	47a8      	blx	r5
 800b468:	3001      	adds	r0, #1
 800b46a:	d0af      	beq.n	800b3cc <_printf_i+0x140>
 800b46c:	6823      	ldr	r3, [r4, #0]
 800b46e:	079b      	lsls	r3, r3, #30
 800b470:	d415      	bmi.n	800b49e <_printf_i+0x212>
 800b472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b474:	68e0      	ldr	r0, [r4, #12]
 800b476:	4298      	cmp	r0, r3
 800b478:	daaa      	bge.n	800b3d0 <_printf_i+0x144>
 800b47a:	0018      	movs	r0, r3
 800b47c:	e7a8      	b.n	800b3d0 <_printf_i+0x144>
 800b47e:	0022      	movs	r2, r4
 800b480:	2301      	movs	r3, #1
 800b482:	9906      	ldr	r1, [sp, #24]
 800b484:	9805      	ldr	r0, [sp, #20]
 800b486:	9e07      	ldr	r6, [sp, #28]
 800b488:	3219      	adds	r2, #25
 800b48a:	47b0      	blx	r6
 800b48c:	3001      	adds	r0, #1
 800b48e:	d09d      	beq.n	800b3cc <_printf_i+0x140>
 800b490:	3501      	adds	r5, #1
 800b492:	68e3      	ldr	r3, [r4, #12]
 800b494:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b496:	1a9b      	subs	r3, r3, r2
 800b498:	42ab      	cmp	r3, r5
 800b49a:	dcf0      	bgt.n	800b47e <_printf_i+0x1f2>
 800b49c:	e7e9      	b.n	800b472 <_printf_i+0x1e6>
 800b49e:	2500      	movs	r5, #0
 800b4a0:	e7f7      	b.n	800b492 <_printf_i+0x206>
 800b4a2:	46c0      	nop			; (mov r8, r8)
 800b4a4:	0800b9fd 	.word	0x0800b9fd
 800b4a8:	0800ba0e 	.word	0x0800ba0e

0800b4ac <__sflush_r>:
 800b4ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4ae:	898b      	ldrh	r3, [r1, #12]
 800b4b0:	0005      	movs	r5, r0
 800b4b2:	000c      	movs	r4, r1
 800b4b4:	071a      	lsls	r2, r3, #28
 800b4b6:	d45c      	bmi.n	800b572 <__sflush_r+0xc6>
 800b4b8:	684a      	ldr	r2, [r1, #4]
 800b4ba:	2a00      	cmp	r2, #0
 800b4bc:	dc04      	bgt.n	800b4c8 <__sflush_r+0x1c>
 800b4be:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b4c0:	2a00      	cmp	r2, #0
 800b4c2:	dc01      	bgt.n	800b4c8 <__sflush_r+0x1c>
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b4c8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b4ca:	2f00      	cmp	r7, #0
 800b4cc:	d0fa      	beq.n	800b4c4 <__sflush_r+0x18>
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	2080      	movs	r0, #128	; 0x80
 800b4d2:	682e      	ldr	r6, [r5, #0]
 800b4d4:	602a      	str	r2, [r5, #0]
 800b4d6:	001a      	movs	r2, r3
 800b4d8:	0140      	lsls	r0, r0, #5
 800b4da:	6a21      	ldr	r1, [r4, #32]
 800b4dc:	4002      	ands	r2, r0
 800b4de:	4203      	tst	r3, r0
 800b4e0:	d034      	beq.n	800b54c <__sflush_r+0xa0>
 800b4e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b4e4:	89a3      	ldrh	r3, [r4, #12]
 800b4e6:	075b      	lsls	r3, r3, #29
 800b4e8:	d506      	bpl.n	800b4f8 <__sflush_r+0x4c>
 800b4ea:	6863      	ldr	r3, [r4, #4]
 800b4ec:	1ac0      	subs	r0, r0, r3
 800b4ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d001      	beq.n	800b4f8 <__sflush_r+0x4c>
 800b4f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b4f6:	1ac0      	subs	r0, r0, r3
 800b4f8:	0002      	movs	r2, r0
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	0028      	movs	r0, r5
 800b4fe:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b500:	6a21      	ldr	r1, [r4, #32]
 800b502:	47b8      	blx	r7
 800b504:	89a2      	ldrh	r2, [r4, #12]
 800b506:	1c43      	adds	r3, r0, #1
 800b508:	d106      	bne.n	800b518 <__sflush_r+0x6c>
 800b50a:	6829      	ldr	r1, [r5, #0]
 800b50c:	291d      	cmp	r1, #29
 800b50e:	d82c      	bhi.n	800b56a <__sflush_r+0xbe>
 800b510:	4b2a      	ldr	r3, [pc, #168]	; (800b5bc <__sflush_r+0x110>)
 800b512:	410b      	asrs	r3, r1
 800b514:	07db      	lsls	r3, r3, #31
 800b516:	d428      	bmi.n	800b56a <__sflush_r+0xbe>
 800b518:	2300      	movs	r3, #0
 800b51a:	6063      	str	r3, [r4, #4]
 800b51c:	6923      	ldr	r3, [r4, #16]
 800b51e:	6023      	str	r3, [r4, #0]
 800b520:	04d2      	lsls	r2, r2, #19
 800b522:	d505      	bpl.n	800b530 <__sflush_r+0x84>
 800b524:	1c43      	adds	r3, r0, #1
 800b526:	d102      	bne.n	800b52e <__sflush_r+0x82>
 800b528:	682b      	ldr	r3, [r5, #0]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d100      	bne.n	800b530 <__sflush_r+0x84>
 800b52e:	6560      	str	r0, [r4, #84]	; 0x54
 800b530:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b532:	602e      	str	r6, [r5, #0]
 800b534:	2900      	cmp	r1, #0
 800b536:	d0c5      	beq.n	800b4c4 <__sflush_r+0x18>
 800b538:	0023      	movs	r3, r4
 800b53a:	3344      	adds	r3, #68	; 0x44
 800b53c:	4299      	cmp	r1, r3
 800b53e:	d002      	beq.n	800b546 <__sflush_r+0x9a>
 800b540:	0028      	movs	r0, r5
 800b542:	f7ff fbd3 	bl	800acec <_free_r>
 800b546:	2000      	movs	r0, #0
 800b548:	6360      	str	r0, [r4, #52]	; 0x34
 800b54a:	e7bc      	b.n	800b4c6 <__sflush_r+0x1a>
 800b54c:	2301      	movs	r3, #1
 800b54e:	0028      	movs	r0, r5
 800b550:	47b8      	blx	r7
 800b552:	1c43      	adds	r3, r0, #1
 800b554:	d1c6      	bne.n	800b4e4 <__sflush_r+0x38>
 800b556:	682b      	ldr	r3, [r5, #0]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d0c3      	beq.n	800b4e4 <__sflush_r+0x38>
 800b55c:	2b1d      	cmp	r3, #29
 800b55e:	d001      	beq.n	800b564 <__sflush_r+0xb8>
 800b560:	2b16      	cmp	r3, #22
 800b562:	d101      	bne.n	800b568 <__sflush_r+0xbc>
 800b564:	602e      	str	r6, [r5, #0]
 800b566:	e7ad      	b.n	800b4c4 <__sflush_r+0x18>
 800b568:	89a2      	ldrh	r2, [r4, #12]
 800b56a:	2340      	movs	r3, #64	; 0x40
 800b56c:	4313      	orrs	r3, r2
 800b56e:	81a3      	strh	r3, [r4, #12]
 800b570:	e7a9      	b.n	800b4c6 <__sflush_r+0x1a>
 800b572:	690e      	ldr	r6, [r1, #16]
 800b574:	2e00      	cmp	r6, #0
 800b576:	d0a5      	beq.n	800b4c4 <__sflush_r+0x18>
 800b578:	680f      	ldr	r7, [r1, #0]
 800b57a:	600e      	str	r6, [r1, #0]
 800b57c:	1bba      	subs	r2, r7, r6
 800b57e:	9201      	str	r2, [sp, #4]
 800b580:	2200      	movs	r2, #0
 800b582:	079b      	lsls	r3, r3, #30
 800b584:	d100      	bne.n	800b588 <__sflush_r+0xdc>
 800b586:	694a      	ldr	r2, [r1, #20]
 800b588:	60a2      	str	r2, [r4, #8]
 800b58a:	9b01      	ldr	r3, [sp, #4]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	dd99      	ble.n	800b4c4 <__sflush_r+0x18>
 800b590:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b592:	0032      	movs	r2, r6
 800b594:	001f      	movs	r7, r3
 800b596:	0028      	movs	r0, r5
 800b598:	9b01      	ldr	r3, [sp, #4]
 800b59a:	6a21      	ldr	r1, [r4, #32]
 800b59c:	47b8      	blx	r7
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	dc06      	bgt.n	800b5b0 <__sflush_r+0x104>
 800b5a2:	2340      	movs	r3, #64	; 0x40
 800b5a4:	2001      	movs	r0, #1
 800b5a6:	89a2      	ldrh	r2, [r4, #12]
 800b5a8:	4240      	negs	r0, r0
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	81a3      	strh	r3, [r4, #12]
 800b5ae:	e78a      	b.n	800b4c6 <__sflush_r+0x1a>
 800b5b0:	9b01      	ldr	r3, [sp, #4]
 800b5b2:	1836      	adds	r6, r6, r0
 800b5b4:	1a1b      	subs	r3, r3, r0
 800b5b6:	9301      	str	r3, [sp, #4]
 800b5b8:	e7e7      	b.n	800b58a <__sflush_r+0xde>
 800b5ba:	46c0      	nop			; (mov r8, r8)
 800b5bc:	dfbffffe 	.word	0xdfbffffe

0800b5c0 <_fflush_r>:
 800b5c0:	690b      	ldr	r3, [r1, #16]
 800b5c2:	b570      	push	{r4, r5, r6, lr}
 800b5c4:	0005      	movs	r5, r0
 800b5c6:	000c      	movs	r4, r1
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d102      	bne.n	800b5d2 <_fflush_r+0x12>
 800b5cc:	2500      	movs	r5, #0
 800b5ce:	0028      	movs	r0, r5
 800b5d0:	bd70      	pop	{r4, r5, r6, pc}
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	d004      	beq.n	800b5e0 <_fflush_r+0x20>
 800b5d6:	6a03      	ldr	r3, [r0, #32]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d101      	bne.n	800b5e0 <_fflush_r+0x20>
 800b5dc:	f7ff f940 	bl	800a860 <__sinit>
 800b5e0:	220c      	movs	r2, #12
 800b5e2:	5ea3      	ldrsh	r3, [r4, r2]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d0f1      	beq.n	800b5cc <_fflush_r+0xc>
 800b5e8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b5ea:	07d2      	lsls	r2, r2, #31
 800b5ec:	d404      	bmi.n	800b5f8 <_fflush_r+0x38>
 800b5ee:	059b      	lsls	r3, r3, #22
 800b5f0:	d402      	bmi.n	800b5f8 <_fflush_r+0x38>
 800b5f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5f4:	f7ff fb6f 	bl	800acd6 <__retarget_lock_acquire_recursive>
 800b5f8:	0028      	movs	r0, r5
 800b5fa:	0021      	movs	r1, r4
 800b5fc:	f7ff ff56 	bl	800b4ac <__sflush_r>
 800b600:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b602:	0005      	movs	r5, r0
 800b604:	07db      	lsls	r3, r3, #31
 800b606:	d4e2      	bmi.n	800b5ce <_fflush_r+0xe>
 800b608:	89a3      	ldrh	r3, [r4, #12]
 800b60a:	059b      	lsls	r3, r3, #22
 800b60c:	d4df      	bmi.n	800b5ce <_fflush_r+0xe>
 800b60e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b610:	f7ff fb62 	bl	800acd8 <__retarget_lock_release_recursive>
 800b614:	e7db      	b.n	800b5ce <_fflush_r+0xe>
	...

0800b618 <__swhatbuf_r>:
 800b618:	b570      	push	{r4, r5, r6, lr}
 800b61a:	000e      	movs	r6, r1
 800b61c:	001d      	movs	r5, r3
 800b61e:	230e      	movs	r3, #14
 800b620:	5ec9      	ldrsh	r1, [r1, r3]
 800b622:	0014      	movs	r4, r2
 800b624:	b096      	sub	sp, #88	; 0x58
 800b626:	2900      	cmp	r1, #0
 800b628:	da0c      	bge.n	800b644 <__swhatbuf_r+0x2c>
 800b62a:	89b2      	ldrh	r2, [r6, #12]
 800b62c:	2380      	movs	r3, #128	; 0x80
 800b62e:	0011      	movs	r1, r2
 800b630:	4019      	ands	r1, r3
 800b632:	421a      	tst	r2, r3
 800b634:	d013      	beq.n	800b65e <__swhatbuf_r+0x46>
 800b636:	2100      	movs	r1, #0
 800b638:	3b40      	subs	r3, #64	; 0x40
 800b63a:	2000      	movs	r0, #0
 800b63c:	6029      	str	r1, [r5, #0]
 800b63e:	6023      	str	r3, [r4, #0]
 800b640:	b016      	add	sp, #88	; 0x58
 800b642:	bd70      	pop	{r4, r5, r6, pc}
 800b644:	466a      	mov	r2, sp
 800b646:	f000 f861 	bl	800b70c <_fstat_r>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	dbed      	blt.n	800b62a <__swhatbuf_r+0x12>
 800b64e:	23f0      	movs	r3, #240	; 0xf0
 800b650:	9901      	ldr	r1, [sp, #4]
 800b652:	021b      	lsls	r3, r3, #8
 800b654:	4019      	ands	r1, r3
 800b656:	4b03      	ldr	r3, [pc, #12]	; (800b664 <__swhatbuf_r+0x4c>)
 800b658:	18c9      	adds	r1, r1, r3
 800b65a:	424b      	negs	r3, r1
 800b65c:	4159      	adcs	r1, r3
 800b65e:	2380      	movs	r3, #128	; 0x80
 800b660:	00db      	lsls	r3, r3, #3
 800b662:	e7ea      	b.n	800b63a <__swhatbuf_r+0x22>
 800b664:	ffffe000 	.word	0xffffe000

0800b668 <__smakebuf_r>:
 800b668:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b66a:	2602      	movs	r6, #2
 800b66c:	898b      	ldrh	r3, [r1, #12]
 800b66e:	0005      	movs	r5, r0
 800b670:	000c      	movs	r4, r1
 800b672:	4233      	tst	r3, r6
 800b674:	d006      	beq.n	800b684 <__smakebuf_r+0x1c>
 800b676:	0023      	movs	r3, r4
 800b678:	3347      	adds	r3, #71	; 0x47
 800b67a:	6023      	str	r3, [r4, #0]
 800b67c:	6123      	str	r3, [r4, #16]
 800b67e:	2301      	movs	r3, #1
 800b680:	6163      	str	r3, [r4, #20]
 800b682:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b684:	466a      	mov	r2, sp
 800b686:	ab01      	add	r3, sp, #4
 800b688:	f7ff ffc6 	bl	800b618 <__swhatbuf_r>
 800b68c:	9900      	ldr	r1, [sp, #0]
 800b68e:	0007      	movs	r7, r0
 800b690:	0028      	movs	r0, r5
 800b692:	f7ff fb97 	bl	800adc4 <_malloc_r>
 800b696:	2800      	cmp	r0, #0
 800b698:	d108      	bne.n	800b6ac <__smakebuf_r+0x44>
 800b69a:	220c      	movs	r2, #12
 800b69c:	5ea3      	ldrsh	r3, [r4, r2]
 800b69e:	059a      	lsls	r2, r3, #22
 800b6a0:	d4ef      	bmi.n	800b682 <__smakebuf_r+0x1a>
 800b6a2:	2203      	movs	r2, #3
 800b6a4:	4393      	bics	r3, r2
 800b6a6:	431e      	orrs	r6, r3
 800b6a8:	81a6      	strh	r6, [r4, #12]
 800b6aa:	e7e4      	b.n	800b676 <__smakebuf_r+0xe>
 800b6ac:	2380      	movs	r3, #128	; 0x80
 800b6ae:	89a2      	ldrh	r2, [r4, #12]
 800b6b0:	6020      	str	r0, [r4, #0]
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	81a3      	strh	r3, [r4, #12]
 800b6b6:	9b00      	ldr	r3, [sp, #0]
 800b6b8:	6120      	str	r0, [r4, #16]
 800b6ba:	6163      	str	r3, [r4, #20]
 800b6bc:	9b01      	ldr	r3, [sp, #4]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d00c      	beq.n	800b6dc <__smakebuf_r+0x74>
 800b6c2:	0028      	movs	r0, r5
 800b6c4:	230e      	movs	r3, #14
 800b6c6:	5ee1      	ldrsh	r1, [r4, r3]
 800b6c8:	f000 f832 	bl	800b730 <_isatty_r>
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	d005      	beq.n	800b6dc <__smakebuf_r+0x74>
 800b6d0:	2303      	movs	r3, #3
 800b6d2:	89a2      	ldrh	r2, [r4, #12]
 800b6d4:	439a      	bics	r2, r3
 800b6d6:	3b02      	subs	r3, #2
 800b6d8:	4313      	orrs	r3, r2
 800b6da:	81a3      	strh	r3, [r4, #12]
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	433b      	orrs	r3, r7
 800b6e0:	81a3      	strh	r3, [r4, #12]
 800b6e2:	e7ce      	b.n	800b682 <__smakebuf_r+0x1a>

0800b6e4 <memmove>:
 800b6e4:	b510      	push	{r4, lr}
 800b6e6:	4288      	cmp	r0, r1
 800b6e8:	d902      	bls.n	800b6f0 <memmove+0xc>
 800b6ea:	188b      	adds	r3, r1, r2
 800b6ec:	4298      	cmp	r0, r3
 800b6ee:	d303      	bcc.n	800b6f8 <memmove+0x14>
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	e007      	b.n	800b704 <memmove+0x20>
 800b6f4:	5c8b      	ldrb	r3, [r1, r2]
 800b6f6:	5483      	strb	r3, [r0, r2]
 800b6f8:	3a01      	subs	r2, #1
 800b6fa:	d2fb      	bcs.n	800b6f4 <memmove+0x10>
 800b6fc:	bd10      	pop	{r4, pc}
 800b6fe:	5ccc      	ldrb	r4, [r1, r3]
 800b700:	54c4      	strb	r4, [r0, r3]
 800b702:	3301      	adds	r3, #1
 800b704:	429a      	cmp	r2, r3
 800b706:	d1fa      	bne.n	800b6fe <memmove+0x1a>
 800b708:	e7f8      	b.n	800b6fc <memmove+0x18>
	...

0800b70c <_fstat_r>:
 800b70c:	2300      	movs	r3, #0
 800b70e:	b570      	push	{r4, r5, r6, lr}
 800b710:	4d06      	ldr	r5, [pc, #24]	; (800b72c <_fstat_r+0x20>)
 800b712:	0004      	movs	r4, r0
 800b714:	0008      	movs	r0, r1
 800b716:	0011      	movs	r1, r2
 800b718:	602b      	str	r3, [r5, #0]
 800b71a:	f7f6 f980 	bl	8001a1e <_fstat>
 800b71e:	1c43      	adds	r3, r0, #1
 800b720:	d103      	bne.n	800b72a <_fstat_r+0x1e>
 800b722:	682b      	ldr	r3, [r5, #0]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d000      	beq.n	800b72a <_fstat_r+0x1e>
 800b728:	6023      	str	r3, [r4, #0]
 800b72a:	bd70      	pop	{r4, r5, r6, pc}
 800b72c:	20008808 	.word	0x20008808

0800b730 <_isatty_r>:
 800b730:	2300      	movs	r3, #0
 800b732:	b570      	push	{r4, r5, r6, lr}
 800b734:	4d06      	ldr	r5, [pc, #24]	; (800b750 <_isatty_r+0x20>)
 800b736:	0004      	movs	r4, r0
 800b738:	0008      	movs	r0, r1
 800b73a:	602b      	str	r3, [r5, #0]
 800b73c:	f7f6 f97d 	bl	8001a3a <_isatty>
 800b740:	1c43      	adds	r3, r0, #1
 800b742:	d103      	bne.n	800b74c <_isatty_r+0x1c>
 800b744:	682b      	ldr	r3, [r5, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d000      	beq.n	800b74c <_isatty_r+0x1c>
 800b74a:	6023      	str	r3, [r4, #0]
 800b74c:	bd70      	pop	{r4, r5, r6, pc}
 800b74e:	46c0      	nop			; (mov r8, r8)
 800b750:	20008808 	.word	0x20008808

0800b754 <_sbrk_r>:
 800b754:	2300      	movs	r3, #0
 800b756:	b570      	push	{r4, r5, r6, lr}
 800b758:	4d06      	ldr	r5, [pc, #24]	; (800b774 <_sbrk_r+0x20>)
 800b75a:	0004      	movs	r4, r0
 800b75c:	0008      	movs	r0, r1
 800b75e:	602b      	str	r3, [r5, #0]
 800b760:	f7f6 f980 	bl	8001a64 <_sbrk>
 800b764:	1c43      	adds	r3, r0, #1
 800b766:	d103      	bne.n	800b770 <_sbrk_r+0x1c>
 800b768:	682b      	ldr	r3, [r5, #0]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d000      	beq.n	800b770 <_sbrk_r+0x1c>
 800b76e:	6023      	str	r3, [r4, #0]
 800b770:	bd70      	pop	{r4, r5, r6, pc}
 800b772:	46c0      	nop			; (mov r8, r8)
 800b774:	20008808 	.word	0x20008808

0800b778 <memchr>:
 800b778:	b2c9      	uxtb	r1, r1
 800b77a:	1882      	adds	r2, r0, r2
 800b77c:	4290      	cmp	r0, r2
 800b77e:	d101      	bne.n	800b784 <memchr+0xc>
 800b780:	2000      	movs	r0, #0
 800b782:	4770      	bx	lr
 800b784:	7803      	ldrb	r3, [r0, #0]
 800b786:	428b      	cmp	r3, r1
 800b788:	d0fb      	beq.n	800b782 <memchr+0xa>
 800b78a:	3001      	adds	r0, #1
 800b78c:	e7f6      	b.n	800b77c <memchr+0x4>

0800b78e <_realloc_r>:
 800b78e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b790:	0007      	movs	r7, r0
 800b792:	000e      	movs	r6, r1
 800b794:	0014      	movs	r4, r2
 800b796:	2900      	cmp	r1, #0
 800b798:	d105      	bne.n	800b7a6 <_realloc_r+0x18>
 800b79a:	0011      	movs	r1, r2
 800b79c:	f7ff fb12 	bl	800adc4 <_malloc_r>
 800b7a0:	0005      	movs	r5, r0
 800b7a2:	0028      	movs	r0, r5
 800b7a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b7a6:	2a00      	cmp	r2, #0
 800b7a8:	d103      	bne.n	800b7b2 <_realloc_r+0x24>
 800b7aa:	f7ff fa9f 	bl	800acec <_free_r>
 800b7ae:	0025      	movs	r5, r4
 800b7b0:	e7f7      	b.n	800b7a2 <_realloc_r+0x14>
 800b7b2:	f000 f81b 	bl	800b7ec <_malloc_usable_size_r>
 800b7b6:	9001      	str	r0, [sp, #4]
 800b7b8:	4284      	cmp	r4, r0
 800b7ba:	d803      	bhi.n	800b7c4 <_realloc_r+0x36>
 800b7bc:	0035      	movs	r5, r6
 800b7be:	0843      	lsrs	r3, r0, #1
 800b7c0:	42a3      	cmp	r3, r4
 800b7c2:	d3ee      	bcc.n	800b7a2 <_realloc_r+0x14>
 800b7c4:	0021      	movs	r1, r4
 800b7c6:	0038      	movs	r0, r7
 800b7c8:	f7ff fafc 	bl	800adc4 <_malloc_r>
 800b7cc:	1e05      	subs	r5, r0, #0
 800b7ce:	d0e8      	beq.n	800b7a2 <_realloc_r+0x14>
 800b7d0:	9b01      	ldr	r3, [sp, #4]
 800b7d2:	0022      	movs	r2, r4
 800b7d4:	429c      	cmp	r4, r3
 800b7d6:	d900      	bls.n	800b7da <_realloc_r+0x4c>
 800b7d8:	001a      	movs	r2, r3
 800b7da:	0031      	movs	r1, r6
 800b7dc:	0028      	movs	r0, r5
 800b7de:	f7ff fa7c 	bl	800acda <memcpy>
 800b7e2:	0031      	movs	r1, r6
 800b7e4:	0038      	movs	r0, r7
 800b7e6:	f7ff fa81 	bl	800acec <_free_r>
 800b7ea:	e7da      	b.n	800b7a2 <_realloc_r+0x14>

0800b7ec <_malloc_usable_size_r>:
 800b7ec:	1f0b      	subs	r3, r1, #4
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	1f18      	subs	r0, r3, #4
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	da01      	bge.n	800b7fa <_malloc_usable_size_r+0xe>
 800b7f6:	580b      	ldr	r3, [r1, r0]
 800b7f8:	18c0      	adds	r0, r0, r3
 800b7fa:	4770      	bx	lr

0800b7fc <_init>:
 800b7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fe:	46c0      	nop			; (mov r8, r8)
 800b800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b802:	bc08      	pop	{r3}
 800b804:	469e      	mov	lr, r3
 800b806:	4770      	bx	lr

0800b808 <_fini>:
 800b808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b80a:	46c0      	nop			; (mov r8, r8)
 800b80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b80e:	bc08      	pop	{r3}
 800b810:	469e      	mov	lr, r3
 800b812:	4770      	bx	lr
