INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/HC-SR04.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HC_SR04
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/UART_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Coursework_FPGA/Coursework.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Coursework_FPGA/Coursework.srcs/sim_1/new/HC_SR04_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HC_SR04_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Coursework_FPGA/Coursework.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
