Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Math (18x18),Chip Globals,PLL,DLL
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/Primitives,0,0,0,0,0,0,0,0,0,1,1,0
CLOCKS_RESETS_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/Primitives,0,0,0,0,0,0,0,0,0,1,0,0
CLOCKS_RESETS_0/reset_synchronizer_0/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/Primitives,61,36,0,0,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/address_decode/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/Primitives,22,1,0,0,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,17,13,0,0,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/Primitives,53,1,0,0,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,17,13,0,0,0,0,0,0,0,0,0,0
IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/Primitives,23,9,0,0,0,0,0,0,0,0,0,0
IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/Primitives,13,40,0,0,0,0,0,0,0,0,0,0
IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0
IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/Primitives,34,0,0,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/Primitives,163,135,0,0,0,0,0,0,0,1,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/Primitives,8,0,0,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/Primitives,72,43,0,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/Primitives,32,18,0,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/Primitives,33,18,0,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
IO_0/GPIO_0/GPIO_0/Primitives,73,44,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/Primitives,19,28,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/Primitives,12,36,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/Primitives,380,0,1152,1152,0,0,0,32,0,0,0,0
IO_0/UART_0/UART_0/Primitives,32,24,0,0,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/Primitives,30,24,0,0,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/Primitives,33,33,0,0,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,0,1,0,0,0,0
IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/Primitives,31,33,0,0,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,0,1,0,0,0,0
IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/make_RX/Primitives,70,39,0,0,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/make_TX/Primitives,28,23,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/Primitives,274,98,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/Primitives,121,91,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/Primitives,128,91,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/brespCtrl/Primitives,6,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/cmd_fifo/fifo_ctrl_inst/Primitives,19,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/cmd_fifo/genblk1[0].ram/Primitives,6,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/RChan_Ctrl/Primitives,116,28,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/Primitives,32,32,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/preCalcRChan_Ctrl/Primitives,19,32,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/fifo_ctrl_inst/Primitives,21,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/Primitives,7,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rresp_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rresp_fifo/ram/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rresp_fifo/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,3,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/Primitives,127,73,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/Primitives,121,74,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/Primitives,109,45,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/Primitives,13,24,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/Primitives,74,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/Primitives,47,17,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/Primitives,21,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/Primitives,19,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/Primitives,78,30,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,48,90,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,48,90,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,70,134,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,48,90,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,48,90,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,70,134,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/Primitives,4,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,11,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/Primitives,4,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,11,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/Primitives,14,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,4,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/Primitives,0,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/Primitives,0,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,4,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/Primitives,4,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/Primitives,3,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_rdCtrl_inst/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/Primitives,7,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounter/Primitives,8,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounterP1/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/Primitives,11,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP1/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/Primitives,0,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/AXI_INTERCONNECT_0/AXI_INTERCONNECT_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,0,1,1,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/Primitives,0,0,0,0,12,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_13/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_14/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_15/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/Primitives,0,0,0,0,3,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CKE/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_ODT/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RESET_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/Primitives,3,5,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/Primitives,18,6,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/Primitives,0,6,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/Primitives,27,80,0,0,0,0,0,0,0,1,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/Primitives,24,26,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/Primitives,34,30,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,543,237,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/Primitives,497,261,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,543,237,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/Primitives,487,261,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/Primitives,18,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/Primitives,6,5,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/Primitives,58,52,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/Primitives,57,52,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/Primitives,14,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/Primitives,14,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/Primitives,961,274,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/Primitives,19,172,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/Primitives,161,99,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/Primitives,149,78,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/Primitives,140,78,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/Primitives,70,50,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/Primitives,2,4,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/Primitives,192,78,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/Primitives,40,29,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_WE_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0
MEMORY_0/DDR3_0/DDRPHY_BLK_0/Primitives,1,1,0,0,3,1,0,0,0,1,0,0
MEMORY_0/DDR3_0/DLL_0/Primitives,0,0,0,0,0,0,0,0,0,0,0,1
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/Primitives,1,1,0,0,0,0,0,0,0,1,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/Primitives,412,88,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/Primitives,170,141,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_140/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_141/MSC_i_142/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_141/Primitives,3,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_143/MSC_i_144/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_143/MSC_i_145/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/MSC_i_143/Primitives,4,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_139/Primitives,25,23,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/Primitives,134,99,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_148/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_149/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_150/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_151/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_152/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_153/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_154/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_155/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_156/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_157/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_158/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_159/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_160/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_161/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_162/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_163/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_164/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_165/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_166/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_167/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_168/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_169/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_170/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_171/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_172/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_173/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_174/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_175/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_176/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_177/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_178/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_179/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_180/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_181/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_182/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/MSC_i_183/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_147/Primitives,0,74,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_185/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_186/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_187/Primitives,1,6,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/MSC_i_188/Primitives,371,79,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/Primitives,637,601,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_184/wrtq_b_size_wrtq_b_size_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_189/MSC_i_190/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_193/MSC_i_194/Primitives,20,8,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_193/MSC_i_195/Primitives,70,16,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_193/MSC_i_196/Primitives,125,48,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_193/Primitives,108,47,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_197/Primitives,0,12,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_198/Primitives,15,11,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_199/Primitives,113,68,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_200/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_201/Primitives,113,68,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_202/Primitives,115,69,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_203/Primitives,0,66,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_204/Primitives,136,59,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_205/Primitives,155,57,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_206/Primitives,10,80,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_207/Primitives,113,68,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/MSC_i_208/Primitives,248,57,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_192/Primitives,224,239,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_209/MSC_i_210/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/MSC_i_211/MSC_i_212/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_191/Primitives,343,107,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/MSC_i_215/Primitives,42,19,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/MSC_i_215/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/MSC_i_215/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/MSC_i_215/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/Primitives,41,11,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/Primitives,100,199,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_219/MSC_i_220/Primitives,134,200,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_219/Primitives,29,24,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_221/Primitives,6,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_221/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_221/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_221/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_221/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_221/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_221/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/Primitives,53,12,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/Primitives,96,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/Primitives,0,55,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/Primitives,0,7,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/Primitives,0,147,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_107/Primitives,286,395,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_109/Primitives,10,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_111/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_112/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_113/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_114/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_115/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_116/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_117/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_118/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_119/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_120/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/MSC_i_110/MSC_i_121/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_108/Primitives,11,11,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_123/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_125/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_126/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_127/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_128/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_129/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_130/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_131/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_132/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_133/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_134/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/MSC_i_124/MSC_i_135/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/MSC_i_122/Primitives,11,11,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_106/Primitives,77,24,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_105/MSC_i_136/Primitives,0,0,252,252,0,0,0,7,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_14/MSC_i_15/Primitives,157,230,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_14/Primitives,48,37,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/Primitives,0,0,72,72,0,0,0,2,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_1_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_1_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_1_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_1_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_137/Primitives,301,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_18/MSC_i_19/Primitives,7,7,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_18/Primitives,33,21,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_20/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_20/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_23/Primitives,307,443,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_25/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_27/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_28/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_29/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_30/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_31/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_32/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_33/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_34/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_35/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_36/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/Primitives,10,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_38/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_40/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_41/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_43/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_44/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_45/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_46/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_47/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_48/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_49/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/Primitives,10,10,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/Primitives,86,23,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/Primitives,0,0,144,144,0,0,0,4,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_1_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_1_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_1_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_1_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_2_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_2_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_2_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_2_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_50/mem_mem_0_3_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_53/Primitives,209,296,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_55/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_57/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_58/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_59/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_60/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/Primitives,5,5,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_62/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/Primitives,2,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_66/MSC_i_67/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_66/MSC_i_68/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_66/MSC_i_69/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_66/MSC_i_70/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_66/MSC_i_71/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/Primitives,5,5,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/Primitives,45,14,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/Primitives,8,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_72/mem_mem_0_7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_104/Primitives,0,0,108,108,0,0,0,3,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_75/Primitives,148,143,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_77/Primitives,10,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_79/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_80/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_81/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_82/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_83/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_84/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_85/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_86/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_87/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_88/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/MSC_i_78/MSC_i_89/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_76/Primitives,11,11,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_91/Primitives,3,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_100/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_101/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_102/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_103/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_93/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_94/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_95/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_96/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_97/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_98/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/MSC_i_92/MSC_i_99/Primitives,0,2,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/MSC_i_90/Primitives,11,11,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_73/MSC_i_74/Primitives,90,24,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/MSC_i_11/Primitives,144,209,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/Primitives,62,41,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/Primitives,0,0,72,72,0,0,0,2,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/Primitives,700,1550,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_4/Primitives,163,402,0,0,0,0,0,0,0,0,0,0
MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/Primitives,0,132,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/Primitives,1,0,0,0,0,0,0,0,0,2,0,0
PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/Primitives,85,16,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/Primitives,0,4,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/Primitives,460,122,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,78,76,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,40,39,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,11,9,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/Primitives,15,12,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/Primitives,7,5,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/Primitives,62,62,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/Primitives,19,40,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,80,143,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,48,79,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,15,5,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,18,13,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Primitives,192,13,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/Primitives,30,33,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/Primitives,18,19,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Primitives,135,33,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/Primitives,17,23,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,93,81,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Primitives,148,109,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/Primitives,178,9,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Primitives,10,7,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/Primitives,303,17,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,88,161,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,51,93,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,12,7,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/Primitives,4,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/Primitives,70,127,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/Primitives,293,129,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,103,83,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Primitives,193,123,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,11,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,41,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,2,32,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1782,562,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,3,11,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,8,32,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,2,41,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,25,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,3,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,43,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,7,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/Primitives,8,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/Primitives,6,5,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/Primitives,5,5,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,3,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,1,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Primitives,66,45,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/Primitives,84,41,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/Primitives,13,32,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/Primitives,20,32,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/Primitives,120,42,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/Primitives,3,9,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/Primitives,4,5,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,3,9,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,3,12,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/Primitives,3,5,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/Primitives,2,1,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,2,70,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Primitives,245,69,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/Primitives,234,432,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/Primitives,495,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/Primitives,1356,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/Primitives,989,420,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/Primitives,395,120,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,0,2,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ibuf/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/Primitives,236,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Primitives,413,378,36,36,0,0,0,1,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/Primitives,18,11,144,144,0,0,0,4,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/Primitives,114,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/Primitives,84,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/Primitives,46,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/Primitives,116,68,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/Primitives,347,325,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/Primitives,491,183,180,180,0,0,0,5,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/Primitives,131,13,0,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/Primitives,0,4,0,0,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,14,0,0,0,0,0,0,0
