
Robot_head.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  00002708  0000279c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002708  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000eb  00800104  00800104  000027a0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000027a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000a18  00000000  00000000  00002ef8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005233  00000000  00000000  00003910  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014bc  00000000  00000000  00008b43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006054  00000000  00000000  00009fff  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000013e4  00000000  00000000  00010054  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00003206  00000000  00000000  00011438  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002a37  00000000  00000000  0001463e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 000b31da  00000000  00000000  00017075  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000828  00000000  00000000  000ca24f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
       8:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
       c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      10:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      14:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      18:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      1c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      20:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      24:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      28:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      2c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      30:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      34:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      38:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      3c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      40:	0c 94 55 08 	jmp	0x10aa	; 0x10aa <__vector_16>
      44:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      48:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      4c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      50:	0c 94 5e 0a 	jmp	0x14bc	; 0x14bc <__vector_20>
      54:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      58:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      5c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      60:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      64:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      68:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      6c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      70:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      74:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      78:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      7c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      80:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      84:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      88:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	c0 e0       	ldi	r28, 0x00	; 0
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e8 e0       	ldi	r30, 0x08	; 8
      a0:	f7 e2       	ldi	r31, 0x27	; 39
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a4 30       	cpi	r26, 0x04	; 4
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>
      b2:	1b be       	out	0x3b, r1	; 59

000000b4 <__do_clear_bss>:
      b4:	11 e0       	ldi	r17, 0x01	; 1
      b6:	a4 e0       	ldi	r26, 0x04	; 4
      b8:	b1 e0       	ldi	r27, 0x01	; 1
      ba:	01 c0       	rjmp	.+2      	; 0xbe <.do_clear_bss_start>

000000bc <.do_clear_bss_loop>:
      bc:	1d 92       	st	X+, r1

000000be <.do_clear_bss_start>:
      be:	af 3e       	cpi	r26, 0xEF	; 239
      c0:	b1 07       	cpc	r27, r17
      c2:	e1 f7       	brne	.-8      	; 0xbc <.do_clear_bss_loop>
      c4:	0e 94 4a 12 	call	0x2494	; 0x2494 <main>
      c8:	0c 94 82 13 	jmp	0x2704	; 0x2704 <_exit>

000000cc <__bad_interrupt>:
      cc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d0 <CtrlEye>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlEye( void ) 
{ 
	//on active les yeux
	DrvLed();
      d0:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <DrvLed>
}
      d4:	08 95       	ret

000000d6 <CtrlEyeState>:
}			

//on joue un etat sur l'oeil
void CtrlEyeState( Int8U eye, ELedState state ) 
{
	if(eye == LEFT)
      d6:	81 30       	cpi	r24, 0x01	; 1
      d8:	59 f4       	brne	.+22     	; 0xf0 <CtrlEyeState+0x1a>
	{
		if (state == STATE_LED_ON)
      da:	61 15       	cp	r22, r1
      dc:	71 05       	cpc	r23, r1
      de:	21 f4       	brne	.+8      	; 0xe8 <CtrlEyeState+0x12>
		{
			DrvLedOn(CONF_INDEX_EYE_LEFT) ;
      e0:	80 e0       	ldi	r24, 0x00	; 0
      e2:	0e 94 70 04 	call	0x8e0	; 0x8e0 <DrvLedOn>
      e6:	08 95       	ret
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_LEFT) ;
      e8:	80 e0       	ldi	r24, 0x00	; 0
      ea:	0e 94 b1 04 	call	0x962	; 0x962 <DrvLedOff>
      ee:	08 95       	ret
		}
	}
	else if(eye == RIGHT)
      f0:	82 30       	cpi	r24, 0x02	; 2
      f2:	51 f4       	brne	.+20     	; 0x108 <CtrlEyeState+0x32>
	{
		if (state == STATE_LED_ON)
      f4:	61 15       	cp	r22, r1
      f6:	71 05       	cpc	r23, r1
      f8:	21 f4       	brne	.+8      	; 0x102 <CtrlEyeState+0x2c>
		{
			DrvLedOn(CONF_INDEX_EYE_RIGHT) ;
      fa:	81 e0       	ldi	r24, 0x01	; 1
      fc:	0e 94 70 04 	call	0x8e0	; 0x8e0 <DrvLedOn>
     100:	08 95       	ret
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_RIGHT) ;
     102:	81 e0       	ldi	r24, 0x01	; 1
     104:	0e 94 b1 04 	call	0x962	; 0x962 <DrvLedOff>
     108:	08 95       	ret

0000010a <CtrlEyeToggle>:


//on toggle l'etat sur l'oeil
void CtrlEyeToggle( Int8U eye)
{
	if(eye == LEFT)
     10a:	81 30       	cpi	r24, 0x01	; 1
     10c:	21 f4       	brne	.+8      	; 0x116 <CtrlEyeToggle+0xc>
	{
		DrvLedToggle(CONF_INDEX_EYE_LEFT);		
     10e:	80 e0       	ldi	r24, 0x00	; 0
     110:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <DrvLedToggle>
     114:	08 95       	ret
	}
	else if(eye == RIGHT)
     116:	82 30       	cpi	r24, 0x02	; 2
     118:	19 f4       	brne	.+6      	; 0x120 <CtrlEyeToggle+0x16>
	{
		DrvLedToggle(CONF_INDEX_EYE_RIGHT);			
     11a:	81 e0       	ldi	r24, 0x01	; 1
     11c:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <DrvLedToggle>
     120:	08 95       	ret

00000122 <CtrlEyeLeftBlink>:
	}
}

//on fait clignoter l oeil de gauche
void CtrlEyeLeftBlink( Int8U nb_blink ) 
{ 
     122:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     124:	80 e0       	ldi	r24, 0x00	; 0
     126:	45 e0       	ldi	r20, 0x05	; 5
     128:	50 e0       	ldi	r21, 0x00	; 0
     12a:	2a e0       	ldi	r18, 0x0A	; 10
     12c:	30 e0       	ldi	r19, 0x00	; 0
     12e:	0e 94 07 06 	call	0xc0e	; 0xc0e <DrvLedFlash>
}
     132:	08 95       	ret

00000134 <CtrlEyeRightBlink>:

//on fait clignoter l oeil de droite
void CtrlEyeRightBlink( Int8U nb_blink ) 
{ 
     134:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     136:	81 e0       	ldi	r24, 0x01	; 1
     138:	45 e0       	ldi	r20, 0x05	; 5
     13a:	50 e0       	ldi	r21, 0x00	; 0
     13c:	2a e0       	ldi	r18, 0x0A	; 10
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	0e 94 07 06 	call	0xc0e	; 0xc0e <DrvLedFlash>
}
     144:	08 95       	ret

00000146 <CtrlEyeBlink>:

//on fait clignoter les yeux
void CtrlEyeBlink( Int8U nb_blink ) 
{ 
     146:	cf 93       	push	r28
     148:	c8 2f       	mov	r28, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     14a:	80 e0       	ldi	r24, 0x00	; 0
     14c:	6c 2f       	mov	r22, r28
     14e:	45 e0       	ldi	r20, 0x05	; 5
     150:	50 e0       	ldi	r21, 0x00	; 0
     152:	2a e0       	ldi	r18, 0x0A	; 10
     154:	30 e0       	ldi	r19, 0x00	; 0
     156:	0e 94 07 06 	call	0xc0e	; 0xc0e <DrvLedFlash>
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	6c 2f       	mov	r22, r28
     15e:	45 e0       	ldi	r20, 0x05	; 5
     160:	50 e0       	ldi	r21, 0x00	; 0
     162:	2a e0       	ldi	r18, 0x0A	; 10
     164:	30 e0       	ldi	r19, 0x00	; 0
     166:	0e 94 07 06 	call	0xc0e	; 0xc0e <DrvLedFlash>
}
     16a:	cf 91       	pop	r28
     16c:	08 95       	ret

0000016e <CtrlEyeBlinkSpeed>:

//on fait clignoter les yeux
void CtrlEyeBlinkSpeed( Int8U nb_blink ,Int8U speed ) 
{ 
     16e:	1f 93       	push	r17
     170:	cf 93       	push	r28
     172:	df 93       	push	r29
     174:	18 2f       	mov	r17, r24
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     176:	c6 2f       	mov	r28, r22
     178:	c6 95       	lsr	r28
     17a:	d0 e0       	ldi	r29, 0x00	; 0
     17c:	21 96       	adiw	r28, 0x01	; 1
     17e:	80 e0       	ldi	r24, 0x00	; 0
     180:	61 2f       	mov	r22, r17
     182:	ae 01       	movw	r20, r28
     184:	9e 01       	movw	r18, r28
     186:	0e 94 b1 06 	call	0xd62	; 0xd62 <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     18a:	81 e0       	ldi	r24, 0x01	; 1
     18c:	61 2f       	mov	r22, r17
     18e:	ae 01       	movw	r20, r28
     190:	9e 01       	movw	r18, r28
     192:	0e 94 b1 06 	call	0xd62	; 0xd62 <DrvLedDirectFlash>
}
     196:	df 91       	pop	r29
     198:	cf 91       	pop	r28
     19a:	1f 91       	pop	r17
     19c:	08 95       	ret

0000019e <CtrlEyeHeartBeat>:

//on active ou non le hearbeat sur les leds
void CtrlEyeHeartBeat ( Boolean enable )
{
     19e:	cf 93       	push	r28
     1a0:	c8 2f       	mov	r28, r24
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, 2U,20,100);
     1a2:	80 e0       	ldi	r24, 0x00	; 0
     1a4:	62 e0       	ldi	r22, 0x02	; 2
     1a6:	44 e1       	ldi	r20, 0x14	; 20
     1a8:	50 e0       	ldi	r21, 0x00	; 0
     1aa:	24 e6       	ldi	r18, 0x64	; 100
     1ac:	30 e0       	ldi	r19, 0x00	; 0
     1ae:	0e 94 b1 06 	call	0xd62	; 0xd62 <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, 2U,20,100);
     1b2:	81 e0       	ldi	r24, 0x01	; 1
     1b4:	62 e0       	ldi	r22, 0x02	; 2
     1b6:	44 e1       	ldi	r20, 0x14	; 20
     1b8:	50 e0       	ldi	r21, 0x00	; 0
     1ba:	24 e6       	ldi	r18, 0x64	; 100
     1bc:	30 e0       	ldi	r19, 0x00	; 0
     1be:	0e 94 b1 06 	call	0xd62	; 0xd62 <DrvLedDirectFlash>
	hearbeat_enable = enable;
     1c2:	c0 93 04 01 	sts	0x0104, r28
}
     1c6:	cf 91       	pop	r28
     1c8:	08 95       	ret

000001ca <CtrlEyeDispatcher>:
	DrvLed();
}

void CtrlEyeDispatcher( Event_t event )
{
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_1S ))
     1ca:	62 e0       	ldi	r22, 0x02	; 2
     1cc:	0e 94 17 03 	call	0x62e	; 0x62e <DrvEventTestEvent>
     1d0:	88 23       	and	r24, r24
     1d2:	91 f0       	breq	.+36     	; 0x1f8 <CtrlEyeDispatcher+0x2e>
	{
		if(CtrlUltraSonReadMesure() < SECURITY_PERIMETER)
     1d4:	0e 94 4c 02 	call	0x498	; 0x498 <CtrlUltraSonReadMesure>
     1d8:	8e 31       	cpi	r24, 0x1E	; 30
     1da:	91 05       	cpc	r25, r1
     1dc:	3c f4       	brge	.+14     	; 0x1ec <CtrlEyeDispatcher+0x22>
		{
			CtrlEyeBlinkSpeed( 5 ,CtrlUltraSonReadMesure());
     1de:	0e 94 4c 02 	call	0x498	; 0x498 <CtrlUltraSonReadMesure>
     1e2:	68 2f       	mov	r22, r24
     1e4:	85 e0       	ldi	r24, 0x05	; 5
     1e6:	0e 94 b7 00 	call	0x16e	; 0x16e <CtrlEyeBlinkSpeed>
     1ea:	08 95       	ret
		}
		else
		{
			if(hearbeat_enable == TRUE)
     1ec:	80 91 04 01 	lds	r24, 0x0104
     1f0:	81 30       	cpi	r24, 0x01	; 1
     1f2:	11 f4       	brne	.+4      	; 0x1f8 <CtrlEyeDispatcher+0x2e>
			{
				CtrlEyeHeartBeat(hearbeat_enable);
     1f4:	0e 94 cf 00 	call	0x19e	; 0x19e <CtrlEyeHeartBeat>
     1f8:	08 95       	ret

000001fa <CtrlLight>:
Int16U nb_ldr_mesures =0U;
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlLight( void ) 
{
	nb_ldr_mesures = 0U;
     1fa:	10 92 06 01 	sts	0x0106, r1
     1fe:	10 92 05 01 	sts	0x0105, r1
	mesure_ldr_gauche = 0U;
     202:	10 92 0e 01 	sts	0x010E, r1
     206:	10 92 0d 01 	sts	0x010D, r1
	mesure_ldr_droite = 0U;
     20a:	10 92 0c 01 	sts	0x010C, r1
     20e:	10 92 0b 01 	sts	0x010B, r1
	mesure_ldr_gauche_moy = 0U;
     212:	10 92 0a 01 	sts	0x010A, r1
     216:	10 92 09 01 	sts	0x0109, r1
	mesure_ldr_droite_moy = 0U;
     21a:	10 92 08 01 	sts	0x0108, r1
     21e:	10 92 07 01 	sts	0x0107, r1
}
     222:	08 95       	ret

00000224 <CtrlLightSendUartLightMesure>:
}


//permet d'envoyer sur l'uart 
void CtrlLightSendUartLightMesure( void ) 
{
     224:	cf 93       	push	r28
     226:	df 93       	push	r29
     228:	cd b7       	in	r28, 0x3d	; 61
     22a:	de b7       	in	r29, 0x3e	; 62
     22c:	29 97       	sbiw	r28, 0x09	; 9
     22e:	0f b6       	in	r0, 0x3f	; 63
     230:	f8 94       	cli
     232:	de bf       	out	0x3e, r29	; 62
     234:	0f be       	out	0x3f, r0	; 63
     236:	cd bf       	out	0x3d, r28	; 61
	Char buffer[9U];
	
	buffer[0U] = '*';
     238:	8a e2       	ldi	r24, 0x2A	; 42
     23a:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     23c:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_LIGHT;
     23e:	82 e0       	ldi	r24, 0x02	; 2
     240:	8b 83       	std	Y+3, r24	; 0x03
	buffer[3U] = mesure_ldr_gauche_moy>>8U;
     242:	80 91 09 01 	lds	r24, 0x0109
     246:	90 91 0a 01 	lds	r25, 0x010A
     24a:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = mesure_ldr_gauche_moy;
     24c:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = mesure_ldr_droite_moy>>8U;
     24e:	80 91 07 01 	lds	r24, 0x0107
     252:	90 91 08 01 	lds	r25, 0x0108
     256:	9e 83       	std	Y+6, r25	; 0x06
	buffer[6U] = mesure_ldr_droite_moy;
     258:	8f 83       	std	Y+7, r24	; 0x07
	buffer[7U] = '#';
     25a:	83 e2       	ldi	r24, 0x23	; 35
     25c:	88 87       	std	Y+8, r24	; 0x08
	buffer[8U] = '#';
     25e:	89 87       	std	Y+9, r24	; 0x09
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,9U);
     260:	80 e0       	ldi	r24, 0x00	; 0
     262:	be 01       	movw	r22, r28
     264:	6f 5f       	subi	r22, 0xFF	; 255
     266:	7f 4f       	sbci	r23, 0xFF	; 255
     268:	49 e0       	ldi	r20, 0x09	; 9
     26a:	0e 94 ef 09 	call	0x13de	; 0x13de <DrvUartDirectSendBytes>
     26e:	29 96       	adiw	r28, 0x09	; 9
     270:	0f b6       	in	r0, 0x3f	; 63
     272:	f8 94       	cli
     274:	de bf       	out	0x3e, r29	; 62
     276:	0f be       	out	0x3f, r0	; 63
     278:	cd bf       	out	0x3d, r28	; 61
     27a:	df 91       	pop	r29
     27c:	cf 91       	pop	r28
     27e:	08 95       	ret

00000280 <CtrlLightDispatcher>:
}

//dispatcher
void CtrlLightDispatcher( Event_t event )  
{
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_100MS ))
     280:	61 e0       	ldi	r22, 0x01	; 1
     282:	0e 94 17 03 	call	0x62e	; 0x62e <DrvEventTestEvent>
     286:	88 23       	and	r24, r24
     288:	09 f4       	brne	.+2      	; 0x28c <CtrlLightDispatcher+0xc>
     28a:	4e c0       	rjmp	.+156    	; 0x328 <CtrlLightDispatcher+0xa8>
	{	
		//on lance la convertion 
		mesure_ldr_gauche += DrvAdcReadChannel( CONF_ADC_LDR_GAUCHE );
     28c:	82 e0       	ldi	r24, 0x02	; 2
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <DrvAdcReadChannel>
     294:	20 91 0d 01 	lds	r18, 0x010D
     298:	30 91 0e 01 	lds	r19, 0x010E
     29c:	28 0f       	add	r18, r24
     29e:	39 1f       	adc	r19, r25
     2a0:	30 93 0e 01 	sts	0x010E, r19
     2a4:	20 93 0d 01 	sts	0x010D, r18
		//on lance la convertion 
		mesure_ldr_droite += DrvAdcReadChannel( CONF_ADC_LDR_DROITE );			
     2a8:	83 e0       	ldi	r24, 0x03	; 3
     2aa:	90 e0       	ldi	r25, 0x00	; 0
     2ac:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <DrvAdcReadChannel>
     2b0:	20 91 0b 01 	lds	r18, 0x010B
     2b4:	30 91 0c 01 	lds	r19, 0x010C
     2b8:	28 0f       	add	r18, r24
     2ba:	39 1f       	adc	r19, r25
     2bc:	30 93 0c 01 	sts	0x010C, r19
     2c0:	20 93 0b 01 	sts	0x010B, r18
		
		nb_ldr_mesures++;
     2c4:	80 91 05 01 	lds	r24, 0x0105
     2c8:	90 91 06 01 	lds	r25, 0x0106
     2cc:	01 96       	adiw	r24, 0x01	; 1
     2ce:	90 93 06 01 	sts	0x0106, r25
     2d2:	80 93 05 01 	sts	0x0105, r24
		if(nb_ldr_mesures == 8)
     2d6:	88 30       	cpi	r24, 0x08	; 8
     2d8:	91 05       	cpc	r25, r1
     2da:	31 f5       	brne	.+76     	; 0x328 <CtrlLightDispatcher+0xa8>
		{
			nb_ldr_mesures = 0;
     2dc:	10 92 06 01 	sts	0x0106, r1
     2e0:	10 92 05 01 	sts	0x0105, r1
			//on divise par 8
			mesure_ldr_gauche_moy = mesure_ldr_gauche >> 3;
     2e4:	80 91 0d 01 	lds	r24, 0x010D
     2e8:	90 91 0e 01 	lds	r25, 0x010E
     2ec:	96 95       	lsr	r25
     2ee:	87 95       	ror	r24
     2f0:	96 95       	lsr	r25
     2f2:	87 95       	ror	r24
     2f4:	96 95       	lsr	r25
     2f6:	87 95       	ror	r24
     2f8:	90 93 0a 01 	sts	0x010A, r25
     2fc:	80 93 09 01 	sts	0x0109, r24
			mesure_ldr_droite_moy = mesure_ldr_droite >> 3;
     300:	36 95       	lsr	r19
     302:	27 95       	ror	r18
     304:	36 95       	lsr	r19
     306:	27 95       	ror	r18
     308:	36 95       	lsr	r19
     30a:	27 95       	ror	r18
     30c:	30 93 08 01 	sts	0x0108, r19
     310:	20 93 07 01 	sts	0x0107, r18
			mesure_ldr_gauche = 0;
     314:	10 92 0e 01 	sts	0x010E, r1
     318:	10 92 0d 01 	sts	0x010D, r1
			mesure_ldr_droite = 0;
     31c:	10 92 0c 01 	sts	0x010C, r1
     320:	10 92 0b 01 	sts	0x010B, r1
			CtrlLightSendUartLightMesure();			
     324:	0e 94 12 01 	call	0x224	; 0x224 <CtrlLightSendUartLightMesure>
     328:	08 95       	ret

0000032a <CtrlUartProtocole>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//init
void CtrlUartProtocole( void )
{
}
     32a:	08 95       	ret

0000032c <CtrlUartProtocoleDispatcher>:

//dispatcher
void CtrlUartProtocoleDispatcher( Event_t event )
{			
	//si on a un message valide
	if ( DrvEventTestEvent(event ,CONF_EVENT_UART_MSG_RCV ))
     32c:	64 e0       	ldi	r22, 0x04	; 4
     32e:	0e 94 17 03 	call	0x62e	; 0x62e <DrvEventTestEvent>
     332:	88 23       	and	r24, r24
     334:	09 f4       	brne	.+2      	; 0x338 <CtrlUartProtocoleDispatcher+0xc>
     336:	4e c0       	rjmp	.+156    	; 0x3d4 <CtrlUartProtocoleDispatcher+0xa8>
	{	
		//on lit le message
		DrvUart0ReadMessage( i_message_from_body, &i_message_len_from_body );
     338:	8f e1       	ldi	r24, 0x1F	; 31
     33a:	91 e0       	ldi	r25, 0x01	; 1
     33c:	6f e0       	ldi	r22, 0x0F	; 15
     33e:	71 e0       	ldi	r23, 0x01	; 1
     340:	0e 94 39 0a 	call	0x1472	; 0x1472 <DrvUart0ReadMessage>
		//on test si on prend des infos
		if( i_message_len_from_body > 0U )
     344:	80 91 0f 01 	lds	r24, 0x010F
     348:	88 23       	and	r24, r24
     34a:	09 f4       	brne	.+2      	; 0x34e <CtrlUartProtocoleDispatcher+0x22>
     34c:	43 c0       	rjmp	.+134    	; 0x3d4 <CtrlUartProtocoleDispatcher+0xa8>
		{
			if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_EYES )
     34e:	80 91 21 01 	lds	r24, 0x0121
     352:	83 30       	cpi	r24, 0x03	; 3
     354:	b1 f5       	brne	.+108    	; 0x3c2 <CtrlUartProtocoleDispatcher+0x96>
			{						
				if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_EYE_TOGGLE)
     356:	80 91 22 01 	lds	r24, 0x0122
     35a:	81 30       	cpi	r24, 0x01	; 1
     35c:	19 f4       	brne	.+6      	; 0x364 <CtrlUartProtocoleDispatcher+0x38>
				{
					CtrlEyeToggle( LEFT )	;
     35e:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
     362:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_RIGHT_EYE_TOGGLE )
     364:	82 30       	cpi	r24, 0x02	; 2
     366:	19 f4       	brne	.+6      	; 0x36e <CtrlUartProtocoleDispatcher+0x42>
				{
					CtrlEyeToggle( RIGHT )	;
     368:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
     36c:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_ON )
     36e:	83 30       	cpi	r24, 0x03	; 3
     370:	59 f4       	brne	.+22     	; 0x388 <CtrlUartProtocoleDispatcher+0x5c>
				{
					CtrlEyeState( LEFT, STATE_LED_ON )	;
     372:	81 e0       	ldi	r24, 0x01	; 1
     374:	60 e0       	ldi	r22, 0x00	; 0
     376:	70 e0       	ldi	r23, 0x00	; 0
     378:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
     37c:	82 e0       	ldi	r24, 0x02	; 2
     37e:	60 e0       	ldi	r22, 0x00	; 0
     380:	70 e0       	ldi	r23, 0x00	; 0
     382:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
     386:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_OFF )
     388:	84 30       	cpi	r24, 0x04	; 4
     38a:	59 f4       	brne	.+22     	; 0x3a2 <CtrlUartProtocoleDispatcher+0x76>
				{
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
     38c:	81 e0       	ldi	r24, 0x01	; 1
     38e:	61 e0       	ldi	r22, 0x01	; 1
     390:	70 e0       	ldi	r23, 0x00	; 0
     392:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_OFF );
     396:	82 e0       	ldi	r24, 0x02	; 2
     398:	61 e0       	ldi	r22, 0x01	; 1
     39a:	70 e0       	ldi	r23, 0x00	; 0
     39c:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
     3a0:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_TOGGLE )
     3a2:	85 30       	cpi	r24, 0x05	; 5
     3a4:	39 f4       	brne	.+14     	; 0x3b4 <CtrlUartProtocoleDispatcher+0x88>
				{
					CtrlEyeToggle( LEFT );
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
					CtrlEyeToggle( RIGHT );
     3ac:	82 e0       	ldi	r24, 0x02	; 2
     3ae:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
     3b2:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_HEARBEAT )
     3b4:	86 30       	cpi	r24, 0x06	; 6
     3b6:	71 f4       	brne	.+28     	; 0x3d4 <CtrlUartProtocoleDispatcher+0xa8>
				{
					Boolean enable = ( Boolean ) i_message_from_body[ 4U ]; 
					CtrlEyeHeartBeat(enable);
     3b8:	80 91 23 01 	lds	r24, 0x0123
     3bc:	0e 94 cf 00 	call	0x19e	; 0x19e <CtrlEyeHeartBeat>
     3c0:	08 95       	ret
				}
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_LIGHT )
     3c2:	82 30       	cpi	r24, 0x02	; 2
     3c4:	19 f4       	brne	.+6      	; 0x3cc <CtrlUartProtocoleDispatcher+0xa0>
			{
				CtrlLightSendUartLightMesure();
     3c6:	0e 94 12 01 	call	0x224	; 0x224 <CtrlLightSendUartLightMesure>
     3ca:	08 95       	ret
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_US )
     3cc:	88 23       	and	r24, r24
     3ce:	11 f4       	brne	.+4      	; 0x3d4 <CtrlUartProtocoleDispatcher+0xa8>
			{
				CtrlUltraSendUartProximity();
     3d0:	0e 94 51 02 	call	0x4a2	; 0x4a2 <CtrlUltraSendUartProximity>
     3d4:	08 95       	ret

000003d6 <CtrlUartProtocoleValidAscii>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//fonction de de decodage de trame de type ASCII
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
     3d6:	af 92       	push	r10
     3d8:	bf 92       	push	r11
     3da:	cf 92       	push	r12
     3dc:	df 92       	push	r13
     3de:	ff 92       	push	r15
     3e0:	0f 93       	push	r16
     3e2:	1f 93       	push	r17
     3e4:	cf 93       	push	r28
     3e6:	df 93       	push	r29
     3e8:	0f 92       	push	r0
     3ea:	cd b7       	in	r28, 0x3d	; 61
     3ec:	de b7       	in	r29, 0x3e	; 62
     3ee:	5c 01       	movw	r10, r24
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     3f0:	70 e0       	ldi	r23, 0x00	; 0
     3f2:	0f 2e       	mov	r0, r31
     3f4:	fe ef       	ldi	r31, 0xFE	; 254
     3f6:	cf 2e       	mov	r12, r31
     3f8:	ff ef       	ldi	r31, 0xFF	; 255
     3fa:	df 2e       	mov	r13, r31
     3fc:	f0 2d       	mov	r31, r0
     3fe:	c6 0e       	add	r12, r22
     400:	d7 1e       	adc	r13, r23
     402:	c1 14       	cp	r12, r1
     404:	d1 04       	cpc	r13, r1
     406:	39 f1       	breq	.+78     	; 0x456 <CtrlUartProtocoleValidAscii+0x80>
     408:	01 e0       	ldi	r16, 0x01	; 1
     40a:	10 e0       	ldi	r17, 0x00	; 0
     40c:	ff 24       	eor	r15, r15
     40e:	f3 94       	inc	r15
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     410:	0a 0d       	add	r16, r10
     412:	1b 1d       	adc	r17, r11
     414:	f8 01       	movw	r30, r16
     416:	80 81       	ld	r24, Z
     418:	be 01       	movw	r22, r28
     41a:	6f 5f       	subi	r22, 0xFF	; 255
     41c:	7f 4f       	sbci	r23, 0xFF	; 255
     41e:	0e 94 11 13 	call	0x2622	; 0x2622 <TlsStringConvertAsciiToByte>
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
     422:	88 23       	and	r24, r24
     424:	41 f4       	brne	.+16     	; 0x436 <CtrlUartProtocoleValidAscii+0x60>
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     426:	f8 01       	movw	r30, r16
     428:	80 81       	ld	r24, Z
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     42a:	8a 32       	cpi	r24, 0x2A	; 42
     42c:	61 f0       	breq	.+24     	; 0x446 <CtrlUartProtocoleValidAscii+0x70>
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     42e:	83 32       	cpi	r24, 0x23	; 35
     430:	51 f0       	breq	.+20     	; 0x446 <CtrlUartProtocoleValidAscii+0x70>
				trame[ loop ] = caract_temp ;				
			}
		}
		else
		{
			return FALSE ;	
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	11 c0       	rjmp	.+34     	; 0x458 <CtrlUartProtocoleValidAscii+0x82>
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
		   )
		{
			if( !( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) ) )
     436:	f8 01       	movw	r30, r16
     438:	80 81       	ld	r24, Z
     43a:	8a 32       	cpi	r24, 0x2A	; 42
     43c:	21 f0       	breq	.+8      	; 0x446 <CtrlUartProtocoleValidAscii+0x70>
     43e:	83 32       	cpi	r24, 0x23	; 35
     440:	11 f0       	breq	.+4      	; 0x446 <CtrlUartProtocoleValidAscii+0x70>
			{
				trame[ loop ] = caract_temp ;				
     442:	89 81       	ldd	r24, Y+1	; 0x01
     444:	80 83       	st	Z, r24
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     446:	f3 94       	inc	r15
     448:	0f 2d       	mov	r16, r15
     44a:	10 e0       	ldi	r17, 0x00	; 0
     44c:	c0 16       	cp	r12, r16
     44e:	d1 06       	cpc	r13, r17
     450:	f8 f6       	brcc	.-66     	; 0x410 <CtrlUartProtocoleValidAscii+0x3a>
		else
		{
			return FALSE ;	
		}
	}
	return o_success;
     452:	81 e0       	ldi	r24, 0x01	; 1
     454:	01 c0       	rjmp	.+2      	; 0x458 <CtrlUartProtocoleValidAscii+0x82>
     456:	81 e0       	ldi	r24, 0x01	; 1
}
     458:	0f 90       	pop	r0
     45a:	df 91       	pop	r29
     45c:	cf 91       	pop	r28
     45e:	1f 91       	pop	r17
     460:	0f 91       	pop	r16
     462:	ff 90       	pop	r15
     464:	df 90       	pop	r13
     466:	cf 90       	pop	r12
     468:	bf 90       	pop	r11
     46a:	af 90       	pop	r10
     46c:	08 95       	ret

0000046e <CtrlUltraSon>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlUltraSon( void ) 
{
	DrvI2CUltraSon();
     46e:	0e 94 2f 03 	call	0x65e	; 0x65e <DrvI2CUltraSon>
	us_mesure = 0;
     472:	10 92 11 01 	sts	0x0111, r1
     476:	10 92 10 01 	sts	0x0110, r1
	DrvTimerPlayTimer( CONF_TIMER_US, 70U, E_TIMER_MODE_PERIODIC, DrvUltrason_ISR );
     47a:	81 e0       	ldi	r24, 0x01	; 1
     47c:	66 e4       	ldi	r22, 0x46	; 70
     47e:	70 e0       	ldi	r23, 0x00	; 0
     480:	41 e0       	ldi	r20, 0x01	; 1
     482:	50 e0       	ldi	r21, 0x00	; 0
     484:	28 e7       	ldi	r18, 0x78	; 120
     486:	32 e0       	ldi	r19, 0x02	; 2
     488:	0e 94 47 07 	call	0xe8e	; 0xe8e <DrvTimerPlayTimer>
}

//permet d'envoyé un pulse 
static void CtrlUltraSonSendPulse( void ) 
{
	DrvI2CUltraSonTransmit(SRF08_SLAVE_ADDRESS, 0x00, 0x51);
     48c:	80 ee       	ldi	r24, 0xE0	; 224
     48e:	60 e0       	ldi	r22, 0x00	; 0
     490:	41 e5       	ldi	r20, 0x51	; 81
     492:	0e 94 32 03 	call	0x664	; 0x664 <DrvI2CUltraSonTransmit>
{
	DrvI2CUltraSon();
	us_mesure = 0;
	DrvTimerPlayTimer( CONF_TIMER_US, 70U, E_TIMER_MODE_PERIODIC, DrvUltrason_ISR );
	CtrlUltraSonSendPulse();
}
     496:	08 95       	ret

00000498 <CtrlUltraSonReadMesure>:

//retourne la mesure 
Int16U CtrlUltraSonReadMesure( void ) 
{
	return us_mesure;
}
     498:	80 91 10 01 	lds	r24, 0x0110
     49c:	90 91 11 01 	lds	r25, 0x0111
     4a0:	08 95       	ret

000004a2 <CtrlUltraSendUartProximity>:
}	


//permet d'envoyer sur l'uart un objet proche
void CtrlUltraSendUartProximity( void ) 
{
     4a2:	cf 93       	push	r28
     4a4:	df 93       	push	r29
     4a6:	cd b7       	in	r28, 0x3d	; 61
     4a8:	de b7       	in	r29, 0x3e	; 62
     4aa:	27 97       	sbiw	r28, 0x07	; 7
     4ac:	0f b6       	in	r0, 0x3f	; 63
     4ae:	f8 94       	cli
     4b0:	de bf       	out	0x3e, r29	; 62
     4b2:	0f be       	out	0x3f, r0	; 63
     4b4:	cd bf       	out	0x3d, r28	; 61
	Char buffer[7U];
	
	buffer[0U] = '*';
     4b6:	8a e2       	ldi	r24, 0x2A	; 42
     4b8:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     4ba:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_US;
     4bc:	1b 82       	std	Y+3, r1	; 0x03
	buffer[3U] = us_mesure >> 8U;
     4be:	80 91 10 01 	lds	r24, 0x0110
     4c2:	90 91 11 01 	lds	r25, 0x0111
     4c6:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = us_mesure;
     4c8:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = '#';
     4ca:	83 e2       	ldi	r24, 0x23	; 35
     4cc:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
     4ce:	8f 83       	std	Y+7, r24	; 0x07
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,7U);
     4d0:	80 e0       	ldi	r24, 0x00	; 0
     4d2:	be 01       	movw	r22, r28
     4d4:	6f 5f       	subi	r22, 0xFF	; 255
     4d6:	7f 4f       	sbci	r23, 0xFF	; 255
     4d8:	47 e0       	ldi	r20, 0x07	; 7
     4da:	0e 94 ef 09 	call	0x13de	; 0x13de <DrvUartDirectSendBytes>
}
     4de:	27 96       	adiw	r28, 0x07	; 7
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	de bf       	out	0x3e, r29	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	cd bf       	out	0x3d, r28	; 61
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	08 95       	ret

000004f0 <DrvUltrason_ISR>:


/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvUltrason_ISR( void )
{
     4f0:	af 92       	push	r10
     4f2:	bf 92       	push	r11
     4f4:	cf 92       	push	r12
     4f6:	df 92       	push	r13
     4f8:	ef 92       	push	r14
     4fa:	ff 92       	push	r15
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
     508:	a0 97       	sbiw	r28, 0x20	; 32
     50a:	0f b6       	in	r0, 0x3f	; 63
     50c:	f8 94       	cli
     50e:	de bf       	out	0x3e, r29	; 62
     510:	0f be       	out	0x3f, r0	; 63
     512:	cd bf       	out	0x3d, r28	; 61
     514:	6e 01       	movw	r12, r28
     516:	08 94       	sec
     518:	c1 1c       	adc	r12, r1
     51a:	d1 1c       	adc	r13, r1
     51c:	ee 24       	eor	r14, r14
     51e:	ff 24       	eor	r15, r15
     520:	e3 94       	inc	r14
     522:	13 e0       	ldi	r17, 0x03	; 3
}


/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvUltrason_ISR( void )
     524:	6e 2d       	mov	r22, r14
     526:	66 0f       	add	r22, r22
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     528:	80 ee       	ldi	r24, 0xE0	; 224
     52a:	0e 94 b1 03 	call	0x762	; 0x762 <DrvI2CUltraSonRead>
     52e:	08 2f       	mov	r16, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     530:	80 ee       	ldi	r24, 0xE0	; 224
     532:	61 2f       	mov	r22, r17
     534:	0e 94 b1 03 	call	0x762	; 0x762 <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     538:	b0 2e       	mov	r11, r16
     53a:	aa 24       	eor	r10, r10
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	8a 29       	or	r24, r10
     540:	9b 29       	or	r25, r11
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     542:	b7 01       	movw	r22, r14
     544:	0e 94 4c 13 	call	0x2698	; 0x2698 <__udivmodhi4>
     548:	f6 01       	movw	r30, r12
     54a:	61 93       	st	Z+, r22
     54c:	71 93       	st	Z+, r23
     54e:	6f 01       	movw	r12, r30
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     550:	80 91 10 01 	lds	r24, 0x0110
     554:	90 91 11 01 	lds	r25, 0x0111
     558:	68 0f       	add	r22, r24
     55a:	79 1f       	adc	r23, r25
     55c:	70 93 11 01 	sts	0x0111, r23
     560:	60 93 10 01 	sts	0x0110, r22
     564:	1e 5f       	subi	r17, 0xFE	; 254
     566:	08 94       	sec
     568:	e1 1c       	adc	r14, r1
     56a:	f1 1c       	adc	r15, r1
//permet de lire la valeur mesuré en cm par le dernier pulse envoyé
static void CtrlUltraSonReadSensorMesure( void ) 
{
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
     56c:	13 32       	cpi	r17, 0x23	; 35
     56e:	d1 f6       	brne	.-76     	; 0x524 <DrvUltrason_ISR+0x34>
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
		us_mesure += us_mesure_tab_echo[ loop_echo ];
	}
	
	//on fait la moyenne
	us_mesure /= 16U;		
     570:	72 95       	swap	r23
     572:	62 95       	swap	r22
     574:	6f 70       	andi	r22, 0x0F	; 15
     576:	67 27       	eor	r22, r23
     578:	7f 70       	andi	r23, 0x0F	; 15
     57a:	67 27       	eor	r22, r23
     57c:	70 93 11 01 	sts	0x0111, r23
     580:	60 93 10 01 	sts	0x0110, r22
	
	if (us_mesure_tab_echo[0] < SECURITY_PERIMETER)
     584:	89 81       	ldd	r24, Y+1	; 0x01
     586:	9a 81       	ldd	r25, Y+2	; 0x02
     588:	8e 31       	cpi	r24, 0x1E	; 30
     58a:	91 05       	cpc	r25, r1
     58c:	88 f4       	brcc	.+34     	; 0x5b0 <DrvUltrason_ISR+0xc0>
	{
		us_mesure = us_mesure_tab_echo[0];
		//si inf à 5cm on laisse 5 cm
		if(us_mesure_tab_echo[0] < 5 )
     58e:	85 30       	cpi	r24, 0x05	; 5
     590:	91 05       	cpc	r25, r1
     592:	20 f4       	brcc	.+8      	; 0x59c <DrvUltrason_ISR+0xac>
		{
			us_mesure_tab_echo[0] = 5;
     594:	85 e0       	ldi	r24, 0x05	; 5
     596:	90 e0       	ldi	r25, 0x00	; 0
     598:	9a 83       	std	Y+2, r25	; 0x02
     59a:	89 83       	std	Y+1, r24	; 0x01
		}
		us_mesure = us_mesure_tab_echo[0];
     59c:	89 81       	ldd	r24, Y+1	; 0x01
     59e:	9a 81       	ldd	r25, Y+2	; 0x02
     5a0:	90 93 11 01 	sts	0x0111, r25
     5a4:	80 93 10 01 	sts	0x0110, r24
		//on envoie l'event
		DrvEventAddEvent( CONF_EVENT_US_ALARM_PROX );
     5a8:	88 e0       	ldi	r24, 0x08	; 8
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	0e 94 20 03 	call	0x640	; 0x640 <DrvEventAddEvent>
/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvUltrason_ISR( void )
{
	CtrlUltraSonReadSensorMesure();
	CtrlUltraSendUartProximity();
     5b0:	0e 94 51 02 	call	0x4a2	; 0x4a2 <CtrlUltraSendUartProximity>
     5b4:	a0 96       	adiw	r28, 0x20	; 32
     5b6:	0f b6       	in	r0, 0x3f	; 63
     5b8:	f8 94       	cli
     5ba:	de bf       	out	0x3e, r29	; 62
     5bc:	0f be       	out	0x3f, r0	; 63
     5be:	cd bf       	out	0x3d, r28	; 61
     5c0:	df 91       	pop	r29
     5c2:	cf 91       	pop	r28
     5c4:	1f 91       	pop	r17
     5c6:	0f 91       	pop	r16
     5c8:	ff 90       	pop	r15
     5ca:	ef 90       	pop	r14
     5cc:	df 90       	pop	r13
     5ce:	cf 90       	pop	r12
     5d0:	bf 90       	pop	r11
     5d2:	af 90       	pop	r10
     5d4:	08 95       	ret

000005d6 <DrvAdc>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Adc 
void DrvAdc( void )
{		
	//on fixe la ref
	micAdcSetReferenceSelectionBits(E_ADC_REF_AVCC_WITH_CAPA_AREF);
     5d6:	80 e4       	ldi	r24, 0x40	; 64
     5d8:	90 e0       	ldi	r25, 0x00	; 0
     5da:	0e 94 c6 0a 	call	0x158c	; 0x158c <micAdcSetReferenceSelectionBits>
	//on active l'adc
	micAdcSetAdcEnable();
     5de:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <micAdcSetAdcEnable>
}
     5e2:	08 95       	ret

000005e4 <DrvAdcReadChannel>:

//fait une convertion immediate sur un canal de l'adc
Int16U DrvAdcReadChannel( EAdcChannelSelection channel ) 
{
	Int16U o_adc_value = 0xffff;
	micAdcSetAnalogChannelandGainSelectionBits( channel );
     5e4:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <micAdcSetAnalogChannelandGainSelectionBits>
	micAdcSetStartConversion();	
     5e8:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <micAdcSetStartConversion>
	while(_SFR_BYTE(ADCSRA) & _BV(ADSC) ) ;
     5ec:	ea e7       	ldi	r30, 0x7A	; 122
     5ee:	f0 e0       	ldi	r31, 0x00	; 0
     5f0:	80 81       	ld	r24, Z
     5f2:	86 fd       	sbrc	r24, 6
     5f4:	fd cf       	rjmp	.-6      	; 0x5f0 <DrvAdcReadChannel+0xc>
	o_adc_value = micAdcReadData16();
     5f6:	0e 94 45 0b 	call	0x168a	; 0x168a <micAdcReadData16>
	return o_adc_value;	
}
     5fa:	08 95       	ret

000005fc <DrvEvent>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Event 
void DrvEvent( void )
{
	event_flags = 0;
     5fc:	10 92 13 01 	sts	0x0113, r1
     600:	10 92 12 01 	sts	0x0112, r1
}
     604:	08 95       	ret

00000606 <DrvEventKillEvent>:
////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//
void DrvEventKillEvent(Event_t in_event) 
{
	ATOMIC(
     606:	f8 94       	cli
     608:	20 91 12 01 	lds	r18, 0x0112
     60c:	30 91 13 01 	lds	r19, 0x0113
     610:	80 95       	com	r24
     612:	90 95       	com	r25
     614:	82 23       	and	r24, r18
     616:	93 23       	and	r25, r19
     618:	90 93 13 01 	sts	0x0113, r25
     61c:	80 93 12 01 	sts	0x0112, r24
     620:	78 94       	sei
		event_flags = ~(in_event | ~event_flags);
	)
}
     622:	08 95       	ret

00000624 <DrvEventGetEvent>:

//
Event_t DrvEventGetEvent(void)
{
  return event_flags;
}
     624:	80 91 12 01 	lds	r24, 0x0112
     628:	90 91 13 01 	lds	r25, 0x0113
     62c:	08 95       	ret

0000062e <DrvEventTestEvent>:

//
Boolean DrvEventTestEvent(Event_t in_event,Int8U conf_event ) 
{
	if (( in_event & conf_event) > 0 )
     62e:	70 e0       	ldi	r23, 0x00	; 0
     630:	68 23       	and	r22, r24
     632:	79 23       	and	r23, r25
	{
		return TRUE;
     634:	81 e0       	ldi	r24, 0x01	; 1
     636:	61 15       	cp	r22, r1
     638:	71 05       	cpc	r23, r1
     63a:	09 f4       	brne	.+2      	; 0x63e <DrvEventTestEvent+0x10>
     63c:	80 e0       	ldi	r24, 0x00	; 0
	}
	else
	{
		return FALSE;
	}
}
     63e:	08 95       	ret

00000640 <DrvEventAddEvent>:

//
Boolean DrvEventAddEvent(Event_t event)
{
     640:	9c 01       	movw	r18, r24
	Boolean o_success = FALSE;
	ATOMIC(
     642:	f8 94       	cli
     644:	80 91 12 01 	lds	r24, 0x0112
     648:	90 91 13 01 	lds	r25, 0x0113
     64c:	82 2b       	or	r24, r18
     64e:	93 2b       	or	r25, r19
     650:	90 93 13 01 	sts	0x0113, r25
     654:	80 93 12 01 	sts	0x0112, r24
     658:	78 94       	sei
		event_flags |= event ;
		o_success = TRUE;
	)
	
	return o_success;
}
     65a:	81 e0       	ldi	r24, 0x01	; 1
     65c:	08 95       	ret

0000065e <DrvI2CUltraSon>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2CUltraSon( void )
{
	DrvTwi();
     65e:	0e 94 1d 09 	call	0x123a	; 0x123a <DrvTwi>
}
     662:	08 95       	ret

00000664 <DrvI2CUltraSonTransmit>:

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
     664:	74 2f       	mov	r23, r20
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     666:	94 ea       	ldi	r25, 0xA4	; 164
     668:	90 93 bc 00 	sts	0x00BC, r25
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     66c:	ec eb       	ldi	r30, 0xBC	; 188
     66e:	f0 e0       	ldi	r31, 0x00	; 0
     670:	14 c0       	rjmp	.+40     	; 0x69a <DrvI2CUltraSonTransmit+0x36>
	{
		if(timeout_ic++ > 1000)
     672:	20 91 14 01 	lds	r18, 0x0114
     676:	30 91 15 01 	lds	r19, 0x0115
     67a:	a9 01       	movw	r20, r18
     67c:	4f 5f       	subi	r20, 0xFF	; 255
     67e:	5f 4f       	sbci	r21, 0xFF	; 255
     680:	50 93 15 01 	sts	0x0115, r21
     684:	40 93 14 01 	sts	0x0114, r20
     688:	93 e0       	ldi	r25, 0x03	; 3
     68a:	29 3e       	cpi	r18, 0xE9	; 233
     68c:	39 07       	cpc	r19, r25
     68e:	28 f0       	brcs	.+10     	; 0x69a <DrvI2CUltraSonTransmit+0x36>
		{
			timeout_ic = 0;
     690:	10 92 15 01 	sts	0x0115, r1
     694:	10 92 14 01 	sts	0x0114, r1
			break;
     698:	03 c0       	rjmp	.+6      	; 0x6a0 <DrvI2CUltraSonTransmit+0x3c>

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     69a:	90 81       	ld	r25, Z
     69c:	99 23       	and	r25, r25
     69e:	4c f7       	brge	.-46     	; 0x672 <DrvI2CUltraSonTransmit+0xe>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
     6a0:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0x84;                                                  // transmit
     6a4:	84 e8       	ldi	r24, 0x84	; 132
     6a6:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     6aa:	ec eb       	ldi	r30, 0xBC	; 188
     6ac:	f0 e0       	ldi	r31, 0x00	; 0
     6ae:	14 c0       	rjmp	.+40     	; 0x6d8 <DrvI2CUltraSonTransmit+0x74>
	{
		if(timeout_ic++ > 1000)
     6b0:	80 91 14 01 	lds	r24, 0x0114
     6b4:	90 91 15 01 	lds	r25, 0x0115
     6b8:	9c 01       	movw	r18, r24
     6ba:	2f 5f       	subi	r18, 0xFF	; 255
     6bc:	3f 4f       	sbci	r19, 0xFF	; 255
     6be:	30 93 15 01 	sts	0x0115, r19
     6c2:	20 93 14 01 	sts	0x0114, r18
     6c6:	23 e0       	ldi	r18, 0x03	; 3
     6c8:	89 3e       	cpi	r24, 0xE9	; 233
     6ca:	92 07       	cpc	r25, r18
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <DrvI2CUltraSonTransmit+0x74>
		{
			timeout_ic = 0;
     6ce:	10 92 15 01 	sts	0x0115, r1
     6d2:	10 92 14 01 	sts	0x0114, r1
			break;
     6d6:	03 c0       	rjmp	.+6      	; 0x6de <DrvI2CUltraSonTransmit+0x7a>
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     6d8:	80 81       	ld	r24, Z
     6da:	88 23       	and	r24, r24
     6dc:	4c f7       	brge	.-46     	; 0x6b0 <DrvI2CUltraSonTransmit+0x4c>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;
     6de:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     6e2:	84 e8       	ldi	r24, 0x84	; 132
     6e4:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     6e8:	ec eb       	ldi	r30, 0xBC	; 188
     6ea:	f0 e0       	ldi	r31, 0x00	; 0
     6ec:	14 c0       	rjmp	.+40     	; 0x716 <DrvI2CUltraSonTransmit+0xb2>
	{
		if(timeout_ic++ > 1000)
     6ee:	80 91 14 01 	lds	r24, 0x0114
     6f2:	90 91 15 01 	lds	r25, 0x0115
     6f6:	9c 01       	movw	r18, r24
     6f8:	2f 5f       	subi	r18, 0xFF	; 255
     6fa:	3f 4f       	sbci	r19, 0xFF	; 255
     6fc:	30 93 15 01 	sts	0x0115, r19
     700:	20 93 14 01 	sts	0x0114, r18
     704:	23 e0       	ldi	r18, 0x03	; 3
     706:	89 3e       	cpi	r24, 0xE9	; 233
     708:	92 07       	cpc	r25, r18
     70a:	28 f0       	brcs	.+10     	; 0x716 <DrvI2CUltraSonTransmit+0xb2>
		{
			timeout_ic = 0;
     70c:	10 92 15 01 	sts	0x0115, r1
     710:	10 92 14 01 	sts	0x0114, r1
			break;
     714:	03 c0       	rjmp	.+6      	; 0x71c <DrvI2CUltraSonTransmit+0xb8>
			break;
		}
	}
	TWDR = reg;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     716:	80 81       	ld	r24, Z
     718:	88 23       	and	r24, r24
     71a:	4c f7       	brge	.-46     	; 0x6ee <DrvI2CUltraSonTransmit+0x8a>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = data;
     71c:	70 93 bb 00 	sts	0x00BB, r23
	TWCR = 0x84;                                                  // transmit
     720:	84 e8       	ldi	r24, 0x84	; 132
     722:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     726:	ec eb       	ldi	r30, 0xBC	; 188
     728:	f0 e0       	ldi	r31, 0x00	; 0
     72a:	14 c0       	rjmp	.+40     	; 0x754 <DrvI2CUltraSonTransmit+0xf0>
	{
		if(timeout_ic++ > 1000)
     72c:	80 91 14 01 	lds	r24, 0x0114
     730:	90 91 15 01 	lds	r25, 0x0115
     734:	9c 01       	movw	r18, r24
     736:	2f 5f       	subi	r18, 0xFF	; 255
     738:	3f 4f       	sbci	r19, 0xFF	; 255
     73a:	30 93 15 01 	sts	0x0115, r19
     73e:	20 93 14 01 	sts	0x0114, r18
     742:	23 e0       	ldi	r18, 0x03	; 3
     744:	89 3e       	cpi	r24, 0xE9	; 233
     746:	92 07       	cpc	r25, r18
     748:	28 f0       	brcs	.+10     	; 0x754 <DrvI2CUltraSonTransmit+0xf0>
		{
			timeout_ic = 0;
     74a:	10 92 15 01 	sts	0x0115, r1
     74e:	10 92 14 01 	sts	0x0114, r1
			break;
     752:	03 c0       	rjmp	.+6      	; 0x75a <DrvI2CUltraSonTransmit+0xf6>
			break;
		}
	}
	TWDR = data;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     754:	80 81       	ld	r24, Z
     756:	88 23       	and	r24, r24
     758:	4c f7       	brge	.-46     	; 0x72c <DrvI2CUltraSonTransmit+0xc8>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x94;                                                  // stop bit
     75a:	84 e9       	ldi	r24, 0x94	; 148
     75c:	80 93 bc 00 	sts	0x00BC, r24
}
     760:	08 95       	ret

00000762 <DrvI2CUltraSonRead>:

//on recois un octet
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
     762:	48 2f       	mov	r20, r24
	timeout_ic=0;
     764:	10 92 15 01 	sts	0x0115, r1
     768:	10 92 14 01 	sts	0x0114, r1
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     76c:	84 ea       	ldi	r24, 0xA4	; 164
     76e:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     772:	ec eb       	ldi	r30, 0xBC	; 188
     774:	f0 e0       	ldi	r31, 0x00	; 0
     776:	14 c0       	rjmp	.+40     	; 0x7a0 <DrvI2CUltraSonRead+0x3e>
	{
		if(timeout_ic++ > 1000)
     778:	80 91 14 01 	lds	r24, 0x0114
     77c:	90 91 15 01 	lds	r25, 0x0115
     780:	9c 01       	movw	r18, r24
     782:	2f 5f       	subi	r18, 0xFF	; 255
     784:	3f 4f       	sbci	r19, 0xFF	; 255
     786:	30 93 15 01 	sts	0x0115, r19
     78a:	20 93 14 01 	sts	0x0114, r18
     78e:	23 e0       	ldi	r18, 0x03	; 3
     790:	89 3e       	cpi	r24, 0xE9	; 233
     792:	92 07       	cpc	r25, r18
     794:	28 f0       	brcs	.+10     	; 0x7a0 <DrvI2CUltraSonRead+0x3e>
		{
			timeout_ic = 0;
     796:	10 92 15 01 	sts	0x0115, r1
     79a:	10 92 14 01 	sts	0x0114, r1
			break;
     79e:	03 c0       	rjmp	.+6      	; 0x7a6 <DrvI2CUltraSonRead+0x44>
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     7a0:	80 81       	ld	r24, Z
     7a2:	88 23       	and	r24, r24
     7a4:	4c f7       	brge	.-46     	; 0x778 <DrvI2CUltraSonRead+0x16>
		{
			timeout_ic = 0;
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
     7a6:	40 93 bb 00 	sts	0x00BB, r20
	TWCR = 0x84;                                                  // transmit 
     7aa:	84 e8       	ldi	r24, 0x84	; 132
     7ac:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     7b0:	ec eb       	ldi	r30, 0xBC	; 188
     7b2:	f0 e0       	ldi	r31, 0x00	; 0
     7b4:	14 c0       	rjmp	.+40     	; 0x7de <DrvI2CUltraSonRead+0x7c>
	{
		if(timeout_ic++ > 1000)
     7b6:	80 91 14 01 	lds	r24, 0x0114
     7ba:	90 91 15 01 	lds	r25, 0x0115
     7be:	9c 01       	movw	r18, r24
     7c0:	2f 5f       	subi	r18, 0xFF	; 255
     7c2:	3f 4f       	sbci	r19, 0xFF	; 255
     7c4:	30 93 15 01 	sts	0x0115, r19
     7c8:	20 93 14 01 	sts	0x0114, r18
     7cc:	23 e0       	ldi	r18, 0x03	; 3
     7ce:	89 3e       	cpi	r24, 0xE9	; 233
     7d0:	92 07       	cpc	r25, r18
     7d2:	28 f0       	brcs	.+10     	; 0x7de <DrvI2CUltraSonRead+0x7c>
		{
			timeout_ic = 0;
     7d4:	10 92 15 01 	sts	0x0115, r1
     7d8:	10 92 14 01 	sts	0x0114, r1
			break;
     7dc:	03 c0       	rjmp	.+6      	; 0x7e4 <DrvI2CUltraSonRead+0x82>
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit 
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     7de:	80 81       	ld	r24, Z
     7e0:	88 23       	and	r24, r24
     7e2:	4c f7       	brge	.-46     	; 0x7b6 <DrvI2CUltraSonRead+0x54>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
     7e4:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     7e8:	84 e8       	ldi	r24, 0x84	; 132
     7ea:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     7ee:	ec eb       	ldi	r30, 0xBC	; 188
     7f0:	f0 e0       	ldi	r31, 0x00	; 0
     7f2:	14 c0       	rjmp	.+40     	; 0x81c <DrvI2CUltraSonRead+0xba>
	{
		if(timeout_ic++ > 1000)
     7f4:	80 91 14 01 	lds	r24, 0x0114
     7f8:	90 91 15 01 	lds	r25, 0x0115
     7fc:	9c 01       	movw	r18, r24
     7fe:	2f 5f       	subi	r18, 0xFF	; 255
     800:	3f 4f       	sbci	r19, 0xFF	; 255
     802:	30 93 15 01 	sts	0x0115, r19
     806:	20 93 14 01 	sts	0x0114, r18
     80a:	23 e0       	ldi	r18, 0x03	; 3
     80c:	89 3e       	cpi	r24, 0xE9	; 233
     80e:	92 07       	cpc	r25, r18
     810:	28 f0       	brcs	.+10     	; 0x81c <DrvI2CUltraSonRead+0xba>
		{
			timeout_ic = 0;
     812:	10 92 15 01 	sts	0x0115, r1
     816:	10 92 14 01 	sts	0x0114, r1
			break;
     81a:	03 c0       	rjmp	.+6      	; 0x822 <DrvI2CUltraSonRead+0xc0>
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     81c:	80 81       	ld	r24, Z
     81e:	88 23       	and	r24, r24
     820:	4c f7       	brge	.-46     	; 0x7f4 <DrvI2CUltraSonRead+0x92>
			timeout_ic = 0;
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
     822:	84 ea       	ldi	r24, 0xA4	; 164
     824:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     828:	ec eb       	ldi	r30, 0xBC	; 188
     82a:	f0 e0       	ldi	r31, 0x00	; 0
     82c:	14 c0       	rjmp	.+40     	; 0x856 <DrvI2CUltraSonRead+0xf4>
	{
		if(timeout_ic++ > 1000)
     82e:	80 91 14 01 	lds	r24, 0x0114
     832:	90 91 15 01 	lds	r25, 0x0115
     836:	9c 01       	movw	r18, r24
     838:	2f 5f       	subi	r18, 0xFF	; 255
     83a:	3f 4f       	sbci	r19, 0xFF	; 255
     83c:	30 93 15 01 	sts	0x0115, r19
     840:	20 93 14 01 	sts	0x0114, r18
     844:	23 e0       	ldi	r18, 0x03	; 3
     846:	89 3e       	cpi	r24, 0xE9	; 233
     848:	92 07       	cpc	r25, r18
     84a:	28 f0       	brcs	.+10     	; 0x856 <DrvI2CUltraSonRead+0xf4>
		{
			timeout_ic = 0;
     84c:	10 92 15 01 	sts	0x0115, r1
     850:	10 92 14 01 	sts	0x0114, r1
			break;
     854:	03 c0       	rjmp	.+6      	; 0x85c <DrvI2CUltraSonRead+0xfa>
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     856:	80 81       	ld	r24, Z
     858:	88 23       	and	r24, r24
     85a:	4c f7       	brge	.-46     	; 0x82e <DrvI2CUltraSonRead+0xcc>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
     85c:	4f 5f       	subi	r20, 0xFF	; 255
     85e:	40 93 bb 00 	sts	0x00BB, r20
	TWCR = 0xC4;                                                  // clear transmit interupt flag
     862:	84 ec       	ldi	r24, 0xC4	; 196
     864:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     868:	ec eb       	ldi	r30, 0xBC	; 188
     86a:	f0 e0       	ldi	r31, 0x00	; 0
     86c:	14 c0       	rjmp	.+40     	; 0x896 <DrvI2CUltraSonRead+0x134>
	{
		if(timeout_ic++ > 1000)
     86e:	80 91 14 01 	lds	r24, 0x0114
     872:	90 91 15 01 	lds	r25, 0x0115
     876:	9c 01       	movw	r18, r24
     878:	2f 5f       	subi	r18, 0xFF	; 255
     87a:	3f 4f       	sbci	r19, 0xFF	; 255
     87c:	30 93 15 01 	sts	0x0115, r19
     880:	20 93 14 01 	sts	0x0114, r18
     884:	23 e0       	ldi	r18, 0x03	; 3
     886:	89 3e       	cpi	r24, 0xE9	; 233
     888:	92 07       	cpc	r25, r18
     88a:	28 f0       	brcs	.+10     	; 0x896 <DrvI2CUltraSonRead+0x134>
		{
			timeout_ic = 0;
     88c:	10 92 15 01 	sts	0x0115, r1
     890:	10 92 14 01 	sts	0x0114, r1
			break;
     894:	03 c0       	rjmp	.+6      	; 0x89c <DrvI2CUltraSonRead+0x13a>
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
	TWCR = 0xC4;                                                  // clear transmit interupt flag
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     896:	80 81       	ld	r24, Z
     898:	88 23       	and	r24, r24
     89a:	4c f7       	brge	.-46     	; 0x86e <DrvI2CUltraSonRead+0x10c>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
     89c:	84 e8       	ldi	r24, 0x84	; 132
     89e:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))
     8a2:	ec eb       	ldi	r30, 0xBC	; 188
     8a4:	f0 e0       	ldi	r31, 0x00	; 0
     8a6:	0f c0       	rjmp	.+30     	; 0x8c6 <DrvI2CUltraSonRead+0x164>
	{
		if(timeout_ic++ > 1000)
     8a8:	80 91 14 01 	lds	r24, 0x0114
     8ac:	90 91 15 01 	lds	r25, 0x0115
     8b0:	9c 01       	movw	r18, r24
     8b2:	2f 5f       	subi	r18, 0xFF	; 255
     8b4:	3f 4f       	sbci	r19, 0xFF	; 255
     8b6:	30 93 15 01 	sts	0x0115, r19
     8ba:	20 93 14 01 	sts	0x0114, r18
     8be:	23 e0       	ldi	r18, 0x03	; 3
     8c0:	89 3e       	cpi	r24, 0xE9	; 233
     8c2:	92 07       	cpc	r25, r18
     8c4:	18 f4       	brcc	.+6      	; 0x8cc <DrvI2CUltraSonRead+0x16a>
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
	while(!(TWCR & 0x80))
     8c6:	80 81       	ld	r24, Z
     8c8:	88 23       	and	r24, r24
     8ca:	74 f7       	brge	.-36     	; 0x8a8 <DrvI2CUltraSonRead+0x146>
		if(timeout_ic++ > 1000)
		{
			break;
		}
	}										  // wait for confirmation of transmit 		
	read_data = TWDR;                                             // and grab the target data
     8cc:	80 91 bb 00 	lds	r24, 0x00BB
	TWCR = 0x94;                                                  // send a stop bit on i2c bus
     8d0:	94 e9       	ldi	r25, 0x94	; 148
     8d2:	90 93 bc 00 	sts	0x00BC, r25
	return read_data;	

}
     8d6:	08 95       	ret

000008d8 <DrvInterruptClearAllInterrupts>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// On clear toutes les ITs 
void DrvInterruptClearAllInterrupts( void )
{
	cli();
     8d8:	f8 94       	cli
}	
     8da:	08 95       	ret

000008dc <DrvInterruptSetAllInterrupts>:

// On clear toutes les ITs 
void DrvInterruptSetAllInterrupts( void )
{
	sei();
     8dc:	78 94       	sei
}
     8de:	08 95       	ret

000008e0 <DrvLedOn>:
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     8e0:	28 2f       	mov	r18, r24
     8e2:	30 e0       	ldi	r19, 0x00	; 0
     8e4:	22 0f       	add	r18, r18
     8e6:	33 1f       	adc	r19, r19
     8e8:	22 0f       	add	r18, r18
     8ea:	33 1f       	adc	r19, r19
     8ec:	f9 01       	movw	r30, r18
     8ee:	ee 0f       	add	r30, r30
     8f0:	ff 1f       	adc	r31, r31
     8f2:	ee 0f       	add	r30, r30
     8f4:	ff 1f       	adc	r31, r31
     8f6:	2e 0f       	add	r18, r30
     8f8:	3f 1f       	adc	r19, r31
     8fa:	f9 01       	movw	r30, r18
     8fc:	ef 5a       	subi	r30, 0xAF	; 175
     8fe:	fe 4f       	sbci	r31, 0xFE	; 254
     900:	22 81       	ldd	r18, Z+2	; 0x02
     902:	33 81       	ldd	r19, Z+3	; 0x03
     904:	21 30       	cpi	r18, 0x01	; 1
     906:	31 05       	cpc	r19, r1
     908:	b1 f4       	brne	.+44     	; 0x936 <DrvLedOn+0x56>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     90a:	28 2f       	mov	r18, r24
     90c:	30 e0       	ldi	r19, 0x00	; 0
     90e:	c9 01       	movw	r24, r18
     910:	88 0f       	add	r24, r24
     912:	99 1f       	adc	r25, r25
     914:	88 0f       	add	r24, r24
     916:	99 1f       	adc	r25, r25
     918:	fc 01       	movw	r30, r24
     91a:	ee 0f       	add	r30, r30
     91c:	ff 1f       	adc	r31, r31
     91e:	ee 0f       	add	r30, r30
     920:	ff 1f       	adc	r31, r31
     922:	8e 0f       	add	r24, r30
     924:	9f 1f       	adc	r25, r31
     926:	fc 01       	movw	r30, r24
     928:	ef 5a       	subi	r30, 0xAF	; 175
     92a:	fe 4f       	sbci	r31, 0xFE	; 254
     92c:	80 81       	ld	r24, Z
     92e:	91 81       	ldd	r25, Z+1	; 0x01
     930:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <micIoPortsConfigureToHighLevel>
     934:	08 95       	ret
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     936:	28 2f       	mov	r18, r24
     938:	30 e0       	ldi	r19, 0x00	; 0
     93a:	c9 01       	movw	r24, r18
     93c:	88 0f       	add	r24, r24
     93e:	99 1f       	adc	r25, r25
     940:	88 0f       	add	r24, r24
     942:	99 1f       	adc	r25, r25
     944:	fc 01       	movw	r30, r24
     946:	ee 0f       	add	r30, r30
     948:	ff 1f       	adc	r31, r31
     94a:	ee 0f       	add	r30, r30
     94c:	ff 1f       	adc	r31, r31
     94e:	8e 0f       	add	r24, r30
     950:	9f 1f       	adc	r25, r31
     952:	fc 01       	movw	r30, r24
     954:	ef 5a       	subi	r30, 0xAF	; 175
     956:	fe 4f       	sbci	r31, 0xFE	; 254
     958:	80 81       	ld	r24, Z
     95a:	91 81       	ldd	r25, Z+1	; 0x01
     95c:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <micIoPortsConfigureToLowLevel>
     960:	08 95       	ret

00000962 <DrvLedOff>:
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     962:	28 2f       	mov	r18, r24
     964:	30 e0       	ldi	r19, 0x00	; 0
     966:	22 0f       	add	r18, r18
     968:	33 1f       	adc	r19, r19
     96a:	22 0f       	add	r18, r18
     96c:	33 1f       	adc	r19, r19
     96e:	f9 01       	movw	r30, r18
     970:	ee 0f       	add	r30, r30
     972:	ff 1f       	adc	r31, r31
     974:	ee 0f       	add	r30, r30
     976:	ff 1f       	adc	r31, r31
     978:	2e 0f       	add	r18, r30
     97a:	3f 1f       	adc	r19, r31
     97c:	f9 01       	movw	r30, r18
     97e:	ef 5a       	subi	r30, 0xAF	; 175
     980:	fe 4f       	sbci	r31, 0xFE	; 254
     982:	22 81       	ldd	r18, Z+2	; 0x02
     984:	33 81       	ldd	r19, Z+3	; 0x03
     986:	21 30       	cpi	r18, 0x01	; 1
     988:	31 05       	cpc	r19, r1
     98a:	b1 f4       	brne	.+44     	; 0x9b8 <DrvLedOff+0x56>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     98c:	28 2f       	mov	r18, r24
     98e:	30 e0       	ldi	r19, 0x00	; 0
     990:	c9 01       	movw	r24, r18
     992:	88 0f       	add	r24, r24
     994:	99 1f       	adc	r25, r25
     996:	88 0f       	add	r24, r24
     998:	99 1f       	adc	r25, r25
     99a:	fc 01       	movw	r30, r24
     99c:	ee 0f       	add	r30, r30
     99e:	ff 1f       	adc	r31, r31
     9a0:	ee 0f       	add	r30, r30
     9a2:	ff 1f       	adc	r31, r31
     9a4:	8e 0f       	add	r24, r30
     9a6:	9f 1f       	adc	r25, r31
     9a8:	fc 01       	movw	r30, r24
     9aa:	ef 5a       	subi	r30, 0xAF	; 175
     9ac:	fe 4f       	sbci	r31, 0xFE	; 254
     9ae:	80 81       	ld	r24, Z
     9b0:	91 81       	ldd	r25, Z+1	; 0x01
     9b2:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <micIoPortsConfigureToLowLevel>
     9b6:	08 95       	ret
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     9b8:	28 2f       	mov	r18, r24
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	c9 01       	movw	r24, r18
     9be:	88 0f       	add	r24, r24
     9c0:	99 1f       	adc	r25, r25
     9c2:	88 0f       	add	r24, r24
     9c4:	99 1f       	adc	r25, r25
     9c6:	fc 01       	movw	r30, r24
     9c8:	ee 0f       	add	r30, r30
     9ca:	ff 1f       	adc	r31, r31
     9cc:	ee 0f       	add	r30, r30
     9ce:	ff 1f       	adc	r31, r31
     9d0:	8e 0f       	add	r24, r30
     9d2:	9f 1f       	adc	r25, r31
     9d4:	fc 01       	movw	r30, r24
     9d6:	ef 5a       	subi	r30, 0xAF	; 175
     9d8:	fe 4f       	sbci	r31, 0xFE	; 254
     9da:	80 81       	ld	r24, Z
     9dc:	91 81       	ldd	r25, Z+1	; 0x01
     9de:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <micIoPortsConfigureToHighLevel>
     9e2:	08 95       	ret

000009e4 <DrvLed>:
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
{
     9e4:	af 92       	push	r10
     9e6:	bf 92       	push	r11
     9e8:	cf 92       	push	r12
     9ea:	df 92       	push	r13
     9ec:	ff 92       	push	r15
     9ee:	0f 93       	push	r16
     9f0:	1f 93       	push	r17
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
     9f6:	0f 2e       	mov	r0, r31
     9f8:	f0 e0       	ldi	r31, 0x00	; 0
     9fa:	af 2e       	mov	r10, r31
     9fc:	f1 e0       	ldi	r31, 0x01	; 1
     9fe:	bf 2e       	mov	r11, r31
     a00:	f0 2d       	mov	r31, r0
     a02:	c1 e5       	ldi	r28, 0x51	; 81
     a04:	d1 e0       	ldi	r29, 0x01	; 1
     a06:	8e 01       	movw	r16, r28
     a08:	0d 5e       	subi	r16, 0xED	; 237
     a0a:	1f 4f       	sbci	r17, 0xFF	; 255
     a0c:	ff 24       	eor	r15, r15
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
     a0e:	cc 24       	eor	r12, r12
     a10:	dd 24       	eor	r13, r13
     a12:	c3 94       	inc	r12
void DrvLed ( void )
{
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
     a14:	f5 01       	movw	r30, r10
     a16:	81 91       	ld	r24, Z+
     a18:	91 91       	ld	r25, Z+
     a1a:	5f 01       	movw	r10, r30
     a1c:	99 83       	std	Y+1, r25	; 0x01
     a1e:	88 83       	st	Y, r24
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
     a20:	db 82       	std	Y+3, r13	; 0x03
     a22:	ca 82       	std	Y+2, r12	; 0x02
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
     a24:	dd 82       	std	Y+5, r13	; 0x05
     a26:	cc 82       	std	Y+4, r12	; 0x04
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
     a28:	df 82       	std	Y+7, r13	; 0x07
     a2a:	ce 82       	std	Y+6, r12	; 0x06
//ISR de flash de la led
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
     a2c:	f8 01       	movw	r30, r16
     a2e:	3b 97       	sbiw	r30, 0x0b	; 11
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
		MesLeds[ loop_led ].flash_active	= FALSE;
     a30:	10 82       	st	Z, r1
//ISR de flash de la led
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
     a32:	f8 01       	movw	r30, r16
     a34:	3a 97       	sbiw	r30, 0x0a	; 10
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
		MesLeds[ loop_led ].flash_active	= FALSE;
		MesLeds[ loop_led ].heartbeat		= FALSE;
     a36:	10 82       	st	Z, r1
		MesLeds[ loop_led ].time_on			= 0U;
     a38:	1b 86       	std	Y+11, r1	; 0x0b
     a3a:	1a 86       	std	Y+10, r1	; 0x0a
		MesLeds[ loop_led ].cpt_time_on		= 0U;
     a3c:	1d 86       	std	Y+13, r1	; 0x0d
     a3e:	1c 86       	std	Y+12, r1	; 0x0c
		MesLeds[ loop_led ].time_off		= 0U;
     a40:	1f 86       	std	Y+15, r1	; 0x0f
     a42:	1e 86       	std	Y+14, r1	; 0x0e
		MesLeds[ loop_led ].cpt_time_off	= 0U;
     a44:	19 8a       	std	Y+17, r1	; 0x11
     a46:	18 8a       	std	Y+16, r1	; 0x10
//ISR de flash de la led
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
     a48:	f8 01       	movw	r30, r16
     a4a:	31 97       	sbiw	r30, 0x01	; 1
		MesLeds[ loop_led ].heartbeat		= FALSE;
		MesLeds[ loop_led ].time_on			= 0U;
		MesLeds[ loop_led ].cpt_time_on		= 0U;
		MesLeds[ loop_led ].time_off		= 0U;
		MesLeds[ loop_led ].cpt_time_off	= 0U;
		MesLeds[ loop_led ].nb_flash		= 0U;
     a4c:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_nb_flash	= 0U;
     a4e:	f8 01       	movw	r30, r16
     a50:	10 82       	st	Z, r1
		
		//on configure l'IO en sortie
		micIoPortsConfigureOutput(MesLeds[ loop_led ].pin_name);
     a52:	88 81       	ld	r24, Y
     a54:	99 81       	ldd	r25, Y+1	; 0x01
     a56:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <micIoPortsConfigureOutput>
		//on init l'etat initial de la led
		if( MesLeds[ loop_led ].init_state == STATE_LED_ON )
     a5a:	8c 81       	ldd	r24, Y+4	; 0x04
     a5c:	9d 81       	ldd	r25, Y+5	; 0x05
     a5e:	00 97       	sbiw	r24, 0x00	; 0
     a60:	21 f4       	brne	.+8      	; 0xa6a <DrvLed+0x86>
		{
			DrvLedOn( loop_led );
     a62:	8f 2d       	mov	r24, r15
     a64:	0e 94 70 04 	call	0x8e0	; 0x8e0 <DrvLedOn>
     a68:	03 c0       	rjmp	.+6      	; 0xa70 <DrvLed+0x8c>
		}
		else
		{
			DrvLedOff( loop_led );
     a6a:	8f 2d       	mov	r24, r15
     a6c:	0e 94 b1 04 	call	0x962	; 0x962 <DrvLedOff>
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
{
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
     a70:	f3 94       	inc	r15
     a72:	64 96       	adiw	r28, 0x14	; 20
     a74:	0c 5e       	subi	r16, 0xEC	; 236
     a76:	1f 4f       	sbci	r17, 0xFF	; 255
     a78:	f2 e0       	ldi	r31, 0x02	; 2
     a7a:	ff 16       	cp	r15, r31
     a7c:	59 f6       	brne	.-106    	; 0xa14 <DrvLed+0x30>
			DrvLedOff( loop_led );
		}
	}
	
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
     a7e:	80 e0       	ldi	r24, 0x00	; 0
     a80:	61 e0       	ldi	r22, 0x01	; 1
     a82:	70 e0       	ldi	r23, 0x00	; 0
     a84:	41 e0       	ldi	r20, 0x01	; 1
     a86:	50 e0       	ldi	r21, 0x00	; 0
     a88:	22 e5       	ldi	r18, 0x52	; 82
     a8a:	35 e0       	ldi	r19, 0x05	; 5
     a8c:	0e 94 47 07 	call	0xe8e	; 0xe8e <DrvTimerPlayTimer>
}
     a90:	df 91       	pop	r29
     a92:	cf 91       	pop	r28
     a94:	1f 91       	pop	r17
     a96:	0f 91       	pop	r16
     a98:	ff 90       	pop	r15
     a9a:	df 90       	pop	r13
     a9c:	cf 90       	pop	r12
     a9e:	bf 90       	pop	r11
     aa0:	af 90       	pop	r10
     aa2:	08 95       	ret

00000aa4 <DrvLedFlash_ISR>:


/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
     aa4:	4f 92       	push	r4
     aa6:	5f 92       	push	r5
     aa8:	6f 92       	push	r6
     aaa:	7f 92       	push	r7
     aac:	8f 92       	push	r8
     aae:	9f 92       	push	r9
     ab0:	af 92       	push	r10
     ab2:	bf 92       	push	r11
     ab4:	cf 92       	push	r12
     ab6:	df 92       	push	r13
     ab8:	ef 92       	push	r14
     aba:	ff 92       	push	r15
     abc:	1f 93       	push	r17
     abe:	cf 93       	push	r28
     ac0:	df 93       	push	r29
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
     ac2:	c9 e5       	ldi	r28, 0x59	; 89
     ac4:	d1 e0       	ldi	r29, 0x01	; 1
     ac6:	0f 2e       	mov	r0, r31
     ac8:	fa e0       	ldi	r31, 0x0A	; 10
     aca:	af 2e       	mov	r10, r31
     acc:	bb 24       	eor	r11, r11
     ace:	f0 2d       	mov	r31, r0
     ad0:	ac 0e       	add	r10, r28
     ad2:	bd 1e       	adc	r11, r29
     ad4:	0f 2e       	mov	r0, r31
     ad6:	fb e0       	ldi	r31, 0x0B	; 11
     ad8:	cf 2e       	mov	r12, r31
     ada:	dd 24       	eor	r13, r13
     adc:	f0 2d       	mov	r31, r0
     ade:	cc 0e       	add	r12, r28
     ae0:	dd 1e       	adc	r13, r29
     ae2:	0f 2e       	mov	r0, r31
     ae4:	fe ef       	ldi	r31, 0xFE	; 254
     ae6:	ef 2e       	mov	r14, r31
     ae8:	ff ef       	ldi	r31, 0xFF	; 255
     aea:	ff 2e       	mov	r15, r31
     aec:	f0 2d       	mov	r31, r0
     aee:	ec 0e       	add	r14, r28
     af0:	fd 1e       	adc	r15, r29
     af2:	10 e0       	ldi	r17, 0x00	; 0
					MesLeds[ loop_index ].cpt_time_on++;
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
     af4:	88 24       	eor	r8, r8
     af6:	99 24       	eor	r9, r9
     af8:	83 94       	inc	r8
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
	{
		if( MesLeds[ loop_index ].flash_active == TRUE )
     afa:	88 81       	ld	r24, Y
     afc:	81 30       	cpi	r24, 0x01	; 1
     afe:	09 f0       	breq	.+2      	; 0xb02 <DrvLedFlash_ISR+0x5e>
     b00:	53 c0       	rjmp	.+166    	; 0xba8 <DrvLedFlash_ISR+0x104>
		{
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
     b02:	d6 01       	movw	r26, r12
     b04:	9c 91       	ld	r25, X
     b06:	d5 01       	movw	r26, r10
     b08:	8c 91       	ld	r24, X
     b0a:	98 17       	cp	r25, r24
     b0c:	b8 f5       	brcc	.+110    	; 0xb7c <DrvLedFlash_ISR+0xd8>
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
     b0e:	f7 01       	movw	r30, r14
     b10:	80 81       	ld	r24, Z
     b12:	91 81       	ldd	r25, Z+1	; 0x01
     b14:	81 30       	cpi	r24, 0x01	; 1
     b16:	91 05       	cpc	r25, r1
     b18:	b1 f4       	brne	.+44     	; 0xb46 <DrvLedFlash_ISR+0xa2>
				{
					MesLeds[ loop_index ].cpt_time_off++;
     b1a:	82 85       	ldd	r24, Z+10	; 0x0a
     b1c:	93 85       	ldd	r25, Z+11	; 0x0b
     b1e:	01 96       	adiw	r24, 0x01	; 1
     b20:	93 87       	std	Z+11, r25	; 0x0b
     b22:	82 87       	std	Z+10, r24	; 0x0a
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
     b24:	20 85       	ldd	r18, Z+8	; 0x08
     b26:	31 85       	ldd	r19, Z+9	; 0x09
     b28:	82 17       	cp	r24, r18
     b2a:	93 07       	cpc	r25, r19
     b2c:	e9 f5       	brne	.+122    	; 0xba8 <DrvLedFlash_ISR+0x104>
					{
						//fin de period de OFF on met a ON	
						DrvLedOn( loop_index );
     b2e:	81 2f       	mov	r24, r17
     b30:	0e 94 70 04 	call	0x8e0	; 0x8e0 <DrvLedOn>
						MesLeds[ loop_index ].actual_state = STATE_LED_ON;
     b34:	d7 01       	movw	r26, r14
     b36:	11 96       	adiw	r26, 0x01	; 1
     b38:	1c 92       	st	X, r1
     b3a:	1e 92       	st	-X, r1
						MesLeds[ loop_index ].cpt_time_off = 0;		
     b3c:	1b 96       	adiw	r26, 0x0b	; 11
     b3e:	1c 92       	st	X, r1
     b40:	1e 92       	st	-X, r1
     b42:	1a 97       	sbiw	r26, 0x0a	; 10
     b44:	31 c0       	rjmp	.+98     	; 0xba8 <DrvLedFlash_ISR+0x104>
					}			
				}	
				//impaire on eteinds
				else
				{
					MesLeds[ loop_index ].cpt_time_on++;
     b46:	f7 01       	movw	r30, r14
     b48:	86 81       	ldd	r24, Z+6	; 0x06
     b4a:	97 81       	ldd	r25, Z+7	; 0x07
     b4c:	01 96       	adiw	r24, 0x01	; 1
     b4e:	97 83       	std	Z+7, r25	; 0x07
     b50:	86 83       	std	Z+6, r24	; 0x06
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
     b52:	24 81       	ldd	r18, Z+4	; 0x04
     b54:	35 81       	ldd	r19, Z+5	; 0x05
     b56:	82 17       	cp	r24, r18
     b58:	93 07       	cpc	r25, r19
     b5a:	31 f5       	brne	.+76     	; 0xba8 <DrvLedFlash_ISR+0x104>
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
     b5c:	81 2f       	mov	r24, r17
     b5e:	0e 94 b1 04 	call	0x962	; 0x962 <DrvLedOff>
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
     b62:	d7 01       	movw	r26, r14
     b64:	11 96       	adiw	r26, 0x01	; 1
     b66:	9c 92       	st	X, r9
     b68:	8e 92       	st	-X, r8
						MesLeds[ loop_index ].cpt_time_on = 0;	
     b6a:	17 96       	adiw	r26, 0x07	; 7
     b6c:	1c 92       	st	X, r1
     b6e:	1e 92       	st	-X, r1
     b70:	16 97       	sbiw	r26, 0x06	; 6
						//on incremente le nombre de flash a chaque passage a off
						MesLeds[ loop_index ].cpt_nb_flash++;
     b72:	f6 01       	movw	r30, r12
     b74:	80 81       	ld	r24, Z
     b76:	8f 5f       	subi	r24, 0xFF	; 255
     b78:	80 83       	st	Z, r24
     b7a:	16 c0       	rjmp	.+44     	; 0xba8 <DrvLedFlash_ISR+0x104>
				}	
			}	
			//plus de flash a faire
			else
			{
				MesLeds[ loop_index ].flash_active	= FALSE;
     b7c:	18 82       	st	Y, r1
				MesLeds[ loop_index ].time_on		= 0U;
     b7e:	d7 01       	movw	r26, r14
     b80:	15 96       	adiw	r26, 0x05	; 5
     b82:	1c 92       	st	X, r1
     b84:	1e 92       	st	-X, r1
     b86:	14 97       	sbiw	r26, 0x04	; 4
				MesLeds[ loop_index ].cpt_time_on	= 0U;
     b88:	17 96       	adiw	r26, 0x07	; 7
     b8a:	1c 92       	st	X, r1
     b8c:	1e 92       	st	-X, r1
     b8e:	16 97       	sbiw	r26, 0x06	; 6
				MesLeds[ loop_index ].time_off		= 0U;
     b90:	19 96       	adiw	r26, 0x09	; 9
     b92:	1c 92       	st	X, r1
     b94:	1e 92       	st	-X, r1
     b96:	18 97       	sbiw	r26, 0x08	; 8
				MesLeds[ loop_index ].cpt_time_off	= 0U;
     b98:	1b 96       	adiw	r26, 0x0b	; 11
     b9a:	1c 92       	st	X, r1
     b9c:	1e 92       	st	-X, r1
     b9e:	1a 97       	sbiw	r26, 0x0a	; 10
				MesLeds[ loop_index ].nb_flash		= 0U;
     ba0:	f5 01       	movw	r30, r10
     ba2:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
     ba4:	d6 01       	movw	r26, r12
     ba6:	1c 92       	st	X, r1

/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
     ba8:	1f 5f       	subi	r17, 0xFF	; 255
     baa:	64 96       	adiw	r28, 0x14	; 20
     bac:	e4 e1       	ldi	r30, 0x14	; 20
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	ae 0e       	add	r10, r30
     bb2:	bf 1e       	adc	r11, r31
     bb4:	ce 0e       	add	r12, r30
     bb6:	df 1e       	adc	r13, r31
     bb8:	ee 0e       	add	r14, r30
     bba:	ff 1e       	adc	r15, r31
     bbc:	12 30       	cpi	r17, 0x02	; 2
     bbe:	09 f0       	breq	.+2      	; 0xbc2 <DrvLedFlash_ISR+0x11e>
     bc0:	9c cf       	rjmp	.-200    	; 0xafa <DrvLedFlash_ISR+0x56>
				MesLeds[ loop_index ].nb_flash		= 0U;
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
			}
		}
	}
     bc2:	df 91       	pop	r29
     bc4:	cf 91       	pop	r28
     bc6:	1f 91       	pop	r17
     bc8:	ff 90       	pop	r15
     bca:	ef 90       	pop	r14
     bcc:	df 90       	pop	r13
     bce:	cf 90       	pop	r12
     bd0:	bf 90       	pop	r11
     bd2:	af 90       	pop	r10
     bd4:	9f 90       	pop	r9
     bd6:	8f 90       	pop	r8
     bd8:	7f 90       	pop	r7
     bda:	6f 90       	pop	r6
     bdc:	5f 90       	pop	r5
     bde:	4f 90       	pop	r4
     be0:	08 95       	ret

00000be2 <DrvLedToggle>:
}

// Toggle la led
void DrvLedToggle ( Int8U led_name )
{
	micIoPortsConfigureToToggleLevel(MesLeds[ led_name ].pin_name);
     be2:	28 2f       	mov	r18, r24
     be4:	30 e0       	ldi	r19, 0x00	; 0
     be6:	c9 01       	movw	r24, r18
     be8:	88 0f       	add	r24, r24
     bea:	99 1f       	adc	r25, r25
     bec:	88 0f       	add	r24, r24
     bee:	99 1f       	adc	r25, r25
     bf0:	fc 01       	movw	r30, r24
     bf2:	ee 0f       	add	r30, r30
     bf4:	ff 1f       	adc	r31, r31
     bf6:	ee 0f       	add	r30, r30
     bf8:	ff 1f       	adc	r31, r31
     bfa:	8e 0f       	add	r24, r30
     bfc:	9f 1f       	adc	r25, r31
     bfe:	fc 01       	movw	r30, r24
     c00:	ef 5a       	subi	r30, 0xAF	; 175
     c02:	fe 4f       	sbci	r31, 0xFE	; 254
     c04:	80 81       	ld	r24, Z
     c06:	91 81       	ldd	r25, Z+1	; 0x01
     c08:	0e 94 13 0c 	call	0x1826	; 0x1826 <micIoPortsConfigureToToggleLevel>
}
     c0c:	08 95       	ret

00000c0e <DrvLedFlash>:

// Flash la led
void DrvLedFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
     c0e:	cf 93       	push	r28
     c10:	df 93       	push	r29
     c12:	78 2f       	mov	r23, r24
     c14:	da 01       	movw	r26, r20
     c16:	e9 01       	movw	r28, r18
	if(MesLeds[ led_name ].flash_active	!= TRUE)
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	88 0f       	add	r24, r24
     c1c:	99 1f       	adc	r25, r25
     c1e:	88 0f       	add	r24, r24
     c20:	99 1f       	adc	r25, r25
     c22:	9c 01       	movw	r18, r24
     c24:	22 0f       	add	r18, r18
     c26:	33 1f       	adc	r19, r19
     c28:	22 0f       	add	r18, r18
     c2a:	33 1f       	adc	r19, r19
     c2c:	82 0f       	add	r24, r18
     c2e:	93 1f       	adc	r25, r19
     c30:	fc 01       	movw	r30, r24
     c32:	ef 5a       	subi	r30, 0xAF	; 175
     c34:	fe 4f       	sbci	r31, 0xFE	; 254
     c36:	80 85       	ldd	r24, Z+8	; 0x08
     c38:	81 30       	cpi	r24, 0x01	; 1
     c3a:	09 f4       	brne	.+2      	; 0xc3e <DrvLedFlash+0x30>
     c3c:	8f c0       	rjmp	.+286    	; 0xd5c <DrvLedFlash+0x14e>
	{
		MesLeds[ led_name ].time_on			= time_on;
     c3e:	41 e5       	ldi	r20, 0x51	; 81
     c40:	51 e0       	ldi	r21, 0x01	; 1
     c42:	87 2f       	mov	r24, r23
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	88 0f       	add	r24, r24
     c48:	99 1f       	adc	r25, r25
     c4a:	88 0f       	add	r24, r24
     c4c:	99 1f       	adc	r25, r25
     c4e:	9c 01       	movw	r18, r24
     c50:	22 0f       	add	r18, r18
     c52:	33 1f       	adc	r19, r19
     c54:	22 0f       	add	r18, r18
     c56:	33 1f       	adc	r19, r19
     c58:	82 0f       	add	r24, r18
     c5a:	93 1f       	adc	r25, r19
     c5c:	fa 01       	movw	r30, r20
     c5e:	e8 0f       	add	r30, r24
     c60:	f9 1f       	adc	r31, r25
     c62:	b3 87       	std	Z+11, r27	; 0x0b
     c64:	a2 87       	std	Z+10, r26	; 0x0a
		MesLeds[ led_name ].cpt_time_on		= 0U;
     c66:	87 2f       	mov	r24, r23
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	88 0f       	add	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	88 0f       	add	r24, r24
     c70:	99 1f       	adc	r25, r25
     c72:	9c 01       	movw	r18, r24
     c74:	22 0f       	add	r18, r18
     c76:	33 1f       	adc	r19, r19
     c78:	22 0f       	add	r18, r18
     c7a:	33 1f       	adc	r19, r19
     c7c:	82 0f       	add	r24, r18
     c7e:	93 1f       	adc	r25, r19
     c80:	fa 01       	movw	r30, r20
     c82:	e8 0f       	add	r30, r24
     c84:	f9 1f       	adc	r31, r25
     c86:	15 86       	std	Z+13, r1	; 0x0d
     c88:	14 86       	std	Z+12, r1	; 0x0c
		MesLeds[ led_name ].time_off		= time_off;
     c8a:	87 2f       	mov	r24, r23
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	88 0f       	add	r24, r24
     c90:	99 1f       	adc	r25, r25
     c92:	88 0f       	add	r24, r24
     c94:	99 1f       	adc	r25, r25
     c96:	9c 01       	movw	r18, r24
     c98:	22 0f       	add	r18, r18
     c9a:	33 1f       	adc	r19, r19
     c9c:	22 0f       	add	r18, r18
     c9e:	33 1f       	adc	r19, r19
     ca0:	82 0f       	add	r24, r18
     ca2:	93 1f       	adc	r25, r19
     ca4:	fa 01       	movw	r30, r20
     ca6:	e8 0f       	add	r30, r24
     ca8:	f9 1f       	adc	r31, r25
     caa:	d7 87       	std	Z+15, r29	; 0x0f
     cac:	c6 87       	std	Z+14, r28	; 0x0e
		MesLeds[ led_name ].cpt_time_off	= 0U;
     cae:	87 2f       	mov	r24, r23
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	88 0f       	add	r24, r24
     cb4:	99 1f       	adc	r25, r25
     cb6:	88 0f       	add	r24, r24
     cb8:	99 1f       	adc	r25, r25
     cba:	9c 01       	movw	r18, r24
     cbc:	22 0f       	add	r18, r18
     cbe:	33 1f       	adc	r19, r19
     cc0:	22 0f       	add	r18, r18
     cc2:	33 1f       	adc	r19, r19
     cc4:	82 0f       	add	r24, r18
     cc6:	93 1f       	adc	r25, r19
     cc8:	fa 01       	movw	r30, r20
     cca:	e8 0f       	add	r30, r24
     ccc:	f9 1f       	adc	r31, r25
     cce:	11 8a       	std	Z+17, r1	; 0x11
     cd0:	10 8a       	std	Z+16, r1	; 0x10
		MesLeds[ led_name ].nb_flash		= nb_flash;
     cd2:	87 2f       	mov	r24, r23
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	88 0f       	add	r24, r24
     cdc:	99 1f       	adc	r25, r25
     cde:	9c 01       	movw	r18, r24
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	22 0f       	add	r18, r18
     ce6:	33 1f       	adc	r19, r19
     ce8:	82 0f       	add	r24, r18
     cea:	93 1f       	adc	r25, r19
     cec:	fa 01       	movw	r30, r20
     cee:	e8 0f       	add	r30, r24
     cf0:	f9 1f       	adc	r31, r25
     cf2:	62 8b       	std	Z+18, r22	; 0x12
		MesLeds[ led_name ].cpt_nb_flash	= 0U;
     cf4:	87 2f       	mov	r24, r23
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	88 0f       	add	r24, r24
     cfa:	99 1f       	adc	r25, r25
     cfc:	88 0f       	add	r24, r24
     cfe:	99 1f       	adc	r25, r25
     d00:	9c 01       	movw	r18, r24
     d02:	22 0f       	add	r18, r18
     d04:	33 1f       	adc	r19, r19
     d06:	22 0f       	add	r18, r18
     d08:	33 1f       	adc	r19, r19
     d0a:	82 0f       	add	r24, r18
     d0c:	93 1f       	adc	r25, r19
     d0e:	fa 01       	movw	r30, r20
     d10:	e8 0f       	add	r30, r24
     d12:	f9 1f       	adc	r31, r25
     d14:	13 8a       	std	Z+19, r1	; 0x13
		MesLeds[ led_name ].heartbeat		= FALSE;
     d16:	87 2f       	mov	r24, r23
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	88 0f       	add	r24, r24
     d1c:	99 1f       	adc	r25, r25
     d1e:	88 0f       	add	r24, r24
     d20:	99 1f       	adc	r25, r25
     d22:	9c 01       	movw	r18, r24
     d24:	22 0f       	add	r18, r18
     d26:	33 1f       	adc	r19, r19
     d28:	22 0f       	add	r18, r18
     d2a:	33 1f       	adc	r19, r19
     d2c:	82 0f       	add	r24, r18
     d2e:	93 1f       	adc	r25, r19
     d30:	fa 01       	movw	r30, r20
     d32:	e8 0f       	add	r30, r24
     d34:	f9 1f       	adc	r31, r25
     d36:	11 86       	std	Z+9, r1	; 0x09
		MesLeds[ led_name ].flash_active	= TRUE;
     d38:	87 2f       	mov	r24, r23
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	88 0f       	add	r24, r24
     d3e:	99 1f       	adc	r25, r25
     d40:	88 0f       	add	r24, r24
     d42:	99 1f       	adc	r25, r25
     d44:	9c 01       	movw	r18, r24
     d46:	22 0f       	add	r18, r18
     d48:	33 1f       	adc	r19, r19
     d4a:	22 0f       	add	r18, r18
     d4c:	33 1f       	adc	r19, r19
     d4e:	82 0f       	add	r24, r18
     d50:	93 1f       	adc	r25, r19
     d52:	48 0f       	add	r20, r24
     d54:	59 1f       	adc	r21, r25
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	fa 01       	movw	r30, r20
     d5a:	80 87       	std	Z+8, r24	; 0x08
	}
}
     d5c:	df 91       	pop	r29
     d5e:	cf 91       	pop	r28
     d60:	08 95       	ret

00000d62 <DrvLedDirectFlash>:

// Flash direct de la led
void DrvLedDirectFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
     d62:	cf 93       	push	r28
     d64:	df 93       	push	r29
     d66:	78 2f       	mov	r23, r24
     d68:	e9 01       	movw	r28, r18
	MesLeds[ led_name ].time_on			= time_on;
     d6a:	a1 e5       	ldi	r26, 0x51	; 81
     d6c:	b1 e0       	ldi	r27, 0x01	; 1
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	88 0f       	add	r24, r24
     d72:	99 1f       	adc	r25, r25
     d74:	88 0f       	add	r24, r24
     d76:	99 1f       	adc	r25, r25
     d78:	9c 01       	movw	r18, r24
     d7a:	22 0f       	add	r18, r18
     d7c:	33 1f       	adc	r19, r19
     d7e:	22 0f       	add	r18, r18
     d80:	33 1f       	adc	r19, r19
     d82:	82 0f       	add	r24, r18
     d84:	93 1f       	adc	r25, r19
     d86:	fd 01       	movw	r30, r26
     d88:	e8 0f       	add	r30, r24
     d8a:	f9 1f       	adc	r31, r25
     d8c:	53 87       	std	Z+11, r21	; 0x0b
     d8e:	42 87       	std	Z+10, r20	; 0x0a
	MesLeds[ led_name ].cpt_time_on		= 0U;
     d90:	87 2f       	mov	r24, r23
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	88 0f       	add	r24, r24
     d96:	99 1f       	adc	r25, r25
     d98:	88 0f       	add	r24, r24
     d9a:	99 1f       	adc	r25, r25
     d9c:	9c 01       	movw	r18, r24
     d9e:	22 0f       	add	r18, r18
     da0:	33 1f       	adc	r19, r19
     da2:	22 0f       	add	r18, r18
     da4:	33 1f       	adc	r19, r19
     da6:	82 0f       	add	r24, r18
     da8:	93 1f       	adc	r25, r19
     daa:	fd 01       	movw	r30, r26
     dac:	e8 0f       	add	r30, r24
     dae:	f9 1f       	adc	r31, r25
     db0:	15 86       	std	Z+13, r1	; 0x0d
     db2:	14 86       	std	Z+12, r1	; 0x0c
	MesLeds[ led_name ].time_off		= time_off;
     db4:	87 2f       	mov	r24, r23
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	88 0f       	add	r24, r24
     dba:	99 1f       	adc	r25, r25
     dbc:	88 0f       	add	r24, r24
     dbe:	99 1f       	adc	r25, r25
     dc0:	9c 01       	movw	r18, r24
     dc2:	22 0f       	add	r18, r18
     dc4:	33 1f       	adc	r19, r19
     dc6:	22 0f       	add	r18, r18
     dc8:	33 1f       	adc	r19, r19
     dca:	82 0f       	add	r24, r18
     dcc:	93 1f       	adc	r25, r19
     dce:	fd 01       	movw	r30, r26
     dd0:	e8 0f       	add	r30, r24
     dd2:	f9 1f       	adc	r31, r25
     dd4:	d7 87       	std	Z+15, r29	; 0x0f
     dd6:	c6 87       	std	Z+14, r28	; 0x0e
	MesLeds[ led_name ].cpt_time_off	= 0U;
     dd8:	87 2f       	mov	r24, r23
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	88 0f       	add	r24, r24
     dde:	99 1f       	adc	r25, r25
     de0:	88 0f       	add	r24, r24
     de2:	99 1f       	adc	r25, r25
     de4:	9c 01       	movw	r18, r24
     de6:	22 0f       	add	r18, r18
     de8:	33 1f       	adc	r19, r19
     dea:	22 0f       	add	r18, r18
     dec:	33 1f       	adc	r19, r19
     dee:	82 0f       	add	r24, r18
     df0:	93 1f       	adc	r25, r19
     df2:	fd 01       	movw	r30, r26
     df4:	e8 0f       	add	r30, r24
     df6:	f9 1f       	adc	r31, r25
     df8:	11 8a       	std	Z+17, r1	; 0x11
     dfa:	10 8a       	std	Z+16, r1	; 0x10
	MesLeds[ led_name ].nb_flash		= nb_flash;
     dfc:	87 2f       	mov	r24, r23
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	88 0f       	add	r24, r24
     e02:	99 1f       	adc	r25, r25
     e04:	88 0f       	add	r24, r24
     e06:	99 1f       	adc	r25, r25
     e08:	9c 01       	movw	r18, r24
     e0a:	22 0f       	add	r18, r18
     e0c:	33 1f       	adc	r19, r19
     e0e:	22 0f       	add	r18, r18
     e10:	33 1f       	adc	r19, r19
     e12:	82 0f       	add	r24, r18
     e14:	93 1f       	adc	r25, r19
     e16:	fd 01       	movw	r30, r26
     e18:	e8 0f       	add	r30, r24
     e1a:	f9 1f       	adc	r31, r25
     e1c:	62 8b       	std	Z+18, r22	; 0x12
	MesLeds[ led_name ].cpt_nb_flash	= 0U;
     e1e:	87 2f       	mov	r24, r23
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	88 0f       	add	r24, r24
     e24:	99 1f       	adc	r25, r25
     e26:	88 0f       	add	r24, r24
     e28:	99 1f       	adc	r25, r25
     e2a:	9c 01       	movw	r18, r24
     e2c:	22 0f       	add	r18, r18
     e2e:	33 1f       	adc	r19, r19
     e30:	22 0f       	add	r18, r18
     e32:	33 1f       	adc	r19, r19
     e34:	82 0f       	add	r24, r18
     e36:	93 1f       	adc	r25, r19
     e38:	fd 01       	movw	r30, r26
     e3a:	e8 0f       	add	r30, r24
     e3c:	f9 1f       	adc	r31, r25
     e3e:	13 8a       	std	Z+19, r1	; 0x13
	MesLeds[ led_name ].flash_active	= TRUE;
     e40:	87 2f       	mov	r24, r23
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	88 0f       	add	r24, r24
     e46:	99 1f       	adc	r25, r25
     e48:	88 0f       	add	r24, r24
     e4a:	99 1f       	adc	r25, r25
     e4c:	9c 01       	movw	r18, r24
     e4e:	22 0f       	add	r18, r18
     e50:	33 1f       	adc	r19, r19
     e52:	22 0f       	add	r18, r18
     e54:	33 1f       	adc	r19, r19
     e56:	82 0f       	add	r24, r18
     e58:	93 1f       	adc	r25, r19
     e5a:	fd 01       	movw	r30, r26
     e5c:	e8 0f       	add	r30, r24
     e5e:	f9 1f       	adc	r31, r25
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	80 87       	std	Z+8, r24	; 0x08
	MesLeds[ led_name ].heartbeat		= FALSE;
     e64:	87 2f       	mov	r24, r23
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	88 0f       	add	r24, r24
     e6a:	99 1f       	adc	r25, r25
     e6c:	88 0f       	add	r24, r24
     e6e:	99 1f       	adc	r25, r25
     e70:	9c 01       	movw	r18, r24
     e72:	22 0f       	add	r18, r18
     e74:	33 1f       	adc	r19, r19
     e76:	22 0f       	add	r18, r18
     e78:	33 1f       	adc	r19, r19
     e7a:	82 0f       	add	r24, r18
     e7c:	93 1f       	adc	r25, r19
     e7e:	a8 0f       	add	r26, r24
     e80:	b9 1f       	adc	r27, r25
     e82:	19 96       	adiw	r26, 0x09	; 9
     e84:	1c 92       	st	X, r1
     e86:	19 97       	sbiw	r26, 0x09	; 9
}
     e88:	df 91       	pop	r29
     e8a:	cf 91       	pop	r28
     e8c:	08 95       	ret

00000e8e <DrvTimerPlayTimer>:
}

	
//fct qui parametre le timer
void DrvTimerPlayTimer( Int8U index_timer, Int16U delay, ETimerMode mode, ptrfct_Isr_Callback_Timer ptrfct )
{
     e8e:	db 01       	movw	r26, r22
     e90:	ba 01       	movw	r22, r20
     e92:	a9 01       	movw	r20, r18
	MesTimer[ index_timer ].enable = TRUE;
     e94:	90 e0       	ldi	r25, 0x00	; 0
     e96:	9c 01       	movw	r18, r24
     e98:	22 0f       	add	r18, r18
     e9a:	33 1f       	adc	r19, r19
     e9c:	22 0f       	add	r18, r18
     e9e:	33 1f       	adc	r19, r19
     ea0:	22 0f       	add	r18, r18
     ea2:	33 1f       	adc	r19, r19
     ea4:	82 0f       	add	r24, r18
     ea6:	93 1f       	adc	r25, r19
     ea8:	fc 01       	movw	r30, r24
     eaa:	e7 58       	subi	r30, 0x87	; 135
     eac:	fe 4f       	sbci	r31, 0xFE	; 254
     eae:	81 e0       	ldi	r24, 0x01	; 1
     eb0:	80 83       	st	Z, r24
	MesTimer[ index_timer ].delay = delay;
     eb2:	b2 83       	std	Z+2, r27	; 0x02
     eb4:	a1 83       	std	Z+1, r26	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
     eb6:	14 82       	std	Z+4, r1	; 0x04
     eb8:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode = mode;
     eba:	76 83       	std	Z+6, r23	; 0x06
     ebc:	65 83       	std	Z+5, r22	; 0x05
	MesTimer[ index_timer ].ptrfct = ptrfct;
     ebe:	50 87       	std	Z+8, r21	; 0x08
     ec0:	47 83       	std	Z+7, r20	; 0x07
}
     ec2:	08 95       	ret

00000ec4 <DrvTimerPauseTimer>:

//fct qui met en pause le timer
void DrvTimerPauseTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable = FALSE;
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	fc 01       	movw	r30, r24
     ec8:	ee 0f       	add	r30, r30
     eca:	ff 1f       	adc	r31, r31
     ecc:	ee 0f       	add	r30, r30
     ece:	ff 1f       	adc	r31, r31
     ed0:	ee 0f       	add	r30, r30
     ed2:	ff 1f       	adc	r31, r31
     ed4:	8e 0f       	add	r24, r30
     ed6:	9f 1f       	adc	r25, r31
     ed8:	fc 01       	movw	r30, r24
     eda:	e7 58       	subi	r30, 0x87	; 135
     edc:	fe 4f       	sbci	r31, 0xFE	; 254
     ede:	10 82       	st	Z, r1
}
     ee0:	08 95       	ret

00000ee2 <DrvTimerStopTimer>:

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable    = FALSE;
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	fc 01       	movw	r30, r24
     ee6:	ee 0f       	add	r30, r30
     ee8:	ff 1f       	adc	r31, r31
     eea:	ee 0f       	add	r30, r30
     eec:	ff 1f       	adc	r31, r31
     eee:	ee 0f       	add	r30, r30
     ef0:	ff 1f       	adc	r31, r31
     ef2:	e8 0f       	add	r30, r24
     ef4:	f9 1f       	adc	r31, r25
     ef6:	e7 58       	subi	r30, 0x87	; 135
     ef8:	fe 4f       	sbci	r31, 0xFE	; 254
     efa:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay     = 0U ;
     efc:	12 82       	std	Z+2, r1	; 0x02
     efe:	11 82       	std	Z+1, r1	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
     f00:	14 82       	std	Z+4, r1	; 0x04
     f02:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
     f04:	82 e0       	ldi	r24, 0x02	; 2
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	96 83       	std	Z+6, r25	; 0x06
     f0a:	85 83       	std	Z+5, r24	; 0x05
	MesTimer[ index_timer ].ptrfct    = NULL;
     f0c:	10 86       	std	Z+8, r1	; 0x08
     f0e:	17 82       	std	Z+7, r1	; 0x07
}
     f10:	08 95       	ret

00000f12 <DrvTimerResetTimer>:

//fct qui reseter le timer
void DrvTimerResetTimer( Int8U index_timer )
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	fc 01       	movw	r30, r24
     f16:	ee 0f       	add	r30, r30
     f18:	ff 1f       	adc	r31, r31
     f1a:	ee 0f       	add	r30, r30
     f1c:	ff 1f       	adc	r31, r31
     f1e:	ee 0f       	add	r30, r30
     f20:	ff 1f       	adc	r31, r31
     f22:	8e 0f       	add	r24, r30
     f24:	9f 1f       	adc	r25, r31
     f26:	fc 01       	movw	r30, r24
     f28:	e7 58       	subi	r30, 0x87	; 135
     f2a:	fe 4f       	sbci	r31, 0xFE	; 254
     f2c:	14 82       	std	Z+4, r1	; 0x04
     f2e:	13 82       	std	Z+3, r1	; 0x03
}
     f30:	08 95       	ret

00000f32 <DrvTimerDelayTimer>:


//fct qui fixe un delay au timer
void DrvTimerDelayTimer( Int8U index_timer , Int16U delay)
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
     f32:	90 e0       	ldi	r25, 0x00	; 0
     f34:	fc 01       	movw	r30, r24
     f36:	ee 0f       	add	r30, r30
     f38:	ff 1f       	adc	r31, r31
     f3a:	ee 0f       	add	r30, r30
     f3c:	ff 1f       	adc	r31, r31
     f3e:	ee 0f       	add	r30, r30
     f40:	ff 1f       	adc	r31, r31
     f42:	e8 0f       	add	r30, r24
     f44:	f9 1f       	adc	r31, r25
     f46:	e7 58       	subi	r30, 0x87	; 135
     f48:	fe 4f       	sbci	r31, 0xFE	; 254
     f4a:	14 82       	std	Z+4, r1	; 0x04
     f4c:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].delay	  = delay;
     f4e:	72 83       	std	Z+2, r23	; 0x02
     f50:	61 83       	std	Z+1, r22	; 0x01
}
     f52:	08 95       	ret

00000f54 <DrvTimerComputeOCR>:
	
}

//On calcule le registre OCR en fonction du temp souhaité
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div)
{  
     f54:	8f 92       	push	r8
     f56:	9f 92       	push	r9
     f58:	af 92       	push	r10
     f5a:	bf 92       	push	r11
     f5c:	cf 92       	push	r12
     f5e:	df 92       	push	r13
     f60:	ef 92       	push	r14
     f62:	ff 92       	push	r15
     f64:	cf 93       	push	r28
     f66:	df 93       	push	r29
     f68:	4b 01       	movw	r8, r22
     f6a:	5c 01       	movw	r10, r24
     f6c:	ea 01       	movw	r28, r20
	Int16U div;
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
     f6e:	20 e8       	ldi	r18, 0x80	; 128
     f70:	3e e3       	ldi	r19, 0x3E	; 62
     f72:	40 e0       	ldi	r20, 0x00	; 0
     f74:	50 e0       	ldi	r21, 0x00	; 0
     f76:	0e 94 2d 13 	call	0x265a	; 0x265a <__mulsi3>
     f7a:	61 50       	subi	r22, 0x01	; 1
     f7c:	78 41       	sbci	r23, 0x18	; 24
     f7e:	8c 4f       	sbci	r24, 0xFC	; 252
     f80:	9f 4f       	sbci	r25, 0xFF	; 255
     f82:	20 e0       	ldi	r18, 0x00	; 0
     f84:	38 ee       	ldi	r19, 0xE8	; 232
     f86:	43 e0       	ldi	r20, 0x03	; 3
     f88:	50 e0       	ldi	r21, 0x00	; 0
     f8a:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
	if(min_div >= 256)
     f8e:	2f 3f       	cpi	r18, 0xFF	; 255
     f90:	31 05       	cpc	r19, r1
     f92:	41 f0       	breq	.+16     	; 0xfa4 <DrvTimerComputeOCR+0x50>
     f94:	38 f0       	brcs	.+14     	; 0xfa4 <DrvTimerComputeOCR+0x50>
	{
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
     f96:	85 e0       	ldi	r24, 0x05	; 5
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	99 83       	std	Y+1, r25	; 0x01
     f9c:	88 83       	st	Y, r24
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
	if(min_div >= 256)
	{
		div = 1024;
     f9e:	80 e0       	ldi	r24, 0x00	; 0
     fa0:	94 e0       	ldi	r25, 0x04	; 4
     fa2:	22 c0       	rjmp	.+68     	; 0xfe8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
     fa4:	20 38       	cpi	r18, 0x80	; 128
     fa6:	31 05       	cpc	r19, r1
     fa8:	38 f0       	brcs	.+14     	; 0xfb8 <DrvTimerComputeOCR+0x64>
	{
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
     faa:	84 e0       	ldi	r24, 0x04	; 4
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	99 83       	std	Y+1, r25	; 0x01
     fb0:	88 83       	st	Y, r24
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
	{
		div = 256;
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	91 e0       	ldi	r25, 0x01	; 1
     fb6:	18 c0       	rjmp	.+48     	; 0xfe8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
     fb8:	28 30       	cpi	r18, 0x08	; 8
     fba:	31 05       	cpc	r19, r1
     fbc:	38 f0       	brcs	.+14     	; 0xfcc <DrvTimerComputeOCR+0x78>
	{
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
     fbe:	83 e0       	ldi	r24, 0x03	; 3
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	99 83       	std	Y+1, r25	; 0x01
     fc4:	88 83       	st	Y, r24
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
	{
		div = 64;
     fc6:	80 e4       	ldi	r24, 0x40	; 64
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	0e c0       	rjmp	.+28     	; 0xfe8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_64;
	}
	else if(min_div > 1)
     fcc:	22 30       	cpi	r18, 0x02	; 2
     fce:	31 05       	cpc	r19, r1
     fd0:	38 f0       	brcs	.+14     	; 0xfe0 <DrvTimerComputeOCR+0x8c>
	{
		div = 8;
		*clock_div = TIMER_0_CLK_DIV_8;
     fd2:	82 e0       	ldi	r24, 0x02	; 2
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	99 83       	std	Y+1, r25	; 0x01
     fd8:	88 83       	st	Y, r24
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
	}
	else if(min_div > 1)
	{
		div = 8;
     fda:	88 e0       	ldi	r24, 0x08	; 8
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	04 c0       	rjmp	.+8      	; 0xfe8 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_8;
	}
	else
	{
		div = 1;
		*clock_div = TIMER_0_CLK_DIV_1;
     fe0:	81 e0       	ldi	r24, 0x01	; 1
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	99 83       	std	Y+1, r25	; 0x01
     fe6:	88 83       	st	Y, r24
	}
  
	ocr =  ( CONF_FOSC_HZ / (2 * div * ( 1000000 / us_time ) ) ) - 1;
     fe8:	6c 01       	movw	r12, r24
     fea:	cc 0c       	add	r12, r12
     fec:	dd 1c       	adc	r13, r13
     fee:	ee 24       	eor	r14, r14
     ff0:	ff 24       	eor	r15, r15
     ff2:	60 e4       	ldi	r22, 0x40	; 64
     ff4:	72 e4       	ldi	r23, 0x42	; 66
     ff6:	8f e0       	ldi	r24, 0x0F	; 15
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	a5 01       	movw	r20, r10
     ffc:	94 01       	movw	r18, r8
     ffe:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
    1002:	c7 01       	movw	r24, r14
    1004:	b6 01       	movw	r22, r12
    1006:	0e 94 2d 13 	call	0x265a	; 0x265a <__mulsi3>
    100a:	9b 01       	movw	r18, r22
    100c:	ac 01       	movw	r20, r24
    100e:	60 e0       	ldi	r22, 0x00	; 0
    1010:	74 e2       	ldi	r23, 0x24	; 36
    1012:	84 ef       	ldi	r24, 0xF4	; 244
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
	ocr *= 2;
	ocr += 2;
    101a:	ba 01       	movw	r22, r20
    101c:	a9 01       	movw	r20, r18
    101e:	44 0f       	add	r20, r20
    1020:	55 1f       	adc	r21, r21
    1022:	66 1f       	adc	r22, r22
    1024:	77 1f       	adc	r23, r23
  
  return ocr;
 
}
    1026:	84 2f       	mov	r24, r20
    1028:	95 2f       	mov	r25, r21
    102a:	df 91       	pop	r29
    102c:	cf 91       	pop	r28
    102e:	ff 90       	pop	r15
    1030:	ef 90       	pop	r14
    1032:	df 90       	pop	r13
    1034:	cf 90       	pop	r12
    1036:	bf 90       	pop	r11
    1038:	af 90       	pop	r10
    103a:	9f 90       	pop	r9
    103c:	8f 90       	pop	r8
    103e:	08 95       	ret

00001040 <DrvTimerInitSystemTimer>:


////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
// fait tourner le timer 0 compA a 1 ms
void DrvTimerInitSystemTimer( void )
{
    1040:	cf 93       	push	r28
    1042:	df 93       	push	r29
    1044:	00 d0       	rcall	.+0      	; 0x1046 <DrvTimerInitSystemTimer+0x6>
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
	//timer system a la ms
	ETimer0Clock clock_div;
	DrvTimerComputeOCR( 10000U , &clock_div );
    104a:	60 e1       	ldi	r22, 0x10	; 16
    104c:	77 e2       	ldi	r23, 0x27	; 39
    104e:	80 e0       	ldi	r24, 0x00	; 0
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	ae 01       	movw	r20, r28
    1054:	4f 5f       	subi	r20, 0xFF	; 255
    1056:	5f 4f       	sbci	r21, 0xFF	; 255
    1058:	0e 94 aa 07 	call	0xf54	; 0xf54 <DrvTimerComputeOCR>
	micTimer0SetOutputCompareRegisterA( 0x9C );
    105c:	8c e9       	ldi	r24, 0x9C	; 156
    105e:	0e 94 a7 0f 	call	0x1f4e	; 0x1f4e <micTimer0SetOutputCompareRegisterA>
    micTimer0SetClockDivision( clock_div ) ;
    1062:	89 81       	ldd	r24, Y+1	; 0x01
    1064:	9a 81       	ldd	r25, Y+2	; 0x02
    1066:	0e 94 9d 0f 	call	0x1f3a	; 0x1f3a <micTimer0SetClockDivision>
	micTimer0WaveformGenerationMode( TIMER_0_CLEAR_ON_COMPARE ); 
    106a:	82 e0       	ldi	r24, 0x02	; 2
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <micTimer0WaveformGenerationMode>
	micTimer0ClearTimerCounterInterruptFlagRegister( TIMER_0_COMPARE_A_FLAG );
    1072:	82 e0       	ldi	r24, 0x02	; 2
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <micTimer0ClearTimerCounterInterruptFlagRegister>
	micTimer0SetTimerCounterInterrupt( TIMER_0_COMPARE_A_INTERRUPT );
    107a:	82 e0       	ldi	r24, 0x02	; 2
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	0e 94 af 0f 	call	0x1f5e	; 0x1f5e <micTimer0SetTimerCounterInterrupt>
	
}
    1082:	0f 90       	pop	r0
    1084:	0f 90       	pop	r0
    1086:	df 91       	pop	r29
    1088:	cf 91       	pop	r28
    108a:	08 95       	ret

0000108c <DrvTimer>:
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		MesTimer[ loop_index ].enable = FALSE;
    108c:	10 92 79 01 	sts	0x0179, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    1090:	10 92 81 01 	sts	0x0181, r1
    1094:	10 92 80 01 	sts	0x0180, r1
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		MesTimer[ loop_index ].enable = FALSE;
    1098:	10 92 82 01 	sts	0x0182, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    109c:	10 92 8a 01 	sts	0x018A, r1
    10a0:	10 92 89 01 	sts	0x0189, r1
	}		
	//on init le timer system a 1 ms
	DrvTimerInitSystemTimer();
    10a4:	0e 94 20 08 	call	0x1040	; 0x1040 <DrvTimerInitSystemTimer>
}
    10a8:	08 95       	ret

000010aa <__vector_16>:
/////////////////////////////////////ISR PRIVATE FUNCTIONS////////////////////////////////////////
//ISR timer system 10 ms
volatile Int8U timeout_ms =0;
volatile Int8U timeout_s =0;
ISR(TIMER0_COMPA_vect)
{
    10aa:	1f 92       	push	r1
    10ac:	0f 92       	push	r0
    10ae:	0f b6       	in	r0, 0x3f	; 63
    10b0:	0f 92       	push	r0
    10b2:	0b b6       	in	r0, 0x3b	; 59
    10b4:	0f 92       	push	r0
    10b6:	11 24       	eor	r1, r1
    10b8:	bf 92       	push	r11
    10ba:	cf 92       	push	r12
    10bc:	df 92       	push	r13
    10be:	ef 92       	push	r14
    10c0:	ff 92       	push	r15
    10c2:	0f 93       	push	r16
    10c4:	1f 93       	push	r17
    10c6:	2f 93       	push	r18
    10c8:	3f 93       	push	r19
    10ca:	4f 93       	push	r20
    10cc:	5f 93       	push	r21
    10ce:	6f 93       	push	r22
    10d0:	7f 93       	push	r23
    10d2:	8f 93       	push	r24
    10d4:	9f 93       	push	r25
    10d6:	af 93       	push	r26
    10d8:	bf 93       	push	r27
    10da:	cf 93       	push	r28
    10dc:	df 93       	push	r29
    10de:	ef 93       	push	r30
    10e0:	ff 93       	push	r31
	//on gere l'evenement 100 ms
	timeout_ms++;
    10e2:	80 91 17 01 	lds	r24, 0x0117
    10e6:	8f 5f       	subi	r24, 0xFF	; 255
    10e8:	80 93 17 01 	sts	0x0117, r24
	if(timeout_ms == 10)
    10ec:	80 91 17 01 	lds	r24, 0x0117
    10f0:	8a 30       	cpi	r24, 0x0A	; 10
    10f2:	a9 f4       	brne	.+42     	; 0x111e <__vector_16+0x74>
	{
		timeout_ms = 0;
    10f4:	10 92 17 01 	sts	0x0117, r1
		DrvEventAddEvent( CONF_EVENT_TIMER_100MS );	
    10f8:	81 e0       	ldi	r24, 0x01	; 1
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	0e 94 20 03 	call	0x640	; 0x640 <DrvEventAddEvent>
		//on gere l'evenement 1 s
		timeout_s++;
    1100:	80 91 16 01 	lds	r24, 0x0116
    1104:	8f 5f       	subi	r24, 0xFF	; 255
    1106:	80 93 16 01 	sts	0x0116, r24
		if(timeout_s == 10)
    110a:	80 91 16 01 	lds	r24, 0x0116
    110e:	8a 30       	cpi	r24, 0x0A	; 10
    1110:	31 f4       	brne	.+12     	; 0x111e <__vector_16+0x74>
		{
			timeout_s =0;
    1112:	10 92 16 01 	sts	0x0116, r1
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
    1116:	82 e0       	ldi	r24, 0x02	; 2
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	0e 94 20 03 	call	0x640	; 0x640 <DrvEventAddEvent>
    111e:	00 e8       	ldi	r16, 0x80	; 128
    1120:	11 e0       	ldi	r17, 0x01	; 1
/////////////////////////////////////ISR PRIVATE FUNCTIONS////////////////////////////////////////
//ISR timer system 10 ms
volatile Int8U timeout_ms =0;
volatile Int8U timeout_s =0;
ISR(TIMER0_COMPA_vect)
{
    1122:	c0 e0       	ldi	r28, 0x00	; 0
    1124:	d0 e0       	ldi	r29, 0x00	; 0
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		//si le timer est activé
		if( MesTimer[ loop_index ].enable == TRUE )
    1126:	0f 2e       	mov	r0, r31
    1128:	f9 e7       	ldi	r31, 0x79	; 121
    112a:	ef 2e       	mov	r14, r31
    112c:	f1 e0       	ldi	r31, 0x01	; 1
    112e:	ff 2e       	mov	r15, r31
    1130:	f0 2d       	mov	r31, r0
		//on gere l'evenement 1 s
		timeout_s++;
		if(timeout_s == 10)
		{
			timeout_s =0;
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
    1132:	bc 2e       	mov	r11, r28
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		//si le timer est activé
		if( MesTimer[ loop_index ].enable == TRUE )
    1134:	6e 01       	movw	r12, r28
    1136:	fe 01       	movw	r30, r28
    1138:	ee 0f       	add	r30, r30
    113a:	ff 1f       	adc	r31, r31
    113c:	ee 0f       	add	r30, r30
    113e:	ff 1f       	adc	r31, r31
    1140:	ee 0f       	add	r30, r30
    1142:	ff 1f       	adc	r31, r31
    1144:	ec 0f       	add	r30, r28
    1146:	fd 1f       	adc	r31, r29
    1148:	ee 0d       	add	r30, r14
    114a:	ff 1d       	adc	r31, r15
    114c:	80 81       	ld	r24, Z
    114e:	81 30       	cpi	r24, 0x01	; 1
    1150:	09 f0       	breq	.+2      	; 0x1154 <__vector_16+0xaa>
    1152:	4f c0       	rjmp	.+158    	; 0x11f2 <__vector_16+0x148>
		{
			//on incremente le compteur
			MesTimer[ loop_index ].cpt_delay++;
    1154:	ce 01       	movw	r24, r28
    1156:	88 0f       	add	r24, r24
    1158:	99 1f       	adc	r25, r25
    115a:	88 0f       	add	r24, r24
    115c:	99 1f       	adc	r25, r25
    115e:	88 0f       	add	r24, r24
    1160:	99 1f       	adc	r25, r25
    1162:	8c 0f       	add	r24, r28
    1164:	9d 1f       	adc	r25, r29
    1166:	f7 01       	movw	r30, r14
    1168:	e8 0f       	add	r30, r24
    116a:	f9 1f       	adc	r31, r25
    116c:	83 81       	ldd	r24, Z+3	; 0x03
    116e:	94 81       	ldd	r25, Z+4	; 0x04
    1170:	01 96       	adiw	r24, 0x01	; 1
    1172:	94 83       	std	Z+4, r25	; 0x04
    1174:	83 83       	std	Z+3, r24	; 0x03
			
			//on test par rapport a la valeur utilisateur
			if(MesTimer[ loop_index ].cpt_delay == MesTimer[ loop_index ].delay )
    1176:	23 81       	ldd	r18, Z+3	; 0x03
    1178:	34 81       	ldd	r19, Z+4	; 0x04
    117a:	81 81       	ldd	r24, Z+1	; 0x01
    117c:	92 81       	ldd	r25, Z+2	; 0x02
    117e:	28 17       	cp	r18, r24
    1180:	39 07       	cpc	r19, r25
    1182:	b9 f5       	brne	.+110    	; 0x11f2 <__vector_16+0x148>
			{
				if( MesTimer[ loop_index ].mode != E_TIMER_MODE_NONE )
    1184:	f6 01       	movw	r30, r12
    1186:	ee 0f       	add	r30, r30
    1188:	ff 1f       	adc	r31, r31
    118a:	ee 0f       	add	r30, r30
    118c:	ff 1f       	adc	r31, r31
    118e:	ee 0f       	add	r30, r30
    1190:	ff 1f       	adc	r31, r31
    1192:	ec 0d       	add	r30, r12
    1194:	fd 1d       	adc	r31, r13
    1196:	ee 0d       	add	r30, r14
    1198:	ff 1d       	adc	r31, r15
    119a:	85 81       	ldd	r24, Z+5	; 0x05
    119c:	96 81       	ldd	r25, Z+6	; 0x06
    119e:	82 30       	cpi	r24, 0x02	; 2
    11a0:	91 05       	cpc	r25, r1
    11a2:	39 f1       	breq	.+78     	; 0x11f2 <__vector_16+0x148>
				{
					//on remet a zero le compteur
					MesTimer[ loop_index ].cpt_delay = 0U;
    11a4:	f6 01       	movw	r30, r12
    11a6:	ee 0f       	add	r30, r30
    11a8:	ff 1f       	adc	r31, r31
    11aa:	ee 0f       	add	r30, r30
    11ac:	ff 1f       	adc	r31, r31
    11ae:	ee 0f       	add	r30, r30
    11b0:	ff 1f       	adc	r31, r31
    11b2:	ec 0d       	add	r30, r12
    11b4:	fd 1d       	adc	r31, r13
    11b6:	ee 0d       	add	r30, r14
    11b8:	ff 1d       	adc	r31, r15
    11ba:	14 82       	std	Z+4, r1	; 0x04
    11bc:	13 82       	std	Z+3, r1	; 0x03
					
					//on appelle la fonction
					if( MesTimer[ loop_index ].ptrfct != NULL )
    11be:	d8 01       	movw	r26, r16
    11c0:	ed 91       	ld	r30, X+
    11c2:	fc 91       	ld	r31, X
    11c4:	11 97       	sbiw	r26, 0x01	; 1
    11c6:	30 97       	sbiw	r30, 0x00	; 0
    11c8:	09 f0       	breq	.+2      	; 0x11cc <__vector_16+0x122>
					{
						MesTimer[ loop_index ].ptrfct();
    11ca:	09 95       	icall
					}
					//si on est en mode ONE SHOT 
					//on vient d'excecuter la fct
					if (MesTimer[ loop_index ].mode == E_TIMER_MODE_ONE_SHOT)
    11cc:	c6 01       	movw	r24, r12
    11ce:	88 0f       	add	r24, r24
    11d0:	99 1f       	adc	r25, r25
    11d2:	88 0f       	add	r24, r24
    11d4:	99 1f       	adc	r25, r25
    11d6:	88 0f       	add	r24, r24
    11d8:	99 1f       	adc	r25, r25
    11da:	8c 0d       	add	r24, r12
    11dc:	9d 1d       	adc	r25, r13
    11de:	f7 01       	movw	r30, r14
    11e0:	e8 0f       	add	r30, r24
    11e2:	f9 1f       	adc	r31, r25
    11e4:	85 81       	ldd	r24, Z+5	; 0x05
    11e6:	96 81       	ldd	r25, Z+6	; 0x06
    11e8:	00 97       	sbiw	r24, 0x00	; 0
    11ea:	19 f4       	brne	.+6      	; 0x11f2 <__vector_16+0x148>
					{
						//on reinit le timer
						DrvTimerStopTimer( loop_index );
    11ec:	8b 2d       	mov	r24, r11
    11ee:	0e 94 71 07 	call	0xee2	; 0xee2 <DrvTimerStopTimer>
    11f2:	21 96       	adiw	r28, 0x01	; 1
    11f4:	07 5f       	subi	r16, 0xF7	; 247
    11f6:	1f 4f       	sbci	r17, 0xFF	; 255
			timeout_s =0;
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
		}
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
    11f8:	c2 30       	cpi	r28, 0x02	; 2
    11fa:	d1 05       	cpc	r29, r1
    11fc:	09 f0       	breq	.+2      	; 0x1200 <__vector_16+0x156>
    11fe:	99 cf       	rjmp	.-206    	; 0x1132 <__vector_16+0x88>
					}
				}
			}
		}			
	}
	TCNT0 = 0;
    1200:	16 bc       	out	0x26, r1	; 38
    1202:	ff 91       	pop	r31
    1204:	ef 91       	pop	r30
    1206:	df 91       	pop	r29
    1208:	cf 91       	pop	r28
    120a:	bf 91       	pop	r27
    120c:	af 91       	pop	r26
    120e:	9f 91       	pop	r25
    1210:	8f 91       	pop	r24
    1212:	7f 91       	pop	r23
    1214:	6f 91       	pop	r22
    1216:	5f 91       	pop	r21
    1218:	4f 91       	pop	r20
    121a:	3f 91       	pop	r19
    121c:	2f 91       	pop	r18
    121e:	1f 91       	pop	r17
    1220:	0f 91       	pop	r16
    1222:	ff 90       	pop	r15
    1224:	ef 90       	pop	r14
    1226:	df 90       	pop	r13
    1228:	cf 90       	pop	r12
    122a:	bf 90       	pop	r11
    122c:	0f 90       	pop	r0
    122e:	0b be       	out	0x3b, r0	; 59
    1230:	0f 90       	pop	r0
    1232:	0f be       	out	0x3f, r0	; 63
    1234:	0f 90       	pop	r0
    1236:	1f 90       	pop	r1
    1238:	18 95       	reti

0000123a <DrvTwi>:

void WaitTransmissionI2C(void);

void DrvTwi(void) 
{
  TWSR = 0;                                    // no prescaler => prescaler = 1
    123a:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((CONF_FOSC_HZ / 400000) - 16) / 2;   // change the I2C clock rate
    123e:	8c e0       	ldi	r24, 0x0C	; 12
    1240:	80 93 b8 00 	sts	0x00B8, r24
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
    1244:	84 e0       	ldi	r24, 0x04	; 4
    1246:	80 93 bc 00 	sts	0x00BC, r24
}
    124a:	08 95       	ret

0000124c <DrvTwiStop>:
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    124c:	84 e9       	ldi	r24, 0x94	; 148
    124e:	80 93 bc 00 	sts	0x00BC, r24
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}
    1252:	08 95       	ret

00001254 <WaitTransmissionI2C>:
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1254:	8f ef       	ldi	r24, 0xFF	; 255
    1256:	90 e0       	ldi	r25, 0x00	; 0
    1258:	ec eb       	ldi	r30, 0xBC	; 188
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	05 c0       	rjmp	.+10     	; 0x1268 <WaitTransmissionI2C+0x14>
    125e:	01 97       	sbiw	r24, 0x01	; 1
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    1260:	19 f4       	brne	.+6      	; 0x1268 <WaitTransmissionI2C+0x14>
      TWCR = 0;                  //and we force a reset on TWINT register
    1262:	10 92 bc 00 	sts	0x00BC, r1
      break;
    1266:	08 95       	ret
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    1268:	20 81       	ld	r18, Z
    126a:	22 23       	and	r18, r18
    126c:	c4 f7       	brge	.-16     	; 0x125e <WaitTransmissionI2C+0xa>
    126e:	08 95       	ret

00001270 <DrvTwiRead>:
  TWCR = (1<<TWINT) | (1<<TWEN);
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
    1270:	cf 93       	push	r28
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    1272:	88 23       	and	r24, r24
    1274:	51 f0       	breq	.+20     	; 0x128a <DrvTwiRead+0x1a>
    1276:	84 ec       	ldi	r24, 0xC4	; 196
    1278:	80 93 bc 00 	sts	0x00BC, r24
  WaitTransmissionI2C();
    127c:	0e 94 2a 09 	call	0x1254	; 0x1254 <WaitTransmissionI2C>
  uint8_t r = TWDR;
    1280:	c0 91 bb 00 	lds	r28, 0x00BB
  if (!ack) DrvTwiStop();
  return r;
}
    1284:	8c 2f       	mov	r24, r28
    1286:	cf 91       	pop	r28
    1288:	08 95       	ret
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    128a:	84 e8       	ldi	r24, 0x84	; 132
    128c:	80 93 bc 00 	sts	0x00BC, r24
  WaitTransmissionI2C();
    1290:	0e 94 2a 09 	call	0x1254	; 0x1254 <WaitTransmissionI2C>
  uint8_t r = TWDR;
    1294:	c0 91 bb 00 	lds	r28, 0x00BB
  if (!ack) DrvTwiStop();
    1298:	0e 94 26 09 	call	0x124c	; 0x124c <DrvTwiStop>
    129c:	f3 cf       	rjmp	.-26     	; 0x1284 <DrvTwiRead+0x14>

0000129e <DrvTwiReadNak>:
  return DrvTwiRead(1);
}

uint8_t DrvTwiReadNak(void) 
{
  return DrvTwiRead(0);
    129e:	80 e0       	ldi	r24, 0x00	; 0
    12a0:	0e 94 38 09 	call	0x1270	; 0x1270 <DrvTwiRead>
}
    12a4:	08 95       	ret

000012a6 <DrvTwiReadAck>:
  return r;
}

uint8_t DrvTwiReadAck() 
{
  return DrvTwiRead(1);
    12a6:	81 e0       	ldi	r24, 0x01	; 1
    12a8:	0e 94 38 09 	call	0x1270	; 0x1270 <DrvTwiRead>
}
    12ac:	08 95       	ret

000012ae <DrvTwiWrite>:
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}

void DrvTwiWrite(uint8_t data ) 
{	
  TWDR = data;                                 // send data to the previously addressed device
    12ae:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    12b2:	84 e8       	ldi	r24, 0x84	; 132
    12b4:	80 93 bc 00 	sts	0x00BC, r24
  WaitTransmissionI2C();
    12b8:	0e 94 2a 09 	call	0x1254	; 0x1254 <WaitTransmissionI2C>
}
    12bc:	08 95       	ret

000012be <DrvTwiRepStart>:
  TWBR = ((CONF_FOSC_HZ / 400000) - 16) / 2;   // change the I2C clock rate
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
    12be:	1f 93       	push	r17
    12c0:	cf 93       	push	r28
    12c2:	df 93       	push	r29
    12c4:	18 2f       	mov	r17, r24
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    12c6:	cc eb       	ldi	r28, 0xBC	; 188
    12c8:	d0 e0       	ldi	r29, 0x00	; 0
    12ca:	84 ea       	ldi	r24, 0xA4	; 164
    12cc:	88 83       	st	Y, r24
  WaitTransmissionI2C();                       // wait until transmission completed
    12ce:	0e 94 2a 09 	call	0x1254	; 0x1254 <WaitTransmissionI2C>
  TWDR = address;                              // send device address
    12d2:	10 93 bb 00 	sts	0x00BB, r17
  TWCR = (1<<TWINT) | (1<<TWEN);
    12d6:	84 e8       	ldi	r24, 0x84	; 132
    12d8:	88 83       	st	Y, r24
  WaitTransmissionI2C();                       // wail until transmission completed
    12da:	0e 94 2a 09 	call	0x1254	; 0x1254 <WaitTransmissionI2C>
}
    12de:	df 91       	pop	r29
    12e0:	cf 91       	pop	r28
    12e2:	1f 91       	pop	r17
    12e4:	08 95       	ret

000012e6 <DrvTwiReadToBuf>:
    }
  }
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
    12e6:	ef 92       	push	r14
    12e8:	ff 92       	push	r15
    12ea:	0f 93       	push	r16
    12ec:	1f 93       	push	r17
    12ee:	cf 93       	push	r28
    12f0:	df 93       	push	r29
    12f2:	06 2f       	mov	r16, r22
    12f4:	f7 2e       	mov	r15, r23
    12f6:	e4 2e       	mov	r14, r20
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
    12f8:	88 0f       	add	r24, r24
    12fa:	81 60       	ori	r24, 0x01	; 1
    12fc:	0e 94 5f 09 	call	0x12be	; 0x12be <DrvTwiRepStart>
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    1300:	ee 20       	and	r14, r14
    1302:	81 f0       	breq	.+32     	; 0x1324 <DrvTwiReadToBuf+0x3e>
    1304:	1e 2d       	mov	r17, r14

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
    1306:	c0 2f       	mov	r28, r16
    1308:	df 2d       	mov	r29, r15
  while (size--) {
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    130a:	01 e0       	ldi	r16, 0x01	; 1
    130c:	ff 24       	eor	r15, r15
    130e:	80 2f       	mov	r24, r16
    1310:	11 30       	cpi	r17, 0x01	; 1
    1312:	09 f4       	brne	.+2      	; 0x1316 <DrvTwiReadToBuf+0x30>
    1314:	8f 2d       	mov	r24, r15
    1316:	0e 94 38 09 	call	0x1270	; 0x1270 <DrvTwiRead>
    131a:	89 93       	st	Y+, r24
    131c:	11 50       	subi	r17, 0x01	; 1
Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    131e:	b9 f7       	brne	.-18     	; 0x130e <DrvTwiReadToBuf+0x28>
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    /* TODO catch I2C errors here and abort */
    bytes_read++;
    1320:	8e 2d       	mov	r24, r14
    1322:	01 c0       	rjmp	.+2      	; 0x1326 <DrvTwiReadToBuf+0x40>
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
    1324:	80 e0       	ldi	r24, 0x00	; 0
    *b++ = DrvTwiRead(size > 0);
    /* TODO catch I2C errors here and abort */
    bytes_read++;
  }
  return bytes_read;
}
    1326:	df 91       	pop	r29
    1328:	cf 91       	pop	r28
    132a:	1f 91       	pop	r17
    132c:	0f 91       	pop	r16
    132e:	ff 90       	pop	r15
    1330:	ef 90       	pop	r14
    1332:	08 95       	ret

00001334 <DrvTwiReadRegBuf>:

Int8U DrvTwiReadRegBuf(uint8_t add, uint8_t reg, void *buf, Int8U size) 
{
    1334:	ff 92       	push	r15
    1336:	0f 93       	push	r16
    1338:	1f 93       	push	r17
    133a:	cf 93       	push	r28
    133c:	df 93       	push	r29
    133e:	18 2f       	mov	r17, r24
    1340:	06 2f       	mov	r16, r22
    1342:	ea 01       	movw	r28, r20
    1344:	f2 2e       	mov	r15, r18
  DrvTwiRepStart(add<<1); // I2C write direction
    1346:	88 0f       	add	r24, r24
    1348:	0e 94 5f 09 	call	0x12be	; 0x12be <DrvTwiRepStart>
  DrvTwiWrite(reg);        // register selection
    134c:	80 2f       	mov	r24, r16
    134e:	0e 94 57 09 	call	0x12ae	; 0x12ae <DrvTwiWrite>
  return DrvTwiReadToBuf(add, buf, size);
    1352:	81 2f       	mov	r24, r17
    1354:	be 01       	movw	r22, r28
    1356:	4f 2d       	mov	r20, r15
    1358:	0e 94 73 09 	call	0x12e6	; 0x12e6 <DrvTwiReadToBuf>
}
    135c:	df 91       	pop	r29
    135e:	cf 91       	pop	r28
    1360:	1f 91       	pop	r17
    1362:	0f 91       	pop	r16
    1364:	ff 90       	pop	r15
    1366:	08 95       	ret

00001368 <DrvTwiWriteReg>:




void DrvTwiWriteReg(uint8_t add, uint8_t reg, uint8_t val)
 {
    1368:	cf 93       	push	r28
    136a:	df 93       	push	r29
    136c:	d6 2f       	mov	r29, r22
    136e:	c4 2f       	mov	r28, r20
  DrvTwiRepStart(add<<1); // I2C write direction
    1370:	88 0f       	add	r24, r24
    1372:	0e 94 5f 09 	call	0x12be	; 0x12be <DrvTwiRepStart>
  DrvTwiWrite(reg);        // register selection
    1376:	8d 2f       	mov	r24, r29
    1378:	0e 94 57 09 	call	0x12ae	; 0x12ae <DrvTwiWrite>
  DrvTwiWrite(val);        // value to write in register
    137c:	8c 2f       	mov	r24, r28
    137e:	0e 94 57 09 	call	0x12ae	; 0x12ae <DrvTwiWrite>
  DrvTwiStop();
    1382:	0e 94 26 09 	call	0x124c	; 0x124c <DrvTwiStop>
}
    1386:	df 91       	pop	r29
    1388:	cf 91       	pop	r28
    138a:	08 95       	ret

0000138c <DrvTwiReadReg>:

uint8_t DrvTwiReadReg(uint8_t add, uint8_t reg)
 {
    138c:	cf 93       	push	r28
    138e:	df 93       	push	r29
    1390:	0f 92       	push	r0
    1392:	cd b7       	in	r28, 0x3d	; 61
    1394:	de b7       	in	r29, 0x3e	; 62
  uint8_t val;
  DrvTwiReadRegBuf(add, reg, &val, 1);
    1396:	ae 01       	movw	r20, r28
    1398:	4f 5f       	subi	r20, 0xFF	; 255
    139a:	5f 4f       	sbci	r21, 0xFF	; 255
    139c:	21 e0       	ldi	r18, 0x01	; 1
    139e:	0e 94 9a 09 	call	0x1334	; 0x1334 <DrvTwiReadRegBuf>
  return val;
    13a2:	89 81       	ldd	r24, Y+1	; 0x01
    13a4:	0f 90       	pop	r0
    13a6:	df 91       	pop	r29
    13a8:	cf 91       	pop	r28
    13aa:	08 95       	ret

000013ac <DrvUart>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Uart 
void DrvUart( )
{
	#ifdef CONF_UART_0_INDEX 
		UBRR0 = 0x0010U;
    13ac:	80 e1       	ldi	r24, 0x10	; 16
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	90 93 c5 00 	sts	0x00C5, r25
    13b4:	80 93 c4 00 	sts	0x00C4, r24
		micUsart0SetDataSize( USART_8_BITS_DATA ) ;
    13b8:	83 e0       	ldi	r24, 0x03	; 3
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	0e 94 82 10 	call	0x2104	; 0x2104 <micUsart0SetDataSize>
		micUsart0SetParityMode( USART_NO_PARITY ) ;
    13c0:	80 e0       	ldi	r24, 0x00	; 0
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	0e 94 a6 10 	call	0x214c	; 0x214c <micUsart0SetParityMode>
		micUsart0SetStopBits( USART_1_STOP_BIT ) ;
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	0e 94 b8 10 	call	0x2170	; 0x2170 <micUsart0SetStopBits>
		micUsart0SetTransmitterEnable();
    13d0:	0e 94 4a 10 	call	0x2094	; 0x2094 <micUsart0SetTransmitterEnable>
		micUsart0SetReceiverEnable();
    13d4:	0e 94 66 10 	call	0x20cc	; 0x20cc <micUsart0SetReceiverEnable>
		micUsart0SetRxInterrupt();
    13d8:	0e 94 ca 10 	call	0x2194	; 0x2194 <micUsart0SetRxInterrupt>
		micUsart1SetTransmitterEnable();
		micUsart1SetReceiverEnable();
		micUsart1SetRxInterrupt();

	#endif
}
    13dc:	08 95       	ret

000013de <DrvUartDirectSendBytes>:

//envoie d'octets sur la liason serie en direct sans IT
Boolean DrvUartDirectSendBytes( const Int8U index_uart , const Int8U* ptr_byte_to_send , const Int8U nb_bytes )
{
    13de:	cf 93       	push	r28
    13e0:	df 93       	push	r29
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
    13e2:	88 23       	and	r24, r24
    13e4:	99 f4       	brne	.+38     	; 0x140c <DrvUartDirectSendBytes+0x2e>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    13e6:	44 23       	and	r20, r20
    13e8:	89 f0       	breq	.+34     	; 0x140c <DrvUartDirectSendBytes+0x2e>
    13ea:	a6 2f       	mov	r26, r22
    13ec:	b7 2f       	mov	r27, r23
    13ee:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    13f0:	e0 ec       	ldi	r30, 0xC0	; 192
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
			UDR0 = ptr_byte_to_send [ loop_send ];
    13f4:	c6 ec       	ldi	r28, 0xC6	; 198
    13f6:	d0 e0       	ldi	r29, 0x00	; 0
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    13f8:	80 81       	ld	r24, Z
    13fa:	85 ff       	sbrs	r24, 5
    13fc:	fd cf       	rjmp	.-6      	; 0x13f8 <DrvUartDirectSendBytes+0x1a>
			UDR0 = ptr_byte_to_send [ loop_send ];
    13fe:	8d 91       	ld	r24, X+
    1400:	88 83       	st	Y, r24
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1402:	9f 5f       	subi	r25, 0xFF	; 255
    1404:	94 17       	cp	r25, r20
    1406:	c1 f7       	brne	.-16     	; 0x13f8 <DrvUartDirectSendBytes+0x1a>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	18 c0       	rjmp	.+48     	; 0x143c <DrvUartDirectSendBytes+0x5e>
		}			
	}
	if( index_uart == E_USART_1 )
    140c:	81 30       	cpi	r24, 0x01	; 1
    140e:	99 f4       	brne	.+38     	; 0x1436 <DrvUartDirectSendBytes+0x58>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1410:	44 23       	and	r20, r20
    1412:	99 f0       	breq	.+38     	; 0x143a <DrvUartDirectSendBytes+0x5c>
    1414:	a6 2f       	mov	r26, r22
    1416:	b7 2f       	mov	r27, r23
    1418:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    141a:	e8 ec       	ldi	r30, 0xC8	; 200
    141c:	f0 e0       	ldi	r31, 0x00	; 0
			UDR1 = ptr_byte_to_send [ loop_send ];
    141e:	ce ec       	ldi	r28, 0xCE	; 206
    1420:	d0 e0       	ldi	r29, 0x00	; 0
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    1422:	80 81       	ld	r24, Z
    1424:	85 ff       	sbrs	r24, 5
    1426:	fd cf       	rjmp	.-6      	; 0x1422 <DrvUartDirectSendBytes+0x44>
			UDR1 = ptr_byte_to_send [ loop_send ];
    1428:	8d 91       	ld	r24, X+
    142a:	88 83       	st	Y, r24
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    142c:	9f 5f       	subi	r25, 0xFF	; 255
    142e:	94 17       	cp	r25, r20
    1430:	c1 f7       	brne	.-16     	; 0x1422 <DrvUartDirectSendBytes+0x44>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    1432:	81 e0       	ldi	r24, 0x01	; 1
    1434:	03 c0       	rjmp	.+6      	; 0x143c <DrvUartDirectSendBytes+0x5e>
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
    1436:	80 e0       	ldi	r24, 0x00	; 0
    1438:	01 c0       	rjmp	.+2      	; 0x143c <DrvUartDirectSendBytes+0x5e>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    143a:	80 e0       	ldi	r24, 0x00	; 0
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}
	}	
	return o_success;
}	
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	08 95       	ret

00001442 <DrvUartSendByte>:

//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
	if( index_uart== E_USART_0 )
    1442:	88 23       	and	r24, r24
    1444:	49 f4       	brne	.+18     	; 0x1458 <DrvUartSendByte+0x16>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR0A & (1<<UDRE0)) );
    1446:	e0 ec       	ldi	r30, 0xC0	; 192
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	80 81       	ld	r24, Z
    144c:	85 ff       	sbrs	r24, 5
    144e:	fd cf       	rjmp	.-6      	; 0x144a <DrvUartSendByte+0x8>
		UDR0 = byte_to_send;
    1450:	60 93 c6 00 	sts	0x00C6, r22
		o_success = TRUE;
    1454:	81 e0       	ldi	r24, 0x01	; 1
    1456:	08 95       	ret
	}
	else if( index_uart == E_USART_1 )
    1458:	81 30       	cpi	r24, 0x01	; 1
    145a:	49 f4       	brne	.+18     	; 0x146e <DrvUartSendByte+0x2c>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR1A & (1<<UDRE1)) );
    145c:	e8 ec       	ldi	r30, 0xC8	; 200
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	85 ff       	sbrs	r24, 5
    1464:	fd cf       	rjmp	.-6      	; 0x1460 <DrvUartSendByte+0x1e>
		UDR1 = byte_to_send;
    1466:	60 93 ce 00 	sts	0x00CE, r22
		o_success = TRUE;
    146a:	81 e0       	ldi	r24, 0x01	; 1
    146c:	08 95       	ret


//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
    146e:	80 e0       	ldi	r24, 0x00	; 0
		while ( !( UCSR1A & (1<<UDRE1)) );
		UDR1 = byte_to_send;
		o_success = TRUE;
	}
	return o_success;
}	
    1470:	08 95       	ret

00001472 <DrvUart0ReadMessage>:

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
    1472:	cf 93       	push	r28
    1474:	df 93       	push	r29
    1476:	ac 01       	movw	r20, r24
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    1478:	80 91 1a 01 	lds	r24, 0x011A
    147c:	88 23       	and	r24, r24
    147e:	91 f0       	breq	.+36     	; 0x14a4 <DrvUart0ReadMessage+0x32>
    1480:	a0 e0       	ldi	r26, 0x00	; 0
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
    1482:	2b e8       	ldi	r18, 0x8B	; 139
    1484:	31 e0       	ldi	r19, 0x01	; 1
    1486:	8a 2f       	mov	r24, r26
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	f9 01       	movw	r30, r18
    148c:	e8 0f       	add	r30, r24
    148e:	f9 1f       	adc	r31, r25
    1490:	e0 81       	ld	r30, Z
    1492:	84 0f       	add	r24, r20
    1494:	95 1f       	adc	r25, r21
    1496:	ec 01       	movw	r28, r24
    1498:	e8 83       	st	Y, r30

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    149a:	af 5f       	subi	r26, 0xFF	; 255
    149c:	80 91 1a 01 	lds	r24, 0x011A
    14a0:	a8 17       	cp	r26, r24
    14a2:	88 f3       	brcs	.-30     	; 0x1486 <DrvUart0ReadMessage+0x14>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
	} 
	*i_message_len = in_message_len_0;
    14a4:	fb 01       	movw	r30, r22
    14a6:	80 83       	st	Z, r24
}
    14a8:	df 91       	pop	r29
    14aa:	cf 91       	pop	r28
    14ac:	08 95       	ret

000014ae <DrvUartSetPtrfctReceiveComplete>:

//reception d'octets sur la liason serie
void DrvUartSetPtrfctReceiveComplete( const Int8U index_uart , ptrfct_Isr_Callback_Uart_RX ptrfct )
{
	#ifdef CONF_UART_0_INDEX
		if(index_uart == CONF_UART_0_INDEX)
    14ae:	88 23       	and	r24, r24
    14b0:	21 f4       	brne	.+8      	; 0x14ba <DrvUartSetPtrfctReceiveComplete+0xc>
		{
			loc_ptrfct_Isr_Callback_Uart0_RX = ptrfct ;
    14b2:	70 93 1c 01 	sts	0x011C, r23
    14b6:	60 93 1b 01 	sts	0x011B, r22
    14ba:	08 95       	ret

000014bc <__vector_20>:
//UART0
//-------------------
#ifdef CONF_UART_0_INDEX	
//ISR uart octet recu 
ISR(USART0_RX_vect)
{
    14bc:	1f 92       	push	r1
    14be:	0f 92       	push	r0
    14c0:	0f b6       	in	r0, 0x3f	; 63
    14c2:	0f 92       	push	r0
    14c4:	0b b6       	in	r0, 0x3b	; 59
    14c6:	0f 92       	push	r0
    14c8:	11 24       	eor	r1, r1
    14ca:	2f 93       	push	r18
    14cc:	3f 93       	push	r19
    14ce:	4f 93       	push	r20
    14d0:	5f 93       	push	r21
    14d2:	6f 93       	push	r22
    14d4:	7f 93       	push	r23
    14d6:	8f 93       	push	r24
    14d8:	9f 93       	push	r25
    14da:	af 93       	push	r26
    14dc:	bf 93       	push	r27
    14de:	ef 93       	push	r30
    14e0:	ff 93       	push	r31
	Int8U rcv_byte = 0U;
	//on enregistre l'octet recu
	rcv_byte = UDR0;
    14e2:	80 91 c6 00 	lds	r24, 0x00C6
	//si on a deja recu le start frame
	if( start_frame_uart_0 == FALSE )
    14e6:	90 91 18 01 	lds	r25, 0x0118
    14ea:	99 23       	and	r25, r25
    14ec:	51 f4       	brne	.+20     	; 0x1502 <__vector_20+0x46>
    {
		//si c'est un debut de trame
		if(rcv_byte == '*' )
    14ee:	8a 32       	cpi	r24, 0x2A	; 42
    14f0:	d1 f5       	brne	.+116    	; 0x1566 <__vector_20+0xaa>
		{
			buff_uart_0[ 0U ] = '*';
    14f2:	80 93 bd 01 	sts	0x01BD, r24
			ptr_buff_uart_0 = 1U;
    14f6:	81 e0       	ldi	r24, 0x01	; 1
    14f8:	80 93 19 01 	sts	0x0119, r24
			//on a recu le start frame
			start_frame_uart_0 = TRUE;
    14fc:	80 93 18 01 	sts	0x0118, r24
    1500:	32 c0       	rjmp	.+100    	; 0x1566 <__vector_20+0xaa>
		}
	}
	else
	{
		//on charge le message dans le buff_uart_0er
		buff_uart_0[ptr_buff_uart_0] = rcv_byte;
    1502:	30 91 19 01 	lds	r19, 0x0119
    1506:	4d eb       	ldi	r20, 0xBD	; 189
    1508:	51 e0       	ldi	r21, 0x01	; 1
    150a:	fa 01       	movw	r30, r20
    150c:	e3 0f       	add	r30, r19
    150e:	f1 1d       	adc	r31, r1
    1510:	80 83       	st	Z, r24
		ptr_buff_uart_0++;	
    1512:	23 2f       	mov	r18, r19
    1514:	2f 5f       	subi	r18, 0xFF	; 255
    1516:	20 93 19 01 	sts	0x0119, r18
		if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
    151a:	82 2f       	mov	r24, r18
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	48 0f       	add	r20, r24
    1520:	59 1f       	adc	r21, r25
    1522:	fa 01       	movw	r30, r20
    1524:	31 97       	sbiw	r30, 0x01	; 1
    1526:	40 81       	ld	r20, Z
    1528:	43 32       	cpi	r20, 0x23	; 35
    152a:	e9 f4       	brne	.+58     	; 0x1566 <__vector_20+0xaa>
    152c:	85 54       	subi	r24, 0x45	; 69
    152e:	9e 4f       	sbci	r25, 0xFE	; 254
    1530:	fc 01       	movw	r30, r24
    1532:	80 81       	ld	r24, Z
    1534:	83 32       	cpi	r24, 0x23	; 35
    1536:	b9 f4       	brne	.+46     	; 0x1566 <__vector_20+0xaa>
		{
			//on charge le message
			for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    1538:	22 23       	and	r18, r18
    153a:	69 f0       	breq	.+26     	; 0x1556 <__vector_20+0x9a>
    153c:	ed eb       	ldi	r30, 0xBD	; 189
    153e:	f1 e0       	ldi	r31, 0x01	; 1
    1540:	ab e8       	ldi	r26, 0x8B	; 139
    1542:	b1 e0       	ldi	r27, 0x01	; 1

//UART0
//-------------------
#ifdef CONF_UART_0_INDEX	
//ISR uart octet recu 
ISR(USART0_RX_vect)
    1544:	cf 01       	movw	r24, r30
    1546:	01 96       	adiw	r24, 0x01	; 1
    1548:	83 0f       	add	r24, r19
    154a:	91 1d       	adc	r25, r1
		if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
		{
			//on charge le message
			for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
			{
				in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
    154c:	31 91       	ld	r19, Z+
    154e:	3d 93       	st	X+, r19
		buff_uart_0[ptr_buff_uart_0] = rcv_byte;
		ptr_buff_uart_0++;	
		if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
		{
			//on charge le message
			for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    1550:	e8 17       	cp	r30, r24
    1552:	f9 07       	cpc	r31, r25
    1554:	d9 f7       	brne	.-10     	; 0x154c <__vector_20+0x90>
			{
				in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
			} 
			//on stock la taille
			in_message_len_0 = ptr_buff_uart_0;
    1556:	20 93 1a 01 	sts	0x011A, r18
			//on attend le start frame
			start_frame_uart_0 = FALSE;				
    155a:	10 92 18 01 	sts	0x0118, r1
			//on lance l'event
			DrvEventAddEvent( CONF_EVENT_UART_MSG_RCV );
    155e:	84 e0       	ldi	r24, 0x04	; 4
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	0e 94 20 03 	call	0x640	; 0x640 <DrvEventAddEvent>
		}			
	}		
	
}
    1566:	ff 91       	pop	r31
    1568:	ef 91       	pop	r30
    156a:	bf 91       	pop	r27
    156c:	af 91       	pop	r26
    156e:	9f 91       	pop	r25
    1570:	8f 91       	pop	r24
    1572:	7f 91       	pop	r23
    1574:	6f 91       	pop	r22
    1576:	5f 91       	pop	r21
    1578:	4f 91       	pop	r20
    157a:	3f 91       	pop	r19
    157c:	2f 91       	pop	r18
    157e:	0f 90       	pop	r0
    1580:	0b be       	out	0x3b, r0	; 59
    1582:	0f 90       	pop	r0
    1584:	0f be       	out	0x3f, r0	; 63
    1586:	0f 90       	pop	r0
    1588:	1f 90       	pop	r1
    158a:	18 95       	reti

0000158c <micAdcSetReferenceSelectionBits>:

//Set the REFS1:0: Reference Selection Bits
Boolean micAdcSetReferenceSelectionBits( EAdcReferenceSelectionBits mode ) 
{
	Boolean o_success = TRUE;
	ADMUX = ( ADMUX & ~( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) ) |\
    158c:	ec e7       	ldi	r30, 0x7C	; 124
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	90 81       	ld	r25, Z
    1592:	80 7c       	andi	r24, 0xC0	; 192
    1594:	9f 73       	andi	r25, 0x3F	; 63
    1596:	98 2b       	or	r25, r24
    1598:	90 83       	st	Z, r25
             ( mode   &  ( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) );
	return o_success;
}
    159a:	81 e0       	ldi	r24, 0x01	; 1
    159c:	08 95       	ret

0000159e <micAdcSetLeftAdjustResult>:

//Set the ADLAR: ADC Left Adjust Result
Boolean micAdcSetLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,TRUE);
    159e:	ec e7       	ldi	r30, 0x7C	; 124
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	80 81       	ld	r24, Z
    15a4:	80 62       	ori	r24, 0x20	; 32
    15a6:	80 83       	st	Z, r24
	return o_success;
}
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	08 95       	ret

000015ac <micAdcGetLeftAdjustResult>:

//Get the ADLAR: ADC Left Adjust Result
Boolean micAdcGetLeftAdjustResult( void ) 
{
	return (Boolean)(ADMUX & ( 1 << ADLAR) >> ADLAR);
    15ac:	80 91 7c 00 	lds	r24, 0x007C
}
    15b0:	81 70       	andi	r24, 0x01	; 1
    15b2:	08 95       	ret

000015b4 <micAdcClearLeftAdjustResult>:

//Clear the ADLAR: ADC Left Adjust Result
Boolean micAdcClearLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,FALSE);
    15b4:	ec e7       	ldi	r30, 0x7C	; 124
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	8f 7d       	andi	r24, 0xDF	; 223
    15bc:	80 83       	st	Z, r24
	return o_success;
}
    15be:	81 e0       	ldi	r24, 0x01	; 1
    15c0:	08 95       	ret

000015c2 <micAdcSetAnalogChannelandGainSelectionBits>:

//Set the MUX4:0: Analog Channel and Gain Selection Bits
Boolean micAdcSetAnalogChannelandGainSelectionBits( EAdcChannelSelection adc_channel ) 
{
	Boolean o_success = TRUE;
	ADMUX = (ADMUX & ~( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) )) |
    15c2:	ec e7       	ldi	r30, 0x7C	; 124
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	90 81       	ld	r25, Z
    15c8:	8f 71       	andi	r24, 0x1F	; 31
    15ca:	90 7e       	andi	r25, 0xE0	; 224
    15cc:	98 2b       	or	r25, r24
    15ce:	90 83       	st	Z, r25
	         (adc_channel & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
	return o_success;
}
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	08 95       	ret

000015d4 <micAdcGetAnalogChannelandGainSelectionBits>:

//Get the MUX4:0: Analog Channel and Gain Selection Bits
EAdcChannelSelection micAdcGetAnalogChannelandGainSelectionBits( void ) 
{
	return (EAdcChannelSelection)( ADMUX & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
    15d4:	80 91 7c 00 	lds	r24, 0x007C
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	8f 71       	andi	r24, 0x1F	; 31
    15dc:	90 70       	andi	r25, 0x00	; 0
}
    15de:	08 95       	ret

000015e0 <micAdcSetAdcEnable>:

//Set the ADEN: ADC Enable
Boolean micAdcSetAdcEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,TRUE);
    15e0:	ea e7       	ldi	r30, 0x7A	; 122
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	80 81       	ld	r24, Z
    15e6:	80 68       	ori	r24, 0x80	; 128
    15e8:	80 83       	st	Z, r24
	return o_success;
}
    15ea:	81 e0       	ldi	r24, 0x01	; 1
    15ec:	08 95       	ret

000015ee <micAdcSetAdcDisable>:

//Set the ADEN: ADC Disable
Boolean micAdcSetAdcDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,FALSE);
    15ee:	ea e7       	ldi	r30, 0x7A	; 122
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	80 81       	ld	r24, Z
    15f4:	8f 77       	andi	r24, 0x7F	; 127
    15f6:	80 83       	st	Z, r24
	return o_success;
}
    15f8:	81 e0       	ldi	r24, 0x01	; 1
    15fa:	08 95       	ret

000015fc <micAdcSetStartConversion>:

//Set the ADSC: ADC Start Conversion
Boolean micAdcSetStartConversion( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADSC,TRUE);
    15fc:	ea e7       	ldi	r30, 0x7A	; 122
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	80 64       	ori	r24, 0x40	; 64
    1604:	80 83       	st	Z, r24
	return o_success;
}
    1606:	81 e0       	ldi	r24, 0x01	; 1
    1608:	08 95       	ret

0000160a <micAdcSetAutoTriggerEnable>:

//Set the ADATE: ADC Auto Trigger Enable
Boolean micAdcSetAutoTriggerEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,TRUE);
    160a:	ea e7       	ldi	r30, 0x7A	; 122
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	80 81       	ld	r24, Z
    1610:	80 62       	ori	r24, 0x20	; 32
    1612:	80 83       	st	Z, r24
	return o_success;
}
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	08 95       	ret

00001618 <micAdcSetAutoTriggerDisable>:

//Set the ADATE: ADC Auto Trigger Disable
Boolean micAdcSetAutoTriggerDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,FALSE);
    1618:	ea e7       	ldi	r30, 0x7A	; 122
    161a:	f0 e0       	ldi	r31, 0x00	; 0
    161c:	80 81       	ld	r24, Z
    161e:	8f 7d       	andi	r24, 0xDF	; 223
    1620:	80 83       	st	Z, r24
	return o_success;
}
    1622:	81 e0       	ldi	r24, 0x01	; 1
    1624:	08 95       	ret

00001626 <micAdcClearConversionCompletedFlag>:
//Clear the ADIF: ADC Interrupt Flag
Boolean micAdcClearConversionCompletedFlag(void) 
{
	Boolean o_success = TRUE;
	// To avoid to restart a conversion when clearing ADIF
	ADCSRA = ( ADCSRA & ~( 1U << ADSC ) ) | ( 1U<< ADIF );
    1626:	ea e7       	ldi	r30, 0x7A	; 122
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	8f 7a       	andi	r24, 0xAF	; 175
    162e:	80 61       	ori	r24, 0x10	; 16
    1630:	80 83       	st	Z, r24
	return o_success;
}
    1632:	81 e0       	ldi	r24, 0x01	; 1
    1634:	08 95       	ret

00001636 <micAdcSetInterrupt>:

//Set the ADIE: ADC Interrupt Enable
Boolean micAdcSetInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,TRUE);
    1636:	ea e7       	ldi	r30, 0x7A	; 122
    1638:	f0 e0       	ldi	r31, 0x00	; 0
    163a:	80 81       	ld	r24, Z
    163c:	88 60       	ori	r24, 0x08	; 8
    163e:	80 83       	st	Z, r24
	return o_success;
}
    1640:	81 e0       	ldi	r24, 0x01	; 1
    1642:	08 95       	ret

00001644 <micAdcClearInterrupt>:

//Set the ADIE: ADC Interrupt Disable
Boolean micAdcClearInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,FALSE);
    1644:	ea e7       	ldi	r30, 0x7A	; 122
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	80 81       	ld	r24, Z
    164a:	87 7f       	andi	r24, 0xF7	; 247
    164c:	80 83       	st	Z, r24
	return o_success;
}
    164e:	81 e0       	ldi	r24, 0x01	; 1
    1650:	08 95       	ret

00001652 <micAdcSetPrescalerSelectBits>:

//Set the ADPS2:0: ADC Prescaler Select Bits
Boolean micAdcSetPrescalerSelectBits( EAdcClock adc_clock )
{
	Boolean o_success = TRUE;
	ADCSRA = (ADCSRA & ~((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0))) |\
    1652:	ea e7       	ldi	r30, 0x7A	; 122
    1654:	f0 e0       	ldi	r31, 0x00	; 0
    1656:	90 81       	ld	r25, Z
    1658:	87 70       	andi	r24, 0x07	; 7
    165a:	98 7f       	andi	r25, 0xF8	; 248
    165c:	98 2b       	or	r25, r24
    165e:	90 83       	st	Z, r25
			 (adc_clock & ((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0)));
	return o_success;
}
    1660:	81 e0       	ldi	r24, 0x01	; 1
    1662:	08 95       	ret

00001664 <micAdcSetAutoTriggerSource>:

//Set the ADTS2:0: ADC Auto Trigger Source
Boolean micAdcSetAutoTriggerSource( EAdcTrigger adc_trigger_source )
{
	Boolean o_success = TRUE;
    ADCSRB = (ADCSRB &  ~((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0))) |\
    1664:	eb e7       	ldi	r30, 0x7B	; 123
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	90 81       	ld	r25, Z
    166a:	87 70       	andi	r24, 0x07	; 7
    166c:	98 7f       	andi	r25, 0xF8	; 248
    166e:	98 2b       	or	r25, r24
    1670:	90 83       	st	Z, r25
             (adc_trigger_source &  ((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0)));
	return o_success;
}
    1672:	81 e0       	ldi	r24, 0x01	; 1
    1674:	08 95       	ret

00001676 <micAdcReadData8>:

//Get the ADC Conversion Result
Int8U micAdcReadData8( void )
{
	if(micAdcGetLeftAdjustResult() == TRUE)
    1676:	0e 94 d6 0a 	call	0x15ac	; 0x15ac <micAdcGetLeftAdjustResult>
    167a:	81 30       	cpi	r24, 0x01	; 1
    167c:	19 f4       	brne	.+6      	; 0x1684 <micAdcReadData8+0xe>
	{	
		return ADCH;	
    167e:	80 91 79 00 	lds	r24, 0x0079
    1682:	08 95       	ret
	}
	else
	{
		return ADCL;	
    1684:	80 91 78 00 	lds	r24, 0x0078
	}
}
    1688:	08 95       	ret

0000168a <micAdcReadData16>:

//Get the ADC Conversion Result
Int16U micAdcReadData16( void )
{
	return ADC;	
    168a:	80 91 78 00 	lds	r24, 0x0078
    168e:	90 91 79 00 	lds	r25, 0x0079
}
    1692:	08 95       	ret

00001694 <micInterruptMasterControlUnitInterruptVectorSelect>:

//set the IVSEL: Interrupt Vector Select
Boolean micInterruptMasterControlUnitInterruptVectorSelect( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVSEL,enable);
    1694:	88 23       	and	r24, r24
    1696:	21 f0       	breq	.+8      	; 0x16a0 <micInterruptMasterControlUnitInterruptVectorSelect+0xc>
    1698:	85 b7       	in	r24, 0x35	; 53
    169a:	82 60       	ori	r24, 0x02	; 2
    169c:	85 bf       	out	0x35, r24	; 53
    169e:	03 c0       	rjmp	.+6      	; 0x16a6 <micInterruptMasterControlUnitInterruptVectorSelect+0x12>
    16a0:	85 b7       	in	r24, 0x35	; 53
    16a2:	8d 7f       	andi	r24, 0xFD	; 253
    16a4:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	08 95       	ret

000016aa <micInterruptMasterControlUnitInterruptVectorChangeEnable>:

//set the IVCE: Interrupt Vector Change Enable
Boolean micInterruptMasterControlUnitInterruptVectorChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVCE,enable);
    16aa:	88 23       	and	r24, r24
    16ac:	21 f0       	breq	.+8      	; 0x16b6 <micInterruptMasterControlUnitInterruptVectorChangeEnable+0xc>
    16ae:	85 b7       	in	r24, 0x35	; 53
    16b0:	81 60       	ori	r24, 0x01	; 1
    16b2:	85 bf       	out	0x35, r24	; 53
    16b4:	03 c0       	rjmp	.+6      	; 0x16bc <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x12>
    16b6:	85 b7       	in	r24, 0x35	; 53
    16b8:	8e 7f       	andi	r24, 0xFE	; 254
    16ba:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    16bc:	81 e0       	ldi	r24, 0x01	; 1
    16be:	08 95       	ret

000016c0 <micInterruptSenseControlBits0>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits0( EInterruptTrigger_0  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    16c0:	e9 e6       	ldi	r30, 0x69	; 105
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	90 81       	ld	r25, Z
    16c6:	89 2b       	or	r24, r25
    16c8:	80 83       	st	Z, r24
	return o_success;
}
    16ca:	81 e0       	ldi	r24, 0x01	; 1
    16cc:	08 95       	ret

000016ce <micInterruptSenseControlBits1>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits1( EInterruptTrigger_1  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    16ce:	e9 e6       	ldi	r30, 0x69	; 105
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	90 81       	ld	r25, Z
    16d4:	89 2b       	or	r24, r25
    16d6:	80 83       	st	Z, r24
	return o_success;
}
    16d8:	81 e0       	ldi	r24, 0x01	; 1
    16da:	08 95       	ret

000016dc <micInterruptSenseControlBits2>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits2( EInterruptTrigger_2  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    16dc:	e9 e6       	ldi	r30, 0x69	; 105
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	90 81       	ld	r25, Z
    16e2:	89 2b       	or	r24, r25
    16e4:	80 83       	st	Z, r24
	return o_success;
}
    16e6:	81 e0       	ldi	r24, 0x01	; 1
    16e8:	08 95       	ret

000016ea <micInterruptExternalInterruptRequestEnable0>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT0,enable);
    16ea:	88 23       	and	r24, r24
    16ec:	11 f0       	breq	.+4      	; 0x16f2 <micInterruptExternalInterruptRequestEnable0+0x8>
    16ee:	e8 9a       	sbi	0x1d, 0	; 29
    16f0:	01 c0       	rjmp	.+2      	; 0x16f4 <micInterruptExternalInterruptRequestEnable0+0xa>
    16f2:	e8 98       	cbi	0x1d, 0	; 29
	return o_success;
}
    16f4:	81 e0       	ldi	r24, 0x01	; 1
    16f6:	08 95       	ret

000016f8 <micInterruptExternalInterruptRequestEnable1>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT1,enable);
    16f8:	88 23       	and	r24, r24
    16fa:	11 f0       	breq	.+4      	; 0x1700 <micInterruptExternalInterruptRequestEnable1+0x8>
    16fc:	e9 9a       	sbi	0x1d, 1	; 29
    16fe:	01 c0       	rjmp	.+2      	; 0x1702 <micInterruptExternalInterruptRequestEnable1+0xa>
    1700:	e9 98       	cbi	0x1d, 1	; 29
	return o_success;
}
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	08 95       	ret

00001706 <micInterruptExternalInterruptRequestEnable2>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT2,enable);
    1706:	88 23       	and	r24, r24
    1708:	11 f0       	breq	.+4      	; 0x170e <micInterruptExternalInterruptRequestEnable2+0x8>
    170a:	ea 9a       	sbi	0x1d, 2	; 29
    170c:	01 c0       	rjmp	.+2      	; 0x1710 <micInterruptExternalInterruptRequestEnable2+0xa>
    170e:	ea 98       	cbi	0x1d, 2	; 29
	return o_success;
}
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	08 95       	ret

00001714 <micInterruptExternalInterruptFlags0>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF0,enable);
    1714:	88 23       	and	r24, r24
    1716:	11 f0       	breq	.+4      	; 0x171c <micInterruptExternalInterruptFlags0+0x8>
    1718:	e0 9a       	sbi	0x1c, 0	; 28
    171a:	01 c0       	rjmp	.+2      	; 0x171e <micInterruptExternalInterruptFlags0+0xa>
    171c:	e0 98       	cbi	0x1c, 0	; 28
	return o_success;
}
    171e:	81 e0       	ldi	r24, 0x01	; 1
    1720:	08 95       	ret

00001722 <micInterruptExternalInterruptFlags1>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF1,enable);
    1722:	88 23       	and	r24, r24
    1724:	11 f0       	breq	.+4      	; 0x172a <micInterruptExternalInterruptFlags1+0x8>
    1726:	e1 9a       	sbi	0x1c, 1	; 28
    1728:	01 c0       	rjmp	.+2      	; 0x172c <micInterruptExternalInterruptFlags1+0xa>
    172a:	e1 98       	cbi	0x1c, 1	; 28
	return o_success;
}
    172c:	81 e0       	ldi	r24, 0x01	; 1
    172e:	08 95       	ret

00001730 <micInterruptExternalInterruptFlags2>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF2,enable);
    1730:	88 23       	and	r24, r24
    1732:	11 f0       	breq	.+4      	; 0x1738 <micInterruptExternalInterruptFlags2+0x8>
    1734:	e2 9a       	sbi	0x1c, 2	; 28
    1736:	01 c0       	rjmp	.+2      	; 0x173a <micInterruptExternalInterruptFlags2+0xa>
    1738:	e2 98       	cbi	0x1c, 2	; 28
	return o_success;
}
    173a:	81 e0       	ldi	r24, 0x01	; 1
    173c:	08 95       	ret

0000173e <micInterruptPinChangeInterruptEnable0>:

//set the PCIE0: Pin Change Interrupt Enable 0
Boolean micInterruptPinChangeInterruptEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE0,enable);
    173e:	88 23       	and	r24, r24
    1740:	31 f0       	breq	.+12     	; 0x174e <micInterruptPinChangeInterruptEnable0+0x10>
    1742:	e8 e6       	ldi	r30, 0x68	; 104
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	81 60       	ori	r24, 0x01	; 1
    174a:	80 83       	st	Z, r24
    174c:	05 c0       	rjmp	.+10     	; 0x1758 <micInterruptPinChangeInterruptEnable0+0x1a>
    174e:	e8 e6       	ldi	r30, 0x68	; 104
    1750:	f0 e0       	ldi	r31, 0x00	; 0
    1752:	80 81       	ld	r24, Z
    1754:	8e 7f       	andi	r24, 0xFE	; 254
    1756:	80 83       	st	Z, r24
	return o_success;
}
    1758:	81 e0       	ldi	r24, 0x01	; 1
    175a:	08 95       	ret

0000175c <micInterruptPinChangeInterruptEnable1>:

//set the PCIE1: Pin Change Interrupt Enable 1
Boolean micInterruptPinChangeInterruptEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE1,enable);
    175c:	88 23       	and	r24, r24
    175e:	31 f0       	breq	.+12     	; 0x176c <micInterruptPinChangeInterruptEnable1+0x10>
    1760:	e8 e6       	ldi	r30, 0x68	; 104
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	82 60       	ori	r24, 0x02	; 2
    1768:	80 83       	st	Z, r24
    176a:	05 c0       	rjmp	.+10     	; 0x1776 <micInterruptPinChangeInterruptEnable1+0x1a>
    176c:	e8 e6       	ldi	r30, 0x68	; 104
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	80 81       	ld	r24, Z
    1772:	8d 7f       	andi	r24, 0xFD	; 253
    1774:	80 83       	st	Z, r24
	return o_success;
}
    1776:	81 e0       	ldi	r24, 0x01	; 1
    1778:	08 95       	ret

0000177a <micInterruptPinChangeInterruptEnable2>:

//set the PCIE2: Pin Change Interrupt Enable 2
Boolean micInterruptPinChangeInterruptEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE2,enable);
    177a:	88 23       	and	r24, r24
    177c:	31 f0       	breq	.+12     	; 0x178a <micInterruptPinChangeInterruptEnable2+0x10>
    177e:	e8 e6       	ldi	r30, 0x68	; 104
    1780:	f0 e0       	ldi	r31, 0x00	; 0
    1782:	80 81       	ld	r24, Z
    1784:	84 60       	ori	r24, 0x04	; 4
    1786:	80 83       	st	Z, r24
    1788:	05 c0       	rjmp	.+10     	; 0x1794 <micInterruptPinChangeInterruptEnable2+0x1a>
    178a:	e8 e6       	ldi	r30, 0x68	; 104
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	8b 7f       	andi	r24, 0xFB	; 251
    1792:	80 83       	st	Z, r24
	return o_success;
}
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	08 95       	ret

00001798 <micInterruptPinChangeInterruptEnable3>:

//set the PCIE2: Pin Change Interrupt Enable 3
Boolean micInterruptPinChangeInterruptEnable3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE3,enable);
    1798:	88 23       	and	r24, r24
    179a:	31 f0       	breq	.+12     	; 0x17a8 <micInterruptPinChangeInterruptEnable3+0x10>
    179c:	e8 e6       	ldi	r30, 0x68	; 104
    179e:	f0 e0       	ldi	r31, 0x00	; 0
    17a0:	80 81       	ld	r24, Z
    17a2:	88 60       	ori	r24, 0x08	; 8
    17a4:	80 83       	st	Z, r24
    17a6:	05 c0       	rjmp	.+10     	; 0x17b2 <micInterruptPinChangeInterruptEnable3+0x1a>
    17a8:	e8 e6       	ldi	r30, 0x68	; 104
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	87 7f       	andi	r24, 0xF7	; 247
    17b0:	80 83       	st	Z, r24
	return o_success;
}
    17b2:	81 e0       	ldi	r24, 0x01	; 1
    17b4:	08 95       	ret

000017b6 <micInterruptPinChangeInterruptFlag0>:

//set the PCIF0: Pin Change Interrupt Flag 0
Boolean micInterruptPinChangeInterruptFlag0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF0,enable);
    17b6:	88 23       	and	r24, r24
    17b8:	11 f0       	breq	.+4      	; 0x17be <micInterruptPinChangeInterruptFlag0+0x8>
    17ba:	d8 9a       	sbi	0x1b, 0	; 27
    17bc:	01 c0       	rjmp	.+2      	; 0x17c0 <micInterruptPinChangeInterruptFlag0+0xa>
    17be:	d8 98       	cbi	0x1b, 0	; 27
	return o_success;
}
    17c0:	81 e0       	ldi	r24, 0x01	; 1
    17c2:	08 95       	ret

000017c4 <micInterruptPinChangeInterruptFlag1>:

//set the PCIF1: Pin Change Interrupt Flag 1
Boolean micInterruptPinChangeInterruptFlag1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF1,enable);
    17c4:	88 23       	and	r24, r24
    17c6:	11 f0       	breq	.+4      	; 0x17cc <micInterruptPinChangeInterruptFlag1+0x8>
    17c8:	d9 9a       	sbi	0x1b, 1	; 27
    17ca:	01 c0       	rjmp	.+2      	; 0x17ce <micInterruptPinChangeInterruptFlag1+0xa>
    17cc:	d9 98       	cbi	0x1b, 1	; 27
	return o_success;
}
    17ce:	81 e0       	ldi	r24, 0x01	; 1
    17d0:	08 95       	ret

000017d2 <micInterruptPinChangeInterruptFlag2>:

//set the PCIF2: Pin Change Interrupt Flag 2
Boolean micInterruptPinChangeInterruptFlag2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF2,enable);
    17d2:	88 23       	and	r24, r24
    17d4:	11 f0       	breq	.+4      	; 0x17da <micInterruptPinChangeInterruptFlag2+0x8>
    17d6:	da 9a       	sbi	0x1b, 2	; 27
    17d8:	01 c0       	rjmp	.+2      	; 0x17dc <micInterruptPinChangeInterruptFlag2+0xa>
    17da:	da 98       	cbi	0x1b, 2	; 27
	return o_success;
}
    17dc:	81 e0       	ldi	r24, 0x01	; 1
    17de:	08 95       	ret

000017e0 <micInterruptPinChangeInterruptFlag3>:

//set the PCIF3: Pin Change Interrupt Flag 3
Boolean micInterruptPinChangeInterruptFlag3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF3,enable);
    17e0:	88 23       	and	r24, r24
    17e2:	11 f0       	breq	.+4      	; 0x17e8 <micInterruptPinChangeInterruptFlag3+0x8>
    17e4:	db 9a       	sbi	0x1b, 3	; 27
    17e6:	01 c0       	rjmp	.+2      	; 0x17ea <micInterruptPinChangeInterruptFlag3+0xa>
    17e8:	db 98       	cbi	0x1b, 3	; 27
	return o_success;
}
    17ea:	81 e0       	ldi	r24, 0x01	; 1
    17ec:	08 95       	ret

000017ee <micInterruptPinChangeEnableMask3>:

//set the PCINT31:24: Pin Change Enable Mask 31:24
Boolean micInterruptPinChangeEnableMask3( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK3 |= val;
    17ee:	e3 e7       	ldi	r30, 0x73	; 115
    17f0:	f0 e0       	ldi	r31, 0x00	; 0
    17f2:	90 81       	ld	r25, Z
    17f4:	89 2b       	or	r24, r25
    17f6:	80 83       	st	Z, r24
	return o_success;
}
    17f8:	81 e0       	ldi	r24, 0x01	; 1
    17fa:	08 95       	ret

000017fc <micInterruptPinChangeEnableMask2>:

//set the PCINT23:16: Pin Change Enable Mask 23..16
Boolean micInterruptPinChangeEnableMask2( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK2 |= val;
    17fc:	ed e6       	ldi	r30, 0x6D	; 109
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	90 81       	ld	r25, Z
    1802:	89 2b       	or	r24, r25
    1804:	80 83       	st	Z, r24
	return o_success;
}
    1806:	81 e0       	ldi	r24, 0x01	; 1
    1808:	08 95       	ret

0000180a <micInterruptPinChangeEnableMask1>:

//set the PCINT15:8: Pin Change Enable Mask 15..8
Boolean micInterruptPinChangeEnableMask1( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK1 |= val;
    180a:	ec e6       	ldi	r30, 0x6C	; 108
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	90 81       	ld	r25, Z
    1810:	89 2b       	or	r24, r25
    1812:	80 83       	st	Z, r24
	return o_success;
}
    1814:	81 e0       	ldi	r24, 0x01	; 1
    1816:	08 95       	ret

00001818 <micInterruptPinChangeEnableMask0>:

//set the PCINT7:0: Pin Change Enable Mask 7..0
Boolean micInterruptPinChangeEnableMask0( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK0 |= val;
    1818:	eb e6       	ldi	r30, 0x6B	; 107
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	90 81       	ld	r25, Z
    181e:	89 2b       	or	r24, r25
    1820:	80 83       	st	Z, r24
	return o_success;
    1822:	81 e0       	ldi	r24, 0x01	; 1
    1824:	08 95       	ret

00001826 <micIoPortsConfigureToToggleLevel>:

//Toggle IO pin
Boolean micIoPortsConfigureToToggleLevel( EIoPin io_pin )
{
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1826:	9c 01       	movw	r18, r24
    1828:	36 95       	lsr	r19
    182a:	27 95       	ror	r18
    182c:	36 95       	lsr	r19
    182e:	27 95       	ror	r18
    1830:	36 95       	lsr	r19
    1832:	27 95       	ror	r18
	Int8U pin =  ( io_pin % 8 ) ;
    1834:	87 70       	andi	r24, 0x07	; 7
	if( port == 0 )
    1836:	22 23       	and	r18, r18
    1838:	69 f4       	brne	.+26     	; 0x1854 <micIoPortsConfigureToToggleLevel+0x2e>
	{
		BIT_TOGGLE(PORTA,pin);
    183a:	42 b1       	in	r20, 0x02	; 2
    183c:	21 e0       	ldi	r18, 0x01	; 1
    183e:	30 e0       	ldi	r19, 0x00	; 0
    1840:	b9 01       	movw	r22, r18
    1842:	02 c0       	rjmp	.+4      	; 0x1848 <micIoPortsConfigureToToggleLevel+0x22>
    1844:	66 0f       	add	r22, r22
    1846:	77 1f       	adc	r23, r23
    1848:	8a 95       	dec	r24
    184a:	e2 f7       	brpl	.-8      	; 0x1844 <micIoPortsConfigureToToggleLevel+0x1e>
    184c:	cb 01       	movw	r24, r22
    184e:	84 27       	eor	r24, r20
    1850:	82 b9       	out	0x02, r24	; 2
    1852:	2c c0       	rjmp	.+88     	; 0x18ac <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 1 )
    1854:	21 30       	cpi	r18, 0x01	; 1
    1856:	69 f4       	brne	.+26     	; 0x1872 <micIoPortsConfigureToToggleLevel+0x4c>
	{
		BIT_TOGGLE(PORTB,pin);
    1858:	45 b1       	in	r20, 0x05	; 5
    185a:	21 e0       	ldi	r18, 0x01	; 1
    185c:	30 e0       	ldi	r19, 0x00	; 0
    185e:	b9 01       	movw	r22, r18
    1860:	02 c0       	rjmp	.+4      	; 0x1866 <micIoPortsConfigureToToggleLevel+0x40>
    1862:	66 0f       	add	r22, r22
    1864:	77 1f       	adc	r23, r23
    1866:	8a 95       	dec	r24
    1868:	e2 f7       	brpl	.-8      	; 0x1862 <micIoPortsConfigureToToggleLevel+0x3c>
    186a:	cb 01       	movw	r24, r22
    186c:	84 27       	eor	r24, r20
    186e:	85 b9       	out	0x05, r24	; 5
    1870:	1d c0       	rjmp	.+58     	; 0x18ac <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 2 )
    1872:	22 30       	cpi	r18, 0x02	; 2
    1874:	69 f4       	brne	.+26     	; 0x1890 <micIoPortsConfigureToToggleLevel+0x6a>
	{
		BIT_TOGGLE(PORTC,pin);
    1876:	48 b1       	in	r20, 0x08	; 8
    1878:	21 e0       	ldi	r18, 0x01	; 1
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	b9 01       	movw	r22, r18
    187e:	02 c0       	rjmp	.+4      	; 0x1884 <micIoPortsConfigureToToggleLevel+0x5e>
    1880:	66 0f       	add	r22, r22
    1882:	77 1f       	adc	r23, r23
    1884:	8a 95       	dec	r24
    1886:	e2 f7       	brpl	.-8      	; 0x1880 <micIoPortsConfigureToToggleLevel+0x5a>
    1888:	cb 01       	movw	r24, r22
    188a:	84 27       	eor	r24, r20
    188c:	88 b9       	out	0x08, r24	; 8
    188e:	0e c0       	rjmp	.+28     	; 0x18ac <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 3 )
    1890:	23 30       	cpi	r18, 0x03	; 3
    1892:	61 f4       	brne	.+24     	; 0x18ac <micIoPortsConfigureToToggleLevel+0x86>
	{
		BIT_TOGGLE(PORTD,pin);
    1894:	4b b1       	in	r20, 0x0b	; 11
    1896:	21 e0       	ldi	r18, 0x01	; 1
    1898:	30 e0       	ldi	r19, 0x00	; 0
    189a:	b9 01       	movw	r22, r18
    189c:	02 c0       	rjmp	.+4      	; 0x18a2 <micIoPortsConfigureToToggleLevel+0x7c>
    189e:	66 0f       	add	r22, r22
    18a0:	77 1f       	adc	r23, r23
    18a2:	8a 95       	dec	r24
    18a4:	e2 f7       	brpl	.-8      	; 0x189e <micIoPortsConfigureToToggleLevel+0x78>
    18a6:	cb 01       	movw	r24, r22
    18a8:	84 27       	eor	r24, r20
    18aa:	8b b9       	out	0x0b, r24	; 11
	}
	
	return o_success;
}
    18ac:	81 e0       	ldi	r24, 0x01	; 1
    18ae:	08 95       	ret

000018b0 <micIoPortsMasterControlUnitPullUpDisable>:

//set the PUD: PUD: Pull-up Disable
Boolean micIoPortsMasterControlUnitPullUpDisable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,PUD,enable);
    18b0:	88 23       	and	r24, r24
    18b2:	21 f0       	breq	.+8      	; 0x18bc <micIoPortsMasterControlUnitPullUpDisable+0xc>
    18b4:	85 b7       	in	r24, 0x35	; 53
    18b6:	80 61       	ori	r24, 0x10	; 16
    18b8:	85 bf       	out	0x35, r24	; 53
    18ba:	03 c0       	rjmp	.+6      	; 0x18c2 <micIoPortsMasterControlUnitPullUpDisable+0x12>
    18bc:	85 b7       	in	r24, 0x35	; 53
    18be:	8f 7e       	andi	r24, 0xEF	; 239
    18c0:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    18c2:	81 e0       	ldi	r24, 0x01	; 1
    18c4:	08 95       	ret

000018c6 <micIoPortsDataRegisterA>:

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    18c6:	66 23       	and	r22, r22
    18c8:	69 f0       	breq	.+26     	; 0x18e4 <micIoPortsDataRegisterA+0x1e>
    18ca:	42 b1       	in	r20, 0x02	; 2
    18cc:	21 e0       	ldi	r18, 0x01	; 1
    18ce:	30 e0       	ldi	r19, 0x00	; 0
    18d0:	b9 01       	movw	r22, r18
    18d2:	02 c0       	rjmp	.+4      	; 0x18d8 <micIoPortsDataRegisterA+0x12>
    18d4:	66 0f       	add	r22, r22
    18d6:	77 1f       	adc	r23, r23
    18d8:	8a 95       	dec	r24
    18da:	e2 f7       	brpl	.-8      	; 0x18d4 <micIoPortsDataRegisterA+0xe>
    18dc:	cb 01       	movw	r24, r22
    18de:	84 2b       	or	r24, r20
    18e0:	82 b9       	out	0x02, r24	; 2
    18e2:	0d c0       	rjmp	.+26     	; 0x18fe <micIoPortsDataRegisterA+0x38>
    18e4:	42 b1       	in	r20, 0x02	; 2
    18e6:	21 e0       	ldi	r18, 0x01	; 1
    18e8:	30 e0       	ldi	r19, 0x00	; 0
    18ea:	b9 01       	movw	r22, r18
    18ec:	02 c0       	rjmp	.+4      	; 0x18f2 <micIoPortsDataRegisterA+0x2c>
    18ee:	66 0f       	add	r22, r22
    18f0:	77 1f       	adc	r23, r23
    18f2:	8a 95       	dec	r24
    18f4:	e2 f7       	brpl	.-8      	; 0x18ee <micIoPortsDataRegisterA+0x28>
    18f6:	cb 01       	movw	r24, r22
    18f8:	80 95       	com	r24
    18fa:	84 23       	and	r24, r20
    18fc:	82 b9       	out	0x02, r24	; 2
	return o_success;
}
    18fe:	81 e0       	ldi	r24, 0x01	; 1
    1900:	08 95       	ret

00001902 <micIoPortsReadDataRegisterA>:

//Read the Port A Data Register
Int8U micIoPortsReadDataRegisterA( void ) 
{
	return PORTA;
    1902:	82 b1       	in	r24, 0x02	; 2
}
    1904:	08 95       	ret

00001906 <micIoPortsDirectionRegisterA>:

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    1906:	66 23       	and	r22, r22
    1908:	69 f0       	breq	.+26     	; 0x1924 <micIoPortsDirectionRegisterA+0x1e>
    190a:	42 b1       	in	r20, 0x02	; 2
    190c:	21 e0       	ldi	r18, 0x01	; 1
    190e:	30 e0       	ldi	r19, 0x00	; 0
    1910:	b9 01       	movw	r22, r18
    1912:	02 c0       	rjmp	.+4      	; 0x1918 <micIoPortsDirectionRegisterA+0x12>
    1914:	66 0f       	add	r22, r22
    1916:	77 1f       	adc	r23, r23
    1918:	8a 95       	dec	r24
    191a:	e2 f7       	brpl	.-8      	; 0x1914 <micIoPortsDirectionRegisterA+0xe>
    191c:	cb 01       	movw	r24, r22
    191e:	84 2b       	or	r24, r20
    1920:	82 b9       	out	0x02, r24	; 2
    1922:	0d c0       	rjmp	.+26     	; 0x193e <micIoPortsDirectionRegisterA+0x38>
    1924:	42 b1       	in	r20, 0x02	; 2
    1926:	21 e0       	ldi	r18, 0x01	; 1
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	b9 01       	movw	r22, r18
    192c:	02 c0       	rjmp	.+4      	; 0x1932 <micIoPortsDirectionRegisterA+0x2c>
    192e:	66 0f       	add	r22, r22
    1930:	77 1f       	adc	r23, r23
    1932:	8a 95       	dec	r24
    1934:	e2 f7       	brpl	.-8      	; 0x192e <micIoPortsDirectionRegisterA+0x28>
    1936:	cb 01       	movw	r24, r22
    1938:	80 95       	com	r24
    193a:	84 23       	and	r24, r20
    193c:	82 b9       	out	0x02, r24	; 2
	return o_success;
}
    193e:	81 e0       	ldi	r24, 0x01	; 1
    1940:	08 95       	ret

00001942 <micIoPortsInputPinsAddressA>:

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINA,pin_io,value);
    1942:	66 23       	and	r22, r22
    1944:	69 f0       	breq	.+26     	; 0x1960 <micIoPortsInputPinsAddressA+0x1e>
    1946:	40 b1       	in	r20, 0x00	; 0
    1948:	21 e0       	ldi	r18, 0x01	; 1
    194a:	30 e0       	ldi	r19, 0x00	; 0
    194c:	b9 01       	movw	r22, r18
    194e:	02 c0       	rjmp	.+4      	; 0x1954 <micIoPortsInputPinsAddressA+0x12>
    1950:	66 0f       	add	r22, r22
    1952:	77 1f       	adc	r23, r23
    1954:	8a 95       	dec	r24
    1956:	e2 f7       	brpl	.-8      	; 0x1950 <micIoPortsInputPinsAddressA+0xe>
    1958:	cb 01       	movw	r24, r22
    195a:	84 2b       	or	r24, r20
    195c:	80 b9       	out	0x00, r24	; 0
    195e:	0d c0       	rjmp	.+26     	; 0x197a <micIoPortsInputPinsAddressA+0x38>
    1960:	40 b1       	in	r20, 0x00	; 0
    1962:	21 e0       	ldi	r18, 0x01	; 1
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	b9 01       	movw	r22, r18
    1968:	02 c0       	rjmp	.+4      	; 0x196e <micIoPortsInputPinsAddressA+0x2c>
    196a:	66 0f       	add	r22, r22
    196c:	77 1f       	adc	r23, r23
    196e:	8a 95       	dec	r24
    1970:	e2 f7       	brpl	.-8      	; 0x196a <micIoPortsInputPinsAddressA+0x28>
    1972:	cb 01       	movw	r24, r22
    1974:	80 95       	com	r24
    1976:	84 23       	and	r24, r20
    1978:	80 b9       	out	0x00, r24	; 0
	return o_success;
}
    197a:	81 e0       	ldi	r24, 0x01	; 1
    197c:	08 95       	ret

0000197e <micIoPortsDataRegisterB>:

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTB,pin_io,value);
    197e:	66 23       	and	r22, r22
    1980:	69 f0       	breq	.+26     	; 0x199c <micIoPortsDataRegisterB+0x1e>
    1982:	45 b1       	in	r20, 0x05	; 5
    1984:	21 e0       	ldi	r18, 0x01	; 1
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	b9 01       	movw	r22, r18
    198a:	02 c0       	rjmp	.+4      	; 0x1990 <micIoPortsDataRegisterB+0x12>
    198c:	66 0f       	add	r22, r22
    198e:	77 1f       	adc	r23, r23
    1990:	8a 95       	dec	r24
    1992:	e2 f7       	brpl	.-8      	; 0x198c <micIoPortsDataRegisterB+0xe>
    1994:	cb 01       	movw	r24, r22
    1996:	84 2b       	or	r24, r20
    1998:	85 b9       	out	0x05, r24	; 5
    199a:	0d c0       	rjmp	.+26     	; 0x19b6 <micIoPortsDataRegisterB+0x38>
    199c:	45 b1       	in	r20, 0x05	; 5
    199e:	21 e0       	ldi	r18, 0x01	; 1
    19a0:	30 e0       	ldi	r19, 0x00	; 0
    19a2:	b9 01       	movw	r22, r18
    19a4:	02 c0       	rjmp	.+4      	; 0x19aa <micIoPortsDataRegisterB+0x2c>
    19a6:	66 0f       	add	r22, r22
    19a8:	77 1f       	adc	r23, r23
    19aa:	8a 95       	dec	r24
    19ac:	e2 f7       	brpl	.-8      	; 0x19a6 <micIoPortsDataRegisterB+0x28>
    19ae:	cb 01       	movw	r24, r22
    19b0:	80 95       	com	r24
    19b2:	84 23       	and	r24, r20
    19b4:	85 b9       	out	0x05, r24	; 5
	return o_success;
}
    19b6:	81 e0       	ldi	r24, 0x01	; 1
    19b8:	08 95       	ret

000019ba <micIoPortsReadDataRegisterB>:

//Read the Port B Data Register
Int8U micIoPortsReadDataRegisterB( void ) 
{
	return PORTB;
    19ba:	85 b1       	in	r24, 0x05	; 5
}
    19bc:	08 95       	ret

000019be <micIoPortsDirectionRegisterB>:

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRB,pin_io,value);
    19be:	66 23       	and	r22, r22
    19c0:	69 f0       	breq	.+26     	; 0x19dc <micIoPortsDirectionRegisterB+0x1e>
    19c2:	44 b1       	in	r20, 0x04	; 4
    19c4:	21 e0       	ldi	r18, 0x01	; 1
    19c6:	30 e0       	ldi	r19, 0x00	; 0
    19c8:	b9 01       	movw	r22, r18
    19ca:	02 c0       	rjmp	.+4      	; 0x19d0 <micIoPortsDirectionRegisterB+0x12>
    19cc:	66 0f       	add	r22, r22
    19ce:	77 1f       	adc	r23, r23
    19d0:	8a 95       	dec	r24
    19d2:	e2 f7       	brpl	.-8      	; 0x19cc <micIoPortsDirectionRegisterB+0xe>
    19d4:	cb 01       	movw	r24, r22
    19d6:	84 2b       	or	r24, r20
    19d8:	84 b9       	out	0x04, r24	; 4
    19da:	0d c0       	rjmp	.+26     	; 0x19f6 <micIoPortsDirectionRegisterB+0x38>
    19dc:	44 b1       	in	r20, 0x04	; 4
    19de:	21 e0       	ldi	r18, 0x01	; 1
    19e0:	30 e0       	ldi	r19, 0x00	; 0
    19e2:	b9 01       	movw	r22, r18
    19e4:	02 c0       	rjmp	.+4      	; 0x19ea <micIoPortsDirectionRegisterB+0x2c>
    19e6:	66 0f       	add	r22, r22
    19e8:	77 1f       	adc	r23, r23
    19ea:	8a 95       	dec	r24
    19ec:	e2 f7       	brpl	.-8      	; 0x19e6 <micIoPortsDirectionRegisterB+0x28>
    19ee:	cb 01       	movw	r24, r22
    19f0:	80 95       	com	r24
    19f2:	84 23       	and	r24, r20
    19f4:	84 b9       	out	0x04, r24	; 4
	return o_success;
}
    19f6:	81 e0       	ldi	r24, 0x01	; 1
    19f8:	08 95       	ret

000019fa <micIoPortsInputPinsAddressB>:

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINB,pin_io,value);
    19fa:	66 23       	and	r22, r22
    19fc:	69 f0       	breq	.+26     	; 0x1a18 <micIoPortsInputPinsAddressB+0x1e>
    19fe:	43 b1       	in	r20, 0x03	; 3
    1a00:	21 e0       	ldi	r18, 0x01	; 1
    1a02:	30 e0       	ldi	r19, 0x00	; 0
    1a04:	b9 01       	movw	r22, r18
    1a06:	02 c0       	rjmp	.+4      	; 0x1a0c <micIoPortsInputPinsAddressB+0x12>
    1a08:	66 0f       	add	r22, r22
    1a0a:	77 1f       	adc	r23, r23
    1a0c:	8a 95       	dec	r24
    1a0e:	e2 f7       	brpl	.-8      	; 0x1a08 <micIoPortsInputPinsAddressB+0xe>
    1a10:	cb 01       	movw	r24, r22
    1a12:	84 2b       	or	r24, r20
    1a14:	83 b9       	out	0x03, r24	; 3
    1a16:	0d c0       	rjmp	.+26     	; 0x1a32 <micIoPortsInputPinsAddressB+0x38>
    1a18:	43 b1       	in	r20, 0x03	; 3
    1a1a:	21 e0       	ldi	r18, 0x01	; 1
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	b9 01       	movw	r22, r18
    1a20:	02 c0       	rjmp	.+4      	; 0x1a26 <micIoPortsInputPinsAddressB+0x2c>
    1a22:	66 0f       	add	r22, r22
    1a24:	77 1f       	adc	r23, r23
    1a26:	8a 95       	dec	r24
    1a28:	e2 f7       	brpl	.-8      	; 0x1a22 <micIoPortsInputPinsAddressB+0x28>
    1a2a:	cb 01       	movw	r24, r22
    1a2c:	80 95       	com	r24
    1a2e:	84 23       	and	r24, r20
    1a30:	83 b9       	out	0x03, r24	; 3
	return o_success;
}
    1a32:	81 e0       	ldi	r24, 0x01	; 1
    1a34:	08 95       	ret

00001a36 <micIoPortsDataRegisterC>:

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTC,pin_io,value);
    1a36:	66 23       	and	r22, r22
    1a38:	69 f0       	breq	.+26     	; 0x1a54 <micIoPortsDataRegisterC+0x1e>
    1a3a:	48 b1       	in	r20, 0x08	; 8
    1a3c:	21 e0       	ldi	r18, 0x01	; 1
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	b9 01       	movw	r22, r18
    1a42:	02 c0       	rjmp	.+4      	; 0x1a48 <micIoPortsDataRegisterC+0x12>
    1a44:	66 0f       	add	r22, r22
    1a46:	77 1f       	adc	r23, r23
    1a48:	8a 95       	dec	r24
    1a4a:	e2 f7       	brpl	.-8      	; 0x1a44 <micIoPortsDataRegisterC+0xe>
    1a4c:	cb 01       	movw	r24, r22
    1a4e:	84 2b       	or	r24, r20
    1a50:	88 b9       	out	0x08, r24	; 8
    1a52:	0d c0       	rjmp	.+26     	; 0x1a6e <micIoPortsDataRegisterC+0x38>
    1a54:	48 b1       	in	r20, 0x08	; 8
    1a56:	21 e0       	ldi	r18, 0x01	; 1
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	b9 01       	movw	r22, r18
    1a5c:	02 c0       	rjmp	.+4      	; 0x1a62 <micIoPortsDataRegisterC+0x2c>
    1a5e:	66 0f       	add	r22, r22
    1a60:	77 1f       	adc	r23, r23
    1a62:	8a 95       	dec	r24
    1a64:	e2 f7       	brpl	.-8      	; 0x1a5e <micIoPortsDataRegisterC+0x28>
    1a66:	cb 01       	movw	r24, r22
    1a68:	80 95       	com	r24
    1a6a:	84 23       	and	r24, r20
    1a6c:	88 b9       	out	0x08, r24	; 8
	return o_success;
}
    1a6e:	81 e0       	ldi	r24, 0x01	; 1
    1a70:	08 95       	ret

00001a72 <micIoPortsReadDataRegisterC>:

//Read the Port C Data Register
Int8U micIoPortsReadDataRegisterC( void ) 
{
	return PORTC;
    1a72:	88 b1       	in	r24, 0x08	; 8
}
    1a74:	08 95       	ret

00001a76 <micIoPortsDirectionRegisterC>:

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRC,pin_io,value);
    1a76:	66 23       	and	r22, r22
    1a78:	69 f0       	breq	.+26     	; 0x1a94 <micIoPortsDirectionRegisterC+0x1e>
    1a7a:	47 b1       	in	r20, 0x07	; 7
    1a7c:	21 e0       	ldi	r18, 0x01	; 1
    1a7e:	30 e0       	ldi	r19, 0x00	; 0
    1a80:	b9 01       	movw	r22, r18
    1a82:	02 c0       	rjmp	.+4      	; 0x1a88 <micIoPortsDirectionRegisterC+0x12>
    1a84:	66 0f       	add	r22, r22
    1a86:	77 1f       	adc	r23, r23
    1a88:	8a 95       	dec	r24
    1a8a:	e2 f7       	brpl	.-8      	; 0x1a84 <micIoPortsDirectionRegisterC+0xe>
    1a8c:	cb 01       	movw	r24, r22
    1a8e:	84 2b       	or	r24, r20
    1a90:	87 b9       	out	0x07, r24	; 7
    1a92:	0d c0       	rjmp	.+26     	; 0x1aae <micIoPortsDirectionRegisterC+0x38>
    1a94:	47 b1       	in	r20, 0x07	; 7
    1a96:	21 e0       	ldi	r18, 0x01	; 1
    1a98:	30 e0       	ldi	r19, 0x00	; 0
    1a9a:	b9 01       	movw	r22, r18
    1a9c:	02 c0       	rjmp	.+4      	; 0x1aa2 <micIoPortsDirectionRegisterC+0x2c>
    1a9e:	66 0f       	add	r22, r22
    1aa0:	77 1f       	adc	r23, r23
    1aa2:	8a 95       	dec	r24
    1aa4:	e2 f7       	brpl	.-8      	; 0x1a9e <micIoPortsDirectionRegisterC+0x28>
    1aa6:	cb 01       	movw	r24, r22
    1aa8:	80 95       	com	r24
    1aaa:	84 23       	and	r24, r20
    1aac:	87 b9       	out	0x07, r24	; 7
	return o_success;
}
    1aae:	81 e0       	ldi	r24, 0x01	; 1
    1ab0:	08 95       	ret

00001ab2 <micIoPortsInputPinsAddressC>:

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PINC,pin_io,value);
    1ab2:	66 23       	and	r22, r22
    1ab4:	69 f0       	breq	.+26     	; 0x1ad0 <micIoPortsInputPinsAddressC+0x1e>
    1ab6:	46 b1       	in	r20, 0x06	; 6
    1ab8:	21 e0       	ldi	r18, 0x01	; 1
    1aba:	30 e0       	ldi	r19, 0x00	; 0
    1abc:	b9 01       	movw	r22, r18
    1abe:	02 c0       	rjmp	.+4      	; 0x1ac4 <micIoPortsInputPinsAddressC+0x12>
    1ac0:	66 0f       	add	r22, r22
    1ac2:	77 1f       	adc	r23, r23
    1ac4:	8a 95       	dec	r24
    1ac6:	e2 f7       	brpl	.-8      	; 0x1ac0 <micIoPortsInputPinsAddressC+0xe>
    1ac8:	cb 01       	movw	r24, r22
    1aca:	84 2b       	or	r24, r20
    1acc:	86 b9       	out	0x06, r24	; 6
    1ace:	0d c0       	rjmp	.+26     	; 0x1aea <micIoPortsInputPinsAddressC+0x38>
    1ad0:	46 b1       	in	r20, 0x06	; 6
    1ad2:	21 e0       	ldi	r18, 0x01	; 1
    1ad4:	30 e0       	ldi	r19, 0x00	; 0
    1ad6:	b9 01       	movw	r22, r18
    1ad8:	02 c0       	rjmp	.+4      	; 0x1ade <micIoPortsInputPinsAddressC+0x2c>
    1ada:	66 0f       	add	r22, r22
    1adc:	77 1f       	adc	r23, r23
    1ade:	8a 95       	dec	r24
    1ae0:	e2 f7       	brpl	.-8      	; 0x1ada <micIoPortsInputPinsAddressC+0x28>
    1ae2:	cb 01       	movw	r24, r22
    1ae4:	80 95       	com	r24
    1ae6:	84 23       	and	r24, r20
    1ae8:	86 b9       	out	0x06, r24	; 6
	return o_success;
}
    1aea:	81 e0       	ldi	r24, 0x01	; 1
    1aec:	08 95       	ret

00001aee <micIoPortsDataRegisterD>:

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PORTD,pin_io,value);
    1aee:	66 23       	and	r22, r22
    1af0:	69 f0       	breq	.+26     	; 0x1b0c <micIoPortsDataRegisterD+0x1e>
    1af2:	4b b1       	in	r20, 0x0b	; 11
    1af4:	21 e0       	ldi	r18, 0x01	; 1
    1af6:	30 e0       	ldi	r19, 0x00	; 0
    1af8:	b9 01       	movw	r22, r18
    1afa:	02 c0       	rjmp	.+4      	; 0x1b00 <micIoPortsDataRegisterD+0x12>
    1afc:	66 0f       	add	r22, r22
    1afe:	77 1f       	adc	r23, r23
    1b00:	8a 95       	dec	r24
    1b02:	e2 f7       	brpl	.-8      	; 0x1afc <micIoPortsDataRegisterD+0xe>
    1b04:	cb 01       	movw	r24, r22
    1b06:	84 2b       	or	r24, r20
    1b08:	8b b9       	out	0x0b, r24	; 11
    1b0a:	0d c0       	rjmp	.+26     	; 0x1b26 <micIoPortsDataRegisterD+0x38>
    1b0c:	4b b1       	in	r20, 0x0b	; 11
    1b0e:	21 e0       	ldi	r18, 0x01	; 1
    1b10:	30 e0       	ldi	r19, 0x00	; 0
    1b12:	b9 01       	movw	r22, r18
    1b14:	02 c0       	rjmp	.+4      	; 0x1b1a <micIoPortsDataRegisterD+0x2c>
    1b16:	66 0f       	add	r22, r22
    1b18:	77 1f       	adc	r23, r23
    1b1a:	8a 95       	dec	r24
    1b1c:	e2 f7       	brpl	.-8      	; 0x1b16 <micIoPortsDataRegisterD+0x28>
    1b1e:	cb 01       	movw	r24, r22
    1b20:	80 95       	com	r24
    1b22:	84 23       	and	r24, r20
    1b24:	8b b9       	out	0x0b, r24	; 11
	return o_suDDess;
}
    1b26:	81 e0       	ldi	r24, 0x01	; 1
    1b28:	08 95       	ret

00001b2a <micIoPortsDataRegister>:

//set the Port A|B|C|D Data Register
Boolean micIoPortsDataRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1b2a:	88 23       	and	r24, r24
    1b2c:	29 f4       	brne	.+10     	; 0x1b38 <micIoPortsDataRegister+0xe>
	{
		micIoPortsDataRegisterA(pin_io,value);
    1b2e:	86 2f       	mov	r24, r22
    1b30:	64 2f       	mov	r22, r20
    1b32:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <micIoPortsDataRegisterA>
    1b36:	14 c0       	rjmp	.+40     	; 0x1b60 <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 1 )
    1b38:	81 30       	cpi	r24, 0x01	; 1
    1b3a:	29 f4       	brne	.+10     	; 0x1b46 <micIoPortsDataRegister+0x1c>
	{
		micIoPortsDataRegisterB(pin_io,value);
    1b3c:	86 2f       	mov	r24, r22
    1b3e:	64 2f       	mov	r22, r20
    1b40:	0e 94 bf 0c 	call	0x197e	; 0x197e <micIoPortsDataRegisterB>
    1b44:	0d c0       	rjmp	.+26     	; 0x1b60 <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 2 )
    1b46:	82 30       	cpi	r24, 0x02	; 2
    1b48:	29 f4       	brne	.+10     	; 0x1b54 <micIoPortsDataRegister+0x2a>
	{
		micIoPortsDataRegisterC(pin_io,value);
    1b4a:	86 2f       	mov	r24, r22
    1b4c:	64 2f       	mov	r22, r20
    1b4e:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <micIoPortsDataRegisterC>
    1b52:	06 c0       	rjmp	.+12     	; 0x1b60 <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 3 )
    1b54:	83 30       	cpi	r24, 0x03	; 3
    1b56:	21 f4       	brne	.+8      	; 0x1b60 <micIoPortsDataRegister+0x36>
	{
		micIoPortsDataRegisterD(pin_io,value);
    1b58:	86 2f       	mov	r24, r22
    1b5a:	64 2f       	mov	r22, r20
    1b5c:	0e 94 77 0d 	call	0x1aee	; 0x1aee <micIoPortsDataRegisterD>
	}
	return o_success;
}
    1b60:	81 e0       	ldi	r24, 0x01	; 1
    1b62:	08 95       	ret

00001b64 <micIoPortsConfigureToHighLevel>:
	return o_success;
}

//Set IO pin as High Level 
Boolean micIoPortsConfigureToHighLevel( EIoPin io_pin )
{
    1b64:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1b66:	96 95       	lsr	r25
    1b68:	87 95       	ror	r24
    1b6a:	96 95       	lsr	r25
    1b6c:	87 95       	ror	r24
    1b6e:	96 95       	lsr	r25
    1b70:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1b72:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,TRUE);
    1b74:	41 e0       	ldi	r20, 0x01	; 1
    1b76:	0e 94 95 0d 	call	0x1b2a	; 0x1b2a <micIoPortsDataRegister>
	
	return o_success;
}
    1b7a:	81 e0       	ldi	r24, 0x01	; 1
    1b7c:	08 95       	ret

00001b7e <micIoPortsConfigureToLowLevel>:
	return o_success;
}

//Set IO pin as Low Level 
Boolean micIoPortsConfigureToLowLevel( EIoPin io_pin )
{
    1b7e:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1b80:	96 95       	lsr	r25
    1b82:	87 95       	ror	r24
    1b84:	96 95       	lsr	r25
    1b86:	87 95       	ror	r24
    1b88:	96 95       	lsr	r25
    1b8a:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1b8c:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,FALSE);
    1b8e:	40 e0       	ldi	r20, 0x00	; 0
    1b90:	0e 94 95 0d 	call	0x1b2a	; 0x1b2a <micIoPortsDataRegister>
	
	return o_success;
}
    1b94:	81 e0       	ldi	r24, 0x01	; 1
    1b96:	08 95       	ret

00001b98 <micIoPortsReadDataRegisterD>:
}

//Read the Port D Data Register
Int8U micIoPortsReadDataRegisterD( void ) 
{
	return PORTD;
    1b98:	8b b1       	in	r24, 0x0b	; 11
}
    1b9a:	08 95       	ret

00001b9c <micIoPortsDirectionRegisterD>:

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
	Boolean o_suDDess = TRUE;
	BIT_SET(DDRD,pin_io,value);
    1b9c:	66 23       	and	r22, r22
    1b9e:	69 f0       	breq	.+26     	; 0x1bba <micIoPortsDirectionRegisterD+0x1e>
    1ba0:	4a b1       	in	r20, 0x0a	; 10
    1ba2:	21 e0       	ldi	r18, 0x01	; 1
    1ba4:	30 e0       	ldi	r19, 0x00	; 0
    1ba6:	b9 01       	movw	r22, r18
    1ba8:	02 c0       	rjmp	.+4      	; 0x1bae <micIoPortsDirectionRegisterD+0x12>
    1baa:	66 0f       	add	r22, r22
    1bac:	77 1f       	adc	r23, r23
    1bae:	8a 95       	dec	r24
    1bb0:	e2 f7       	brpl	.-8      	; 0x1baa <micIoPortsDirectionRegisterD+0xe>
    1bb2:	cb 01       	movw	r24, r22
    1bb4:	84 2b       	or	r24, r20
    1bb6:	8a b9       	out	0x0a, r24	; 10
    1bb8:	0d c0       	rjmp	.+26     	; 0x1bd4 <micIoPortsDirectionRegisterD+0x38>
    1bba:	4a b1       	in	r20, 0x0a	; 10
    1bbc:	21 e0       	ldi	r18, 0x01	; 1
    1bbe:	30 e0       	ldi	r19, 0x00	; 0
    1bc0:	b9 01       	movw	r22, r18
    1bc2:	02 c0       	rjmp	.+4      	; 0x1bc8 <micIoPortsDirectionRegisterD+0x2c>
    1bc4:	66 0f       	add	r22, r22
    1bc6:	77 1f       	adc	r23, r23
    1bc8:	8a 95       	dec	r24
    1bca:	e2 f7       	brpl	.-8      	; 0x1bc4 <micIoPortsDirectionRegisterD+0x28>
    1bcc:	cb 01       	movw	r24, r22
    1bce:	80 95       	com	r24
    1bd0:	84 23       	and	r24, r20
    1bd2:	8a b9       	out	0x0a, r24	; 10
	return o_suDDess;
}
    1bd4:	81 e0       	ldi	r24, 0x01	; 1
    1bd6:	08 95       	ret

00001bd8 <micIoPortsDirectionRegister>:

//set the Port A|B|C|D Data Direction Register
Boolean micIoPortsDirectionRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1bd8:	88 23       	and	r24, r24
    1bda:	29 f4       	brne	.+10     	; 0x1be6 <micIoPortsDirectionRegister+0xe>
	{
		micIoPortsDirectionRegisterA(pin_io,value);
    1bdc:	86 2f       	mov	r24, r22
    1bde:	64 2f       	mov	r22, r20
    1be0:	0e 94 83 0c 	call	0x1906	; 0x1906 <micIoPortsDirectionRegisterA>
    1be4:	14 c0       	rjmp	.+40     	; 0x1c0e <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 1 )
    1be6:	81 30       	cpi	r24, 0x01	; 1
    1be8:	29 f4       	brne	.+10     	; 0x1bf4 <micIoPortsDirectionRegister+0x1c>
	{
		micIoPortsDirectionRegisterB(pin_io,value);
    1bea:	86 2f       	mov	r24, r22
    1bec:	64 2f       	mov	r22, r20
    1bee:	0e 94 df 0c 	call	0x19be	; 0x19be <micIoPortsDirectionRegisterB>
    1bf2:	0d c0       	rjmp	.+26     	; 0x1c0e <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 2 )
    1bf4:	82 30       	cpi	r24, 0x02	; 2
    1bf6:	29 f4       	brne	.+10     	; 0x1c02 <micIoPortsDirectionRegister+0x2a>
	{
		micIoPortsDirectionRegisterC(pin_io,value);
    1bf8:	86 2f       	mov	r24, r22
    1bfa:	64 2f       	mov	r22, r20
    1bfc:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <micIoPortsDirectionRegisterC>
    1c00:	06 c0       	rjmp	.+12     	; 0x1c0e <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 3 )
    1c02:	83 30       	cpi	r24, 0x03	; 3
    1c04:	21 f4       	brne	.+8      	; 0x1c0e <micIoPortsDirectionRegister+0x36>
	{
		micIoPortsDirectionRegisterD(pin_io,value);
    1c06:	86 2f       	mov	r24, r22
    1c08:	64 2f       	mov	r22, r20
    1c0a:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <micIoPortsDirectionRegisterD>
	}
	return o_success;
}
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	08 95       	ret

00001c12 <micIoPortsConfigureInput>:
	return o_success;
}

//Set IO as input and add pull up if necessary 
Boolean micIoPortsConfigureInput( EIoPin IO, EInputPullUp pull_up_enable )
{
    1c12:	0f 93       	push	r16
    1c14:	1f 93       	push	r17
    1c16:	cf 93       	push	r28
    1c18:	df 93       	push	r29
    1c1a:	ec 01       	movw	r28, r24
    1c1c:	8b 01       	movw	r16, r22
	Boolean o_success = TRUE;
	Int8U port = ( IO / 8 ) ;
    1c1e:	96 95       	lsr	r25
    1c20:	87 95       	ror	r24
    1c22:	96 95       	lsr	r25
    1c24:	87 95       	ror	r24
    1c26:	96 95       	lsr	r25
    1c28:	87 95       	ror	r24
    1c2a:	d8 2f       	mov	r29, r24
	Int8U pin =  ( IO % 8 ) ;
    1c2c:	c7 70       	andi	r28, 0x07	; 7
	micIoPortsDirectionRegister(port,pin,FALSE);
    1c2e:	6c 2f       	mov	r22, r28
    1c30:	40 e0       	ldi	r20, 0x00	; 0
    1c32:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <micIoPortsDirectionRegister>
	if(pull_up_enable == PORT_PULL_UP)
    1c36:	01 30       	cpi	r16, 0x01	; 1
    1c38:	11 05       	cpc	r17, r1
    1c3a:	31 f4       	brne	.+12     	; 0x1c48 <micIoPortsConfigureInput+0x36>
	{
		micIoPortsDataRegister(port,pin,TRUE);
    1c3c:	8d 2f       	mov	r24, r29
    1c3e:	6c 2f       	mov	r22, r28
    1c40:	41 e0       	ldi	r20, 0x01	; 1
    1c42:	0e 94 95 0d 	call	0x1b2a	; 0x1b2a <micIoPortsDataRegister>
    1c46:	05 c0       	rjmp	.+10     	; 0x1c52 <micIoPortsConfigureInput+0x40>
	}
	else
	{
		micIoPortsDataRegister(port,pin,FALSE);
    1c48:	8d 2f       	mov	r24, r29
    1c4a:	6c 2f       	mov	r22, r28
    1c4c:	40 e0       	ldi	r20, 0x00	; 0
    1c4e:	0e 94 95 0d 	call	0x1b2a	; 0x1b2a <micIoPortsDataRegister>
	}		
	
	return o_success;
}
    1c52:	81 e0       	ldi	r24, 0x01	; 1
    1c54:	df 91       	pop	r29
    1c56:	cf 91       	pop	r28
    1c58:	1f 91       	pop	r17
    1c5a:	0f 91       	pop	r16
    1c5c:	08 95       	ret

00001c5e <micIoPortsConfigureOutput>:

//////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set IO pin as output 
Boolean micIoPortsConfigureOutput( EIoPin io_pin )
{
    1c5e:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1c60:	96 95       	lsr	r25
    1c62:	87 95       	ror	r24
    1c64:	96 95       	lsr	r25
    1c66:	87 95       	ror	r24
    1c68:	96 95       	lsr	r25
    1c6a:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1c6c:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDirectionRegister(port,pin,TRUE);
    1c6e:	41 e0       	ldi	r20, 0x01	; 1
    1c70:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <micIoPortsDirectionRegister>
	
	return o_success;
}
    1c74:	81 e0       	ldi	r24, 0x01	; 1
    1c76:	08 95       	ret

00001c78 <micIoPortsInputPinsAddressD>:

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PIND,pin_io,value);
    1c78:	66 23       	and	r22, r22
    1c7a:	69 f0       	breq	.+26     	; 0x1c96 <micIoPortsInputPinsAddressD+0x1e>
    1c7c:	49 b1       	in	r20, 0x09	; 9
    1c7e:	21 e0       	ldi	r18, 0x01	; 1
    1c80:	30 e0       	ldi	r19, 0x00	; 0
    1c82:	b9 01       	movw	r22, r18
    1c84:	02 c0       	rjmp	.+4      	; 0x1c8a <micIoPortsInputPinsAddressD+0x12>
    1c86:	66 0f       	add	r22, r22
    1c88:	77 1f       	adc	r23, r23
    1c8a:	8a 95       	dec	r24
    1c8c:	e2 f7       	brpl	.-8      	; 0x1c86 <micIoPortsInputPinsAddressD+0xe>
    1c8e:	cb 01       	movw	r24, r22
    1c90:	84 2b       	or	r24, r20
    1c92:	89 b9       	out	0x09, r24	; 9
    1c94:	0d c0       	rjmp	.+26     	; 0x1cb0 <micIoPortsInputPinsAddressD+0x38>
    1c96:	49 b1       	in	r20, 0x09	; 9
    1c98:	21 e0       	ldi	r18, 0x01	; 1
    1c9a:	30 e0       	ldi	r19, 0x00	; 0
    1c9c:	b9 01       	movw	r22, r18
    1c9e:	02 c0       	rjmp	.+4      	; 0x1ca4 <micIoPortsInputPinsAddressD+0x2c>
    1ca0:	66 0f       	add	r22, r22
    1ca2:	77 1f       	adc	r23, r23
    1ca4:	8a 95       	dec	r24
    1ca6:	e2 f7       	brpl	.-8      	; 0x1ca0 <micIoPortsInputPinsAddressD+0x28>
    1ca8:	cb 01       	movw	r24, r22
    1caa:	80 95       	com	r24
    1cac:	84 23       	and	r24, r20
    1cae:	89 b9       	out	0x09, r24	; 9
	return o_suDDess;
    1cb0:	81 e0       	ldi	r24, 0x01	; 1
    1cb2:	08 95       	ret

00001cb4 <micIoPortsInputPinsAddress>:

//set the Port A|B|C|D Input Pins Address
Boolean micIoPortsInputPinsAddress( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1cb4:	88 23       	and	r24, r24
    1cb6:	29 f4       	brne	.+10     	; 0x1cc2 <micIoPortsInputPinsAddress+0xe>
	{
		micIoPortsInputPinsAddressA(pin_io,value);
    1cb8:	86 2f       	mov	r24, r22
    1cba:	64 2f       	mov	r22, r20
    1cbc:	0e 94 a1 0c 	call	0x1942	; 0x1942 <micIoPortsInputPinsAddressA>
    1cc0:	14 c0       	rjmp	.+40     	; 0x1cea <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 1 )
    1cc2:	81 30       	cpi	r24, 0x01	; 1
    1cc4:	29 f4       	brne	.+10     	; 0x1cd0 <micIoPortsInputPinsAddress+0x1c>
	{
		micIoPortsInputPinsAddressB(pin_io,value);
    1cc6:	86 2f       	mov	r24, r22
    1cc8:	64 2f       	mov	r22, r20
    1cca:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <micIoPortsInputPinsAddressB>
    1cce:	0d c0       	rjmp	.+26     	; 0x1cea <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 2 )
    1cd0:	82 30       	cpi	r24, 0x02	; 2
    1cd2:	29 f4       	brne	.+10     	; 0x1cde <micIoPortsInputPinsAddress+0x2a>
	{
		micIoPortsInputPinsAddressC(pin_io,value);
    1cd4:	86 2f       	mov	r24, r22
    1cd6:	64 2f       	mov	r22, r20
    1cd8:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <micIoPortsInputPinsAddressC>
    1cdc:	06 c0       	rjmp	.+12     	; 0x1cea <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 3 )
    1cde:	83 30       	cpi	r24, 0x03	; 3
    1ce0:	21 f4       	brne	.+8      	; 0x1cea <micIoPortsInputPinsAddress+0x36>
	{
		micIoPortsInputPinsAddressD(pin_io,value);
    1ce2:	86 2f       	mov	r24, r22
    1ce4:	64 2f       	mov	r22, r20
    1ce6:	0e 94 3c 0e 	call	0x1c78	; 0x1c78 <micIoPortsInputPinsAddressD>
	}
	return o_success;
}
    1cea:	81 e0       	ldi	r24, 0x01	; 1
    1cec:	08 95       	ret

00001cee <micPowerMangementSleepMode>:

//set the SM2:0: Sleep Mode Select Bits 2, 1, and 0
Boolean micPowerMangementSleepMode ( PowerMangementStanbyMode sleep_mode ) 
{
	Boolean o_success = TRUE;
	SMCR |= sleep_mode;
    1cee:	93 b7       	in	r25, 0x33	; 51
    1cf0:	89 2b       	or	r24, r25
    1cf2:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    1cf6:	08 95       	ret

00001cf8 <micPowerMangementSleepEnable>:

//set the SE: Sleep Enable
Boolean micPowerMangementSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(SMCR,SE,enable);
    1cf8:	88 23       	and	r24, r24
    1cfa:	21 f0       	breq	.+8      	; 0x1d04 <micPowerMangementSleepEnable+0xc>
    1cfc:	83 b7       	in	r24, 0x33	; 51
    1cfe:	81 60       	ori	r24, 0x01	; 1
    1d00:	83 bf       	out	0x33, r24	; 51
    1d02:	03 c0       	rjmp	.+6      	; 0x1d0a <micPowerMangementSleepEnable+0x12>
    1d04:	83 b7       	in	r24, 0x33	; 51
    1d06:	8e 7f       	andi	r24, 0xFE	; 254
    1d08:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    1d0a:	81 e0       	ldi	r24, 0x01	; 1
    1d0c:	08 95       	ret

00001d0e <micPowerMangementMasterControlUnitBrownOutVoltageSleep>:

//set the BODS: BOD Sleep
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleep ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODS,enable);
    1d0e:	88 23       	and	r24, r24
    1d10:	21 f0       	breq	.+8      	; 0x1d1a <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0xc>
    1d12:	85 b7       	in	r24, 0x35	; 53
    1d14:	80 64       	ori	r24, 0x40	; 64
    1d16:	85 bf       	out	0x35, r24	; 53
    1d18:	03 c0       	rjmp	.+6      	; 0x1d20 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x12>
    1d1a:	85 b7       	in	r24, 0x35	; 53
    1d1c:	8f 7b       	andi	r24, 0xBF	; 191
    1d1e:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1d20:	81 e0       	ldi	r24, 0x01	; 1
    1d22:	08 95       	ret

00001d24 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable>:

//set the BODSE: BOD Sleep Enable
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODSE,enable);
    1d24:	88 23       	and	r24, r24
    1d26:	21 f0       	breq	.+8      	; 0x1d30 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0xc>
    1d28:	85 b7       	in	r24, 0x35	; 53
    1d2a:	80 62       	ori	r24, 0x20	; 32
    1d2c:	85 bf       	out	0x35, r24	; 53
    1d2e:	03 c0       	rjmp	.+6      	; 0x1d36 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x12>
    1d30:	85 b7       	in	r24, 0x35	; 53
    1d32:	8f 7d       	andi	r24, 0xDF	; 223
    1d34:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1d36:	81 e0       	ldi	r24, 0x01	; 1
    1d38:	08 95       	ret

00001d3a <micPowerMangementPowerReductionTWI>:

//set the PRTWI: Power Reduction TWI
Boolean micPowerMangementPowerReductionTWI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTWI,enable);
    1d3a:	88 23       	and	r24, r24
    1d3c:	31 f0       	breq	.+12     	; 0x1d4a <micPowerMangementPowerReductionTWI+0x10>
    1d3e:	e4 e6       	ldi	r30, 0x64	; 100
    1d40:	f0 e0       	ldi	r31, 0x00	; 0
    1d42:	80 81       	ld	r24, Z
    1d44:	80 68       	ori	r24, 0x80	; 128
    1d46:	80 83       	st	Z, r24
    1d48:	05 c0       	rjmp	.+10     	; 0x1d54 <micPowerMangementPowerReductionTWI+0x1a>
    1d4a:	e4 e6       	ldi	r30, 0x64	; 100
    1d4c:	f0 e0       	ldi	r31, 0x00	; 0
    1d4e:	80 81       	ld	r24, Z
    1d50:	8f 77       	andi	r24, 0x7F	; 127
    1d52:	80 83       	st	Z, r24
	return o_success;
}
    1d54:	81 e0       	ldi	r24, 0x01	; 1
    1d56:	08 95       	ret

00001d58 <micPowerMangementPowerReductionTimerCounter2>:

//set the PRTIM2: Power Reduction Timer/Counter2
Boolean micPowerMangementPowerReductionTimerCounter2 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM2,enable);
    1d58:	88 23       	and	r24, r24
    1d5a:	31 f0       	breq	.+12     	; 0x1d68 <micPowerMangementPowerReductionTimerCounter2+0x10>
    1d5c:	e4 e6       	ldi	r30, 0x64	; 100
    1d5e:	f0 e0       	ldi	r31, 0x00	; 0
    1d60:	80 81       	ld	r24, Z
    1d62:	80 64       	ori	r24, 0x40	; 64
    1d64:	80 83       	st	Z, r24
    1d66:	05 c0       	rjmp	.+10     	; 0x1d72 <micPowerMangementPowerReductionTimerCounter2+0x1a>
    1d68:	e4 e6       	ldi	r30, 0x64	; 100
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	80 81       	ld	r24, Z
    1d6e:	8f 7b       	andi	r24, 0xBF	; 191
    1d70:	80 83       	st	Z, r24
	return o_success;
}
    1d72:	81 e0       	ldi	r24, 0x01	; 1
    1d74:	08 95       	ret

00001d76 <micPowerMangementPowerReductionTimerCounter0>:

//set the PRTIM2: Power Reduction Timer/Counter0
Boolean micPowerMangementPowerReductionTimerCounter0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM0,enable);
    1d76:	88 23       	and	r24, r24
    1d78:	31 f0       	breq	.+12     	; 0x1d86 <micPowerMangementPowerReductionTimerCounter0+0x10>
    1d7a:	e4 e6       	ldi	r30, 0x64	; 100
    1d7c:	f0 e0       	ldi	r31, 0x00	; 0
    1d7e:	80 81       	ld	r24, Z
    1d80:	80 62       	ori	r24, 0x20	; 32
    1d82:	80 83       	st	Z, r24
    1d84:	05 c0       	rjmp	.+10     	; 0x1d90 <micPowerMangementPowerReductionTimerCounter0+0x1a>
    1d86:	e4 e6       	ldi	r30, 0x64	; 100
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 81       	ld	r24, Z
    1d8c:	8f 7d       	andi	r24, 0xDF	; 223
    1d8e:	80 83       	st	Z, r24
	return o_success;
}
    1d90:	81 e0       	ldi	r24, 0x01	; 1
    1d92:	08 95       	ret

00001d94 <micPowerMangementPowerReductionUSART1>:

//set the PRUSART1: Power Reduction USART1
Boolean micPowerMangementPowerReductionUSART1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART1,enable);
    1d94:	88 23       	and	r24, r24
    1d96:	31 f0       	breq	.+12     	; 0x1da4 <micPowerMangementPowerReductionUSART1+0x10>
    1d98:	e4 e6       	ldi	r30, 0x64	; 100
    1d9a:	f0 e0       	ldi	r31, 0x00	; 0
    1d9c:	80 81       	ld	r24, Z
    1d9e:	80 61       	ori	r24, 0x10	; 16
    1da0:	80 83       	st	Z, r24
    1da2:	05 c0       	rjmp	.+10     	; 0x1dae <micPowerMangementPowerReductionUSART1+0x1a>
    1da4:	e4 e6       	ldi	r30, 0x64	; 100
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	8f 7e       	andi	r24, 0xEF	; 239
    1dac:	80 83       	st	Z, r24
	return o_success;
}
    1dae:	81 e0       	ldi	r24, 0x01	; 1
    1db0:	08 95       	ret

00001db2 <micPowerMangementPowerReductionTimerCounter1>:

//set the PRTIM2: Power Reduction Timer/Counter1
Boolean micPowerMangementPowerReductionTimerCounter1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM1,enable);
    1db2:	88 23       	and	r24, r24
    1db4:	31 f0       	breq	.+12     	; 0x1dc2 <micPowerMangementPowerReductionTimerCounter1+0x10>
    1db6:	e4 e6       	ldi	r30, 0x64	; 100
    1db8:	f0 e0       	ldi	r31, 0x00	; 0
    1dba:	80 81       	ld	r24, Z
    1dbc:	88 60       	ori	r24, 0x08	; 8
    1dbe:	80 83       	st	Z, r24
    1dc0:	05 c0       	rjmp	.+10     	; 0x1dcc <micPowerMangementPowerReductionTimerCounter1+0x1a>
    1dc2:	e4 e6       	ldi	r30, 0x64	; 100
    1dc4:	f0 e0       	ldi	r31, 0x00	; 0
    1dc6:	80 81       	ld	r24, Z
    1dc8:	87 7f       	andi	r24, 0xF7	; 247
    1dca:	80 83       	st	Z, r24
	return o_success;
}
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	08 95       	ret

00001dd0 <micPowerMangementPowerReductionSPI>:

//set the PRSPI: Power Reduction Serial Peripheral Interface
Boolean micPowerMangementPowerReductionSPI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRSPI,enable);
    1dd0:	88 23       	and	r24, r24
    1dd2:	31 f0       	breq	.+12     	; 0x1de0 <micPowerMangementPowerReductionSPI+0x10>
    1dd4:	e4 e6       	ldi	r30, 0x64	; 100
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	80 81       	ld	r24, Z
    1dda:	84 60       	ori	r24, 0x04	; 4
    1ddc:	80 83       	st	Z, r24
    1dde:	05 c0       	rjmp	.+10     	; 0x1dea <micPowerMangementPowerReductionSPI+0x1a>
    1de0:	e4 e6       	ldi	r30, 0x64	; 100
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	80 81       	ld	r24, Z
    1de6:	8b 7f       	andi	r24, 0xFB	; 251
    1de8:	80 83       	st	Z, r24
	return o_success;
}
    1dea:	81 e0       	ldi	r24, 0x01	; 1
    1dec:	08 95       	ret

00001dee <micPowerMangementPowerReductionUSART0>:

//set the PRUSART1: Power Reduction USART0
Boolean micPowerMangementPowerReductionUSART0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART0,enable);
    1dee:	88 23       	and	r24, r24
    1df0:	31 f0       	breq	.+12     	; 0x1dfe <micPowerMangementPowerReductionUSART0+0x10>
    1df2:	e4 e6       	ldi	r30, 0x64	; 100
    1df4:	f0 e0       	ldi	r31, 0x00	; 0
    1df6:	80 81       	ld	r24, Z
    1df8:	82 60       	ori	r24, 0x02	; 2
    1dfa:	80 83       	st	Z, r24
    1dfc:	05 c0       	rjmp	.+10     	; 0x1e08 <micPowerMangementPowerReductionUSART0+0x1a>
    1dfe:	e4 e6       	ldi	r30, 0x64	; 100
    1e00:	f0 e0       	ldi	r31, 0x00	; 0
    1e02:	80 81       	ld	r24, Z
    1e04:	8d 7f       	andi	r24, 0xFD	; 253
    1e06:	80 83       	st	Z, r24
	return o_success;
}
    1e08:	81 e0       	ldi	r24, 0x01	; 1
    1e0a:	08 95       	ret

00001e0c <micPowerMangementPowerReductionADC>:

//set the PRADC: Power Reduction ADC
Boolean micPowerMangementPowerReductionADC ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRADC,enable);
    1e0c:	88 23       	and	r24, r24
    1e0e:	31 f0       	breq	.+12     	; 0x1e1c <micPowerMangementPowerReductionADC+0x10>
    1e10:	e4 e6       	ldi	r30, 0x64	; 100
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	80 81       	ld	r24, Z
    1e16:	81 60       	ori	r24, 0x01	; 1
    1e18:	80 83       	st	Z, r24
    1e1a:	05 c0       	rjmp	.+10     	; 0x1e26 <micPowerMangementPowerReductionADC+0x1a>
    1e1c:	e4 e6       	ldi	r30, 0x64	; 100
    1e1e:	f0 e0       	ldi	r31, 0x00	; 0
    1e20:	80 81       	ld	r24, Z
    1e22:	8e 7f       	andi	r24, 0xFE	; 254
    1e24:	80 83       	st	Z, r24
	return o_success;
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	08 95       	ret

00001e2a <micSystemClockOscillatorCalibrationValue>:
//set the CAL7:0: Oscillator Calibration Value
Boolean micSystemClockOscillatorCalibrationValue( Int8U osccal_value ) 
{
	Boolean o_success = TRUE;
	
	OSCCAL = osccal_value;
    1e2a:	80 93 66 00 	sts	0x0066, r24
	return o_success;
}
    1e2e:	81 e0       	ldi	r24, 0x01	; 1
    1e30:	08 95       	ret

00001e32 <micSystemClockPrescalerChangeEnable>:

//set the CLKPCE: Clock Prescaler Change Enable
Boolean micSystemClockPrescalerChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(CLKPR,CLKPCE,enable);
    1e32:	88 23       	and	r24, r24
    1e34:	31 f0       	breq	.+12     	; 0x1e42 <micSystemClockPrescalerChangeEnable+0x10>
    1e36:	e1 e6       	ldi	r30, 0x61	; 97
    1e38:	f0 e0       	ldi	r31, 0x00	; 0
    1e3a:	80 81       	ld	r24, Z
    1e3c:	80 68       	ori	r24, 0x80	; 128
    1e3e:	80 83       	st	Z, r24
    1e40:	05 c0       	rjmp	.+10     	; 0x1e4c <micSystemClockPrescalerChangeEnable+0x1a>
    1e42:	e1 e6       	ldi	r30, 0x61	; 97
    1e44:	f0 e0       	ldi	r31, 0x00	; 0
    1e46:	80 81       	ld	r24, Z
    1e48:	8f 77       	andi	r24, 0x7F	; 127
    1e4a:	80 83       	st	Z, r24
	return o_success;
}
    1e4c:	81 e0       	ldi	r24, 0x01	; 1
    1e4e:	08 95       	ret

00001e50 <micSystemClockPrescalerSelectBits>:

//set the CLKPS3:0: Clock Prescaler Select Bits 3 - 0
Boolean micSystemClockPrescalerSelectBits( SystemClockPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	CLKPR |= (prescaler_value & 0x0F);
    1e50:	e1 e6       	ldi	r30, 0x61	; 97
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	90 81       	ld	r25, Z
    1e56:	8f 70       	andi	r24, 0x0F	; 15
    1e58:	98 2b       	or	r25, r24
    1e5a:	90 83       	st	Z, r25
	return o_success;
}
    1e5c:	81 e0       	ldi	r24, 0x01	; 1
    1e5e:	08 95       	ret

00001e60 <micSystemControlMasterControlUnitJtagResetFlag>:

//get the JTRF: JTAG Reset Flag
Boolean micSystemControlMasterControlUnitJtagResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    1e60:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e62:	80 e0       	ldi	r24, 0x00	; 0
    1e64:	08 95       	ret

00001e66 <micSystemControlMasterControlUnitWatchdogResetFlag>:

//get the WDRF: Watchdog Reset Flag
Boolean micSystemControlMasterControlUnitWatchdogResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & WDRF) >> WDRF;
    1e66:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e68:	80 e0       	ldi	r24, 0x00	; 0
    1e6a:	08 95       	ret

00001e6c <micSystemControlMasterControlUnitBrownOutResetFlag>:

//get the BORF: Brown-out Reset Flag
Boolean micSystemControlMasterControlUnitBrownOutResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & BORF) >> BORF;
    1e6c:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e6e:	80 e0       	ldi	r24, 0x00	; 0
    1e70:	08 95       	ret

00001e72 <micSystemControlMasterControlUnitExternalResetFlag>:

//get the EXTRF: External Reset Flag
Boolean micSystemControlMasterControlUnitExternalResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    1e72:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e74:	80 e0       	ldi	r24, 0x00	; 0
    1e76:	08 95       	ret

00001e78 <micSystemControlMasterControlUnitPowerOnResetFlag>:

//get the PORF: Power-on Reset Flag
Boolean micSystemControlMasterControlUnitPowerOnResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & PORF) >> PORF;
    1e78:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e7a:	80 e0       	ldi	r24, 0x00	; 0
    1e7c:	08 95       	ret

00001e7e <micSystemControlWatchdogTimerControlWatchdogFlag>:

//get the WDIF: Watchdog Interrupt Flag
Boolean micSystemControlWatchdogTimerControlWatchdogFlag( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDIF) >> WDIF;
    1e7e:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    1e82:	80 e0       	ldi	r24, 0x00	; 0
    1e84:	08 95       	ret

00001e86 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable>:

//set the WDIE: Watchdog Interrupt Enable
Boolean micSystemControlWatchdogTimerControlWatchdogInterruptEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDIE,enable);
    1e86:	88 23       	and	r24, r24
    1e88:	31 f0       	breq	.+12     	; 0x1e96 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x10>
    1e8a:	e0 e6       	ldi	r30, 0x60	; 96
    1e8c:	f0 e0       	ldi	r31, 0x00	; 0
    1e8e:	80 81       	ld	r24, Z
    1e90:	80 64       	ori	r24, 0x40	; 64
    1e92:	80 83       	st	Z, r24
    1e94:	05 c0       	rjmp	.+10     	; 0x1ea0 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x1a>
    1e96:	e0 e6       	ldi	r30, 0x60	; 96
    1e98:	f0 e0       	ldi	r31, 0x00	; 0
    1e9a:	80 81       	ld	r24, Z
    1e9c:	8f 7b       	andi	r24, 0xBF	; 191
    1e9e:	80 83       	st	Z, r24
	return o_success;
}
    1ea0:	81 e0       	ldi	r24, 0x01	; 1
    1ea2:	08 95       	ret

00001ea4 <micSystemControlWatchdogTimerControlWatchdogChangeEnable>:

//get the WDCE: Watchdog Change Enable
Boolean micSystemControlWatchdogTimerControlWatchdogChangeEnable( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDCE) >> WDCE;
    1ea4:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    1ea8:	80 e0       	ldi	r24, 0x00	; 0
    1eaa:	08 95       	ret

00001eac <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable>:

//set the WDE: Watchdog System Reset Enable
Boolean micSystemControlWatchdogTimerControlWatchdogSystemResetEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDE,enable);
    1eac:	88 23       	and	r24, r24
    1eae:	31 f0       	breq	.+12     	; 0x1ebc <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x10>
    1eb0:	e0 e6       	ldi	r30, 0x60	; 96
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	80 81       	ld	r24, Z
    1eb6:	88 60       	ori	r24, 0x08	; 8
    1eb8:	80 83       	st	Z, r24
    1eba:	05 c0       	rjmp	.+10     	; 0x1ec6 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x1a>
    1ebc:	e0 e6       	ldi	r30, 0x60	; 96
    1ebe:	f0 e0       	ldi	r31, 0x00	; 0
    1ec0:	80 81       	ld	r24, Z
    1ec2:	87 7f       	andi	r24, 0xF7	; 247
    1ec4:	80 83       	st	Z, r24
	return o_success;
}
    1ec6:	81 e0       	ldi	r24, 0x01	; 1
    1ec8:	08 95       	ret

00001eca <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler>:

//set the WDP3:0: Watchdog Timer Prescaler 3, 2, 1 and 0
Boolean micSystemControlWatchdogTimerControlWatchdogTimerPrescaler( ESystemWatchdogPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	WDTCSR |= prescaler_value;
    1eca:	e0 e6       	ldi	r30, 0x60	; 96
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	90 81       	ld	r25, Z
    1ed0:	89 2b       	or	r24, r25
    1ed2:	80 83       	st	Z, r24
	return o_success;
    1ed4:	81 e0       	ldi	r24, 0x01	; 1
    1ed6:	08 95       	ret

00001ed8 <micTimer0CompareMatchOutputAMode>:

//set the COM0A1:0: Compare Match Output A Mode
Boolean micTimer0CompareMatchOutputAMode( ETimer0CompareMatchOutputAMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0A = ( TCCR0A & ~( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) ) |
    1ed8:	94 b5       	in	r25, 0x24	; 36
    1eda:	80 7c       	andi	r24, 0xC0	; 192
    1edc:	9f 73       	andi	r25, 0x3F	; 63
    1ede:	98 2b       	or	r25, r24
    1ee0:	94 bd       	out	0x24, r25	; 36
             ( mode   &  ( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) );
	return o_success;
}
    1ee2:	81 e0       	ldi	r24, 0x01	; 1
    1ee4:	08 95       	ret

00001ee6 <micTimer0CompareMatchOutputBMode>:

//set the COM0B1:0: Compare Match Output B Mode
Boolean micTimer0CompareMatchOutputBMode( ETimer0CompareMatchOutputBMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B = ( TCCR0B & ~( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) ) |
    1ee6:	95 b5       	in	r25, 0x25	; 37
    1ee8:	80 73       	andi	r24, 0x30	; 48
    1eea:	9f 7c       	andi	r25, 0xCF	; 207
    1eec:	98 2b       	or	r25, r24
    1eee:	95 bd       	out	0x25, r25	; 37
             ( mode   &  ( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) );
	return o_success;
}
    1ef0:	81 e0       	ldi	r24, 0x01	; 1
    1ef2:	08 95       	ret

00001ef4 <micTimer0WaveformGenerationMode>:

//set the WGM01:0: Waveform Generation Mode
Boolean micTimer0WaveformGenerationMode( ETimer0GeneratorMode mode ) 
{
	Boolean o_success = TRUE;
	BIT_SET(TCCR0A , WGM00,( mode & ( 1U << WGM00 ) ) );
    1ef4:	80 ff       	sbrs	r24, 0
    1ef6:	04 c0       	rjmp	.+8      	; 0x1f00 <micTimer0WaveformGenerationMode+0xc>
    1ef8:	94 b5       	in	r25, 0x24	; 36
    1efa:	91 60       	ori	r25, 0x01	; 1
    1efc:	94 bd       	out	0x24, r25	; 36
    1efe:	03 c0       	rjmp	.+6      	; 0x1f06 <micTimer0WaveformGenerationMode+0x12>
    1f00:	94 b5       	in	r25, 0x24	; 36
    1f02:	9e 7f       	andi	r25, 0xFE	; 254
    1f04:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0A , WGM01,( mode & ( 1U << WGM01 ) ) >> 1U );
    1f06:	81 ff       	sbrs	r24, 1
    1f08:	04 c0       	rjmp	.+8      	; 0x1f12 <micTimer0WaveformGenerationMode+0x1e>
    1f0a:	94 b5       	in	r25, 0x24	; 36
    1f0c:	92 60       	ori	r25, 0x02	; 2
    1f0e:	94 bd       	out	0x24, r25	; 36
    1f10:	03 c0       	rjmp	.+6      	; 0x1f18 <micTimer0WaveformGenerationMode+0x24>
    1f12:	94 b5       	in	r25, 0x24	; 36
    1f14:	9d 7f       	andi	r25, 0xFD	; 253
    1f16:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0B , WGM02,( mode & ( 1U << WGM02 ) ) >> 2U );
    1f18:	83 ff       	sbrs	r24, 3
    1f1a:	04 c0       	rjmp	.+8      	; 0x1f24 <micTimer0WaveformGenerationMode+0x30>
    1f1c:	85 b5       	in	r24, 0x25	; 37
    1f1e:	88 60       	ori	r24, 0x08	; 8
    1f20:	85 bd       	out	0x25, r24	; 37
    1f22:	03 c0       	rjmp	.+6      	; 0x1f2a <micTimer0WaveformGenerationMode+0x36>
    1f24:	85 b5       	in	r24, 0x25	; 37
    1f26:	87 7f       	andi	r24, 0xF7	; 247
    1f28:	85 bd       	out	0x25, r24	; 37
	
	return o_success;
}
    1f2a:	81 e0       	ldi	r24, 0x01	; 1
    1f2c:	08 95       	ret

00001f2e <micTimer0ForceOutputCompareA>:

//set the FOC0A: Force Output Compare A
Boolean micTimer0ForceOutputCompareA( ETimer0ForceCompare mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B |= mode & ( ( 1U << FOC0B ) | ( 1U << FOC0A ) );
    1f2e:	95 b5       	in	r25, 0x25	; 37
    1f30:	80 7c       	andi	r24, 0xC0	; 192
    1f32:	98 2b       	or	r25, r24
    1f34:	95 bd       	out	0x25, r25	; 37
	return o_success;
}
    1f36:	81 e0       	ldi	r24, 0x01	; 1
    1f38:	08 95       	ret

00001f3a <micTimer0SetClockDivision>:

//set the CS02:0: Clock Select
void micTimer0SetClockDivision( ETimer0Clock clock_div )
{
	TCCR0B = ( TCCR0B    & ~( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) ) |
    1f3a:	95 b5       	in	r25, 0x25	; 37
    1f3c:	87 70       	andi	r24, 0x07	; 7
    1f3e:	98 7f       	andi	r25, 0xF8	; 248
    1f40:	98 2b       	or	r25, r24
    1f42:	95 bd       	out	0x25, r25	; 37
             ( clock_div &  ( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) );
}
    1f44:	08 95       	ret

00001f46 <micTimer0SetTimerCounterRegister>:

//set the TCNT0 Timer/Counter Register
void micTimer0SetTimerCounterRegister( Int8U tcnt0 )
{
	TCNT0 = tcnt0 ;
    1f46:	86 bd       	out	0x26, r24	; 38
}
    1f48:	08 95       	ret

00001f4a <micTimer0GetTimerCounterRegister>:

//Get the TCNT0 Timer/Counter Register
Int8U micTimer0GetTimerCounterRegister( void )
{
	return TCNT0 ;
    1f4a:	86 b5       	in	r24, 0x26	; 38
}
    1f4c:	08 95       	ret

00001f4e <micTimer0SetOutputCompareRegisterA>:

//set the OCR0A Output Compare Register A
void micTimer0SetOutputCompareRegisterA( Int8U ocr0a )
{
	OCR0A = ocr0a ;
    1f4e:	87 bd       	out	0x27, r24	; 39
}
    1f50:	08 95       	ret

00001f52 <micTimer0GetOutputCompareRegisterA>:

//Get the OCR0A Output Compare Register A
Int8U micTimer0GetOutputCompareRegisterA( void )
{
	return OCR0A ;
    1f52:	87 b5       	in	r24, 0x27	; 39
}
    1f54:	08 95       	ret

00001f56 <micTimer0SetOutputCompareRegisterB>:

//set the OCR0A Output Compare Register B
void micTimer0SetOutputCompareRegisterB( Int8U ocr0b )
{
	OCR0B = ocr0b ;
    1f56:	88 bd       	out	0x28, r24	; 40
}
    1f58:	08 95       	ret

00001f5a <micTimer0GetOutputCompareRegisterB>:

//Get the OCR0A Output Compare Register B
Int8U micTimer0GetOutputCompareRegisterB( void )
{
	return OCR0B ;
    1f5a:	88 b5       	in	r24, 0x28	; 40
}
    1f5c:	08 95       	ret

00001f5e <micTimer0SetTimerCounterInterrupt>:

//set the TIMSK0 Timer/Counter Interrupt Mask Register
void micTimer0SetTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 |= ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    1f5e:	ee e6       	ldi	r30, 0x6E	; 110
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	90 81       	ld	r25, Z
    1f64:	87 70       	andi	r24, 0x07	; 7
    1f66:	98 2b       	or	r25, r24
    1f68:	90 83       	st	Z, r25
}
    1f6a:	08 95       	ret

00001f6c <micTimer0ClearTimerCounterInterrupt>:

//Clear the TIMSK0 Timer/Counter Interrupt Unmask Register
void micTimer0ClearTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 &= ~ ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    1f6c:	ee e6       	ldi	r30, 0x6E	; 110
    1f6e:	f0 e0       	ldi	r31, 0x00	; 0
    1f70:	90 81       	ld	r25, Z
    1f72:	87 70       	andi	r24, 0x07	; 7
    1f74:	80 95       	com	r24
    1f76:	98 23       	and	r25, r24
    1f78:	90 83       	st	Z, r25
}
    1f7a:	08 95       	ret

00001f7c <micTimer0ClearTimerCounterInterruptFlagRegister>:

//Clear the TIFR0 Timer/Counter 0 Interrupt Flag Register
void micTimer0ClearTimerCounterInterruptFlagRegister( ETimer0Flags flag )
{
	TIMSK0 &= ~ ( flag & ( ( 1U << OCF0B ) | ( 1U << OCF0A ) | ( 1U << TOV0 ) ) );
    1f7c:	ee e6       	ldi	r30, 0x6E	; 110
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	90 81       	ld	r25, Z
    1f82:	87 70       	andi	r24, 0x07	; 7
    1f84:	80 95       	com	r24
    1f86:	98 23       	and	r25, r24
    1f88:	90 83       	st	Z, r25
    1f8a:	08 95       	ret

00001f8c <micUsart0SetIODataRegister>:

//set the UDRn  USART I/O Data Register 0
Boolean micUsart0SetIODataRegister( Int8U udr0 ) 
{
	Boolean o_success = TRUE;
	UDR0 = udr0;
    1f8c:	80 93 c6 00 	sts	0x00C6, r24
	return o_success;
}
    1f90:	81 e0       	ldi	r24, 0x01	; 1
    1f92:	08 95       	ret

00001f94 <micUsart1SetIODataRegister>:
//set the UDRn  USART I/O Data Register 1
Boolean micUsart1SetIODataRegister( Int8U udr1 ) 
{
	Boolean o_success = TRUE;
	UDR1 = udr1;
    1f94:	80 93 ce 00 	sts	0x00CE, r24
	return o_success;
}
    1f98:	81 e0       	ldi	r24, 0x01	; 1
    1f9a:	08 95       	ret

00001f9c <micUsart0GetIODataRegister>:

//Get the UDRn  USART I/O Data Register 0
Int8U micUsart0GetIODataRegister( void ) 
{
	return UDR0 ;
    1f9c:	80 91 c6 00 	lds	r24, 0x00C6
}
    1fa0:	08 95       	ret

00001fa2 <micUsart1GetIODataRegister>:
//Get the UDRn  USART I/O Data Register 1
Int8U micUsart1GetIODataRegister( void ) 
{
	return UDR1 ;
    1fa2:	80 91 ce 00 	lds	r24, 0x00CE
}
    1fa6:	08 95       	ret

00001fa8 <micUsart0GetRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetRegisterEmpty( void )
{
  return ( UCSR0A & (1U << UDRE0 ) );
    1fa8:	80 91 c0 00 	lds	r24, 0x00C0
}
    1fac:	80 72       	andi	r24, 0x20	; 32
    1fae:	08 95       	ret

00001fb0 <micUsart1GetRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetRegisterEmpty( void )
{
  return ( UCSR1A & (1U << UDRE1 ) );
    1fb0:	80 91 c8 00 	lds	r24, 0x00C8
}
    1fb4:	80 72       	andi	r24, 0x20	; 32
    1fb6:	08 95       	ret

00001fb8 <micUsart0GetError>:

//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart0GetError( void )
{ 
  return ( UCSR0A & ( ( 1U << FE0 ) | ( 1U << DOR0 ) | ( 1U << UPE0 ) ) );
    1fb8:	80 91 c0 00 	lds	r24, 0x00C0
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	8c 71       	andi	r24, 0x1C	; 28
    1fc0:	90 70       	andi	r25, 0x00	; 0
}
    1fc2:	08 95       	ret

00001fc4 <micUsart1GetError>:
//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart1GetError( void )
{ 
  return ( UCSR1A & ( ( 1U << FE1 ) | ( 1U << DOR1 ) | ( 1U << UPE1 ) ) );
    1fc4:	80 91 c8 00 	lds	r24, 0x00C8
    1fc8:	90 e0       	ldi	r25, 0x00	; 0
    1fca:	8c 71       	andi	r24, 0x1C	; 28
    1fcc:	90 70       	andi	r25, 0x00	; 0
}
    1fce:	08 95       	ret

00001fd0 <micUsart0SetSpeedMode>:

//Set the U2Xn: Double the USART Transmission Speed
void micUsart0SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    1fd0:	00 97       	sbiw	r24, 0x00	; 0
    1fd2:	29 f4       	brne	.+10     	; 0x1fde <micUsart0SetSpeedMode+0xe>
	{
		UCSR0A &= ~mode;
    1fd4:	e0 ec       	ldi	r30, 0xC0	; 192
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	80 81       	ld	r24, Z
    1fda:	80 83       	st	Z, r24
    1fdc:	08 95       	ret
	}
	else
	{
		UCSR0A |= mode;
    1fde:	e0 ec       	ldi	r30, 0xC0	; 192
    1fe0:	f0 e0       	ldi	r31, 0x00	; 0
    1fe2:	90 81       	ld	r25, Z
    1fe4:	89 2b       	or	r24, r25
    1fe6:	80 83       	st	Z, r24
    1fe8:	08 95       	ret

00001fea <micUsart1SetSpeedMode>:
	}		
}
//Set the U2Xn: Double the USART Transmission Speed
void micUsart1SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    1fea:	00 97       	sbiw	r24, 0x00	; 0
    1fec:	29 f4       	brne	.+10     	; 0x1ff8 <micUsart1SetSpeedMode+0xe>
	{
		UCSR1A &= ~mode;
    1fee:	e8 ec       	ldi	r30, 0xC8	; 200
    1ff0:	f0 e0       	ldi	r31, 0x00	; 0
    1ff2:	80 81       	ld	r24, Z
    1ff4:	80 83       	st	Z, r24
    1ff6:	08 95       	ret
	}
	else
	{
		UCSR1A |= mode;
    1ff8:	e8 ec       	ldi	r30, 0xC8	; 200
    1ffa:	f0 e0       	ldi	r31, 0x00	; 0
    1ffc:	90 81       	ld	r25, Z
    1ffe:	89 2b       	or	r24, r25
    2000:	80 83       	st	Z, r24
    2002:	08 95       	ret

00002004 <micUsart0GetSpeedMode>:
}

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
	return ( UCSR0A & ( 1U << U2X0 ) );	
    2004:	80 91 c0 00 	lds	r24, 0x00C0
    2008:	90 e0       	ldi	r25, 0x00	; 0
    200a:	82 70       	andi	r24, 0x02	; 2
    200c:	90 70       	andi	r25, 0x00	; 0
}
    200e:	08 95       	ret

00002010 <micUsart1GetSpeedMode>:
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
	return ( UCSR1A & ( 1U << U2X1 ) );	
    2010:	80 91 c8 00 	lds	r24, 0x00C8
    2014:	90 e0       	ldi	r25, 0x00	; 0
    2016:	82 70       	andi	r24, 0x02	; 2
    2018:	90 70       	andi	r25, 0x00	; 0
}
    201a:	08 95       	ret

0000201c <micUsart0SetMultiProcessorMode>:

//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart0SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR0A = UCSR0A | ( 1U << MPCM0);
    201c:	e0 ec       	ldi	r30, 0xC0	; 192
    201e:	f0 e0       	ldi	r31, 0x00	; 0
    2020:	80 81       	ld	r24, Z
    2022:	81 60       	ori	r24, 0x01	; 1
    2024:	80 83       	st	Z, r24
	return o_success;
}
    2026:	81 e0       	ldi	r24, 0x01	; 1
    2028:	08 95       	ret

0000202a <micUsart1SetMultiProcessorMode>:
//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart1SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR1A = UCSR1A | ( 1U << MPCM1);
    202a:	e8 ec       	ldi	r30, 0xC8	; 200
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	80 81       	ld	r24, Z
    2030:	81 60       	ori	r24, 0x01	; 1
    2032:	80 83       	st	Z, r24
	return o_success;
}
    2034:	81 e0       	ldi	r24, 0x01	; 1
    2036:	08 95       	ret

00002038 <micUsart0GetMultiProcessorMode>:

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
	return ( UCSR0A & ( 1U << MPCM0 ) );
    2038:	80 91 c0 00 	lds	r24, 0x00C0
}
    203c:	81 70       	andi	r24, 0x01	; 1
    203e:	08 95       	ret

00002040 <micUsart1GetMultiProcessorMode>:
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
	return ( UCSR1A & ( 1U << MPCM1 ) );
    2040:	80 91 c8 00 	lds	r24, 0x00C8
}
    2044:	81 70       	andi	r24, 0x01	; 1
    2046:	08 95       	ret

00002048 <micUsart0GetReceiptCompleted>:

//Get the RXCn: USART Receive Complete
Boolean micUsart0GetReceiptCompleted(void)
{
  return ( UCSR0A & ( 1U << RXC0 ) );
    2048:	80 91 c0 00 	lds	r24, 0x00C0
}
    204c:	80 78       	andi	r24, 0x80	; 128
    204e:	08 95       	ret

00002050 <micUsart1GetReceiptCompleted>:
//Get the RXCn: USART Receive Complete
Boolean micUsart1GetReceiptCompleted(void)
{
  return ( UCSR1A & ( 1U << RXC1 ) );
    2050:	80 91 c8 00 	lds	r24, 0x00C8
}
    2054:	80 78       	andi	r24, 0x80	; 128
    2056:	08 95       	ret

00002058 <micUsart0SetTransmitCompleted>:

//Set the TXCn: USART Transmit Complete
Boolean micUsart0SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR0A |= ( 1U << TXC0);
    2058:	e0 ec       	ldi	r30, 0xC0	; 192
    205a:	f0 e0       	ldi	r31, 0x00	; 0
    205c:	80 81       	ld	r24, Z
    205e:	80 64       	ori	r24, 0x40	; 64
    2060:	80 83       	st	Z, r24
	return o_success;
}
    2062:	81 e0       	ldi	r24, 0x01	; 1
    2064:	08 95       	ret

00002066 <micUsart1SetTransmitCompleted>:
//Set the TXCn: USART Transmit Complete
Boolean micUsart1SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR1A |= ( 1U << TXC1);
    2066:	e8 ec       	ldi	r30, 0xC8	; 200
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	80 81       	ld	r24, Z
    206c:	80 64       	ori	r24, 0x40	; 64
    206e:	80 83       	st	Z, r24
	return o_success;
}
    2070:	81 e0       	ldi	r24, 0x01	; 1
    2072:	08 95       	ret

00002074 <micUsart0GetTransmitCompleted>:

//Get the TXCn: USART Transmit Complete
Boolean micUsart0GetTransmitCompleted(void)
{
  return ( UCSR0A & ( 1U << TXC0 ) );
    2074:	80 91 c0 00 	lds	r24, 0x00C0
}
    2078:	80 74       	andi	r24, 0x40	; 64
    207a:	08 95       	ret

0000207c <micUsart1GetTransmitCompleted>:
//Get the TXCn: USART Transmit Complete
Boolean micUsart1GetTransmitCompleted(void)
{
  return ( UCSR1A & ( 1U << TXC1 ) );
    207c:	80 91 c8 00 	lds	r24, 0x00C8
}
    2080:	80 74       	andi	r24, 0x40	; 64
    2082:	08 95       	ret

00002084 <micUsart0GetDataRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetDataRegisterEmpty(void)
{
  return ( UCSR0A & ( 1U << UDRE0 ) );
    2084:	80 91 c0 00 	lds	r24, 0x00C0
}
    2088:	80 72       	andi	r24, 0x20	; 32
    208a:	08 95       	ret

0000208c <micUsart1GetDataRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetDataRegisterEmpty(void)
{
  return ( UCSR1A & ( 1U << UDRE1 ) );
    208c:	80 91 c8 00 	lds	r24, 0x00C8
}
    2090:	80 72       	andi	r24, 0x20	; 32
    2092:	08 95       	ret

00002094 <micUsart0SetTransmitterEnable>:

//Set the TXENn: Transmitter Enable 0
Boolean micUsart0SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << TXEN0);
    2094:	e1 ec       	ldi	r30, 0xC1	; 193
    2096:	f0 e0       	ldi	r31, 0x00	; 0
    2098:	80 81       	ld	r24, Z
    209a:	88 60       	ori	r24, 0x08	; 8
    209c:	80 83       	st	Z, r24
	return o_success;
}
    209e:	81 e0       	ldi	r24, 0x01	; 1
    20a0:	08 95       	ret

000020a2 <micUsart1SetTransmitterEnable>:
//Set the TXENn: Transmitter Enable 0
Boolean micUsart1SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << TXEN1);
    20a2:	e9 ec       	ldi	r30, 0xC9	; 201
    20a4:	f0 e0       	ldi	r31, 0x00	; 0
    20a6:	80 81       	ld	r24, Z
    20a8:	88 60       	ori	r24, 0x08	; 8
    20aa:	80 83       	st	Z, r24
	return o_success;
}
    20ac:	81 e0       	ldi	r24, 0x01	; 1
    20ae:	08 95       	ret

000020b0 <micUsart0SetTransmitterDisable>:

//Set the TXENn: Transmitter Disable 0
Boolean micUsart0SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << TXEN0 );
    20b0:	e1 ec       	ldi	r30, 0xC1	; 193
    20b2:	f0 e0       	ldi	r31, 0x00	; 0
    20b4:	80 81       	ld	r24, Z
    20b6:	87 7f       	andi	r24, 0xF7	; 247
    20b8:	80 83       	st	Z, r24
	return o_success;
}
    20ba:	81 e0       	ldi	r24, 0x01	; 1
    20bc:	08 95       	ret

000020be <micUsart1SetTransmitterDisable>:
//Set the TXENn: Transmitter Disable 0
Boolean micUsart1SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << TXEN1 );
    20be:	e9 ec       	ldi	r30, 0xC9	; 201
    20c0:	f0 e0       	ldi	r31, 0x00	; 0
    20c2:	80 81       	ld	r24, Z
    20c4:	87 7f       	andi	r24, 0xF7	; 247
    20c6:	80 83       	st	Z, r24
	return o_success;
}
    20c8:	81 e0       	ldi	r24, 0x01	; 1
    20ca:	08 95       	ret

000020cc <micUsart0SetReceiverEnable>:

//Set the RXENn: Receiver Enable 0
Boolean micUsart0SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << RXEN0);
    20cc:	e1 ec       	ldi	r30, 0xC1	; 193
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	80 81       	ld	r24, Z
    20d2:	80 61       	ori	r24, 0x10	; 16
    20d4:	80 83       	st	Z, r24
	return o_success;
}
    20d6:	81 e0       	ldi	r24, 0x01	; 1
    20d8:	08 95       	ret

000020da <micUsart1SetReceiverEnable>:
//Set the RXENn: Receiver Enable 0
Boolean micUsart1SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << RXEN1);
    20da:	e9 ec       	ldi	r30, 0xC9	; 201
    20dc:	f0 e0       	ldi	r31, 0x00	; 0
    20de:	80 81       	ld	r24, Z
    20e0:	80 61       	ori	r24, 0x10	; 16
    20e2:	80 83       	st	Z, r24
	return o_success;
}
    20e4:	81 e0       	ldi	r24, 0x01	; 1
    20e6:	08 95       	ret

000020e8 <micUsart0SetReceiverDisable>:

//Set the RXENn: Receiver Disable 0
Boolean micUsart0SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << RXEN0 );
    20e8:	e1 ec       	ldi	r30, 0xC1	; 193
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	80 81       	ld	r24, Z
    20ee:	8f 7e       	andi	r24, 0xEF	; 239
    20f0:	80 83       	st	Z, r24
	return o_success;
}
    20f2:	81 e0       	ldi	r24, 0x01	; 1
    20f4:	08 95       	ret

000020f6 <micUsart1SetReceiverDisable>:
//Set the RXENn: Receiver Disable 0
Boolean micUsart1SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << RXEN1 );
    20f6:	e9 ec       	ldi	r30, 0xC9	; 201
    20f8:	f0 e0       	ldi	r31, 0x00	; 0
    20fa:	80 81       	ld	r24, Z
    20fc:	8f 7e       	andi	r24, 0xEF	; 239
    20fe:	80 83       	st	Z, r24
	return o_success;
}
    2100:	81 e0       	ldi	r24, 0x01	; 1
    2102:	08 95       	ret

00002104 <micUsart0SetDataSize>:

//Set the UCSZn : Character Size n
Boolean micUsart0SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
    2104:	e1 ec       	ldi	r30, 0xC1	; 193
    2106:	f0 e0       	ldi	r31, 0x00	; 0
    2108:	90 81       	ld	r25, Z
    210a:	28 2f       	mov	r18, r24
    210c:	24 70       	andi	r18, 0x04	; 4
    210e:	9b 7f       	andi	r25, 0xFB	; 251
    2110:	92 2b       	or	r25, r18
    2112:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    2114:	e2 ec       	ldi	r30, 0xC2	; 194
    2116:	f0 e0       	ldi	r31, 0x00	; 0
    2118:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
    211a:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    211c:	86 70       	andi	r24, 0x06	; 6
    211e:	99 7f       	andi	r25, 0xF9	; 249
    2120:	89 2b       	or	r24, r25
    2122:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
	return o_success;
}
    2124:	81 e0       	ldi	r24, 0x01	; 1
    2126:	08 95       	ret

00002128 <micUsart1SetDataSize>:
//Set the UCSZn : Character Size n
Boolean micUsart1SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
    2128:	e9 ec       	ldi	r30, 0xC9	; 201
    212a:	f0 e0       	ldi	r31, 0x00	; 0
    212c:	90 81       	ld	r25, Z
    212e:	28 2f       	mov	r18, r24
    2130:	24 70       	andi	r18, 0x04	; 4
    2132:	9b 7f       	andi	r25, 0xFB	; 251
    2134:	92 2b       	or	r25, r18
    2136:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    2138:	ea ec       	ldi	r30, 0xCA	; 202
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
    213e:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    2140:	86 70       	andi	r24, 0x06	; 6
    2142:	99 7f       	andi	r25, 0xF9	; 249
    2144:	89 2b       	or	r24, r25
    2146:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
	return o_success;
}
    2148:	81 e0       	ldi	r24, 0x01	; 1
    214a:	08 95       	ret

0000214c <micUsart0SetParityMode>:

//Set the UPMn1:0: Parity Mode
Boolean micUsart0SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~((1U << UPM01) | (1U << UPM00))) |
    214c:	e2 ec       	ldi	r30, 0xC2	; 194
    214e:	f0 e0       	ldi	r31, 0x00	; 0
    2150:	90 81       	ld	r25, Z
    2152:	80 73       	andi	r24, 0x30	; 48
    2154:	9f 7c       	andi	r25, 0xCF	; 207
    2156:	98 2b       	or	r25, r24
    2158:	90 83       	st	Z, r25
			(parity_mode & ((1U << UPM01) | (1U << UPM00)));
	return o_success;
}
    215a:	81 e0       	ldi	r24, 0x01	; 1
    215c:	08 95       	ret

0000215e <micUsart1SetParityMode>:
//Set the UPMn1:0: Parity Mode
Boolean micUsart1SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~((1U << UPM11) | (1U << UPM10))) |
    215e:	ea ec       	ldi	r30, 0xCA	; 202
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	90 81       	ld	r25, Z
    2164:	80 73       	andi	r24, 0x30	; 48
    2166:	9f 7c       	andi	r25, 0xCF	; 207
    2168:	98 2b       	or	r25, r24
    216a:	90 83       	st	Z, r25
			(parity_mode & ((1U << UPM11) | (1U << UPM10)));
	return o_success;
}
    216c:	81 e0       	ldi	r24, 0x01	; 1
    216e:	08 95       	ret

00002170 <micUsart0SetStopBits>:

//Set the USBSn: Stop Bit Select
Boolean micUsart0SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << USBS0)) |
    2170:	e2 ec       	ldi	r30, 0xC2	; 194
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	90 81       	ld	r25, Z
    2176:	88 70       	andi	r24, 0x08	; 8
    2178:	97 7f       	andi	r25, 0xF7	; 247
    217a:	98 2b       	or	r25, r24
    217c:	90 83       	st	Z, r25
			(stop_bits & (1U << USBS0));
	return o_success;
}
    217e:	81 e0       	ldi	r24, 0x01	; 1
    2180:	08 95       	ret

00002182 <micUsart1SetStopBits>:
//Set the USBSn: Stop Bit Select
Boolean micUsart1SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << USBS1)) |
    2182:	ea ec       	ldi	r30, 0xCA	; 202
    2184:	f0 e0       	ldi	r31, 0x00	; 0
    2186:	90 81       	ld	r25, Z
    2188:	88 70       	andi	r24, 0x08	; 8
    218a:	97 7f       	andi	r25, 0xF7	; 247
    218c:	98 2b       	or	r25, r24
    218e:	90 83       	st	Z, r25
			(stop_bits & (1U << USBS1));
	return o_success;
}
    2190:	81 e0       	ldi	r24, 0x01	; 1
    2192:	08 95       	ret

00002194 <micUsart0SetRxInterrupt>:

//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << RXCIE0);
    2194:	e1 ec       	ldi	r30, 0xC1	; 193
    2196:	f0 e0       	ldi	r31, 0x00	; 0
    2198:	80 81       	ld	r24, Z
    219a:	80 68       	ori	r24, 0x80	; 128
    219c:	80 83       	st	Z, r24

	return o_success;
}
    219e:	81 e0       	ldi	r24, 0x01	; 1
    21a0:	08 95       	ret

000021a2 <micUsart1SetRxInterrupt>:
//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << RXCIE1);
    21a2:	e9 ec       	ldi	r30, 0xC9	; 201
    21a4:	f0 e0       	ldi	r31, 0x00	; 0
    21a6:	80 81       	ld	r24, Z
    21a8:	80 68       	ori	r24, 0x80	; 128
    21aa:	80 83       	st	Z, r24

	return o_success;
}
    21ac:	81 e0       	ldi	r24, 0x01	; 1
    21ae:	08 95       	ret

000021b0 <micUsart0ClearRxInterrupt>:

//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << RXCIE0);
    21b0:	e1 ec       	ldi	r30, 0xC1	; 193
    21b2:	f0 e0       	ldi	r31, 0x00	; 0
    21b4:	80 81       	ld	r24, Z
    21b6:	8f 77       	andi	r24, 0x7F	; 127
    21b8:	80 83       	st	Z, r24

	return o_success;
}
    21ba:	81 e0       	ldi	r24, 0x01	; 1
    21bc:	08 95       	ret

000021be <micUsart1ClearRxInterrupt>:
//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << RXCIE1);
    21be:	e9 ec       	ldi	r30, 0xC9	; 201
    21c0:	f0 e0       	ldi	r31, 0x00	; 0
    21c2:	80 81       	ld	r24, Z
    21c4:	8f 77       	andi	r24, 0x7F	; 127
    21c6:	80 83       	st	Z, r24

	return o_success;
}
    21c8:	81 e0       	ldi	r24, 0x01	; 1
    21ca:	08 95       	ret

000021cc <micUsart0SetTxInterrupt>:

//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << TXCIE0);
    21cc:	e1 ec       	ldi	r30, 0xC1	; 193
    21ce:	f0 e0       	ldi	r31, 0x00	; 0
    21d0:	80 81       	ld	r24, Z
    21d2:	80 64       	ori	r24, 0x40	; 64
    21d4:	80 83       	st	Z, r24

	return o_success;
}
    21d6:	81 e0       	ldi	r24, 0x01	; 1
    21d8:	08 95       	ret

000021da <micUsart1SetTxInterrupt>:
//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << TXCIE1);
    21da:	e9 ec       	ldi	r30, 0xC9	; 201
    21dc:	f0 e0       	ldi	r31, 0x00	; 0
    21de:	80 81       	ld	r24, Z
    21e0:	80 64       	ori	r24, 0x40	; 64
    21e2:	80 83       	st	Z, r24

	return o_success;
}
    21e4:	81 e0       	ldi	r24, 0x01	; 1
    21e6:	08 95       	ret

000021e8 <micUsart0ClearTxInterrupt>:

//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << TXCIE0);
    21e8:	e1 ec       	ldi	r30, 0xC1	; 193
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	80 81       	ld	r24, Z
    21ee:	8f 7b       	andi	r24, 0xBF	; 191
    21f0:	80 83       	st	Z, r24

	return o_success;
}
    21f2:	81 e0       	ldi	r24, 0x01	; 1
    21f4:	08 95       	ret

000021f6 <micUsart1ClearTxInterrupt>:
//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << TXCIE1);
    21f6:	e9 ec       	ldi	r30, 0xC9	; 201
    21f8:	f0 e0       	ldi	r31, 0x00	; 0
    21fa:	80 81       	ld	r24, Z
    21fc:	8f 7b       	andi	r24, 0xBF	; 191
    21fe:	80 83       	st	Z, r24

	return o_success;
}
    2200:	81 e0       	ldi	r24, 0x01	; 1
    2202:	08 95       	ret

00002204 <micUsart0SetDataRegisterEmptyInterrupt>:

//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << UDRIE0);
    2204:	e1 ec       	ldi	r30, 0xC1	; 193
    2206:	f0 e0       	ldi	r31, 0x00	; 0
    2208:	80 81       	ld	r24, Z
    220a:	80 62       	ori	r24, 0x20	; 32
    220c:	80 83       	st	Z, r24

	return o_success;
}
    220e:	81 e0       	ldi	r24, 0x01	; 1
    2210:	08 95       	ret

00002212 <micUsart1SetDataRegisterEmptyInterrupt>:
//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << UDRIE1);
    2212:	e9 ec       	ldi	r30, 0xC9	; 201
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	80 62       	ori	r24, 0x20	; 32
    221a:	80 83       	st	Z, r24

	return o_success;
}
    221c:	81 e0       	ldi	r24, 0x01	; 1
    221e:	08 95       	ret

00002220 <micUsart0ClearDataRegisterEmptyInterrupt>:

//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << UDRIE0);
    2220:	e1 ec       	ldi	r30, 0xC1	; 193
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	80 81       	ld	r24, Z
    2226:	8f 7d       	andi	r24, 0xDF	; 223
    2228:	80 83       	st	Z, r24

	return o_success;
}
    222a:	81 e0       	ldi	r24, 0x01	; 1
    222c:	08 95       	ret

0000222e <micUsart1ClearDataRegisterEmptyInterrupt>:
//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << UDRIE1);
    222e:	e9 ec       	ldi	r30, 0xC9	; 201
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	8f 7d       	andi	r24, 0xDF	; 223
    2236:	80 83       	st	Z, r24

	return o_success;
}
    2238:	81 e0       	ldi	r24, 0x01	; 1
    223a:	08 95       	ret

0000223c <micUsart0SetSynchronousClockPolarity>:

//Set UCPOLn: Clock Polarity
Boolean micUsart0SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << UCPOL0)) | (polarity & (1U << UCPOL0));
    223c:	e2 ec       	ldi	r30, 0xC2	; 194
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	90 81       	ld	r25, Z
    2242:	81 70       	andi	r24, 0x01	; 1
    2244:	9e 7f       	andi	r25, 0xFE	; 254
    2246:	98 2b       	or	r25, r24
    2248:	90 83       	st	Z, r25
  
	return o_success;
}
    224a:	81 e0       	ldi	r24, 0x01	; 1
    224c:	08 95       	ret

0000224e <micUsart1SetSynchronousClockPolarity>:
//Set UCPOLn: Clock Polarity
Boolean micUsart1SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << UCPOL1)) | (polarity & (1U << UCPOL1));
    224e:	ea ec       	ldi	r30, 0xCA	; 202
    2250:	f0 e0       	ldi	r31, 0x00	; 0
    2252:	90 81       	ld	r25, Z
    2254:	81 70       	andi	r24, 0x01	; 1
    2256:	9e 7f       	andi	r25, 0xFE	; 254
    2258:	98 2b       	or	r25, r24
    225a:	90 83       	st	Z, r25
  
	return o_success;
}
    225c:	81 e0       	ldi	r24, 0x01	; 1
    225e:	08 95       	ret

00002260 <micUsart0SetBaudRateAsynchronousNormalMode>:

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    2260:	cf 92       	push	r12
    2262:	df 92       	push	r13
    2264:	ef 92       	push	r14
    2266:	ff 92       	push	r15
    2268:	6b 01       	movw	r12, r22
    226a:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    226c:	0e 94 1c 10 	call	0x2038	; 0x2038 <micUsart0GetMultiProcessorMode>
    2270:	88 23       	and	r24, r24
    2272:	21 f5       	brne	.+72     	; 0x22bc <micUsart0SetBaudRateAsynchronousNormalMode+0x5c>
	{
		if( E_USART_SPEED_NORMAL == micUsart0GetSpeedMode( ) )
    2274:	0e 94 02 10 	call	0x2004	; 0x2004 <micUsart0GetSpeedMode>
    2278:	00 97       	sbiw	r24, 0x00	; 0
    227a:	11 f5       	brne	.+68     	; 0x22c0 <micUsart0SetBaudRateAsynchronousNormalMode+0x60>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    227c:	cc 0c       	add	r12, r12
    227e:	dd 1c       	adc	r13, r13
    2280:	ee 1c       	adc	r14, r14
    2282:	ff 1c       	adc	r15, r15
    2284:	cc 0c       	add	r12, r12
    2286:	dd 1c       	adc	r13, r13
    2288:	ee 1c       	adc	r14, r14
    228a:	ff 1c       	adc	r15, r15
    228c:	a7 01       	movw	r20, r14
    228e:	96 01       	movw	r18, r12
    2290:	22 0f       	add	r18, r18
    2292:	33 1f       	adc	r19, r19
    2294:	44 1f       	adc	r20, r20
    2296:	55 1f       	adc	r21, r21
    2298:	22 0f       	add	r18, r18
    229a:	33 1f       	adc	r19, r19
    229c:	44 1f       	adc	r20, r20
    229e:	55 1f       	adc	r21, r21
    22a0:	60 e0       	ldi	r22, 0x00	; 0
    22a2:	74 e2       	ldi	r23, 0x24	; 36
    22a4:	84 ef       	ldi	r24, 0xF4	; 244
    22a6:	90 e0       	ldi	r25, 0x00	; 0
    22a8:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
    22ac:	21 50       	subi	r18, 0x01	; 1
    22ae:	30 40       	sbci	r19, 0x00	; 0
    22b0:	30 93 c5 00 	sts	0x00C5, r19
    22b4:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    22b8:	81 e0       	ldi	r24, 0x01	; 1
    22ba:	03 c0       	rjmp	.+6      	; 0x22c2 <micUsart0SetBaudRateAsynchronousNormalMode+0x62>
}

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    22bc:	80 e0       	ldi	r24, 0x00	; 0
    22be:	01 c0       	rjmp	.+2      	; 0x22c2 <micUsart0SetBaudRateAsynchronousNormalMode+0x62>
    22c0:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    22c2:	ff 90       	pop	r15
    22c4:	ef 90       	pop	r14
    22c6:	df 90       	pop	r13
    22c8:	cf 90       	pop	r12
    22ca:	08 95       	ret

000022cc <micUsart1SetBaudRateAsynchronousNormalMode>:
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    22cc:	cf 92       	push	r12
    22ce:	df 92       	push	r13
    22d0:	ef 92       	push	r14
    22d2:	ff 92       	push	r15
    22d4:	6b 01       	movw	r12, r22
    22d6:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    22d8:	0e 94 20 10 	call	0x2040	; 0x2040 <micUsart1GetMultiProcessorMode>
    22dc:	88 23       	and	r24, r24
    22de:	21 f5       	brne	.+72     	; 0x2328 <micUsart1SetBaudRateAsynchronousNormalMode+0x5c>
	{
		if( E_USART_SPEED_NORMAL == micUsart1GetSpeedMode( ) )
    22e0:	0e 94 08 10 	call	0x2010	; 0x2010 <micUsart1GetSpeedMode>
    22e4:	00 97       	sbiw	r24, 0x00	; 0
    22e6:	11 f5       	brne	.+68     	; 0x232c <micUsart1SetBaudRateAsynchronousNormalMode+0x60>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    22e8:	cc 0c       	add	r12, r12
    22ea:	dd 1c       	adc	r13, r13
    22ec:	ee 1c       	adc	r14, r14
    22ee:	ff 1c       	adc	r15, r15
    22f0:	cc 0c       	add	r12, r12
    22f2:	dd 1c       	adc	r13, r13
    22f4:	ee 1c       	adc	r14, r14
    22f6:	ff 1c       	adc	r15, r15
    22f8:	a7 01       	movw	r20, r14
    22fa:	96 01       	movw	r18, r12
    22fc:	22 0f       	add	r18, r18
    22fe:	33 1f       	adc	r19, r19
    2300:	44 1f       	adc	r20, r20
    2302:	55 1f       	adc	r21, r21
    2304:	22 0f       	add	r18, r18
    2306:	33 1f       	adc	r19, r19
    2308:	44 1f       	adc	r20, r20
    230a:	55 1f       	adc	r21, r21
    230c:	60 e0       	ldi	r22, 0x00	; 0
    230e:	74 e2       	ldi	r23, 0x24	; 36
    2310:	84 ef       	ldi	r24, 0xF4	; 244
    2312:	90 e0       	ldi	r25, 0x00	; 0
    2314:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
    2318:	21 50       	subi	r18, 0x01	; 1
    231a:	30 40       	sbci	r19, 0x00	; 0
    231c:	30 93 cd 00 	sts	0x00CD, r19
    2320:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    2324:	81 e0       	ldi	r24, 0x01	; 1
    2326:	03 c0       	rjmp	.+6      	; 0x232e <micUsart1SetBaudRateAsynchronousNormalMode+0x62>
	return o_success;
}	
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    2328:	80 e0       	ldi	r24, 0x00	; 0
    232a:	01 c0       	rjmp	.+2      	; 0x232e <micUsart1SetBaudRateAsynchronousNormalMode+0x62>
    232c:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    232e:	ff 90       	pop	r15
    2330:	ef 90       	pop	r14
    2332:	df 90       	pop	r13
    2334:	cf 90       	pop	r12
    2336:	08 95       	ret

00002338 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode>:

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    2338:	cf 92       	push	r12
    233a:	df 92       	push	r13
    233c:	ef 92       	push	r14
    233e:	ff 92       	push	r15
    2340:	6b 01       	movw	r12, r22
    2342:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    2344:	0e 94 1c 10 	call	0x2038	; 0x2038 <micUsart0GetMultiProcessorMode>
    2348:	88 23       	and	r24, r24
    234a:	09 f5       	brne	.+66     	; 0x238e <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x56>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart0GetSpeedMode( ) )
    234c:	0e 94 02 10 	call	0x2004	; 0x2004 <micUsart0GetSpeedMode>
    2350:	82 30       	cpi	r24, 0x02	; 2
    2352:	91 05       	cpc	r25, r1
    2354:	f1 f4       	brne	.+60     	; 0x2392 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5a>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    2356:	cc 0c       	add	r12, r12
    2358:	dd 1c       	adc	r13, r13
    235a:	ee 1c       	adc	r14, r14
    235c:	ff 1c       	adc	r15, r15
    235e:	cc 0c       	add	r12, r12
    2360:	dd 1c       	adc	r13, r13
    2362:	ee 1c       	adc	r14, r14
    2364:	ff 1c       	adc	r15, r15
    2366:	a7 01       	movw	r20, r14
    2368:	96 01       	movw	r18, r12
    236a:	22 0f       	add	r18, r18
    236c:	33 1f       	adc	r19, r19
    236e:	44 1f       	adc	r20, r20
    2370:	55 1f       	adc	r21, r21
    2372:	60 e0       	ldi	r22, 0x00	; 0
    2374:	74 e2       	ldi	r23, 0x24	; 36
    2376:	84 ef       	ldi	r24, 0xF4	; 244
    2378:	90 e0       	ldi	r25, 0x00	; 0
    237a:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
    237e:	21 50       	subi	r18, 0x01	; 1
    2380:	30 40       	sbci	r19, 0x00	; 0
    2382:	30 93 c5 00 	sts	0x00C5, r19
    2386:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    238a:	81 e0       	ldi	r24, 0x01	; 1
    238c:	03 c0       	rjmp	.+6      	; 0x2394 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
}	

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    238e:	80 e0       	ldi	r24, 0x00	; 0
    2390:	01 c0       	rjmp	.+2      	; 0x2394 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
    2392:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    2394:	ff 90       	pop	r15
    2396:	ef 90       	pop	r14
    2398:	df 90       	pop	r13
    239a:	cf 90       	pop	r12
    239c:	08 95       	ret

0000239e <micUsart1SetBaudRateAsynchronousDoubleSpeedMode>:
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    239e:	cf 92       	push	r12
    23a0:	df 92       	push	r13
    23a2:	ef 92       	push	r14
    23a4:	ff 92       	push	r15
    23a6:	6b 01       	movw	r12, r22
    23a8:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    23aa:	0e 94 20 10 	call	0x2040	; 0x2040 <micUsart1GetMultiProcessorMode>
    23ae:	88 23       	and	r24, r24
    23b0:	09 f5       	brne	.+66     	; 0x23f4 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x56>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart1GetSpeedMode( ) )
    23b2:	0e 94 08 10 	call	0x2010	; 0x2010 <micUsart1GetSpeedMode>
    23b6:	82 30       	cpi	r24, 0x02	; 2
    23b8:	91 05       	cpc	r25, r1
    23ba:	f1 f4       	brne	.+60     	; 0x23f8 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5a>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    23bc:	cc 0c       	add	r12, r12
    23be:	dd 1c       	adc	r13, r13
    23c0:	ee 1c       	adc	r14, r14
    23c2:	ff 1c       	adc	r15, r15
    23c4:	cc 0c       	add	r12, r12
    23c6:	dd 1c       	adc	r13, r13
    23c8:	ee 1c       	adc	r14, r14
    23ca:	ff 1c       	adc	r15, r15
    23cc:	a7 01       	movw	r20, r14
    23ce:	96 01       	movw	r18, r12
    23d0:	22 0f       	add	r18, r18
    23d2:	33 1f       	adc	r19, r19
    23d4:	44 1f       	adc	r20, r20
    23d6:	55 1f       	adc	r21, r21
    23d8:	60 e0       	ldi	r22, 0x00	; 0
    23da:	74 e2       	ldi	r23, 0x24	; 36
    23dc:	84 ef       	ldi	r24, 0xF4	; 244
    23de:	90 e0       	ldi	r25, 0x00	; 0
    23e0:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
    23e4:	21 50       	subi	r18, 0x01	; 1
    23e6:	30 40       	sbci	r19, 0x00	; 0
    23e8:	30 93 cd 00 	sts	0x00CD, r19
    23ec:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    23f0:	81 e0       	ldi	r24, 0x01	; 1
    23f2:	03 c0       	rjmp	.+6      	; 0x23fa <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
	return o_success;
}
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    23f4:	80 e0       	ldi	r24, 0x00	; 0
    23f6:	01 c0       	rjmp	.+2      	; 0x23fa <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
    23f8:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    23fa:	ff 90       	pop	r15
    23fc:	ef 90       	pop	r14
    23fe:	df 90       	pop	r13
    2400:	cf 90       	pop	r12
    2402:	08 95       	ret

00002404 <micUsart0SetBaudRateSynchronousMasterMode>:

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    2404:	cf 92       	push	r12
    2406:	df 92       	push	r13
    2408:	ef 92       	push	r14
    240a:	ff 92       	push	r15
    240c:	6b 01       	movw	r12, r22
    240e:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart0GetMultiProcessorMode( ) )
    2410:	0e 94 1c 10 	call	0x2038	; 0x2038 <micUsart0GetMultiProcessorMode>
    2414:	81 30       	cpi	r24, 0x01	; 1
    2416:	a1 f4       	brne	.+40     	; 0x2440 <micUsart0SetBaudRateSynchronousMasterMode+0x3c>
	{
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    2418:	a7 01       	movw	r20, r14
    241a:	96 01       	movw	r18, r12
    241c:	22 0f       	add	r18, r18
    241e:	33 1f       	adc	r19, r19
    2420:	44 1f       	adc	r20, r20
    2422:	55 1f       	adc	r21, r21
    2424:	60 e0       	ldi	r22, 0x00	; 0
    2426:	74 e2       	ldi	r23, 0x24	; 36
    2428:	84 ef       	ldi	r24, 0xF4	; 244
    242a:	90 e0       	ldi	r25, 0x00	; 0
    242c:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
    2430:	21 50       	subi	r18, 0x01	; 1
    2432:	30 40       	sbci	r19, 0x00	; 0
    2434:	30 93 c5 00 	sts	0x00C5, r19
    2438:	20 93 c4 00 	sts	0x00C4, r18
		o_success = TRUE;
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	01 c0       	rjmp	.+2      	; 0x2442 <micUsart0SetBaudRateSynchronousMasterMode+0x3e>
}

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2440:	80 e0       	ldi	r24, 0x00	; 0
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
}
    2442:	ff 90       	pop	r15
    2444:	ef 90       	pop	r14
    2446:	df 90       	pop	r13
    2448:	cf 90       	pop	r12
    244a:	08 95       	ret

0000244c <micUsart1SetBaudRateSynchronousMasterMode>:
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    244c:	cf 92       	push	r12
    244e:	df 92       	push	r13
    2450:	ef 92       	push	r14
    2452:	ff 92       	push	r15
    2454:	6b 01       	movw	r12, r22
    2456:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart1GetMultiProcessorMode( ) )
    2458:	0e 94 20 10 	call	0x2040	; 0x2040 <micUsart1GetMultiProcessorMode>
    245c:	81 30       	cpi	r24, 0x01	; 1
    245e:	a1 f4       	brne	.+40     	; 0x2488 <micUsart1SetBaudRateSynchronousMasterMode+0x3c>
	{
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    2460:	a7 01       	movw	r20, r14
    2462:	96 01       	movw	r18, r12
    2464:	22 0f       	add	r18, r18
    2466:	33 1f       	adc	r19, r19
    2468:	44 1f       	adc	r20, r20
    246a:	55 1f       	adc	r21, r21
    246c:	60 e0       	ldi	r22, 0x00	; 0
    246e:	74 e2       	ldi	r23, 0x24	; 36
    2470:	84 ef       	ldi	r24, 0xF4	; 244
    2472:	90 e0       	ldi	r25, 0x00	; 0
    2474:	0e 94 60 13 	call	0x26c0	; 0x26c0 <__udivmodsi4>
    2478:	21 50       	subi	r18, 0x01	; 1
    247a:	30 40       	sbci	r19, 0x00	; 0
    247c:	30 93 cd 00 	sts	0x00CD, r19
    2480:	20 93 cc 00 	sts	0x00CC, r18
		o_success = TRUE;
    2484:	81 e0       	ldi	r24, 0x01	; 1
    2486:	01 c0       	rjmp	.+2      	; 0x248a <micUsart1SetBaudRateSynchronousMasterMode+0x3e>
	return o_success;
}
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2488:	80 e0       	ldi	r24, 0x00	; 0
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
    248a:	ff 90       	pop	r15
    248c:	ef 90       	pop	r14
    248e:	df 90       	pop	r13
    2490:	cf 90       	pop	r12
    2492:	08 95       	ret

00002494 <main>:
static Boolean MainInitSystemDrivers(void)
{
	Boolean o_success = TRUE;
	
	//init des drivers
	DrvUart();
    2494:	0e 94 d6 09 	call	0x13ac	; 0x13ac <DrvUart>
	DrvTimer();
    2498:	0e 94 46 08 	call	0x108c	; 0x108c <DrvTimer>
	DrvEvent();
    249c:	0e 94 fe 02 	call	0x5fc	; 0x5fc <DrvEvent>
	//DrvAdc();
		
	//on active la pin d'alim du control des LDR et des yeux
	micIoPortsConfigureOutput(CONF_CMD_ALIM_LDR);
    24a0:	8a e0       	ldi	r24, 0x0A	; 10
    24a2:	90 e0       	ldi	r25, 0x00	; 0
    24a4:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_LDR);
    24a8:	8a e0       	ldi	r24, 0x0A	; 10
    24aa:	90 e0       	ldi	r25, 0x00	; 0
    24ac:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <micIoPortsConfigureToLowLevel>
	
	//on active la pin d'alim du control de l'ultrason
	micIoPortsConfigureOutput(CONF_CMD_ALIM_ULTRASON);
    24b0:	89 e0       	ldi	r24, 0x09	; 9
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_ULTRASON);
    24b8:	89 e0       	ldi	r24, 0x09	; 9
    24ba:	90 e0       	ldi	r25, 0x00	; 0
    24bc:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <micIoPortsConfigureToLowLevel>
static Boolean MainInitSystemControl( void ) 
{
	Boolean o_success = TRUE;
	
	//init des controls
	CtrlUartProtocole();
    24c0:	0e 94 95 01 	call	0x32a	; 0x32a <CtrlUartProtocole>
	CtrlUltraSon();
    24c4:	0e 94 37 02 	call	0x46e	; 0x46e <CtrlUltraSon>
	CtrlEye();
    24c8:	0e 94 68 00 	call	0xd0	; 0xd0 <CtrlEye>
	CtrlLight();
    24cc:	0e 94 fd 00 	call	0x1fa	; 0x1fa <CtrlLight>
	
	//on lance nos controles
	MainInitSystemControl();
	
	//lance les its
	DrvInterruptSetAllInterrupts();
    24d0:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DrvInterruptSetAllInterrupts>

	//on a fini l'init 
	CtrlEyeBlink(3);
    24d4:	83 e0       	ldi	r24, 0x03	; 3
    24d6:	0e 94 a3 00 	call	0x146	; 0x146 <CtrlEyeBlink>
	
	//on boucle
    while( TRUE )
    {
		//on prend les events 
		main_event_flags = DrvEventGetEvent();
    24da:	0e 94 12 03 	call	0x624	; 0x624 <DrvEventGetEvent>
    24de:	90 93 1e 01 	sts	0x011E, r25
    24e2:	80 93 1d 01 	sts	0x011D, r24

//excecution du dispatcher d'evenement
static void MainSystemControlDispatcher( void )
{
	//get next event
	if(main_event_flags > 0)
    24e6:	00 97       	sbiw	r24, 0x00	; 0
    24e8:	71 f0       	breq	.+28     	; 0x2506 <main+0x72>
	{
		//on dispatch l'event 
		CtrlUartProtocoleDispatcher( main_event_flags );
    24ea:	0e 94 96 01 	call	0x32c	; 0x32c <CtrlUartProtocoleDispatcher>
		CtrlLightDispatcher( main_event_flags );
    24ee:	80 91 1d 01 	lds	r24, 0x011D
    24f2:	90 91 1e 01 	lds	r25, 0x011E
    24f6:	0e 94 40 01 	call	0x280	; 0x280 <CtrlLightDispatcher>
		CtrlEyeDispatcher( main_event_flags );
    24fa:	80 91 1d 01 	lds	r24, 0x011D
    24fe:	90 91 1e 01 	lds	r25, 0x011E
    2502:	0e 94 e5 00 	call	0x1ca	; 0x1ca <CtrlEyeDispatcher>
		
		//excecution du dispatcher d'evenements
		MainSystemControlDispatcher( );
				
		//on kill les events
		DrvEventKillEvent( main_event_flags );	
    2506:	80 91 1d 01 	lds	r24, 0x011D
    250a:	90 91 1e 01 	lds	r25, 0x011E
    250e:	0e 94 03 03 	call	0x606	; 0x606 <DrvEventKillEvent>
    }
    2512:	e3 cf       	rjmp	.-58     	; 0x24da <main+0x46>

00002514 <TlsStringSearchChar>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2514:	44 23       	and	r20, r20
    2516:	79 f0       	breq	.+30     	; 0x2536 <TlsStringSearchChar+0x22>
	{
		if( string[ loop_end ] == caract )
    2518:	fc 01       	movw	r30, r24
    251a:	20 81       	ld	r18, Z
    251c:	26 17       	cp	r18, r22
    251e:	69 f0       	breq	.+26     	; 0x253a <TlsStringSearchChar+0x26>
#include "tools_string.h"


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
    2520:	31 96       	adiw	r30, 0x01	; 1
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    2522:	80 e0       	ldi	r24, 0x00	; 0
    2524:	03 c0       	rjmp	.+6      	; 0x252c <TlsStringSearchChar+0x18>
	{
		if( string[ loop_end ] == caract )
    2526:	91 91       	ld	r25, Z+
    2528:	96 17       	cp	r25, r22
    252a:	41 f0       	breq	.+16     	; 0x253c <TlsStringSearchChar+0x28>
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    252c:	8f 5f       	subi	r24, 0xFF	; 255
    252e:	84 17       	cp	r24, r20
    2530:	d1 f7       	brne	.-12     	; 0x2526 <TlsStringSearchChar+0x12>

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
    2532:	80 e0       	ldi	r24, 0x00	; 0
    2534:	08 95       	ret
    2536:	80 e0       	ldi	r24, 0x00	; 0
    2538:	08 95       	ret
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    253a:	80 e0       	ldi	r24, 0x00	; 0
			index_caract = loop_end;
			break;		
		}
	}	
	return index_caract;
}
    253c:	08 95       	ret

0000253e <TlsStringConvertByteToAscii>:

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    253e:	8a 30       	cpi	r24, 0x0A	; 10
    2540:	28 f4       	brcc	.+10     	; 0x254c <TlsStringConvertByteToAscii+0xe>
	{
		data_out[0U] = data_in + '0';	
    2542:	80 5d       	subi	r24, 0xD0	; 208
    2544:	fb 01       	movw	r30, r22
    2546:	80 83       	st	Z, r24
		return TRUE;
    2548:	81 e0       	ldi	r24, 0x01	; 1
    254a:	08 95       	ret
	}
	return FALSE;
    254c:	80 e0       	ldi	r24, 0x00	; 0
}
    254e:	08 95       	ret

00002550 <TlsStringConvertBytesToAscii>:

//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
    2550:	6f 92       	push	r6
    2552:	7f 92       	push	r7
    2554:	8f 92       	push	r8
    2556:	9f 92       	push	r9
    2558:	af 92       	push	r10
    255a:	bf 92       	push	r11
    255c:	df 92       	push	r13
    255e:	ef 92       	push	r14
    2560:	ff 92       	push	r15
    2562:	0f 93       	push	r16
    2564:	1f 93       	push	r17
    2566:	cf 93       	push	r28
    2568:	df 93       	push	r29
    256a:	0f 92       	push	r0
    256c:	cd b7       	in	r28, 0x3d	; 61
    256e:	de b7       	in	r29, 0x3e	; 62
    2570:	4b 01       	movw	r8, r22
    2572:	5a 01       	movw	r10, r20
	Int16U unit = 1000U;
	*lenght = 0;
    2574:	fa 01       	movw	r30, r20
    2576:	10 82       	st	Z, r1
	Int16U temp_data = data_in;
	
	if( data_in == 0 )
    2578:	88 23       	and	r24, r24
    257a:	41 f4       	brne	.+16     	; 0x258c <TlsStringConvertBytesToAscii+0x3c>
	{
		data_out[*lenght] = 0x30;
    257c:	80 e3       	ldi	r24, 0x30	; 48
    257e:	fb 01       	movw	r30, r22
    2580:	80 83       	st	Z, r24
		*lenght +=1U;
    2582:	fa 01       	movw	r30, r20
    2584:	80 81       	ld	r24, Z
    2586:	8f 5f       	subi	r24, 0xFF	; 255
    2588:	80 83       	st	Z, r24
    258a:	3c c0       	rjmp	.+120    	; 0x2604 <TlsStringConvertBytesToAscii+0xb4>
//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
	Int16U unit = 1000U;
	*lenght = 0;
	Int16U temp_data = data_in;
    258c:	18 2f       	mov	r17, r24
    258e:	00 e0       	ldi	r16, 0x00	; 0
    2590:	dd 24       	eor	r13, r13
    2592:	68 94       	set
    2594:	d2 f8       	bld	r13, 2
    2596:	0f 2e       	mov	r0, r31
    2598:	f8 ee       	ldi	r31, 0xE8	; 232
    259a:	ef 2e       	mov	r14, r31
    259c:	f3 e0       	ldi	r31, 0x03	; 3
    259e:	ff 2e       	mov	r15, r31
    25a0:	f0 2d       	mov	r31, r0
				temp_data -= ((temp_data / unit) * unit);
				data_out[*lenght] = val;
				*lenght +=1U;
			
			}
			unit /=10;
    25a2:	0f 2e       	mov	r0, r31
    25a4:	fa e0       	ldi	r31, 0x0A	; 10
    25a6:	6f 2e       	mov	r6, r31
    25a8:	77 24       	eor	r7, r7
    25aa:	f0 2d       	mov	r31, r0
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    25ac:	81 2f       	mov	r24, r17
    25ae:	90 2f       	mov	r25, r16
    25b0:	b7 01       	movw	r22, r14
    25b2:	0e 94 4c 13 	call	0x2698	; 0x2698 <__udivmodhi4>
    25b6:	61 15       	cp	r22, r1
    25b8:	71 05       	cpc	r23, r1
    25ba:	21 f4       	brne	.+8      	; 0x25c4 <TlsStringConvertBytesToAscii+0x74>
    25bc:	f5 01       	movw	r30, r10
    25be:	80 81       	ld	r24, Z
    25c0:	88 23       	and	r24, r24
    25c2:	c9 f0       	breq	.+50     	; 0x25f6 <TlsStringConvertBytesToAscii+0xa6>
			{
				Int8U val = 0U;
    25c4:	19 82       	std	Y+1, r1	; 0x01
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    25c6:	86 2f       	mov	r24, r22
    25c8:	be 01       	movw	r22, r28
    25ca:	6f 5f       	subi	r22, 0xFF	; 255
    25cc:	7f 4f       	sbci	r23, 0xFF	; 255
    25ce:	0e 94 9f 12 	call	0x253e	; 0x253e <TlsStringConvertByteToAscii>
				temp_data -= ((temp_data / unit) * unit);
    25d2:	81 2f       	mov	r24, r17
    25d4:	90 2f       	mov	r25, r16
    25d6:	b7 01       	movw	r22, r14
    25d8:	0e 94 4c 13 	call	0x2698	; 0x2698 <__udivmodhi4>
    25dc:	18 2f       	mov	r17, r24
    25de:	09 2f       	mov	r16, r25
				data_out[*lenght] = val;
    25e0:	f5 01       	movw	r30, r10
    25e2:	80 81       	ld	r24, Z
    25e4:	f4 01       	movw	r30, r8
    25e6:	e8 0f       	add	r30, r24
    25e8:	f1 1d       	adc	r31, r1
    25ea:	89 81       	ldd	r24, Y+1	; 0x01
    25ec:	80 83       	st	Z, r24
				*lenght +=1U;
    25ee:	f5 01       	movw	r30, r10
    25f0:	80 81       	ld	r24, Z
    25f2:	8f 5f       	subi	r24, 0xFF	; 255
    25f4:	80 83       	st	Z, r24
			
			}
			unit /=10;
    25f6:	c7 01       	movw	r24, r14
    25f8:	b3 01       	movw	r22, r6
    25fa:	0e 94 4c 13 	call	0x2698	; 0x2698 <__udivmodhi4>
    25fe:	7b 01       	movw	r14, r22
    2600:	da 94       	dec	r13
		data_out[*lenght] = 0x30;
		*lenght +=1U;
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
    2602:	a1 f6       	brne	.-88     	; 0x25ac <TlsStringConvertBytesToAscii+0x5c>
			
			}
			unit /=10;
		}
	}		
}
    2604:	0f 90       	pop	r0
    2606:	df 91       	pop	r29
    2608:	cf 91       	pop	r28
    260a:	1f 91       	pop	r17
    260c:	0f 91       	pop	r16
    260e:	ff 90       	pop	r15
    2610:	ef 90       	pop	r14
    2612:	df 90       	pop	r13
    2614:	bf 90       	pop	r11
    2616:	af 90       	pop	r10
    2618:	9f 90       	pop	r9
    261a:	8f 90       	pop	r8
    261c:	7f 90       	pop	r7
    261e:	6f 90       	pop	r6
    2620:	08 95       	ret

00002622 <TlsStringConvertAsciiToByte>:
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
     ( i_caract >= '0' ) &&
    2622:	98 2f       	mov	r25, r24
    2624:	90 53       	subi	r25, 0x30	; 48
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
    2626:	9a 30       	cpi	r25, 0x0A	; 10
    2628:	20 f4       	brcc	.+8      	; 0x2632 <TlsStringConvertAsciiToByte+0x10>
     ( i_caract >= '0' ) &&
     ( i_caract <= '9' )
    )
  {
    *o_caract = i_caract - '0';
    262a:	fb 01       	movw	r30, r22
    262c:	90 83       	st	Z, r25


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    262e:	81 e0       	ldi	r24, 0x01	; 1
    2630:	08 95       	ret
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
           ( i_caract >= 'a' ) &&
    2632:	98 2f       	mov	r25, r24
    2634:	91 56       	subi	r25, 0x61	; 97
  {
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
    2636:	96 30       	cpi	r25, 0x06	; 6
    2638:	28 f4       	brcc	.+10     	; 0x2644 <TlsStringConvertAsciiToByte+0x22>
           ( i_caract >= 'a' ) &&
           ( i_caract <= 'f' )
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
    263a:	81 55       	subi	r24, 0x51	; 81
    263c:	fb 01       	movw	r30, r22
    263e:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2640:	81 e0       	ldi	r24, 0x01	; 1
    2642:	08 95       	ret
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
           ( i_caract >= 'A' ) &&
    2644:	98 2f       	mov	r25, r24
    2646:	91 54       	subi	r25, 0x41	; 65
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
    2648:	96 30       	cpi	r25, 0x06	; 6
    264a:	28 f4       	brcc	.+10     	; 0x2656 <TlsStringConvertAsciiToByte+0x34>
           ( i_caract >= 'A' ) &&
           ( i_caract <= 'F' )
          )
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
    264c:	81 53       	subi	r24, 0x31	; 49
    264e:	fb 01       	movw	r30, r22
    2650:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2652:	81 e0       	ldi	r24, 0x01	; 1
    2654:	08 95       	ret
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
  }
  else
  {
    o_success = FALSE;
    2656:	80 e0       	ldi	r24, 0x00	; 0
  }
  
  return o_success;
}
    2658:	08 95       	ret

0000265a <__mulsi3>:
    265a:	62 9f       	mul	r22, r18
    265c:	d0 01       	movw	r26, r0
    265e:	73 9f       	mul	r23, r19
    2660:	f0 01       	movw	r30, r0
    2662:	82 9f       	mul	r24, r18
    2664:	e0 0d       	add	r30, r0
    2666:	f1 1d       	adc	r31, r1
    2668:	64 9f       	mul	r22, r20
    266a:	e0 0d       	add	r30, r0
    266c:	f1 1d       	adc	r31, r1
    266e:	92 9f       	mul	r25, r18
    2670:	f0 0d       	add	r31, r0
    2672:	83 9f       	mul	r24, r19
    2674:	f0 0d       	add	r31, r0
    2676:	74 9f       	mul	r23, r20
    2678:	f0 0d       	add	r31, r0
    267a:	65 9f       	mul	r22, r21
    267c:	f0 0d       	add	r31, r0
    267e:	99 27       	eor	r25, r25
    2680:	72 9f       	mul	r23, r18
    2682:	b0 0d       	add	r27, r0
    2684:	e1 1d       	adc	r30, r1
    2686:	f9 1f       	adc	r31, r25
    2688:	63 9f       	mul	r22, r19
    268a:	b0 0d       	add	r27, r0
    268c:	e1 1d       	adc	r30, r1
    268e:	f9 1f       	adc	r31, r25
    2690:	bd 01       	movw	r22, r26
    2692:	cf 01       	movw	r24, r30
    2694:	11 24       	eor	r1, r1
    2696:	08 95       	ret

00002698 <__udivmodhi4>:
    2698:	aa 1b       	sub	r26, r26
    269a:	bb 1b       	sub	r27, r27
    269c:	51 e1       	ldi	r21, 0x11	; 17
    269e:	07 c0       	rjmp	.+14     	; 0x26ae <__udivmodhi4_ep>

000026a0 <__udivmodhi4_loop>:
    26a0:	aa 1f       	adc	r26, r26
    26a2:	bb 1f       	adc	r27, r27
    26a4:	a6 17       	cp	r26, r22
    26a6:	b7 07       	cpc	r27, r23
    26a8:	10 f0       	brcs	.+4      	; 0x26ae <__udivmodhi4_ep>
    26aa:	a6 1b       	sub	r26, r22
    26ac:	b7 0b       	sbc	r27, r23

000026ae <__udivmodhi4_ep>:
    26ae:	88 1f       	adc	r24, r24
    26b0:	99 1f       	adc	r25, r25
    26b2:	5a 95       	dec	r21
    26b4:	a9 f7       	brne	.-22     	; 0x26a0 <__udivmodhi4_loop>
    26b6:	80 95       	com	r24
    26b8:	90 95       	com	r25
    26ba:	bc 01       	movw	r22, r24
    26bc:	cd 01       	movw	r24, r26
    26be:	08 95       	ret

000026c0 <__udivmodsi4>:
    26c0:	a1 e2       	ldi	r26, 0x21	; 33
    26c2:	1a 2e       	mov	r1, r26
    26c4:	aa 1b       	sub	r26, r26
    26c6:	bb 1b       	sub	r27, r27
    26c8:	fd 01       	movw	r30, r26
    26ca:	0d c0       	rjmp	.+26     	; 0x26e6 <__udivmodsi4_ep>

000026cc <__udivmodsi4_loop>:
    26cc:	aa 1f       	adc	r26, r26
    26ce:	bb 1f       	adc	r27, r27
    26d0:	ee 1f       	adc	r30, r30
    26d2:	ff 1f       	adc	r31, r31
    26d4:	a2 17       	cp	r26, r18
    26d6:	b3 07       	cpc	r27, r19
    26d8:	e4 07       	cpc	r30, r20
    26da:	f5 07       	cpc	r31, r21
    26dc:	20 f0       	brcs	.+8      	; 0x26e6 <__udivmodsi4_ep>
    26de:	a2 1b       	sub	r26, r18
    26e0:	b3 0b       	sbc	r27, r19
    26e2:	e4 0b       	sbc	r30, r20
    26e4:	f5 0b       	sbc	r31, r21

000026e6 <__udivmodsi4_ep>:
    26e6:	66 1f       	adc	r22, r22
    26e8:	77 1f       	adc	r23, r23
    26ea:	88 1f       	adc	r24, r24
    26ec:	99 1f       	adc	r25, r25
    26ee:	1a 94       	dec	r1
    26f0:	69 f7       	brne	.-38     	; 0x26cc <__udivmodsi4_loop>
    26f2:	60 95       	com	r22
    26f4:	70 95       	com	r23
    26f6:	80 95       	com	r24
    26f8:	90 95       	com	r25
    26fa:	9b 01       	movw	r18, r22
    26fc:	ac 01       	movw	r20, r24
    26fe:	bd 01       	movw	r22, r26
    2700:	cf 01       	movw	r24, r30
    2702:	08 95       	ret

00002704 <_exit>:
    2704:	f8 94       	cli

00002706 <__stop_program>:
    2706:	ff cf       	rjmp	.-2      	; 0x2706 <__stop_program>
