
DoorLockerSecuritySystemMCU2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000023d6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  000023d6  0000246a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000017  00800168  00800168  00002572  2**0
                  ALLOC
  3 .stab         00002490  00000000  00000000  00002574  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000013e4  00000000  00000000  00004a04  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00005de8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00005f88  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000617a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  00008585  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000990b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000aae4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000aca4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000af9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b908  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 e8 0e 	jmp	0x1dd0	; 0x1dd0 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b1 e0       	ldi	r27, 0x01	; 1
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	af 37       	cpi	r26, 0x7F	; 127
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e6 ed       	ldi	r30, 0xD6	; 214
      78:	f3 e2       	ldi	r31, 0x23	; 35
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 17 07 	call	0xe2e	; 0xe2e <main>
      8a:	0c 94 e9 11 	jmp	0x23d2	; 0x23d2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 a9 11 	jmp	0x2352	; 0x2352 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 c5 11 	jmp	0x238a	; 0x238a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 b5 11 	jmp	0x236a	; 0x236a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d1 11 	jmp	0x23a2	; 0x23a2 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 b5 11 	jmp	0x236a	; 0x236a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d1 11 	jmp	0x23a2	; 0x23a2 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 a9 11 	jmp	0x2352	; 0x2352 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 c5 11 	jmp	0x238a	; 0x238a <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 b1 11 	jmp	0x2362	; 0x2362 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 cd 11 	jmp	0x239a	; 0x239a <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 b5 11 	jmp	0x236a	; 0x236a <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 d1 11 	jmp	0x23a2	; 0x23a2 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 b5 11 	jmp	0x236a	; 0x236a <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 d1 11 	jmp	0x23a2	; 0x23a2 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 b5 11 	jmp	0x236a	; 0x236a <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 d1 11 	jmp	0x23a2	; 0x23a2 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 b9 11 	jmp	0x2372	; 0x2372 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 d5 11 	jmp	0x23aa	; 0x23aa <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 b1 11 	jmp	0x2362	; 0x2362 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 cd 11 	jmp	0x239a	; 0x239a <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <main>:
void count_to_Num();
void recievePass(char str[PASS_SIZE]);
void getpass_againstMemory();
/*************************************************************************************************/
int main(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
     e36:	2a 97       	sbiw	r28, 0x0a	; 10
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61

	/***************************************initialization***************************************************/
	/* Initialize the TWI/I2C Driver */
	TWI_ConfigType TWI_Data;
	TWI_Data.address=0x01;
     e42:	81 e0       	ldi	r24, 0x01	; 1
     e44:	89 83       	std	Y+1, r24	; 0x01
	TWI_Data.prescaler=prescaler_1;
     e46:	1b 82       	std	Y+3, r1	; 0x03
	TWI_Data.bit_rate=0x02;
     e48:	82 e0       	ldi	r24, 0x02	; 2
     e4a:	8a 83       	std	Y+2, r24	; 0x02
	TWI_init(&TWI_Data);
     e4c:	ce 01       	movw	r24, r28
     e4e:	01 96       	adiw	r24, 0x01	; 1
     e50:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <TWI_init>

	/*UART initialization
	 * Configure UART to work with baud rate 9600, No parity check, send/recieve 8 bits at a time, with 1 stopBit*/
	UART_ConfigType UART_Data;
	UART_Data.baud_rate=9600;
     e54:	80 e8       	ldi	r24, 0x80	; 128
     e56:	95 e2       	ldi	r25, 0x25	; 37
     e58:	a0 e0       	ldi	r26, 0x00	; 0
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	8f 83       	std	Y+7, r24	; 0x07
     e5e:	98 87       	std	Y+8, r25	; 0x08
     e60:	a9 87       	std	Y+9, r26	; 0x09
     e62:	ba 87       	std	Y+10, r27	; 0x0a
	UART_Data.bit_data=MODE_8_BIT;
     e64:	83 e0       	ldi	r24, 0x03	; 3
     e66:	8c 83       	std	Y+4, r24	; 0x04
	UART_Data.parity=Disabled;
     e68:	1d 82       	std	Y+5, r1	; 0x05
	UART_Data.stop_bit=MODE_1_STOPBIT;
     e6a:	1e 82       	std	Y+6, r1	; 0x06

	UART_init(&UART_Data);
     e6c:	ce 01       	movw	r24, r28
     e6e:	04 96       	adiw	r24, 0x04	; 4
     e70:	0e 94 51 10 	call	0x20a2	; 0x20a2 <UART_init>

	/*Timer initialization
	 * F_CPU=8 ,pre_scaler=8 F_timer=8/8= 1 MH, Timer tick =1 us, time of 1 sec= 1/50000* 10^(-6)=20 ticks
	 * */
	TIMER_Data.initial_value=0;
     e74:	10 92 74 01 	sts	0x0174, r1
     e78:	10 92 73 01 	sts	0x0173, r1
	TIMER_Data.compare_value=50000;
     e7c:	80 e5       	ldi	r24, 0x50	; 80
     e7e:	93 ec       	ldi	r25, 0xC3	; 195
     e80:	90 93 76 01 	sts	0x0176, r25
     e84:	80 93 75 01 	sts	0x0175, r24
	TIMER_Data.prescaler=PRESCALER_8;
     e88:	82 e0       	ldi	r24, 0x02	; 2
     e8a:	80 93 77 01 	sts	0x0177, r24
	TIMER_Data.mode=CTC;
     e8e:	84 e0       	ldi	r24, 0x04	; 4
     e90:	80 93 78 01 	sts	0x0178, r24

	/*Motor initialization*/
	DcMotor_Init();
     e94:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <DcMotor_Init>

	/*Buzzer initialization*/
	Buzzer_init();
     e98:	0e 94 4b 0a 	call	0x1496	; 0x1496 <Buzzer_init>
	/******************************************************************************************************/
	SREG  |= (1<<7);              // Enable global interrupts in MC.
     e9c:	af e5       	ldi	r26, 0x5F	; 95
     e9e:	b0 e0       	ldi	r27, 0x00	; 0
     ea0:	ef e5       	ldi	r30, 0x5F	; 95
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	80 81       	ld	r24, Z
     ea6:	80 68       	ori	r24, 0x80	; 128
     ea8:	8c 93       	st	X, r24

	step1_createPass();	//start receiving created password with its confirmation from MCU1
     eaa:	0e 94 58 07 	call	0xeb0	; 0xeb0 <step1_createPass>
     eae:	ff cf       	rjmp	.-2      	; 0xeae <main+0x80>

00000eb0 <step1_createPass>:
 * password is stored in the EEPROM. if they are not equal repeat
 *  then it receives message from MCU1 includes the user request either to open the Door or change the pass
 *  in case they are equal
 * */
void step1_createPass()
{
     eb0:	df 93       	push	r29
     eb2:	cf 93       	push	r28
     eb4:	cd b7       	in	r28, 0x3d	; 61
     eb6:	de b7       	in	r29, 0x3e	; 62
     eb8:	6d 97       	sbiw	r28, 0x1d	; 29
     eba:	0f b6       	in	r0, 0x3f	; 63
     ebc:	f8 94       	cli
     ebe:	de bf       	out	0x3e, r29	; 62
     ec0:	0f be       	out	0x3f, r0	; 63
     ec2:	cd bf       	out	0x3d, r28	; 61
	/*MCU2 is receiving the tow passwords through UART*/
	recievePass(str1);
     ec4:	8d e6       	ldi	r24, 0x6D	; 109
     ec6:	91 e0       	ldi	r25, 0x01	; 1
     ec8:	0e 94 80 09 	call	0x1300	; 0x1300 <recievePass>
	recievePass(str2);
     ecc:	89 e7       	ldi	r24, 0x79	; 121
     ece:	91 e0       	ldi	r25, 0x01	; 1
     ed0:	0e 94 80 09 	call	0x1300	; 0x1300 <recievePass>
	if(strcmp(str1, str2)==0) /*if the 2 passwords are equal*/
     ed4:	8d e6       	ldi	r24, 0x6D	; 109
     ed6:	91 e0       	ldi	r25, 0x01	; 1
     ed8:	29 e7       	ldi	r18, 0x79	; 121
     eda:	31 e0       	ldi	r19, 0x01	; 1
     edc:	b9 01       	movw	r22, r18
     ede:	0e 94 e0 11 	call	0x23c0	; 0x23c0 <strcmp>
     ee2:	00 97       	sbiw	r24, 0x00	; 0
     ee4:	09 f0       	breq	.+2      	; 0xee8 <step1_createPass+0x38>
     ee6:	0d c1       	rjmp	.+538    	; 0x1102 <step1_createPass+0x252>
	{
		UART_sendByte(confirmed);//send confirmation to MCU1 to got to the main options stage
     ee8:	81 e0       	ldi	r24, 0x01	; 1
     eea:	0e 94 f5 10 	call	0x21ea	; 0x21ea <UART_sendByte>
		/*Insert password into EEPROM*/
		uint8 i;
		for(i=0 ; i<PASS_SIZE-1 ; i++)
     eee:	1d 8e       	std	Y+29, r1	; 0x1d
     ef0:	86 c0       	rjmp	.+268    	; 0xffe <step1_createPass+0x14e>
		{
			EEPROM_writeByte((0x0311)+i,str1[i]); /* Write 0x0F in the external EEPROM */
     ef2:	8d 8d       	ldd	r24, Y+29	; 0x1d
     ef4:	88 2f       	mov	r24, r24
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	8f 5e       	subi	r24, 0xEF	; 239
     efa:	9c 4f       	sbci	r25, 0xFC	; 252
     efc:	ac 01       	movw	r20, r24
     efe:	8d 8d       	ldd	r24, Y+29	; 0x1d
     f00:	88 2f       	mov	r24, r24
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	fc 01       	movw	r30, r24
     f06:	e3 59       	subi	r30, 0x93	; 147
     f08:	fe 4f       	sbci	r31, 0xFE	; 254
     f0a:	20 81       	ld	r18, Z
     f0c:	ca 01       	movw	r24, r20
     f0e:	62 2f       	mov	r22, r18
     f10:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <EEPROM_writeByte>
     f14:	80 e0       	ldi	r24, 0x00	; 0
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	a0 e2       	ldi	r26, 0x20	; 32
     f1a:	b1 e4       	ldi	r27, 0x41	; 65
     f1c:	89 8f       	std	Y+25, r24	; 0x19
     f1e:	9a 8f       	std	Y+26, r25	; 0x1a
     f20:	ab 8f       	std	Y+27, r26	; 0x1b
     f22:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f24:	69 8d       	ldd	r22, Y+25	; 0x19
     f26:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f28:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f2a:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f2c:	20 e0       	ldi	r18, 0x00	; 0
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	4a ef       	ldi	r20, 0xFA	; 250
     f32:	54 e4       	ldi	r21, 0x44	; 68
     f34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f38:	dc 01       	movw	r26, r24
     f3a:	cb 01       	movw	r24, r22
     f3c:	8d 8b       	std	Y+21, r24	; 0x15
     f3e:	9e 8b       	std	Y+22, r25	; 0x16
     f40:	af 8b       	std	Y+23, r26	; 0x17
     f42:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     f44:	6d 89       	ldd	r22, Y+21	; 0x15
     f46:	7e 89       	ldd	r23, Y+22	; 0x16
     f48:	8f 89       	ldd	r24, Y+23	; 0x17
     f4a:	98 8d       	ldd	r25, Y+24	; 0x18
     f4c:	20 e0       	ldi	r18, 0x00	; 0
     f4e:	30 e0       	ldi	r19, 0x00	; 0
     f50:	40 e8       	ldi	r20, 0x80	; 128
     f52:	5f e3       	ldi	r21, 0x3F	; 63
     f54:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     f58:	88 23       	and	r24, r24
     f5a:	2c f4       	brge	.+10     	; 0xf66 <step1_createPass+0xb6>
		__ticks = 1;
     f5c:	81 e0       	ldi	r24, 0x01	; 1
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	9c 8b       	std	Y+20, r25	; 0x14
     f62:	8b 8b       	std	Y+19, r24	; 0x13
     f64:	3f c0       	rjmp	.+126    	; 0xfe4 <step1_createPass+0x134>
	else if (__tmp > 65535)
     f66:	6d 89       	ldd	r22, Y+21	; 0x15
     f68:	7e 89       	ldd	r23, Y+22	; 0x16
     f6a:	8f 89       	ldd	r24, Y+23	; 0x17
     f6c:	98 8d       	ldd	r25, Y+24	; 0x18
     f6e:	20 e0       	ldi	r18, 0x00	; 0
     f70:	3f ef       	ldi	r19, 0xFF	; 255
     f72:	4f e7       	ldi	r20, 0x7F	; 127
     f74:	57 e4       	ldi	r21, 0x47	; 71
     f76:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     f7a:	18 16       	cp	r1, r24
     f7c:	4c f5       	brge	.+82     	; 0xfd0 <step1_createPass+0x120>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f7e:	69 8d       	ldd	r22, Y+25	; 0x19
     f80:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f82:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f84:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f86:	20 e0       	ldi	r18, 0x00	; 0
     f88:	30 e0       	ldi	r19, 0x00	; 0
     f8a:	40 e2       	ldi	r20, 0x20	; 32
     f8c:	51 e4       	ldi	r21, 0x41	; 65
     f8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f92:	dc 01       	movw	r26, r24
     f94:	cb 01       	movw	r24, r22
     f96:	bc 01       	movw	r22, r24
     f98:	cd 01       	movw	r24, r26
     f9a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f9e:	dc 01       	movw	r26, r24
     fa0:	cb 01       	movw	r24, r22
     fa2:	9c 8b       	std	Y+20, r25	; 0x14
     fa4:	8b 8b       	std	Y+19, r24	; 0x13
     fa6:	0f c0       	rjmp	.+30     	; 0xfc6 <step1_createPass+0x116>
     fa8:	88 ec       	ldi	r24, 0xC8	; 200
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	9a 8b       	std	Y+18, r25	; 0x12
     fae:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fb0:	89 89       	ldd	r24, Y+17	; 0x11
     fb2:	9a 89       	ldd	r25, Y+18	; 0x12
     fb4:	01 97       	sbiw	r24, 0x01	; 1
     fb6:	f1 f7       	brne	.-4      	; 0xfb4 <step1_createPass+0x104>
     fb8:	9a 8b       	std	Y+18, r25	; 0x12
     fba:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fbc:	8b 89       	ldd	r24, Y+19	; 0x13
     fbe:	9c 89       	ldd	r25, Y+20	; 0x14
     fc0:	01 97       	sbiw	r24, 0x01	; 1
     fc2:	9c 8b       	std	Y+20, r25	; 0x14
     fc4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fc6:	8b 89       	ldd	r24, Y+19	; 0x13
     fc8:	9c 89       	ldd	r25, Y+20	; 0x14
     fca:	00 97       	sbiw	r24, 0x00	; 0
     fcc:	69 f7       	brne	.-38     	; 0xfa8 <step1_createPass+0xf8>
     fce:	14 c0       	rjmp	.+40     	; 0xff8 <step1_createPass+0x148>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fd0:	6d 89       	ldd	r22, Y+21	; 0x15
     fd2:	7e 89       	ldd	r23, Y+22	; 0x16
     fd4:	8f 89       	ldd	r24, Y+23	; 0x17
     fd6:	98 8d       	ldd	r25, Y+24	; 0x18
     fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fdc:	dc 01       	movw	r26, r24
     fde:	cb 01       	movw	r24, r22
     fe0:	9c 8b       	std	Y+20, r25	; 0x14
     fe2:	8b 8b       	std	Y+19, r24	; 0x13
     fe4:	8b 89       	ldd	r24, Y+19	; 0x13
     fe6:	9c 89       	ldd	r25, Y+20	; 0x14
     fe8:	98 8b       	std	Y+16, r25	; 0x10
     fea:	8f 87       	std	Y+15, r24	; 0x0f
     fec:	8f 85       	ldd	r24, Y+15	; 0x0f
     fee:	98 89       	ldd	r25, Y+16	; 0x10
     ff0:	01 97       	sbiw	r24, 0x01	; 1
     ff2:	f1 f7       	brne	.-4      	; 0xff0 <step1_createPass+0x140>
     ff4:	98 8b       	std	Y+16, r25	; 0x10
     ff6:	8f 87       	std	Y+15, r24	; 0x0f
	if(strcmp(str1, str2)==0) /*if the 2 passwords are equal*/
	{
		UART_sendByte(confirmed);//send confirmation to MCU1 to got to the main options stage
		/*Insert password into EEPROM*/
		uint8 i;
		for(i=0 ; i<PASS_SIZE-1 ; i++)
     ff8:	8d 8d       	ldd	r24, Y+29	; 0x1d
     ffa:	8f 5f       	subi	r24, 0xFF	; 255
     ffc:	8d 8f       	std	Y+29, r24	; 0x1d
     ffe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1000:	85 30       	cpi	r24, 0x05	; 5
    1002:	08 f4       	brcc	.+2      	; 0x1006 <step1_createPass+0x156>
    1004:	76 cf       	rjmp	.-276    	; 0xef2 <step1_createPass+0x42>
		{
			EEPROM_writeByte((0x0311)+i,str1[i]); /* Write 0x0F in the external EEPROM */
			_delay_ms(10);
		}
		/*check which request is received from the user Open the Door or Change password*/
		if(UART_recieveByte()==OpentheDoor)
    1006:	0e 94 0c 11 	call	0x2218	; 0x2218 <UART_recieveByte>
    100a:	81 3f       	cpi	r24, 0xF1	; 241
    100c:	21 f4       	brne	.+8      	; 0x1016 <step1_createPass+0x166>
		{
			checkPass_step3(OpentheDoor);
    100e:	81 ef       	ldi	r24, 0xF1	; 241
    1010:	0e 94 8f 08 	call	0x111e	; 0x111e <checkPass_step3>
    1014:	7b c0       	rjmp	.+246    	; 0x110c <step1_createPass+0x25c>
    1016:	80 e0       	ldi	r24, 0x00	; 0
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	aa ef       	ldi	r26, 0xFA	; 250
    101c:	b4 e4       	ldi	r27, 0x44	; 68
    101e:	8b 87       	std	Y+11, r24	; 0x0b
    1020:	9c 87       	std	Y+12, r25	; 0x0c
    1022:	ad 87       	std	Y+13, r26	; 0x0d
    1024:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1026:	6b 85       	ldd	r22, Y+11	; 0x0b
    1028:	7c 85       	ldd	r23, Y+12	; 0x0c
    102a:	8d 85       	ldd	r24, Y+13	; 0x0d
    102c:	9e 85       	ldd	r25, Y+14	; 0x0e
    102e:	20 e0       	ldi	r18, 0x00	; 0
    1030:	30 e0       	ldi	r19, 0x00	; 0
    1032:	4a ef       	ldi	r20, 0xFA	; 250
    1034:	54 e4       	ldi	r21, 0x44	; 68
    1036:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    103a:	dc 01       	movw	r26, r24
    103c:	cb 01       	movw	r24, r22
    103e:	8f 83       	std	Y+7, r24	; 0x07
    1040:	98 87       	std	Y+8, r25	; 0x08
    1042:	a9 87       	std	Y+9, r26	; 0x09
    1044:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1046:	6f 81       	ldd	r22, Y+7	; 0x07
    1048:	78 85       	ldd	r23, Y+8	; 0x08
    104a:	89 85       	ldd	r24, Y+9	; 0x09
    104c:	9a 85       	ldd	r25, Y+10	; 0x0a
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	40 e8       	ldi	r20, 0x80	; 128
    1054:	5f e3       	ldi	r21, 0x3F	; 63
    1056:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    105a:	88 23       	and	r24, r24
    105c:	2c f4       	brge	.+10     	; 0x1068 <step1_createPass+0x1b8>
		__ticks = 1;
    105e:	81 e0       	ldi	r24, 0x01	; 1
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	9e 83       	std	Y+6, r25	; 0x06
    1064:	8d 83       	std	Y+5, r24	; 0x05
    1066:	3f c0       	rjmp	.+126    	; 0x10e6 <step1_createPass+0x236>
	else if (__tmp > 65535)
    1068:	6f 81       	ldd	r22, Y+7	; 0x07
    106a:	78 85       	ldd	r23, Y+8	; 0x08
    106c:	89 85       	ldd	r24, Y+9	; 0x09
    106e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1070:	20 e0       	ldi	r18, 0x00	; 0
    1072:	3f ef       	ldi	r19, 0xFF	; 255
    1074:	4f e7       	ldi	r20, 0x7F	; 127
    1076:	57 e4       	ldi	r21, 0x47	; 71
    1078:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    107c:	18 16       	cp	r1, r24
    107e:	4c f5       	brge	.+82     	; 0x10d2 <step1_createPass+0x222>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1080:	6b 85       	ldd	r22, Y+11	; 0x0b
    1082:	7c 85       	ldd	r23, Y+12	; 0x0c
    1084:	8d 85       	ldd	r24, Y+13	; 0x0d
    1086:	9e 85       	ldd	r25, Y+14	; 0x0e
    1088:	20 e0       	ldi	r18, 0x00	; 0
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	40 e2       	ldi	r20, 0x20	; 32
    108e:	51 e4       	ldi	r21, 0x41	; 65
    1090:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1094:	dc 01       	movw	r26, r24
    1096:	cb 01       	movw	r24, r22
    1098:	bc 01       	movw	r22, r24
    109a:	cd 01       	movw	r24, r26
    109c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10a0:	dc 01       	movw	r26, r24
    10a2:	cb 01       	movw	r24, r22
    10a4:	9e 83       	std	Y+6, r25	; 0x06
    10a6:	8d 83       	std	Y+5, r24	; 0x05
    10a8:	0f c0       	rjmp	.+30     	; 0x10c8 <step1_createPass+0x218>
    10aa:	88 ec       	ldi	r24, 0xC8	; 200
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	9c 83       	std	Y+4, r25	; 0x04
    10b0:	8b 83       	std	Y+3, r24	; 0x03
    10b2:	8b 81       	ldd	r24, Y+3	; 0x03
    10b4:	9c 81       	ldd	r25, Y+4	; 0x04
    10b6:	01 97       	sbiw	r24, 0x01	; 1
    10b8:	f1 f7       	brne	.-4      	; 0x10b6 <step1_createPass+0x206>
    10ba:	9c 83       	std	Y+4, r25	; 0x04
    10bc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10be:	8d 81       	ldd	r24, Y+5	; 0x05
    10c0:	9e 81       	ldd	r25, Y+6	; 0x06
    10c2:	01 97       	sbiw	r24, 0x01	; 1
    10c4:	9e 83       	std	Y+6, r25	; 0x06
    10c6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10c8:	8d 81       	ldd	r24, Y+5	; 0x05
    10ca:	9e 81       	ldd	r25, Y+6	; 0x06
    10cc:	00 97       	sbiw	r24, 0x00	; 0
    10ce:	69 f7       	brne	.-38     	; 0x10aa <step1_createPass+0x1fa>
    10d0:	14 c0       	rjmp	.+40     	; 0x10fa <step1_createPass+0x24a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10d2:	6f 81       	ldd	r22, Y+7	; 0x07
    10d4:	78 85       	ldd	r23, Y+8	; 0x08
    10d6:	89 85       	ldd	r24, Y+9	; 0x09
    10d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    10da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10de:	dc 01       	movw	r26, r24
    10e0:	cb 01       	movw	r24, r22
    10e2:	9e 83       	std	Y+6, r25	; 0x06
    10e4:	8d 83       	std	Y+5, r24	; 0x05
    10e6:	8d 81       	ldd	r24, Y+5	; 0x05
    10e8:	9e 81       	ldd	r25, Y+6	; 0x06
    10ea:	9a 83       	std	Y+2, r25	; 0x02
    10ec:	89 83       	std	Y+1, r24	; 0x01
    10ee:	89 81       	ldd	r24, Y+1	; 0x01
    10f0:	9a 81       	ldd	r25, Y+2	; 0x02
    10f2:	01 97       	sbiw	r24, 0x01	; 1
    10f4:	f1 f7       	brne	.-4      	; 0x10f2 <step1_createPass+0x242>
    10f6:	9a 83       	std	Y+2, r25	; 0x02
    10f8:	89 83       	std	Y+1, r24	; 0x01
		}
		else
		{
			_delay_ms(2000);
			checkPass_step3(ChangePass);
    10fa:	82 ef       	ldi	r24, 0xF2	; 242
    10fc:	0e 94 8f 08 	call	0x111e	; 0x111e <checkPass_step3>
    1100:	05 c0       	rjmp	.+10     	; 0x110c <step1_createPass+0x25c>

	}
	else
	{
		/*if 2 passwords are not equal send message NotConfirmed to MCU */
		UART_sendByte(NOtconfirmed);
    1102:	80 e0       	ldi	r24, 0x00	; 0
    1104:	0e 94 f5 10 	call	0x21ea	; 0x21ea <UART_sendByte>
		step1_createPass();/*repeat the same process again*/
    1108:	0e 94 58 07 	call	0xeb0	; 0xeb0 <step1_createPass>
	}
}
    110c:	6d 96       	adiw	r28, 0x1d	; 29
    110e:	0f b6       	in	r0, 0x3f	; 63
    1110:	f8 94       	cli
    1112:	de bf       	out	0x3e, r29	; 62
    1114:	0f be       	out	0x3f, r0	; 63
    1116:	cd bf       	out	0x3d, r28	; 61
    1118:	cf 91       	pop	r28
    111a:	df 91       	pop	r29
    111c:	08 95       	ret

0000111e <checkPass_step3>:
/*Description:
 * check the password the user logged in with and open the door if confirmed
 * In case the password is incorrect for 3 consecutive times , open the buzzer for 1 minute
 *  */
void checkPass_step3(uint8 choice)
{
    111e:	df 93       	push	r29
    1120:	cf 93       	push	r28
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
    1126:	2f 97       	sbiw	r28, 0x0f	; 15
    1128:	0f b6       	in	r0, 0x3f	; 63
    112a:	f8 94       	cli
    112c:	de bf       	out	0x3e, r29	; 62
    112e:	0f be       	out	0x3f, r0	; 63
    1130:	cd bf       	out	0x3d, r28	; 61
    1132:	8f 87       	std	Y+15, r24	; 0x0f
	getpass_againstMemory();	//Revives the first pass from MCU1 and take restore the one from EEPROM
    1134:	0e 94 a6 09 	call	0x134c	; 0x134c <getpass_againstMemory>
	if(strcmp(str1, str2)==0)//if they are equal, strcamp will not result more or less than 0
    1138:	8d e6       	ldi	r24, 0x6D	; 109
    113a:	91 e0       	ldi	r25, 0x01	; 1
    113c:	29 e7       	ldi	r18, 0x79	; 121
    113e:	31 e0       	ldi	r19, 0x01	; 1
    1140:	b9 01       	movw	r22, r18
    1142:	0e 94 e0 11 	call	0x23c0	; 0x23c0 <strcmp>
    1146:	00 97       	sbiw	r24, 0x00	; 0
    1148:	e9 f4       	brne	.+58     	; 0x1184 <checkPass_step3+0x66>
	{
		UART_sendByte(confirmed);//MCU2 sends confirmation to MCU1
    114a:	81 e0       	ldi	r24, 0x01	; 1
    114c:	0e 94 f5 10 	call	0x21ea	; 0x21ea <UART_sendByte>
		if(choice==OpentheDoor)	//if user chose to open the door
    1150:	8f 85       	ldd	r24, Y+15	; 0x0f
    1152:	81 3f       	cpi	r24, 0xF1	; 241
    1154:	81 f4       	brne	.+32     	; 0x1176 <checkPass_step3+0x58>
		{
			DcMotor_Rotate(CW,100);		//Open the Door by turning motor clockwise with maximum speed
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	64 e6       	ldi	r22, 0x64	; 100
    115a:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <DcMotor_Rotate>
			UART_sendByte(DOOR_OPENING);//Send to MCU1 that Door is opening to show on LCD
    115e:	82 e0       	ldi	r24, 0x02	; 2
    1160:	0e 94 f5 10 	call	0x21ea	; 0x21ea <UART_sendByte>

			Timer1_setCallBack(count_to_Num);//Pass count_to_Num function address to be called when ISR works
    1164:	8c e4       	ldi	r24, 0x4C	; 76
    1166:	99 e0       	ldi	r25, 0x09	; 9
    1168:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <Timer1_setCallBack>
			Timer1_init(&TIMER_Data);    // Start the timer.
    116c:	83 e7       	ldi	r24, 0x73	; 115
    116e:	91 e0       	ldi	r25, 0x01	; 1
    1170:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <Timer1_init>
    1174:	88 c0       	rjmp	.+272    	; 0x1286 <checkPass_step3+0x168>

		}else if(choice==ChangePass)	//if user chose to change Password
    1176:	8f 85       	ldd	r24, Y+15	; 0x0f
    1178:	82 3f       	cpi	r24, 0xF2	; 242
    117a:	09 f0       	breq	.+2      	; 0x117e <checkPass_step3+0x60>
    117c:	84 c0       	rjmp	.+264    	; 0x1286 <checkPass_step3+0x168>
		{
			step1_createPass();		//restart the system
    117e:	0e 94 58 07 	call	0xeb0	; 0xeb0 <step1_createPass>
    1182:	81 c0       	rjmp	.+258    	; 0x1286 <checkPass_step3+0x168>
		}
	}
	else
		{
			UART_sendByte(-1);		/*send disconfirmation to MCU1*/
    1184:	8f ef       	ldi	r24, 0xFF	; 255
    1186:	0e 94 f5 10 	call	0x21ea	; 0x21ea <UART_sendByte>
			if(UART_recieveByte()==repeat)	/*In case user did not exceed 3 chances MCU2 recives confirmation from MCU1 */
    118a:	0e 94 0c 11 	call	0x2218	; 0x2218 <UART_recieveByte>
    118e:	8f 30       	cpi	r24, 0x0F	; 15
    1190:	21 f4       	brne	.+8      	; 0x119a <checkPass_step3+0x7c>
			{
				checkPass_step3(choice);	/*repeat the log in process*/
    1192:	8f 85       	ldd	r24, Y+15	; 0x0f
    1194:	0e 94 8f 08 	call	0x111e	; 0x111e <checkPass_step3>
    1198:	76 c0       	rjmp	.+236    	; 0x1286 <checkPass_step3+0x168>
			}else
			{	/*If the user exceeded the 3 chances buzzer is activated*/
				Buzzer_on();
    119a:	0e 94 5c 0a 	call	0x14b8	; 0x14b8 <Buzzer_on>
    119e:	80 e0       	ldi	r24, 0x00	; 0
    11a0:	90 e6       	ldi	r25, 0x60	; 96
    11a2:	aa e6       	ldi	r26, 0x6A	; 106
    11a4:	b7 e4       	ldi	r27, 0x47	; 71
    11a6:	8b 87       	std	Y+11, r24	; 0x0b
    11a8:	9c 87       	std	Y+12, r25	; 0x0c
    11aa:	ad 87       	std	Y+13, r26	; 0x0d
    11ac:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    11b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    11b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    11b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    11b6:	20 e0       	ldi	r18, 0x00	; 0
    11b8:	30 e0       	ldi	r19, 0x00	; 0
    11ba:	4a ef       	ldi	r20, 0xFA	; 250
    11bc:	54 e4       	ldi	r21, 0x44	; 68
    11be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11c2:	dc 01       	movw	r26, r24
    11c4:	cb 01       	movw	r24, r22
    11c6:	8f 83       	std	Y+7, r24	; 0x07
    11c8:	98 87       	std	Y+8, r25	; 0x08
    11ca:	a9 87       	std	Y+9, r26	; 0x09
    11cc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    11ce:	6f 81       	ldd	r22, Y+7	; 0x07
    11d0:	78 85       	ldd	r23, Y+8	; 0x08
    11d2:	89 85       	ldd	r24, Y+9	; 0x09
    11d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    11d6:	20 e0       	ldi	r18, 0x00	; 0
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	40 e8       	ldi	r20, 0x80	; 128
    11dc:	5f e3       	ldi	r21, 0x3F	; 63
    11de:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    11e2:	88 23       	and	r24, r24
    11e4:	2c f4       	brge	.+10     	; 0x11f0 <checkPass_step3+0xd2>
		__ticks = 1;
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	9e 83       	std	Y+6, r25	; 0x06
    11ec:	8d 83       	std	Y+5, r24	; 0x05
    11ee:	3f c0       	rjmp	.+126    	; 0x126e <checkPass_step3+0x150>
	else if (__tmp > 65535)
    11f0:	6f 81       	ldd	r22, Y+7	; 0x07
    11f2:	78 85       	ldd	r23, Y+8	; 0x08
    11f4:	89 85       	ldd	r24, Y+9	; 0x09
    11f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    11f8:	20 e0       	ldi	r18, 0x00	; 0
    11fa:	3f ef       	ldi	r19, 0xFF	; 255
    11fc:	4f e7       	ldi	r20, 0x7F	; 127
    11fe:	57 e4       	ldi	r21, 0x47	; 71
    1200:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1204:	18 16       	cp	r1, r24
    1206:	4c f5       	brge	.+82     	; 0x125a <checkPass_step3+0x13c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1208:	6b 85       	ldd	r22, Y+11	; 0x0b
    120a:	7c 85       	ldd	r23, Y+12	; 0x0c
    120c:	8d 85       	ldd	r24, Y+13	; 0x0d
    120e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	40 e2       	ldi	r20, 0x20	; 32
    1216:	51 e4       	ldi	r21, 0x41	; 65
    1218:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    121c:	dc 01       	movw	r26, r24
    121e:	cb 01       	movw	r24, r22
    1220:	bc 01       	movw	r22, r24
    1222:	cd 01       	movw	r24, r26
    1224:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1228:	dc 01       	movw	r26, r24
    122a:	cb 01       	movw	r24, r22
    122c:	9e 83       	std	Y+6, r25	; 0x06
    122e:	8d 83       	std	Y+5, r24	; 0x05
    1230:	0f c0       	rjmp	.+30     	; 0x1250 <checkPass_step3+0x132>
    1232:	88 ec       	ldi	r24, 0xC8	; 200
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	9c 83       	std	Y+4, r25	; 0x04
    1238:	8b 83       	std	Y+3, r24	; 0x03
    123a:	8b 81       	ldd	r24, Y+3	; 0x03
    123c:	9c 81       	ldd	r25, Y+4	; 0x04
    123e:	01 97       	sbiw	r24, 0x01	; 1
    1240:	f1 f7       	brne	.-4      	; 0x123e <checkPass_step3+0x120>
    1242:	9c 83       	std	Y+4, r25	; 0x04
    1244:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1246:	8d 81       	ldd	r24, Y+5	; 0x05
    1248:	9e 81       	ldd	r25, Y+6	; 0x06
    124a:	01 97       	sbiw	r24, 0x01	; 1
    124c:	9e 83       	std	Y+6, r25	; 0x06
    124e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1250:	8d 81       	ldd	r24, Y+5	; 0x05
    1252:	9e 81       	ldd	r25, Y+6	; 0x06
    1254:	00 97       	sbiw	r24, 0x00	; 0
    1256:	69 f7       	brne	.-38     	; 0x1232 <checkPass_step3+0x114>
    1258:	14 c0       	rjmp	.+40     	; 0x1282 <checkPass_step3+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    125a:	6f 81       	ldd	r22, Y+7	; 0x07
    125c:	78 85       	ldd	r23, Y+8	; 0x08
    125e:	89 85       	ldd	r24, Y+9	; 0x09
    1260:	9a 85       	ldd	r25, Y+10	; 0x0a
    1262:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1266:	dc 01       	movw	r26, r24
    1268:	cb 01       	movw	r24, r22
    126a:	9e 83       	std	Y+6, r25	; 0x06
    126c:	8d 83       	std	Y+5, r24	; 0x05
    126e:	8d 81       	ldd	r24, Y+5	; 0x05
    1270:	9e 81       	ldd	r25, Y+6	; 0x06
    1272:	9a 83       	std	Y+2, r25	; 0x02
    1274:	89 83       	std	Y+1, r24	; 0x01
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	9a 81       	ldd	r25, Y+2	; 0x02
    127a:	01 97       	sbiw	r24, 0x01	; 1
    127c:	f1 f7       	brne	.-4      	; 0x127a <checkPass_step3+0x15c>
    127e:	9a 83       	std	Y+2, r25	; 0x02
    1280:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(60000);//wait a minute
				Buzzer_off();//deactivate the buzzer
    1282:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <Buzzer_off>
			}
		}
}
    1286:	2f 96       	adiw	r28, 0x0f	; 15
    1288:	0f b6       	in	r0, 0x3f	; 63
    128a:	f8 94       	cli
    128c:	de bf       	out	0x3e, r29	; 62
    128e:	0f be       	out	0x3f, r0	; 63
    1290:	cd bf       	out	0x3d, r28	; 61
    1292:	cf 91       	pop	r28
    1294:	df 91       	pop	r29
    1296:	08 95       	ret

00001298 <count_to_Num>:
/*count_to_Num is called when ISR is fired*/
void count_to_Num()
{
    1298:	df 93       	push	r29
    129a:	cf 93       	push	r28
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
	g_tick++; //each compare match tick counter is incremented (each 1/20 second in this example)
    12a0:	80 91 69 01 	lds	r24, 0x0169
    12a4:	90 91 6a 01 	lds	r25, 0x016A
    12a8:	01 96       	adiw	r24, 0x01	; 1
    12aa:	90 93 6a 01 	sts	0x016A, r25
    12ae:	80 93 69 01 	sts	0x0169, r24
	if(g_tick==DoorISDone)		//if spent 15 seconds opening
    12b2:	80 91 69 01 	lds	r24, 0x0169
    12b6:	90 91 6a 01 	lds	r25, 0x016A
    12ba:	21 e0       	ldi	r18, 0x01	; 1
    12bc:	8c 32       	cpi	r24, 0x2C	; 44
    12be:	92 07       	cpc	r25, r18
    12c0:	21 f4       	brne	.+8      	; 0x12ca <count_to_Num+0x32>
	{
		DcMotor_Rotate(STOP,0);	//Stop the Door motor
    12c2:	82 e0       	ldi	r24, 0x02	; 2
    12c4:	60 e0       	ldi	r22, 0x00	; 0
    12c6:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <DcMotor_Rotate>
	}
	if(g_tick==TimeToClose_Door)//if spent 18 seconds (opening the Door(15) + holding it(3))
    12ca:	80 91 69 01 	lds	r24, 0x0169
    12ce:	90 91 6a 01 	lds	r25, 0x016A
    12d2:	21 e0       	ldi	r18, 0x01	; 1
    12d4:	88 36       	cpi	r24, 0x68	; 104
    12d6:	92 07       	cpc	r25, r18
    12d8:	21 f4       	brne	.+8      	; 0x12e2 <count_to_Num+0x4a>
	{
		DcMotor_Rotate(A_CW,100);//close the Door
    12da:	81 e0       	ldi	r24, 0x01	; 1
    12dc:	64 e6       	ldi	r22, 0x64	; 100
    12de:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <DcMotor_Rotate>
	}
	if(g_tick==TimeToClose_Door+DoorISDone)//if spent 15 seconds(closing the door)+ 18 seconds (opening+holding the door)
    12e2:	80 91 69 01 	lds	r24, 0x0169
    12e6:	90 91 6a 01 	lds	r25, 0x016A
    12ea:	22 e0       	ldi	r18, 0x02	; 2
    12ec:	84 39       	cpi	r24, 0x94	; 148
    12ee:	92 07       	cpc	r25, r18
    12f0:	21 f4       	brne	.+8      	; 0x12fa <count_to_Num+0x62>
	{
		DcMotor_Rotate(STOP,0);	//Stop the Door motor
    12f2:	82 e0       	ldi	r24, 0x02	; 2
    12f4:	60 e0       	ldi	r22, 0x00	; 0
    12f6:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <DcMotor_Rotate>
	}
}
    12fa:	cf 91       	pop	r28
    12fc:	df 91       	pop	r29
    12fe:	08 95       	ret

00001300 <recievePass>:
/*Description:
 * receives the password from MCU1 and stores it in the passes global array
 * */
void recievePass(char str[PASS_SIZE])
{
    1300:	0f 93       	push	r16
    1302:	1f 93       	push	r17
    1304:	df 93       	push	r29
    1306:	cf 93       	push	r28
    1308:	00 d0       	rcall	.+0      	; 0x130a <recievePass+0xa>
    130a:	0f 92       	push	r0
    130c:	cd b7       	in	r28, 0x3d	; 61
    130e:	de b7       	in	r29, 0x3e	; 62
    1310:	9b 83       	std	Y+3, r25	; 0x03
    1312:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i;
	for(i=0 ;i<PASS_SIZE ;i++)
    1314:	19 82       	std	Y+1, r1	; 0x01
    1316:	0f c0       	rjmp	.+30     	; 0x1336 <recievePass+0x36>
	{
		str[i]=UART_recieveByte();/*receives byte by byte*/
    1318:	89 81       	ldd	r24, Y+1	; 0x01
    131a:	28 2f       	mov	r18, r24
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	8a 81       	ldd	r24, Y+2	; 0x02
    1320:	9b 81       	ldd	r25, Y+3	; 0x03
    1322:	8c 01       	movw	r16, r24
    1324:	02 0f       	add	r16, r18
    1326:	13 1f       	adc	r17, r19
    1328:	0e 94 0c 11 	call	0x2218	; 0x2218 <UART_recieveByte>
    132c:	f8 01       	movw	r30, r16
    132e:	80 83       	st	Z, r24
 * receives the password from MCU1 and stores it in the passes global array
 * */
void recievePass(char str[PASS_SIZE])
{
	uint8 i;
	for(i=0 ;i<PASS_SIZE ;i++)
    1330:	89 81       	ldd	r24, Y+1	; 0x01
    1332:	8f 5f       	subi	r24, 0xFF	; 255
    1334:	89 83       	std	Y+1, r24	; 0x01
    1336:	89 81       	ldd	r24, Y+1	; 0x01
    1338:	86 30       	cpi	r24, 0x06	; 6
    133a:	70 f3       	brcs	.-36     	; 0x1318 <recievePass+0x18>
	{
		str[i]=UART_recieveByte();/*receives byte by byte*/
	}
}
    133c:	0f 90       	pop	r0
    133e:	0f 90       	pop	r0
    1340:	0f 90       	pop	r0
    1342:	cf 91       	pop	r28
    1344:	df 91       	pop	r29
    1346:	1f 91       	pop	r17
    1348:	0f 91       	pop	r16
    134a:	08 95       	ret

0000134c <getpass_againstMemory>:
/*Description:
 * receives the password from MCU1 and stores it in the passes global array and restore the other one from EEPROM memory
 * */
void getpass_againstMemory()
{
    134c:	df 93       	push	r29
    134e:	cf 93       	push	r28
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
    1354:	2f 97       	sbiw	r28, 0x0f	; 15
    1356:	0f b6       	in	r0, 0x3f	; 63
    1358:	f8 94       	cli
    135a:	de bf       	out	0x3e, r29	; 62
    135c:	0f be       	out	0x3f, r0	; 63
    135e:	cd bf       	out	0x3d, r28	; 61
	recievePass(str1);/*store the first pass in str1 array */
    1360:	8d e6       	ldi	r24, 0x6D	; 109
    1362:	91 e0       	ldi	r25, 0x01	; 1
    1364:	0e 94 80 09 	call	0x1300	; 0x1300 <recievePass>
	uint8 i;
	for(i=0 ; i<PASS_SIZE-1 ; i++)
    1368:	1f 86       	std	Y+15, r1	; 0x0f
    136a:	88 c0       	rjmp	.+272    	; 0x147c <getpass_againstMemory+0x130>
	{
		EEPROM_readByte(0x0311+i, &value);/*get values in address 0x0311 and its following addresses */
    136c:	8f 85       	ldd	r24, Y+15	; 0x0f
    136e:	88 2f       	mov	r24, r24
    1370:	90 e0       	ldi	r25, 0x00	; 0
    1372:	8f 5e       	subi	r24, 0xEF	; 239
    1374:	9c 4f       	sbci	r25, 0xFC	; 252
    1376:	28 e6       	ldi	r18, 0x68	; 104
    1378:	31 e0       	ldi	r19, 0x01	; 1
    137a:	b9 01       	movw	r22, r18
    137c:	0e 94 b5 0a 	call	0x156a	; 0x156a <EEPROM_readByte>
    1380:	80 e0       	ldi	r24, 0x00	; 0
    1382:	90 e0       	ldi	r25, 0x00	; 0
    1384:	a0 e2       	ldi	r26, 0x20	; 32
    1386:	b1 e4       	ldi	r27, 0x41	; 65
    1388:	8b 87       	std	Y+11, r24	; 0x0b
    138a:	9c 87       	std	Y+12, r25	; 0x0c
    138c:	ad 87       	std	Y+13, r26	; 0x0d
    138e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1390:	6b 85       	ldd	r22, Y+11	; 0x0b
    1392:	7c 85       	ldd	r23, Y+12	; 0x0c
    1394:	8d 85       	ldd	r24, Y+13	; 0x0d
    1396:	9e 85       	ldd	r25, Y+14	; 0x0e
    1398:	20 e0       	ldi	r18, 0x00	; 0
    139a:	30 e0       	ldi	r19, 0x00	; 0
    139c:	4a ef       	ldi	r20, 0xFA	; 250
    139e:	54 e4       	ldi	r21, 0x44	; 68
    13a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13a4:	dc 01       	movw	r26, r24
    13a6:	cb 01       	movw	r24, r22
    13a8:	8f 83       	std	Y+7, r24	; 0x07
    13aa:	98 87       	std	Y+8, r25	; 0x08
    13ac:	a9 87       	std	Y+9, r26	; 0x09
    13ae:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    13b0:	6f 81       	ldd	r22, Y+7	; 0x07
    13b2:	78 85       	ldd	r23, Y+8	; 0x08
    13b4:	89 85       	ldd	r24, Y+9	; 0x09
    13b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    13b8:	20 e0       	ldi	r18, 0x00	; 0
    13ba:	30 e0       	ldi	r19, 0x00	; 0
    13bc:	40 e8       	ldi	r20, 0x80	; 128
    13be:	5f e3       	ldi	r21, 0x3F	; 63
    13c0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    13c4:	88 23       	and	r24, r24
    13c6:	2c f4       	brge	.+10     	; 0x13d2 <getpass_againstMemory+0x86>
		__ticks = 1;
    13c8:	81 e0       	ldi	r24, 0x01	; 1
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	9e 83       	std	Y+6, r25	; 0x06
    13ce:	8d 83       	std	Y+5, r24	; 0x05
    13d0:	3f c0       	rjmp	.+126    	; 0x1450 <getpass_againstMemory+0x104>
	else if (__tmp > 65535)
    13d2:	6f 81       	ldd	r22, Y+7	; 0x07
    13d4:	78 85       	ldd	r23, Y+8	; 0x08
    13d6:	89 85       	ldd	r24, Y+9	; 0x09
    13d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    13da:	20 e0       	ldi	r18, 0x00	; 0
    13dc:	3f ef       	ldi	r19, 0xFF	; 255
    13de:	4f e7       	ldi	r20, 0x7F	; 127
    13e0:	57 e4       	ldi	r21, 0x47	; 71
    13e2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    13e6:	18 16       	cp	r1, r24
    13e8:	4c f5       	brge	.+82     	; 0x143c <getpass_againstMemory+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    13ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    13ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    13f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    13f2:	20 e0       	ldi	r18, 0x00	; 0
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	40 e2       	ldi	r20, 0x20	; 32
    13f8:	51 e4       	ldi	r21, 0x41	; 65
    13fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13fe:	dc 01       	movw	r26, r24
    1400:	cb 01       	movw	r24, r22
    1402:	bc 01       	movw	r22, r24
    1404:	cd 01       	movw	r24, r26
    1406:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    140a:	dc 01       	movw	r26, r24
    140c:	cb 01       	movw	r24, r22
    140e:	9e 83       	std	Y+6, r25	; 0x06
    1410:	8d 83       	std	Y+5, r24	; 0x05
    1412:	0f c0       	rjmp	.+30     	; 0x1432 <getpass_againstMemory+0xe6>
    1414:	88 ec       	ldi	r24, 0xC8	; 200
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	9c 83       	std	Y+4, r25	; 0x04
    141a:	8b 83       	std	Y+3, r24	; 0x03
    141c:	8b 81       	ldd	r24, Y+3	; 0x03
    141e:	9c 81       	ldd	r25, Y+4	; 0x04
    1420:	01 97       	sbiw	r24, 0x01	; 1
    1422:	f1 f7       	brne	.-4      	; 0x1420 <getpass_againstMemory+0xd4>
    1424:	9c 83       	std	Y+4, r25	; 0x04
    1426:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1428:	8d 81       	ldd	r24, Y+5	; 0x05
    142a:	9e 81       	ldd	r25, Y+6	; 0x06
    142c:	01 97       	sbiw	r24, 0x01	; 1
    142e:	9e 83       	std	Y+6, r25	; 0x06
    1430:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1432:	8d 81       	ldd	r24, Y+5	; 0x05
    1434:	9e 81       	ldd	r25, Y+6	; 0x06
    1436:	00 97       	sbiw	r24, 0x00	; 0
    1438:	69 f7       	brne	.-38     	; 0x1414 <getpass_againstMemory+0xc8>
    143a:	14 c0       	rjmp	.+40     	; 0x1464 <getpass_againstMemory+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    143c:	6f 81       	ldd	r22, Y+7	; 0x07
    143e:	78 85       	ldd	r23, Y+8	; 0x08
    1440:	89 85       	ldd	r24, Y+9	; 0x09
    1442:	9a 85       	ldd	r25, Y+10	; 0x0a
    1444:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1448:	dc 01       	movw	r26, r24
    144a:	cb 01       	movw	r24, r22
    144c:	9e 83       	std	Y+6, r25	; 0x06
    144e:	8d 83       	std	Y+5, r24	; 0x05
    1450:	8d 81       	ldd	r24, Y+5	; 0x05
    1452:	9e 81       	ldd	r25, Y+6	; 0x06
    1454:	9a 83       	std	Y+2, r25	; 0x02
    1456:	89 83       	std	Y+1, r24	; 0x01
    1458:	89 81       	ldd	r24, Y+1	; 0x01
    145a:	9a 81       	ldd	r25, Y+2	; 0x02
    145c:	01 97       	sbiw	r24, 0x01	; 1
    145e:	f1 f7       	brne	.-4      	; 0x145c <getpass_againstMemory+0x110>
    1460:	9a 83       	std	Y+2, r25	; 0x02
    1462:	89 83       	std	Y+1, r24	; 0x01
	    _delay_ms(10);
	    str2[i]=value;/*store the values in str2 array */
    1464:	8f 85       	ldd	r24, Y+15	; 0x0f
    1466:	88 2f       	mov	r24, r24
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	20 91 68 01 	lds	r18, 0x0168
    146e:	fc 01       	movw	r30, r24
    1470:	e7 58       	subi	r30, 0x87	; 135
    1472:	fe 4f       	sbci	r31, 0xFE	; 254
    1474:	20 83       	st	Z, r18
 * */
void getpass_againstMemory()
{
	recievePass(str1);/*store the first pass in str1 array */
	uint8 i;
	for(i=0 ; i<PASS_SIZE-1 ; i++)
    1476:	8f 85       	ldd	r24, Y+15	; 0x0f
    1478:	8f 5f       	subi	r24, 0xFF	; 255
    147a:	8f 87       	std	Y+15, r24	; 0x0f
    147c:	8f 85       	ldd	r24, Y+15	; 0x0f
    147e:	85 30       	cpi	r24, 0x05	; 5
    1480:	08 f4       	brcc	.+2      	; 0x1484 <getpass_againstMemory+0x138>
    1482:	74 cf       	rjmp	.-280    	; 0x136c <getpass_againstMemory+0x20>
	{
		EEPROM_readByte(0x0311+i, &value);/*get values in address 0x0311 and its following addresses */
	    _delay_ms(10);
	    str2[i]=value;/*store the values in str2 array */
	}
}
    1484:	2f 96       	adiw	r28, 0x0f	; 15
    1486:	0f b6       	in	r0, 0x3f	; 63
    1488:	f8 94       	cli
    148a:	de bf       	out	0x3e, r29	; 62
    148c:	0f be       	out	0x3f, r0	; 63
    148e:	cd bf       	out	0x3d, r28	; 61
    1490:	cf 91       	pop	r28
    1492:	df 91       	pop	r29
    1494:	08 95       	ret

00001496 <Buzzer_init>:
 */

#include"buzzer.h"
/*Set Direction for buzzer bin and close it by default*/
 void Buzzer_init()
 {
    1496:	df 93       	push	r29
    1498:	cf 93       	push	r28
    149a:	cd b7       	in	r28, 0x3d	; 61
    149c:	de b7       	in	r29, 0x3e	; 62
	 GPIO_setupPinDirection(BUZZER_PORT,BUZZER_PIN,PIN_OUTPUT);
    149e:	83 e0       	ldi	r24, 0x03	; 3
    14a0:	67 e0       	ldi	r22, 0x07	; 7
    14a2:	41 e0       	ldi	r20, 0x01	; 1
    14a4:	0e 94 15 0b 	call	0x162a	; 0x162a <GPIO_setupPinDirection>
	 GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
    14a8:	83 e0       	ldi	r24, 0x03	; 3
    14aa:	67 e0       	ldi	r22, 0x07	; 7
    14ac:	40 e0       	ldi	r20, 0x00	; 0
    14ae:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
 }
    14b2:	cf 91       	pop	r28
    14b4:	df 91       	pop	r29
    14b6:	08 95       	ret

000014b8 <Buzzer_on>:
 /*Open the buzzer by writing 1 on the buzzer pin*/
 void Buzzer_on(void)
 {
    14b8:	df 93       	push	r29
    14ba:	cf 93       	push	r28
    14bc:	cd b7       	in	r28, 0x3d	; 61
    14be:	de b7       	in	r29, 0x3e	; 62
	 GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_HIGH);
    14c0:	83 e0       	ldi	r24, 0x03	; 3
    14c2:	67 e0       	ldi	r22, 0x07	; 7
    14c4:	41 e0       	ldi	r20, 0x01	; 1
    14c6:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
 }
    14ca:	cf 91       	pop	r28
    14cc:	df 91       	pop	r29
    14ce:	08 95       	ret

000014d0 <Buzzer_off>:
 /*Open the buzzer by writing zero on the buzzer pin*/
 void Buzzer_off(void)
 {
    14d0:	df 93       	push	r29
    14d2:	cf 93       	push	r28
    14d4:	cd b7       	in	r28, 0x3d	; 61
    14d6:	de b7       	in	r29, 0x3e	; 62
	 GPIO_writePin(BUZZER_PORT,BUZZER_PIN,LOGIC_LOW);
    14d8:	83 e0       	ldi	r24, 0x03	; 3
    14da:	67 e0       	ldi	r22, 0x07	; 7
    14dc:	40 e0       	ldi	r20, 0x00	; 0
    14de:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
 }
    14e2:	cf 91       	pop	r28
    14e4:	df 91       	pop	r29
    14e6:	08 95       	ret

000014e8 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    14e8:	df 93       	push	r29
    14ea:	cf 93       	push	r28
    14ec:	00 d0       	rcall	.+0      	; 0x14ee <EEPROM_writeByte+0x6>
    14ee:	00 d0       	rcall	.+0      	; 0x14f0 <EEPROM_writeByte+0x8>
    14f0:	cd b7       	in	r28, 0x3d	; 61
    14f2:	de b7       	in	r29, 0x3e	; 62
    14f4:	9a 83       	std	Y+2, r25	; 0x02
    14f6:	89 83       	std	Y+1, r24	; 0x01
    14f8:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    14fa:	0e 94 ea 0f 	call	0x1fd4	; 0x1fd4 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    14fe:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    1502:	88 30       	cpi	r24, 0x08	; 8
    1504:	11 f0       	breq	.+4      	; 0x150a <EEPROM_writeByte+0x22>
        return ERROR;
    1506:	1c 82       	std	Y+4, r1	; 0x04
    1508:	28 c0       	rjmp	.+80     	; 0x155a <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    150a:	89 81       	ldd	r24, Y+1	; 0x01
    150c:	9a 81       	ldd	r25, Y+2	; 0x02
    150e:	80 70       	andi	r24, 0x00	; 0
    1510:	97 70       	andi	r25, 0x07	; 7
    1512:	88 0f       	add	r24, r24
    1514:	89 2f       	mov	r24, r25
    1516:	88 1f       	adc	r24, r24
    1518:	99 0b       	sbc	r25, r25
    151a:	91 95       	neg	r25
    151c:	80 6a       	ori	r24, 0xA0	; 160
    151e:	0e 94 05 10 	call	0x200a	; 0x200a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1522:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    1526:	88 31       	cpi	r24, 0x18	; 24
    1528:	11 f0       	breq	.+4      	; 0x152e <EEPROM_writeByte+0x46>
        return ERROR; 
    152a:	1c 82       	std	Y+4, r1	; 0x04
    152c:	16 c0       	rjmp	.+44     	; 0x155a <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    152e:	89 81       	ldd	r24, Y+1	; 0x01
    1530:	0e 94 05 10 	call	0x200a	; 0x200a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1534:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    1538:	88 32       	cpi	r24, 0x28	; 40
    153a:	11 f0       	breq	.+4      	; 0x1540 <EEPROM_writeByte+0x58>
        return ERROR;
    153c:	1c 82       	std	Y+4, r1	; 0x04
    153e:	0d c0       	rjmp	.+26     	; 0x155a <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1540:	8b 81       	ldd	r24, Y+3	; 0x03
    1542:	0e 94 05 10 	call	0x200a	; 0x200a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1546:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    154a:	88 32       	cpi	r24, 0x28	; 40
    154c:	11 f0       	breq	.+4      	; 0x1552 <EEPROM_writeByte+0x6a>
        return ERROR;
    154e:	1c 82       	std	Y+4, r1	; 0x04
    1550:	04 c0       	rjmp	.+8      	; 0x155a <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1552:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <TWI_stop>
	
    return SUCCESS;
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	8c 83       	std	Y+4, r24	; 0x04
    155a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    155c:	0f 90       	pop	r0
    155e:	0f 90       	pop	r0
    1560:	0f 90       	pop	r0
    1562:	0f 90       	pop	r0
    1564:	cf 91       	pop	r28
    1566:	df 91       	pop	r29
    1568:	08 95       	ret

0000156a <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    156a:	df 93       	push	r29
    156c:	cf 93       	push	r28
    156e:	00 d0       	rcall	.+0      	; 0x1570 <EEPROM_readByte+0x6>
    1570:	00 d0       	rcall	.+0      	; 0x1572 <EEPROM_readByte+0x8>
    1572:	0f 92       	push	r0
    1574:	cd b7       	in	r28, 0x3d	; 61
    1576:	de b7       	in	r29, 0x3e	; 62
    1578:	9a 83       	std	Y+2, r25	; 0x02
    157a:	89 83       	std	Y+1, r24	; 0x01
    157c:	7c 83       	std	Y+4, r23	; 0x04
    157e:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1580:	0e 94 ea 0f 	call	0x1fd4	; 0x1fd4 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1584:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    1588:	88 30       	cpi	r24, 0x08	; 8
    158a:	11 f0       	breq	.+4      	; 0x1590 <EEPROM_readByte+0x26>
        return ERROR;
    158c:	1d 82       	std	Y+5, r1	; 0x05
    158e:	44 c0       	rjmp	.+136    	; 0x1618 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1590:	89 81       	ldd	r24, Y+1	; 0x01
    1592:	9a 81       	ldd	r25, Y+2	; 0x02
    1594:	80 70       	andi	r24, 0x00	; 0
    1596:	97 70       	andi	r25, 0x07	; 7
    1598:	88 0f       	add	r24, r24
    159a:	89 2f       	mov	r24, r25
    159c:	88 1f       	adc	r24, r24
    159e:	99 0b       	sbc	r25, r25
    15a0:	91 95       	neg	r25
    15a2:	80 6a       	ori	r24, 0xA0	; 160
    15a4:	0e 94 05 10 	call	0x200a	; 0x200a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    15a8:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    15ac:	88 31       	cpi	r24, 0x18	; 24
    15ae:	11 f0       	breq	.+4      	; 0x15b4 <EEPROM_readByte+0x4a>
        return ERROR;
    15b0:	1d 82       	std	Y+5, r1	; 0x05
    15b2:	32 c0       	rjmp	.+100    	; 0x1618 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    15b4:	89 81       	ldd	r24, Y+1	; 0x01
    15b6:	0e 94 05 10 	call	0x200a	; 0x200a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    15ba:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    15be:	88 32       	cpi	r24, 0x28	; 40
    15c0:	11 f0       	breq	.+4      	; 0x15c6 <EEPROM_readByte+0x5c>
        return ERROR;
    15c2:	1d 82       	std	Y+5, r1	; 0x05
    15c4:	29 c0       	rjmp	.+82     	; 0x1618 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    15c6:	0e 94 ea 0f 	call	0x1fd4	; 0x1fd4 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    15ca:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    15ce:	80 31       	cpi	r24, 0x10	; 16
    15d0:	11 f0       	breq	.+4      	; 0x15d6 <EEPROM_readByte+0x6c>
        return ERROR;
    15d2:	1d 82       	std	Y+5, r1	; 0x05
    15d4:	21 c0       	rjmp	.+66     	; 0x1618 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    15d6:	89 81       	ldd	r24, Y+1	; 0x01
    15d8:	9a 81       	ldd	r25, Y+2	; 0x02
    15da:	80 70       	andi	r24, 0x00	; 0
    15dc:	97 70       	andi	r25, 0x07	; 7
    15de:	88 0f       	add	r24, r24
    15e0:	89 2f       	mov	r24, r25
    15e2:	88 1f       	adc	r24, r24
    15e4:	99 0b       	sbc	r25, r25
    15e6:	91 95       	neg	r25
    15e8:	81 6a       	ori	r24, 0xA1	; 161
    15ea:	0e 94 05 10 	call	0x200a	; 0x200a <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    15ee:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    15f2:	80 34       	cpi	r24, 0x40	; 64
    15f4:	11 f0       	breq	.+4      	; 0x15fa <EEPROM_readByte+0x90>
        return ERROR;
    15f6:	1d 82       	std	Y+5, r1	; 0x05
    15f8:	0f c0       	rjmp	.+30     	; 0x1618 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    15fa:	0e 94 2f 10 	call	0x205e	; 0x205e <TWI_readByteWithNACK>
    15fe:	eb 81       	ldd	r30, Y+3	; 0x03
    1600:	fc 81       	ldd	r31, Y+4	; 0x04
    1602:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1604:	0e 94 42 10 	call	0x2084	; 0x2084 <TWI_getStatus>
    1608:	88 35       	cpi	r24, 0x58	; 88
    160a:	11 f0       	breq	.+4      	; 0x1610 <EEPROM_readByte+0xa6>
        return ERROR;
    160c:	1d 82       	std	Y+5, r1	; 0x05
    160e:	04 c0       	rjmp	.+8      	; 0x1618 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1610:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <TWI_stop>

    return SUCCESS;
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	8d 83       	std	Y+5, r24	; 0x05
    1618:	8d 81       	ldd	r24, Y+5	; 0x05
}
    161a:	0f 90       	pop	r0
    161c:	0f 90       	pop	r0
    161e:	0f 90       	pop	r0
    1620:	0f 90       	pop	r0
    1622:	0f 90       	pop	r0
    1624:	cf 91       	pop	r28
    1626:	df 91       	pop	r29
    1628:	08 95       	ret

0000162a <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    162a:	df 93       	push	r29
    162c:	cf 93       	push	r28
    162e:	00 d0       	rcall	.+0      	; 0x1630 <GPIO_setupPinDirection+0x6>
    1630:	00 d0       	rcall	.+0      	; 0x1632 <GPIO_setupPinDirection+0x8>
    1632:	0f 92       	push	r0
    1634:	cd b7       	in	r28, 0x3d	; 61
    1636:	de b7       	in	r29, 0x3e	; 62
    1638:	89 83       	std	Y+1, r24	; 0x01
    163a:	6a 83       	std	Y+2, r22	; 0x02
    163c:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    163e:	8a 81       	ldd	r24, Y+2	; 0x02
    1640:	88 30       	cpi	r24, 0x08	; 8
    1642:	08 f0       	brcs	.+2      	; 0x1646 <GPIO_setupPinDirection+0x1c>
    1644:	d5 c0       	rjmp	.+426    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
    1646:	89 81       	ldd	r24, Y+1	; 0x01
    1648:	84 30       	cpi	r24, 0x04	; 4
    164a:	08 f0       	brcs	.+2      	; 0x164e <GPIO_setupPinDirection+0x24>
    164c:	d1 c0       	rjmp	.+418    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    164e:	89 81       	ldd	r24, Y+1	; 0x01
    1650:	28 2f       	mov	r18, r24
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	3d 83       	std	Y+5, r19	; 0x05
    1656:	2c 83       	std	Y+4, r18	; 0x04
    1658:	8c 81       	ldd	r24, Y+4	; 0x04
    165a:	9d 81       	ldd	r25, Y+5	; 0x05
    165c:	81 30       	cpi	r24, 0x01	; 1
    165e:	91 05       	cpc	r25, r1
    1660:	09 f4       	brne	.+2      	; 0x1664 <GPIO_setupPinDirection+0x3a>
    1662:	43 c0       	rjmp	.+134    	; 0x16ea <GPIO_setupPinDirection+0xc0>
    1664:	2c 81       	ldd	r18, Y+4	; 0x04
    1666:	3d 81       	ldd	r19, Y+5	; 0x05
    1668:	22 30       	cpi	r18, 0x02	; 2
    166a:	31 05       	cpc	r19, r1
    166c:	2c f4       	brge	.+10     	; 0x1678 <GPIO_setupPinDirection+0x4e>
    166e:	8c 81       	ldd	r24, Y+4	; 0x04
    1670:	9d 81       	ldd	r25, Y+5	; 0x05
    1672:	00 97       	sbiw	r24, 0x00	; 0
    1674:	71 f0       	breq	.+28     	; 0x1692 <GPIO_setupPinDirection+0x68>
    1676:	bc c0       	rjmp	.+376    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
    1678:	2c 81       	ldd	r18, Y+4	; 0x04
    167a:	3d 81       	ldd	r19, Y+5	; 0x05
    167c:	22 30       	cpi	r18, 0x02	; 2
    167e:	31 05       	cpc	r19, r1
    1680:	09 f4       	brne	.+2      	; 0x1684 <GPIO_setupPinDirection+0x5a>
    1682:	5f c0       	rjmp	.+190    	; 0x1742 <GPIO_setupPinDirection+0x118>
    1684:	8c 81       	ldd	r24, Y+4	; 0x04
    1686:	9d 81       	ldd	r25, Y+5	; 0x05
    1688:	83 30       	cpi	r24, 0x03	; 3
    168a:	91 05       	cpc	r25, r1
    168c:	09 f4       	brne	.+2      	; 0x1690 <GPIO_setupPinDirection+0x66>
    168e:	85 c0       	rjmp	.+266    	; 0x179a <GPIO_setupPinDirection+0x170>
    1690:	af c0       	rjmp	.+350    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1692:	8b 81       	ldd	r24, Y+3	; 0x03
    1694:	81 30       	cpi	r24, 0x01	; 1
    1696:	a1 f4       	brne	.+40     	; 0x16c0 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1698:	aa e3       	ldi	r26, 0x3A	; 58
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	ea e3       	ldi	r30, 0x3A	; 58
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	48 2f       	mov	r20, r24
    16a4:	8a 81       	ldd	r24, Y+2	; 0x02
    16a6:	28 2f       	mov	r18, r24
    16a8:	30 e0       	ldi	r19, 0x00	; 0
    16aa:	81 e0       	ldi	r24, 0x01	; 1
    16ac:	90 e0       	ldi	r25, 0x00	; 0
    16ae:	02 2e       	mov	r0, r18
    16b0:	02 c0       	rjmp	.+4      	; 0x16b6 <GPIO_setupPinDirection+0x8c>
    16b2:	88 0f       	add	r24, r24
    16b4:	99 1f       	adc	r25, r25
    16b6:	0a 94       	dec	r0
    16b8:	e2 f7       	brpl	.-8      	; 0x16b2 <GPIO_setupPinDirection+0x88>
    16ba:	84 2b       	or	r24, r20
    16bc:	8c 93       	st	X, r24
    16be:	98 c0       	rjmp	.+304    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    16c0:	aa e3       	ldi	r26, 0x3A	; 58
    16c2:	b0 e0       	ldi	r27, 0x00	; 0
    16c4:	ea e3       	ldi	r30, 0x3A	; 58
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	48 2f       	mov	r20, r24
    16cc:	8a 81       	ldd	r24, Y+2	; 0x02
    16ce:	28 2f       	mov	r18, r24
    16d0:	30 e0       	ldi	r19, 0x00	; 0
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	02 2e       	mov	r0, r18
    16d8:	02 c0       	rjmp	.+4      	; 0x16de <GPIO_setupPinDirection+0xb4>
    16da:	88 0f       	add	r24, r24
    16dc:	99 1f       	adc	r25, r25
    16de:	0a 94       	dec	r0
    16e0:	e2 f7       	brpl	.-8      	; 0x16da <GPIO_setupPinDirection+0xb0>
    16e2:	80 95       	com	r24
    16e4:	84 23       	and	r24, r20
    16e6:	8c 93       	st	X, r24
    16e8:	83 c0       	rjmp	.+262    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    16ea:	8b 81       	ldd	r24, Y+3	; 0x03
    16ec:	81 30       	cpi	r24, 0x01	; 1
    16ee:	a1 f4       	brne	.+40     	; 0x1718 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    16f0:	a7 e3       	ldi	r26, 0x37	; 55
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	e7 e3       	ldi	r30, 0x37	; 55
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	48 2f       	mov	r20, r24
    16fc:	8a 81       	ldd	r24, Y+2	; 0x02
    16fe:	28 2f       	mov	r18, r24
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	02 2e       	mov	r0, r18
    1708:	02 c0       	rjmp	.+4      	; 0x170e <GPIO_setupPinDirection+0xe4>
    170a:	88 0f       	add	r24, r24
    170c:	99 1f       	adc	r25, r25
    170e:	0a 94       	dec	r0
    1710:	e2 f7       	brpl	.-8      	; 0x170a <GPIO_setupPinDirection+0xe0>
    1712:	84 2b       	or	r24, r20
    1714:	8c 93       	st	X, r24
    1716:	6c c0       	rjmp	.+216    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1718:	a7 e3       	ldi	r26, 0x37	; 55
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	e7 e3       	ldi	r30, 0x37	; 55
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	48 2f       	mov	r20, r24
    1724:	8a 81       	ldd	r24, Y+2	; 0x02
    1726:	28 2f       	mov	r18, r24
    1728:	30 e0       	ldi	r19, 0x00	; 0
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	02 2e       	mov	r0, r18
    1730:	02 c0       	rjmp	.+4      	; 0x1736 <GPIO_setupPinDirection+0x10c>
    1732:	88 0f       	add	r24, r24
    1734:	99 1f       	adc	r25, r25
    1736:	0a 94       	dec	r0
    1738:	e2 f7       	brpl	.-8      	; 0x1732 <GPIO_setupPinDirection+0x108>
    173a:	80 95       	com	r24
    173c:	84 23       	and	r24, r20
    173e:	8c 93       	st	X, r24
    1740:	57 c0       	rjmp	.+174    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1742:	8b 81       	ldd	r24, Y+3	; 0x03
    1744:	81 30       	cpi	r24, 0x01	; 1
    1746:	a1 f4       	brne	.+40     	; 0x1770 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1748:	a4 e3       	ldi	r26, 0x34	; 52
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	e4 e3       	ldi	r30, 0x34	; 52
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	48 2f       	mov	r20, r24
    1754:	8a 81       	ldd	r24, Y+2	; 0x02
    1756:	28 2f       	mov	r18, r24
    1758:	30 e0       	ldi	r19, 0x00	; 0
    175a:	81 e0       	ldi	r24, 0x01	; 1
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	02 2e       	mov	r0, r18
    1760:	02 c0       	rjmp	.+4      	; 0x1766 <GPIO_setupPinDirection+0x13c>
    1762:	88 0f       	add	r24, r24
    1764:	99 1f       	adc	r25, r25
    1766:	0a 94       	dec	r0
    1768:	e2 f7       	brpl	.-8      	; 0x1762 <GPIO_setupPinDirection+0x138>
    176a:	84 2b       	or	r24, r20
    176c:	8c 93       	st	X, r24
    176e:	40 c0       	rjmp	.+128    	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1770:	a4 e3       	ldi	r26, 0x34	; 52
    1772:	b0 e0       	ldi	r27, 0x00	; 0
    1774:	e4 e3       	ldi	r30, 0x34	; 52
    1776:	f0 e0       	ldi	r31, 0x00	; 0
    1778:	80 81       	ld	r24, Z
    177a:	48 2f       	mov	r20, r24
    177c:	8a 81       	ldd	r24, Y+2	; 0x02
    177e:	28 2f       	mov	r18, r24
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	81 e0       	ldi	r24, 0x01	; 1
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	02 2e       	mov	r0, r18
    1788:	02 c0       	rjmp	.+4      	; 0x178e <GPIO_setupPinDirection+0x164>
    178a:	88 0f       	add	r24, r24
    178c:	99 1f       	adc	r25, r25
    178e:	0a 94       	dec	r0
    1790:	e2 f7       	brpl	.-8      	; 0x178a <GPIO_setupPinDirection+0x160>
    1792:	80 95       	com	r24
    1794:	84 23       	and	r24, r20
    1796:	8c 93       	st	X, r24
    1798:	2b c0       	rjmp	.+86     	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    179a:	8b 81       	ldd	r24, Y+3	; 0x03
    179c:	81 30       	cpi	r24, 0x01	; 1
    179e:	a1 f4       	brne	.+40     	; 0x17c8 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    17a0:	a1 e3       	ldi	r26, 0x31	; 49
    17a2:	b0 e0       	ldi	r27, 0x00	; 0
    17a4:	e1 e3       	ldi	r30, 0x31	; 49
    17a6:	f0 e0       	ldi	r31, 0x00	; 0
    17a8:	80 81       	ld	r24, Z
    17aa:	48 2f       	mov	r20, r24
    17ac:	8a 81       	ldd	r24, Y+2	; 0x02
    17ae:	28 2f       	mov	r18, r24
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	81 e0       	ldi	r24, 0x01	; 1
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	02 2e       	mov	r0, r18
    17b8:	02 c0       	rjmp	.+4      	; 0x17be <GPIO_setupPinDirection+0x194>
    17ba:	88 0f       	add	r24, r24
    17bc:	99 1f       	adc	r25, r25
    17be:	0a 94       	dec	r0
    17c0:	e2 f7       	brpl	.-8      	; 0x17ba <GPIO_setupPinDirection+0x190>
    17c2:	84 2b       	or	r24, r20
    17c4:	8c 93       	st	X, r24
    17c6:	14 c0       	rjmp	.+40     	; 0x17f0 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    17c8:	a1 e3       	ldi	r26, 0x31	; 49
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	e1 e3       	ldi	r30, 0x31	; 49
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	80 81       	ld	r24, Z
    17d2:	48 2f       	mov	r20, r24
    17d4:	8a 81       	ldd	r24, Y+2	; 0x02
    17d6:	28 2f       	mov	r18, r24
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	02 2e       	mov	r0, r18
    17e0:	02 c0       	rjmp	.+4      	; 0x17e6 <GPIO_setupPinDirection+0x1bc>
    17e2:	88 0f       	add	r24, r24
    17e4:	99 1f       	adc	r25, r25
    17e6:	0a 94       	dec	r0
    17e8:	e2 f7       	brpl	.-8      	; 0x17e2 <GPIO_setupPinDirection+0x1b8>
    17ea:	80 95       	com	r24
    17ec:	84 23       	and	r24, r20
    17ee:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	0f 90       	pop	r0
    17f6:	0f 90       	pop	r0
    17f8:	0f 90       	pop	r0
    17fa:	cf 91       	pop	r28
    17fc:	df 91       	pop	r29
    17fe:	08 95       	ret

00001800 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1800:	df 93       	push	r29
    1802:	cf 93       	push	r28
    1804:	00 d0       	rcall	.+0      	; 0x1806 <GPIO_writePin+0x6>
    1806:	00 d0       	rcall	.+0      	; 0x1808 <GPIO_writePin+0x8>
    1808:	0f 92       	push	r0
    180a:	cd b7       	in	r28, 0x3d	; 61
    180c:	de b7       	in	r29, 0x3e	; 62
    180e:	89 83       	std	Y+1, r24	; 0x01
    1810:	6a 83       	std	Y+2, r22	; 0x02
    1812:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1814:	8a 81       	ldd	r24, Y+2	; 0x02
    1816:	88 30       	cpi	r24, 0x08	; 8
    1818:	08 f0       	brcs	.+2      	; 0x181c <GPIO_writePin+0x1c>
    181a:	d5 c0       	rjmp	.+426    	; 0x19c6 <GPIO_writePin+0x1c6>
    181c:	89 81       	ldd	r24, Y+1	; 0x01
    181e:	84 30       	cpi	r24, 0x04	; 4
    1820:	08 f0       	brcs	.+2      	; 0x1824 <GPIO_writePin+0x24>
    1822:	d1 c0       	rjmp	.+418    	; 0x19c6 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1824:	89 81       	ldd	r24, Y+1	; 0x01
    1826:	28 2f       	mov	r18, r24
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	3d 83       	std	Y+5, r19	; 0x05
    182c:	2c 83       	std	Y+4, r18	; 0x04
    182e:	8c 81       	ldd	r24, Y+4	; 0x04
    1830:	9d 81       	ldd	r25, Y+5	; 0x05
    1832:	81 30       	cpi	r24, 0x01	; 1
    1834:	91 05       	cpc	r25, r1
    1836:	09 f4       	brne	.+2      	; 0x183a <GPIO_writePin+0x3a>
    1838:	43 c0       	rjmp	.+134    	; 0x18c0 <GPIO_writePin+0xc0>
    183a:	2c 81       	ldd	r18, Y+4	; 0x04
    183c:	3d 81       	ldd	r19, Y+5	; 0x05
    183e:	22 30       	cpi	r18, 0x02	; 2
    1840:	31 05       	cpc	r19, r1
    1842:	2c f4       	brge	.+10     	; 0x184e <GPIO_writePin+0x4e>
    1844:	8c 81       	ldd	r24, Y+4	; 0x04
    1846:	9d 81       	ldd	r25, Y+5	; 0x05
    1848:	00 97       	sbiw	r24, 0x00	; 0
    184a:	71 f0       	breq	.+28     	; 0x1868 <GPIO_writePin+0x68>
    184c:	bc c0       	rjmp	.+376    	; 0x19c6 <GPIO_writePin+0x1c6>
    184e:	2c 81       	ldd	r18, Y+4	; 0x04
    1850:	3d 81       	ldd	r19, Y+5	; 0x05
    1852:	22 30       	cpi	r18, 0x02	; 2
    1854:	31 05       	cpc	r19, r1
    1856:	09 f4       	brne	.+2      	; 0x185a <GPIO_writePin+0x5a>
    1858:	5f c0       	rjmp	.+190    	; 0x1918 <GPIO_writePin+0x118>
    185a:	8c 81       	ldd	r24, Y+4	; 0x04
    185c:	9d 81       	ldd	r25, Y+5	; 0x05
    185e:	83 30       	cpi	r24, 0x03	; 3
    1860:	91 05       	cpc	r25, r1
    1862:	09 f4       	brne	.+2      	; 0x1866 <GPIO_writePin+0x66>
    1864:	85 c0       	rjmp	.+266    	; 0x1970 <GPIO_writePin+0x170>
    1866:	af c0       	rjmp	.+350    	; 0x19c6 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1868:	8b 81       	ldd	r24, Y+3	; 0x03
    186a:	81 30       	cpi	r24, 0x01	; 1
    186c:	a1 f4       	brne	.+40     	; 0x1896 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    186e:	ab e3       	ldi	r26, 0x3B	; 59
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	eb e3       	ldi	r30, 0x3B	; 59
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	48 2f       	mov	r20, r24
    187a:	8a 81       	ldd	r24, Y+2	; 0x02
    187c:	28 2f       	mov	r18, r24
    187e:	30 e0       	ldi	r19, 0x00	; 0
    1880:	81 e0       	ldi	r24, 0x01	; 1
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	02 2e       	mov	r0, r18
    1886:	02 c0       	rjmp	.+4      	; 0x188c <GPIO_writePin+0x8c>
    1888:	88 0f       	add	r24, r24
    188a:	99 1f       	adc	r25, r25
    188c:	0a 94       	dec	r0
    188e:	e2 f7       	brpl	.-8      	; 0x1888 <GPIO_writePin+0x88>
    1890:	84 2b       	or	r24, r20
    1892:	8c 93       	st	X, r24
    1894:	98 c0       	rjmp	.+304    	; 0x19c6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1896:	ab e3       	ldi	r26, 0x3B	; 59
    1898:	b0 e0       	ldi	r27, 0x00	; 0
    189a:	eb e3       	ldi	r30, 0x3B	; 59
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
    18a0:	48 2f       	mov	r20, r24
    18a2:	8a 81       	ldd	r24, Y+2	; 0x02
    18a4:	28 2f       	mov	r18, r24
    18a6:	30 e0       	ldi	r19, 0x00	; 0
    18a8:	81 e0       	ldi	r24, 0x01	; 1
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	02 2e       	mov	r0, r18
    18ae:	02 c0       	rjmp	.+4      	; 0x18b4 <GPIO_writePin+0xb4>
    18b0:	88 0f       	add	r24, r24
    18b2:	99 1f       	adc	r25, r25
    18b4:	0a 94       	dec	r0
    18b6:	e2 f7       	brpl	.-8      	; 0x18b0 <GPIO_writePin+0xb0>
    18b8:	80 95       	com	r24
    18ba:	84 23       	and	r24, r20
    18bc:	8c 93       	st	X, r24
    18be:	83 c0       	rjmp	.+262    	; 0x19c6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    18c0:	8b 81       	ldd	r24, Y+3	; 0x03
    18c2:	81 30       	cpi	r24, 0x01	; 1
    18c4:	a1 f4       	brne	.+40     	; 0x18ee <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    18c6:	a8 e3       	ldi	r26, 0x38	; 56
    18c8:	b0 e0       	ldi	r27, 0x00	; 0
    18ca:	e8 e3       	ldi	r30, 0x38	; 56
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	80 81       	ld	r24, Z
    18d0:	48 2f       	mov	r20, r24
    18d2:	8a 81       	ldd	r24, Y+2	; 0x02
    18d4:	28 2f       	mov	r18, r24
    18d6:	30 e0       	ldi	r19, 0x00	; 0
    18d8:	81 e0       	ldi	r24, 0x01	; 1
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	02 2e       	mov	r0, r18
    18de:	02 c0       	rjmp	.+4      	; 0x18e4 <GPIO_writePin+0xe4>
    18e0:	88 0f       	add	r24, r24
    18e2:	99 1f       	adc	r25, r25
    18e4:	0a 94       	dec	r0
    18e6:	e2 f7       	brpl	.-8      	; 0x18e0 <GPIO_writePin+0xe0>
    18e8:	84 2b       	or	r24, r20
    18ea:	8c 93       	st	X, r24
    18ec:	6c c0       	rjmp	.+216    	; 0x19c6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    18ee:	a8 e3       	ldi	r26, 0x38	; 56
    18f0:	b0 e0       	ldi	r27, 0x00	; 0
    18f2:	e8 e3       	ldi	r30, 0x38	; 56
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	80 81       	ld	r24, Z
    18f8:	48 2f       	mov	r20, r24
    18fa:	8a 81       	ldd	r24, Y+2	; 0x02
    18fc:	28 2f       	mov	r18, r24
    18fe:	30 e0       	ldi	r19, 0x00	; 0
    1900:	81 e0       	ldi	r24, 0x01	; 1
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	02 2e       	mov	r0, r18
    1906:	02 c0       	rjmp	.+4      	; 0x190c <GPIO_writePin+0x10c>
    1908:	88 0f       	add	r24, r24
    190a:	99 1f       	adc	r25, r25
    190c:	0a 94       	dec	r0
    190e:	e2 f7       	brpl	.-8      	; 0x1908 <GPIO_writePin+0x108>
    1910:	80 95       	com	r24
    1912:	84 23       	and	r24, r20
    1914:	8c 93       	st	X, r24
    1916:	57 c0       	rjmp	.+174    	; 0x19c6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1918:	8b 81       	ldd	r24, Y+3	; 0x03
    191a:	81 30       	cpi	r24, 0x01	; 1
    191c:	a1 f4       	brne	.+40     	; 0x1946 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    191e:	a5 e3       	ldi	r26, 0x35	; 53
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	e5 e3       	ldi	r30, 0x35	; 53
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	48 2f       	mov	r20, r24
    192a:	8a 81       	ldd	r24, Y+2	; 0x02
    192c:	28 2f       	mov	r18, r24
    192e:	30 e0       	ldi	r19, 0x00	; 0
    1930:	81 e0       	ldi	r24, 0x01	; 1
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	02 2e       	mov	r0, r18
    1936:	02 c0       	rjmp	.+4      	; 0x193c <GPIO_writePin+0x13c>
    1938:	88 0f       	add	r24, r24
    193a:	99 1f       	adc	r25, r25
    193c:	0a 94       	dec	r0
    193e:	e2 f7       	brpl	.-8      	; 0x1938 <GPIO_writePin+0x138>
    1940:	84 2b       	or	r24, r20
    1942:	8c 93       	st	X, r24
    1944:	40 c0       	rjmp	.+128    	; 0x19c6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1946:	a5 e3       	ldi	r26, 0x35	; 53
    1948:	b0 e0       	ldi	r27, 0x00	; 0
    194a:	e5 e3       	ldi	r30, 0x35	; 53
    194c:	f0 e0       	ldi	r31, 0x00	; 0
    194e:	80 81       	ld	r24, Z
    1950:	48 2f       	mov	r20, r24
    1952:	8a 81       	ldd	r24, Y+2	; 0x02
    1954:	28 2f       	mov	r18, r24
    1956:	30 e0       	ldi	r19, 0x00	; 0
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	02 2e       	mov	r0, r18
    195e:	02 c0       	rjmp	.+4      	; 0x1964 <GPIO_writePin+0x164>
    1960:	88 0f       	add	r24, r24
    1962:	99 1f       	adc	r25, r25
    1964:	0a 94       	dec	r0
    1966:	e2 f7       	brpl	.-8      	; 0x1960 <GPIO_writePin+0x160>
    1968:	80 95       	com	r24
    196a:	84 23       	and	r24, r20
    196c:	8c 93       	st	X, r24
    196e:	2b c0       	rjmp	.+86     	; 0x19c6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1970:	8b 81       	ldd	r24, Y+3	; 0x03
    1972:	81 30       	cpi	r24, 0x01	; 1
    1974:	a1 f4       	brne	.+40     	; 0x199e <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1976:	a2 e3       	ldi	r26, 0x32	; 50
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	e2 e3       	ldi	r30, 0x32	; 50
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	80 81       	ld	r24, Z
    1980:	48 2f       	mov	r20, r24
    1982:	8a 81       	ldd	r24, Y+2	; 0x02
    1984:	28 2f       	mov	r18, r24
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	81 e0       	ldi	r24, 0x01	; 1
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	02 2e       	mov	r0, r18
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <GPIO_writePin+0x194>
    1990:	88 0f       	add	r24, r24
    1992:	99 1f       	adc	r25, r25
    1994:	0a 94       	dec	r0
    1996:	e2 f7       	brpl	.-8      	; 0x1990 <GPIO_writePin+0x190>
    1998:	84 2b       	or	r24, r20
    199a:	8c 93       	st	X, r24
    199c:	14 c0       	rjmp	.+40     	; 0x19c6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    199e:	a2 e3       	ldi	r26, 0x32	; 50
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	e2 e3       	ldi	r30, 0x32	; 50
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	48 2f       	mov	r20, r24
    19aa:	8a 81       	ldd	r24, Y+2	; 0x02
    19ac:	28 2f       	mov	r18, r24
    19ae:	30 e0       	ldi	r19, 0x00	; 0
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	90 e0       	ldi	r25, 0x00	; 0
    19b4:	02 2e       	mov	r0, r18
    19b6:	02 c0       	rjmp	.+4      	; 0x19bc <GPIO_writePin+0x1bc>
    19b8:	88 0f       	add	r24, r24
    19ba:	99 1f       	adc	r25, r25
    19bc:	0a 94       	dec	r0
    19be:	e2 f7       	brpl	.-8      	; 0x19b8 <GPIO_writePin+0x1b8>
    19c0:	80 95       	com	r24
    19c2:	84 23       	and	r24, r20
    19c4:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    19c6:	0f 90       	pop	r0
    19c8:	0f 90       	pop	r0
    19ca:	0f 90       	pop	r0
    19cc:	0f 90       	pop	r0
    19ce:	0f 90       	pop	r0
    19d0:	cf 91       	pop	r28
    19d2:	df 91       	pop	r29
    19d4:	08 95       	ret

000019d6 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    19d6:	df 93       	push	r29
    19d8:	cf 93       	push	r28
    19da:	00 d0       	rcall	.+0      	; 0x19dc <GPIO_readPin+0x6>
    19dc:	00 d0       	rcall	.+0      	; 0x19de <GPIO_readPin+0x8>
    19de:	0f 92       	push	r0
    19e0:	cd b7       	in	r28, 0x3d	; 61
    19e2:	de b7       	in	r29, 0x3e	; 62
    19e4:	8a 83       	std	Y+2, r24	; 0x02
    19e6:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    19e8:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    19ea:	8b 81       	ldd	r24, Y+3	; 0x03
    19ec:	88 30       	cpi	r24, 0x08	; 8
    19ee:	08 f0       	brcs	.+2      	; 0x19f2 <GPIO_readPin+0x1c>
    19f0:	84 c0       	rjmp	.+264    	; 0x1afa <GPIO_readPin+0x124>
    19f2:	8a 81       	ldd	r24, Y+2	; 0x02
    19f4:	84 30       	cpi	r24, 0x04	; 4
    19f6:	08 f0       	brcs	.+2      	; 0x19fa <GPIO_readPin+0x24>
    19f8:	80 c0       	rjmp	.+256    	; 0x1afa <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    19fa:	8a 81       	ldd	r24, Y+2	; 0x02
    19fc:	28 2f       	mov	r18, r24
    19fe:	30 e0       	ldi	r19, 0x00	; 0
    1a00:	3d 83       	std	Y+5, r19	; 0x05
    1a02:	2c 83       	std	Y+4, r18	; 0x04
    1a04:	4c 81       	ldd	r20, Y+4	; 0x04
    1a06:	5d 81       	ldd	r21, Y+5	; 0x05
    1a08:	41 30       	cpi	r20, 0x01	; 1
    1a0a:	51 05       	cpc	r21, r1
    1a0c:	79 f1       	breq	.+94     	; 0x1a6c <GPIO_readPin+0x96>
    1a0e:	8c 81       	ldd	r24, Y+4	; 0x04
    1a10:	9d 81       	ldd	r25, Y+5	; 0x05
    1a12:	82 30       	cpi	r24, 0x02	; 2
    1a14:	91 05       	cpc	r25, r1
    1a16:	34 f4       	brge	.+12     	; 0x1a24 <GPIO_readPin+0x4e>
    1a18:	2c 81       	ldd	r18, Y+4	; 0x04
    1a1a:	3d 81       	ldd	r19, Y+5	; 0x05
    1a1c:	21 15       	cp	r18, r1
    1a1e:	31 05       	cpc	r19, r1
    1a20:	69 f0       	breq	.+26     	; 0x1a3c <GPIO_readPin+0x66>
    1a22:	6b c0       	rjmp	.+214    	; 0x1afa <GPIO_readPin+0x124>
    1a24:	4c 81       	ldd	r20, Y+4	; 0x04
    1a26:	5d 81       	ldd	r21, Y+5	; 0x05
    1a28:	42 30       	cpi	r20, 0x02	; 2
    1a2a:	51 05       	cpc	r21, r1
    1a2c:	b9 f1       	breq	.+110    	; 0x1a9c <GPIO_readPin+0xc6>
    1a2e:	8c 81       	ldd	r24, Y+4	; 0x04
    1a30:	9d 81       	ldd	r25, Y+5	; 0x05
    1a32:	83 30       	cpi	r24, 0x03	; 3
    1a34:	91 05       	cpc	r25, r1
    1a36:	09 f4       	brne	.+2      	; 0x1a3a <GPIO_readPin+0x64>
    1a38:	49 c0       	rjmp	.+146    	; 0x1acc <GPIO_readPin+0xf6>
    1a3a:	5f c0       	rjmp	.+190    	; 0x1afa <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1a3c:	e9 e3       	ldi	r30, 0x39	; 57
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	80 81       	ld	r24, Z
    1a42:	28 2f       	mov	r18, r24
    1a44:	30 e0       	ldi	r19, 0x00	; 0
    1a46:	8b 81       	ldd	r24, Y+3	; 0x03
    1a48:	88 2f       	mov	r24, r24
    1a4a:	90 e0       	ldi	r25, 0x00	; 0
    1a4c:	a9 01       	movw	r20, r18
    1a4e:	02 c0       	rjmp	.+4      	; 0x1a54 <GPIO_readPin+0x7e>
    1a50:	55 95       	asr	r21
    1a52:	47 95       	ror	r20
    1a54:	8a 95       	dec	r24
    1a56:	e2 f7       	brpl	.-8      	; 0x1a50 <GPIO_readPin+0x7a>
    1a58:	ca 01       	movw	r24, r20
    1a5a:	81 70       	andi	r24, 0x01	; 1
    1a5c:	90 70       	andi	r25, 0x00	; 0
    1a5e:	88 23       	and	r24, r24
    1a60:	19 f0       	breq	.+6      	; 0x1a68 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1a62:	81 e0       	ldi	r24, 0x01	; 1
    1a64:	89 83       	std	Y+1, r24	; 0x01
    1a66:	49 c0       	rjmp	.+146    	; 0x1afa <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1a68:	19 82       	std	Y+1, r1	; 0x01
    1a6a:	47 c0       	rjmp	.+142    	; 0x1afa <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1a6c:	e6 e3       	ldi	r30, 0x36	; 54
    1a6e:	f0 e0       	ldi	r31, 0x00	; 0
    1a70:	80 81       	ld	r24, Z
    1a72:	28 2f       	mov	r18, r24
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	8b 81       	ldd	r24, Y+3	; 0x03
    1a78:	88 2f       	mov	r24, r24
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	a9 01       	movw	r20, r18
    1a7e:	02 c0       	rjmp	.+4      	; 0x1a84 <GPIO_readPin+0xae>
    1a80:	55 95       	asr	r21
    1a82:	47 95       	ror	r20
    1a84:	8a 95       	dec	r24
    1a86:	e2 f7       	brpl	.-8      	; 0x1a80 <GPIO_readPin+0xaa>
    1a88:	ca 01       	movw	r24, r20
    1a8a:	81 70       	andi	r24, 0x01	; 1
    1a8c:	90 70       	andi	r25, 0x00	; 0
    1a8e:	88 23       	and	r24, r24
    1a90:	19 f0       	breq	.+6      	; 0x1a98 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1a92:	81 e0       	ldi	r24, 0x01	; 1
    1a94:	89 83       	std	Y+1, r24	; 0x01
    1a96:	31 c0       	rjmp	.+98     	; 0x1afa <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1a98:	19 82       	std	Y+1, r1	; 0x01
    1a9a:	2f c0       	rjmp	.+94     	; 0x1afa <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1a9c:	e3 e3       	ldi	r30, 0x33	; 51
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	80 81       	ld	r24, Z
    1aa2:	28 2f       	mov	r18, r24
    1aa4:	30 e0       	ldi	r19, 0x00	; 0
    1aa6:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa8:	88 2f       	mov	r24, r24
    1aaa:	90 e0       	ldi	r25, 0x00	; 0
    1aac:	a9 01       	movw	r20, r18
    1aae:	02 c0       	rjmp	.+4      	; 0x1ab4 <GPIO_readPin+0xde>
    1ab0:	55 95       	asr	r21
    1ab2:	47 95       	ror	r20
    1ab4:	8a 95       	dec	r24
    1ab6:	e2 f7       	brpl	.-8      	; 0x1ab0 <GPIO_readPin+0xda>
    1ab8:	ca 01       	movw	r24, r20
    1aba:	81 70       	andi	r24, 0x01	; 1
    1abc:	90 70       	andi	r25, 0x00	; 0
    1abe:	88 23       	and	r24, r24
    1ac0:	19 f0       	breq	.+6      	; 0x1ac8 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
    1ac4:	89 83       	std	Y+1, r24	; 0x01
    1ac6:	19 c0       	rjmp	.+50     	; 0x1afa <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1ac8:	19 82       	std	Y+1, r1	; 0x01
    1aca:	17 c0       	rjmp	.+46     	; 0x1afa <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1acc:	e0 e3       	ldi	r30, 0x30	; 48
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	28 2f       	mov	r18, r24
    1ad4:	30 e0       	ldi	r19, 0x00	; 0
    1ad6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad8:	88 2f       	mov	r24, r24
    1ada:	90 e0       	ldi	r25, 0x00	; 0
    1adc:	a9 01       	movw	r20, r18
    1ade:	02 c0       	rjmp	.+4      	; 0x1ae4 <GPIO_readPin+0x10e>
    1ae0:	55 95       	asr	r21
    1ae2:	47 95       	ror	r20
    1ae4:	8a 95       	dec	r24
    1ae6:	e2 f7       	brpl	.-8      	; 0x1ae0 <GPIO_readPin+0x10a>
    1ae8:	ca 01       	movw	r24, r20
    1aea:	81 70       	andi	r24, 0x01	; 1
    1aec:	90 70       	andi	r25, 0x00	; 0
    1aee:	88 23       	and	r24, r24
    1af0:	19 f0       	breq	.+6      	; 0x1af8 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1af2:	81 e0       	ldi	r24, 0x01	; 1
    1af4:	89 83       	std	Y+1, r24	; 0x01
    1af6:	01 c0       	rjmp	.+2      	; 0x1afa <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1af8:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
}
    1afc:	0f 90       	pop	r0
    1afe:	0f 90       	pop	r0
    1b00:	0f 90       	pop	r0
    1b02:	0f 90       	pop	r0
    1b04:	0f 90       	pop	r0
    1b06:	cf 91       	pop	r28
    1b08:	df 91       	pop	r29
    1b0a:	08 95       	ret

00001b0c <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1b0c:	df 93       	push	r29
    1b0e:	cf 93       	push	r28
    1b10:	00 d0       	rcall	.+0      	; 0x1b12 <GPIO_setupPortDirection+0x6>
    1b12:	00 d0       	rcall	.+0      	; 0x1b14 <GPIO_setupPortDirection+0x8>
    1b14:	cd b7       	in	r28, 0x3d	; 61
    1b16:	de b7       	in	r29, 0x3e	; 62
    1b18:	89 83       	std	Y+1, r24	; 0x01
    1b1a:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1b1c:	89 81       	ldd	r24, Y+1	; 0x01
    1b1e:	84 30       	cpi	r24, 0x04	; 4
    1b20:	90 f5       	brcc	.+100    	; 0x1b86 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1b22:	89 81       	ldd	r24, Y+1	; 0x01
    1b24:	28 2f       	mov	r18, r24
    1b26:	30 e0       	ldi	r19, 0x00	; 0
    1b28:	3c 83       	std	Y+4, r19	; 0x04
    1b2a:	2b 83       	std	Y+3, r18	; 0x03
    1b2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b30:	81 30       	cpi	r24, 0x01	; 1
    1b32:	91 05       	cpc	r25, r1
    1b34:	d1 f0       	breq	.+52     	; 0x1b6a <GPIO_setupPortDirection+0x5e>
    1b36:	2b 81       	ldd	r18, Y+3	; 0x03
    1b38:	3c 81       	ldd	r19, Y+4	; 0x04
    1b3a:	22 30       	cpi	r18, 0x02	; 2
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	2c f4       	brge	.+10     	; 0x1b4a <GPIO_setupPortDirection+0x3e>
    1b40:	8b 81       	ldd	r24, Y+3	; 0x03
    1b42:	9c 81       	ldd	r25, Y+4	; 0x04
    1b44:	00 97       	sbiw	r24, 0x00	; 0
    1b46:	61 f0       	breq	.+24     	; 0x1b60 <GPIO_setupPortDirection+0x54>
    1b48:	1e c0       	rjmp	.+60     	; 0x1b86 <GPIO_setupPortDirection+0x7a>
    1b4a:	2b 81       	ldd	r18, Y+3	; 0x03
    1b4c:	3c 81       	ldd	r19, Y+4	; 0x04
    1b4e:	22 30       	cpi	r18, 0x02	; 2
    1b50:	31 05       	cpc	r19, r1
    1b52:	81 f0       	breq	.+32     	; 0x1b74 <GPIO_setupPortDirection+0x68>
    1b54:	8b 81       	ldd	r24, Y+3	; 0x03
    1b56:	9c 81       	ldd	r25, Y+4	; 0x04
    1b58:	83 30       	cpi	r24, 0x03	; 3
    1b5a:	91 05       	cpc	r25, r1
    1b5c:	81 f0       	breq	.+32     	; 0x1b7e <GPIO_setupPortDirection+0x72>
    1b5e:	13 c0       	rjmp	.+38     	; 0x1b86 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1b60:	ea e3       	ldi	r30, 0x3A	; 58
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	8a 81       	ldd	r24, Y+2	; 0x02
    1b66:	80 83       	st	Z, r24
    1b68:	0e c0       	rjmp	.+28     	; 0x1b86 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1b6a:	e7 e3       	ldi	r30, 0x37	; 55
    1b6c:	f0 e0       	ldi	r31, 0x00	; 0
    1b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b70:	80 83       	st	Z, r24
    1b72:	09 c0       	rjmp	.+18     	; 0x1b86 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1b74:	e4 e3       	ldi	r30, 0x34	; 52
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7a:	80 83       	st	Z, r24
    1b7c:	04 c0       	rjmp	.+8      	; 0x1b86 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1b7e:	e1 e3       	ldi	r30, 0x31	; 49
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	8a 81       	ldd	r24, Y+2	; 0x02
    1b84:	80 83       	st	Z, r24
			break;
		}
	}
}
    1b86:	0f 90       	pop	r0
    1b88:	0f 90       	pop	r0
    1b8a:	0f 90       	pop	r0
    1b8c:	0f 90       	pop	r0
    1b8e:	cf 91       	pop	r28
    1b90:	df 91       	pop	r29
    1b92:	08 95       	ret

00001b94 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1b94:	df 93       	push	r29
    1b96:	cf 93       	push	r28
    1b98:	00 d0       	rcall	.+0      	; 0x1b9a <GPIO_writePort+0x6>
    1b9a:	00 d0       	rcall	.+0      	; 0x1b9c <GPIO_writePort+0x8>
    1b9c:	cd b7       	in	r28, 0x3d	; 61
    1b9e:	de b7       	in	r29, 0x3e	; 62
    1ba0:	89 83       	std	Y+1, r24	; 0x01
    1ba2:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ba4:	89 81       	ldd	r24, Y+1	; 0x01
    1ba6:	84 30       	cpi	r24, 0x04	; 4
    1ba8:	90 f5       	brcc	.+100    	; 0x1c0e <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1baa:	89 81       	ldd	r24, Y+1	; 0x01
    1bac:	28 2f       	mov	r18, r24
    1bae:	30 e0       	ldi	r19, 0x00	; 0
    1bb0:	3c 83       	std	Y+4, r19	; 0x04
    1bb2:	2b 83       	std	Y+3, r18	; 0x03
    1bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb6:	9c 81       	ldd	r25, Y+4	; 0x04
    1bb8:	81 30       	cpi	r24, 0x01	; 1
    1bba:	91 05       	cpc	r25, r1
    1bbc:	d1 f0       	breq	.+52     	; 0x1bf2 <GPIO_writePort+0x5e>
    1bbe:	2b 81       	ldd	r18, Y+3	; 0x03
    1bc0:	3c 81       	ldd	r19, Y+4	; 0x04
    1bc2:	22 30       	cpi	r18, 0x02	; 2
    1bc4:	31 05       	cpc	r19, r1
    1bc6:	2c f4       	brge	.+10     	; 0x1bd2 <GPIO_writePort+0x3e>
    1bc8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bca:	9c 81       	ldd	r25, Y+4	; 0x04
    1bcc:	00 97       	sbiw	r24, 0x00	; 0
    1bce:	61 f0       	breq	.+24     	; 0x1be8 <GPIO_writePort+0x54>
    1bd0:	1e c0       	rjmp	.+60     	; 0x1c0e <GPIO_writePort+0x7a>
    1bd2:	2b 81       	ldd	r18, Y+3	; 0x03
    1bd4:	3c 81       	ldd	r19, Y+4	; 0x04
    1bd6:	22 30       	cpi	r18, 0x02	; 2
    1bd8:	31 05       	cpc	r19, r1
    1bda:	81 f0       	breq	.+32     	; 0x1bfc <GPIO_writePort+0x68>
    1bdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bde:	9c 81       	ldd	r25, Y+4	; 0x04
    1be0:	83 30       	cpi	r24, 0x03	; 3
    1be2:	91 05       	cpc	r25, r1
    1be4:	81 f0       	breq	.+32     	; 0x1c06 <GPIO_writePort+0x72>
    1be6:	13 c0       	rjmp	.+38     	; 0x1c0e <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1be8:	eb e3       	ldi	r30, 0x3B	; 59
    1bea:	f0 e0       	ldi	r31, 0x00	; 0
    1bec:	8a 81       	ldd	r24, Y+2	; 0x02
    1bee:	80 83       	st	Z, r24
    1bf0:	0e c0       	rjmp	.+28     	; 0x1c0e <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1bf2:	e8 e3       	ldi	r30, 0x38	; 56
    1bf4:	f0 e0       	ldi	r31, 0x00	; 0
    1bf6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf8:	80 83       	st	Z, r24
    1bfa:	09 c0       	rjmp	.+18     	; 0x1c0e <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1bfc:	e5 e3       	ldi	r30, 0x35	; 53
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	8a 81       	ldd	r24, Y+2	; 0x02
    1c02:	80 83       	st	Z, r24
    1c04:	04 c0       	rjmp	.+8      	; 0x1c0e <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1c06:	e2 e3       	ldi	r30, 0x32	; 50
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0c:	80 83       	st	Z, r24
			break;
		}
	}
}
    1c0e:	0f 90       	pop	r0
    1c10:	0f 90       	pop	r0
    1c12:	0f 90       	pop	r0
    1c14:	0f 90       	pop	r0
    1c16:	cf 91       	pop	r28
    1c18:	df 91       	pop	r29
    1c1a:	08 95       	ret

00001c1c <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1c1c:	df 93       	push	r29
    1c1e:	cf 93       	push	r28
    1c20:	00 d0       	rcall	.+0      	; 0x1c22 <GPIO_readPort+0x6>
    1c22:	00 d0       	rcall	.+0      	; 0x1c24 <GPIO_readPort+0x8>
    1c24:	cd b7       	in	r28, 0x3d	; 61
    1c26:	de b7       	in	r29, 0x3e	; 62
    1c28:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1c2a:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c2e:	84 30       	cpi	r24, 0x04	; 4
    1c30:	90 f5       	brcc	.+100    	; 0x1c96 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1c32:	8a 81       	ldd	r24, Y+2	; 0x02
    1c34:	28 2f       	mov	r18, r24
    1c36:	30 e0       	ldi	r19, 0x00	; 0
    1c38:	3c 83       	std	Y+4, r19	; 0x04
    1c3a:	2b 83       	std	Y+3, r18	; 0x03
    1c3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3e:	9c 81       	ldd	r25, Y+4	; 0x04
    1c40:	81 30       	cpi	r24, 0x01	; 1
    1c42:	91 05       	cpc	r25, r1
    1c44:	d1 f0       	breq	.+52     	; 0x1c7a <GPIO_readPort+0x5e>
    1c46:	2b 81       	ldd	r18, Y+3	; 0x03
    1c48:	3c 81       	ldd	r19, Y+4	; 0x04
    1c4a:	22 30       	cpi	r18, 0x02	; 2
    1c4c:	31 05       	cpc	r19, r1
    1c4e:	2c f4       	brge	.+10     	; 0x1c5a <GPIO_readPort+0x3e>
    1c50:	8b 81       	ldd	r24, Y+3	; 0x03
    1c52:	9c 81       	ldd	r25, Y+4	; 0x04
    1c54:	00 97       	sbiw	r24, 0x00	; 0
    1c56:	61 f0       	breq	.+24     	; 0x1c70 <GPIO_readPort+0x54>
    1c58:	1e c0       	rjmp	.+60     	; 0x1c96 <GPIO_readPort+0x7a>
    1c5a:	2b 81       	ldd	r18, Y+3	; 0x03
    1c5c:	3c 81       	ldd	r19, Y+4	; 0x04
    1c5e:	22 30       	cpi	r18, 0x02	; 2
    1c60:	31 05       	cpc	r19, r1
    1c62:	81 f0       	breq	.+32     	; 0x1c84 <GPIO_readPort+0x68>
    1c64:	8b 81       	ldd	r24, Y+3	; 0x03
    1c66:	9c 81       	ldd	r25, Y+4	; 0x04
    1c68:	83 30       	cpi	r24, 0x03	; 3
    1c6a:	91 05       	cpc	r25, r1
    1c6c:	81 f0       	breq	.+32     	; 0x1c8e <GPIO_readPort+0x72>
    1c6e:	13 c0       	rjmp	.+38     	; 0x1c96 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1c70:	e9 e3       	ldi	r30, 0x39	; 57
    1c72:	f0 e0       	ldi	r31, 0x00	; 0
    1c74:	80 81       	ld	r24, Z
    1c76:	89 83       	std	Y+1, r24	; 0x01
    1c78:	0e c0       	rjmp	.+28     	; 0x1c96 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1c7a:	e6 e3       	ldi	r30, 0x36	; 54
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	80 81       	ld	r24, Z
    1c80:	89 83       	std	Y+1, r24	; 0x01
    1c82:	09 c0       	rjmp	.+18     	; 0x1c96 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1c84:	e3 e3       	ldi	r30, 0x33	; 51
    1c86:	f0 e0       	ldi	r31, 0x00	; 0
    1c88:	80 81       	ld	r24, Z
    1c8a:	89 83       	std	Y+1, r24	; 0x01
    1c8c:	04 c0       	rjmp	.+8      	; 0x1c96 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1c8e:	e0 e3       	ldi	r30, 0x30	; 48
    1c90:	f0 e0       	ldi	r31, 0x00	; 0
    1c92:	80 81       	ld	r24, Z
    1c94:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1c96:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c98:	0f 90       	pop	r0
    1c9a:	0f 90       	pop	r0
    1c9c:	0f 90       	pop	r0
    1c9e:	0f 90       	pop	r0
    1ca0:	cf 91       	pop	r28
    1ca2:	df 91       	pop	r29
    1ca4:	08 95       	ret

00001ca6 <DcMotor_Init>:
#include "motor.h"


/*Configure motor pins as output pins and stop the motor at the begging */
void DcMotor_Init(void)
{
    1ca6:	df 93       	push	r29
    1ca8:	cf 93       	push	r28
    1caa:	cd b7       	in	r28, 0x3d	; 61
    1cac:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(INPUTPORT,INPUT1_PIN,PIN_OUTPUT);
    1cae:	81 e0       	ldi	r24, 0x01	; 1
    1cb0:	64 e0       	ldi	r22, 0x04	; 4
    1cb2:	41 e0       	ldi	r20, 0x01	; 1
    1cb4:	0e 94 15 0b 	call	0x162a	; 0x162a <GPIO_setupPinDirection>
	GPIO_setupPinDirection(INPUTPORT,INPUT2_PIN,PIN_OUTPUT);
    1cb8:	81 e0       	ldi	r24, 0x01	; 1
    1cba:	65 e0       	ldi	r22, 0x05	; 5
    1cbc:	41 e0       	ldi	r20, 0x01	; 1
    1cbe:	0e 94 15 0b 	call	0x162a	; 0x162a <GPIO_setupPinDirection>

	//STOP the motor at the begging
	GPIO_writePin(INPUTPORT,INPUT1_PIN, LOGIC_LOW);
    1cc2:	81 e0       	ldi	r24, 0x01	; 1
    1cc4:	64 e0       	ldi	r22, 0x04	; 4
    1cc6:	40 e0       	ldi	r20, 0x00	; 0
    1cc8:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
	GPIO_writePin(INPUTPORT,INPUT2_PIN, LOGIC_LOW);
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	65 e0       	ldi	r22, 0x05	; 5
    1cd0:	40 e0       	ldi	r20, 0x00	; 0
    1cd2:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>

}
    1cd6:	cf 91       	pop	r28
    1cd8:	df 91       	pop	r29
    1cda:	08 95       	ret

00001cdc <DcMotor_Rotate>:
/*Change motor speed depend on the percentage of compare match from the maximum of the timer0 counter*/
 void DcMotor_Rotate(DcMotor_State state,uint8 speed)
 {
    1cdc:	df 93       	push	r29
    1cde:	cf 93       	push	r28
    1ce0:	00 d0       	rcall	.+0      	; 0x1ce2 <DcMotor_Rotate+0x6>
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	89 83       	std	Y+1, r24	; 0x01
    1ce8:	6a 83       	std	Y+2, r22	; 0x02

	 speed=(double)speed/100*255;/*calculate the value of compare match as a percentage of 255
    1cea:	8a 81       	ldd	r24, Y+2	; 0x02
    1cec:	88 2f       	mov	r24, r24
    1cee:	90 e0       	ldi	r25, 0x00	; 0
    1cf0:	a0 e0       	ldi	r26, 0x00	; 0
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	bc 01       	movw	r22, r24
    1cf6:	cd 01       	movw	r24, r26
    1cf8:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1cfc:	dc 01       	movw	r26, r24
    1cfe:	cb 01       	movw	r24, r22
    1d00:	bc 01       	movw	r22, r24
    1d02:	cd 01       	movw	r24, r26
    1d04:	20 e0       	ldi	r18, 0x00	; 0
    1d06:	30 e0       	ldi	r19, 0x00	; 0
    1d08:	48 ec       	ldi	r20, 0xC8	; 200
    1d0a:	52 e4       	ldi	r21, 0x42	; 66
    1d0c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1d10:	dc 01       	movw	r26, r24
    1d12:	cb 01       	movw	r24, r22
    1d14:	bc 01       	movw	r22, r24
    1d16:	cd 01       	movw	r24, r26
    1d18:	20 e0       	ldi	r18, 0x00	; 0
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	4f e7       	ldi	r20, 0x7F	; 127
    1d1e:	53 e4       	ldi	r21, 0x43	; 67
    1d20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d24:	dc 01       	movw	r26, r24
    1d26:	cb 01       	movw	r24, r22
    1d28:	bc 01       	movw	r22, r24
    1d2a:	cd 01       	movw	r24, r26
    1d2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d30:	dc 01       	movw	r26, r24
    1d32:	cb 01       	movw	r24, r22
    1d34:	8a 83       	std	Y+2, r24	; 0x02
	  the maximum of the timer0 counter*/
	 Timer0_PWM_Init(speed);
    1d36:	8a 81       	ldd	r24, Y+2	; 0x02
    1d38:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <Timer0_PWM_Init>
	 /*change the motor direction according to the state*/
	 if(state==CW)/*Clockwise*/
    1d3c:	89 81       	ldd	r24, Y+1	; 0x01
    1d3e:	88 23       	and	r24, r24
    1d40:	59 f4       	brne	.+22     	; 0x1d58 <DcMotor_Rotate+0x7c>
	 {
		 GPIO_writePin(INPUTPORT,INPUT1_PIN, LOGIC_LOW);
    1d42:	81 e0       	ldi	r24, 0x01	; 1
    1d44:	64 e0       	ldi	r22, 0x04	; 4
    1d46:	40 e0       	ldi	r20, 0x00	; 0
    1d48:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
		 GPIO_writePin(INPUTPORT,INPUT2_PIN, LOGIC_HIGH);
    1d4c:	81 e0       	ldi	r24, 0x01	; 1
    1d4e:	65 e0       	ldi	r22, 0x05	; 5
    1d50:	41 e0       	ldi	r20, 0x01	; 1
    1d52:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
    1d56:	1b c0       	rjmp	.+54     	; 0x1d8e <DcMotor_Rotate+0xb2>
	 }
	 else if(state==A_CW)/*Anti-Clockwise*/
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	81 30       	cpi	r24, 0x01	; 1
    1d5c:	59 f4       	brne	.+22     	; 0x1d74 <DcMotor_Rotate+0x98>
	 {
		 GPIO_writePin(INPUTPORT,INPUT1_PIN, LOGIC_HIGH);
    1d5e:	81 e0       	ldi	r24, 0x01	; 1
    1d60:	64 e0       	ldi	r22, 0x04	; 4
    1d62:	41 e0       	ldi	r20, 0x01	; 1
    1d64:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
		 GPIO_writePin(INPUTPORT,INPUT2_PIN, LOGIC_LOW);
    1d68:	81 e0       	ldi	r24, 0x01	; 1
    1d6a:	65 e0       	ldi	r22, 0x05	; 5
    1d6c:	40 e0       	ldi	r20, 0x00	; 0
    1d6e:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
    1d72:	0d c0       	rjmp	.+26     	; 0x1d8e <DcMotor_Rotate+0xb2>
	 }
	 else if(state==STOP)/*stop*/
    1d74:	89 81       	ldd	r24, Y+1	; 0x01
    1d76:	82 30       	cpi	r24, 0x02	; 2
    1d78:	51 f4       	brne	.+20     	; 0x1d8e <DcMotor_Rotate+0xb2>
	 {
		 GPIO_writePin(INPUTPORT,INPUT1_PIN, LOGIC_LOW);
    1d7a:	81 e0       	ldi	r24, 0x01	; 1
    1d7c:	64 e0       	ldi	r22, 0x04	; 4
    1d7e:	40 e0       	ldi	r20, 0x00	; 0
    1d80:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
		 GPIO_writePin(INPUTPORT,INPUT2_PIN, LOGIC_LOW);
    1d84:	81 e0       	ldi	r24, 0x01	; 1
    1d86:	65 e0       	ldi	r22, 0x05	; 5
    1d88:	40 e0       	ldi	r20, 0x00	; 0
    1d8a:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>
	 }



 }
    1d8e:	0f 90       	pop	r0
    1d90:	0f 90       	pop	r0
    1d92:	cf 91       	pop	r28
    1d94:	df 91       	pop	r29
    1d96:	08 95       	ret

00001d98 <Timer0_PWM_Init>:

#include "GPIO.h"
#include<avr/io.h>

void Timer0_PWM_Init(unsigned char set_duty_cycle)
{
    1d98:	df 93       	push	r29
    1d9a:	cf 93       	push	r28
    1d9c:	0f 92       	push	r0
    1d9e:	cd b7       	in	r28, 0x3d	; 61
    1da0:	de b7       	in	r29, 0x3e	; 62
    1da2:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = 0; // Set Timer Initial Value to 0
    1da4:	e2 e5       	ldi	r30, 0x52	; 82
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	10 82       	st	Z, r1
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=1 CS01=1 CS02=0
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    1daa:	e3 e5       	ldi	r30, 0x53	; 83
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	8a e6       	ldi	r24, 0x6A	; 106
    1db0:	80 83       	st	Z, r24
	OCR0  = set_duty_cycle;
    1db2:	ec e5       	ldi	r30, 0x5C	; 92
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	89 81       	ldd	r24, Y+1	; 0x01
    1db8:	80 83       	st	Z, r24

	DDRB  = DDRB | (1<<PB3); //set PB3/OC0 as output pin --> pin where the PWM signal is generated from MC.
    1dba:	a7 e3       	ldi	r26, 0x37	; 55
    1dbc:	b0 e0       	ldi	r27, 0x00	; 0
    1dbe:	e7 e3       	ldi	r30, 0x37	; 55
    1dc0:	f0 e0       	ldi	r31, 0x00	; 0
    1dc2:	80 81       	ld	r24, Z
    1dc4:	88 60       	ori	r24, 0x08	; 8
    1dc6:	8c 93       	st	X, r24
}
    1dc8:	0f 90       	pop	r0
    1dca:	cf 91       	pop	r28
    1dcc:	df 91       	pop	r29
    1dce:	08 95       	ret

00001dd0 <__vector_7>:
/* Global variables to hold the address of the call back function in the application
 * pointer to void function and does not take an argument */
static void (*g_callBackPtr)(void) = NULL_PTR;

ISR(TIMER1_COMPA_vect)
{
    1dd0:	1f 92       	push	r1
    1dd2:	0f 92       	push	r0
    1dd4:	0f b6       	in	r0, 0x3f	; 63
    1dd6:	0f 92       	push	r0
    1dd8:	11 24       	eor	r1, r1
    1dda:	2f 93       	push	r18
    1ddc:	3f 93       	push	r19
    1dde:	4f 93       	push	r20
    1de0:	5f 93       	push	r21
    1de2:	6f 93       	push	r22
    1de4:	7f 93       	push	r23
    1de6:	8f 93       	push	r24
    1de8:	9f 93       	push	r25
    1dea:	af 93       	push	r26
    1dec:	bf 93       	push	r27
    1dee:	ef 93       	push	r30
    1df0:	ff 93       	push	r31
    1df2:	df 93       	push	r29
    1df4:	cf 93       	push	r28
    1df6:	cd b7       	in	r28, 0x3d	; 61
    1df8:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1dfa:	80 91 6b 01 	lds	r24, 0x016B
    1dfe:	90 91 6c 01 	lds	r25, 0x016C
    1e02:	00 97       	sbiw	r24, 0x00	; 0
    1e04:	29 f0       	breq	.+10     	; 0x1e10 <__vector_7+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1e06:	e0 91 6b 01 	lds	r30, 0x016B
    1e0a:	f0 91 6c 01 	lds	r31, 0x016C
    1e0e:	09 95       	icall
	}
}
    1e10:	cf 91       	pop	r28
    1e12:	df 91       	pop	r29
    1e14:	ff 91       	pop	r31
    1e16:	ef 91       	pop	r30
    1e18:	bf 91       	pop	r27
    1e1a:	af 91       	pop	r26
    1e1c:	9f 91       	pop	r25
    1e1e:	8f 91       	pop	r24
    1e20:	7f 91       	pop	r23
    1e22:	6f 91       	pop	r22
    1e24:	5f 91       	pop	r21
    1e26:	4f 91       	pop	r20
    1e28:	3f 91       	pop	r19
    1e2a:	2f 91       	pop	r18
    1e2c:	0f 90       	pop	r0
    1e2e:	0f be       	out	0x3f, r0	; 63
    1e30:	0f 90       	pop	r0
    1e32:	1f 90       	pop	r1
    1e34:	18 95       	reti

00001e36 <Timer1_init>:
 * For compare value equals to 50000 the timer will generate compare match interrupt every 1/20 s.
 * Compare interrupt will be generated every 1/20 s so we need two compare interrupts to count 1 second.
 */

void Timer1_init(const Timer1_ConfigType * Config_Ptr)
{
    1e36:	df 93       	push	r29
    1e38:	cf 93       	push	r28
    1e3a:	00 d0       	rcall	.+0      	; 0x1e3c <Timer1_init+0x6>
    1e3c:	cd b7       	in	r28, 0x3d	; 61
    1e3e:	de b7       	in	r29, 0x3e	; 62
    1e40:	9a 83       	std	Y+2, r25	; 0x02
    1e42:	89 83       	std	Y+1, r24	; 0x01
	TCNT1=Config_Ptr->initial_value;//counter start
    1e44:	ac e4       	ldi	r26, 0x4C	; 76
    1e46:	b0 e0       	ldi	r27, 0x00	; 0
    1e48:	e9 81       	ldd	r30, Y+1	; 0x01
    1e4a:	fa 81       	ldd	r31, Y+2	; 0x02
    1e4c:	80 81       	ld	r24, Z
    1e4e:	91 81       	ldd	r25, Z+1	; 0x01
    1e50:	11 96       	adiw	r26, 0x01	; 1
    1e52:	9c 93       	st	X, r25
    1e54:	8e 93       	st	-X, r24
	OCR1A=Config_Ptr->compare_value;
    1e56:	aa e4       	ldi	r26, 0x4A	; 74
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e5c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e5e:	82 81       	ldd	r24, Z+2	; 0x02
    1e60:	93 81       	ldd	r25, Z+3	; 0x03
    1e62:	11 96       	adiw	r26, 0x01	; 1
    1e64:	9c 93       	st	X, r25
    1e66:	8e 93       	st	-X, r24
	GPIO_writePin(TCCR1A,FOC1A,LOGIC_HIGH);//FOC1A is set in Normal or Compare mode(Non PWM)
    1e68:	ef e4       	ldi	r30, 0x4F	; 79
    1e6a:	f0 e0       	ldi	r31, 0x00	; 0
    1e6c:	80 81       	ld	r24, Z
    1e6e:	63 e0       	ldi	r22, 0x03	; 3
    1e70:	41 e0       	ldi	r20, 0x01	; 1
    1e72:	0e 94 00 0c 	call	0x1800	; 0x1800 <GPIO_writePin>

	/*To insert timer mode Normal/compare mode*/
	TCCR1A |=(TCCR1A & 0xFC)|(Config_Ptr->mode  & 0x03);//WGM01 WMG00
    1e76:	af e4       	ldi	r26, 0x4F	; 79
    1e78:	b0 e0       	ldi	r27, 0x00	; 0
    1e7a:	ef e4       	ldi	r30, 0x4F	; 79
    1e7c:	f0 e0       	ldi	r31, 0x00	; 0
    1e7e:	80 81       	ld	r24, Z
    1e80:	28 2f       	mov	r18, r24
    1e82:	ef e4       	ldi	r30, 0x4F	; 79
    1e84:	f0 e0       	ldi	r31, 0x00	; 0
    1e86:	80 81       	ld	r24, Z
    1e88:	98 2f       	mov	r25, r24
    1e8a:	9c 7f       	andi	r25, 0xFC	; 252
    1e8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e90:	85 81       	ldd	r24, Z+5	; 0x05
    1e92:	83 70       	andi	r24, 0x03	; 3
    1e94:	89 2b       	or	r24, r25
    1e96:	82 2b       	or	r24, r18
    1e98:	8c 93       	st	X, r24
	TCCR1B |=(TCCR1B & 0xE7)|(((Config_Ptr->mode & 0x0C)>>2)<<WGM12);//WGM13 WG12
    1e9a:	ae e4       	ldi	r26, 0x4E	; 78
    1e9c:	b0 e0       	ldi	r27, 0x00	; 0
    1e9e:	ee e4       	ldi	r30, 0x4E	; 78
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	80 81       	ld	r24, Z
    1ea4:	38 2f       	mov	r19, r24
    1ea6:	ee e4       	ldi	r30, 0x4E	; 78
    1ea8:	f0 e0       	ldi	r31, 0x00	; 0
    1eaa:	80 81       	ld	r24, Z
    1eac:	28 2f       	mov	r18, r24
    1eae:	27 7e       	andi	r18, 0xE7	; 231
    1eb0:	e9 81       	ldd	r30, Y+1	; 0x01
    1eb2:	fa 81       	ldd	r31, Y+2	; 0x02
    1eb4:	85 81       	ldd	r24, Z+5	; 0x05
    1eb6:	88 2f       	mov	r24, r24
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	8c 70       	andi	r24, 0x0C	; 12
    1ebc:	90 70       	andi	r25, 0x00	; 0
    1ebe:	95 95       	asr	r25
    1ec0:	87 95       	ror	r24
    1ec2:	95 95       	asr	r25
    1ec4:	87 95       	ror	r24
    1ec6:	88 0f       	add	r24, r24
    1ec8:	99 1f       	adc	r25, r25
    1eca:	88 0f       	add	r24, r24
    1ecc:	99 1f       	adc	r25, r25
    1ece:	88 0f       	add	r24, r24
    1ed0:	99 1f       	adc	r25, r25
    1ed2:	82 2b       	or	r24, r18
    1ed4:	83 2b       	or	r24, r19
    1ed6:	8c 93       	st	X, r24


	TCCR1B |=(TCCR1B & 0xF8)|(Config_Ptr->prescaler);
    1ed8:	ae e4       	ldi	r26, 0x4E	; 78
    1eda:	b0 e0       	ldi	r27, 0x00	; 0
    1edc:	ee e4       	ldi	r30, 0x4E	; 78
    1ede:	f0 e0       	ldi	r31, 0x00	; 0
    1ee0:	80 81       	ld	r24, Z
    1ee2:	28 2f       	mov	r18, r24
    1ee4:	ee e4       	ldi	r30, 0x4E	; 78
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
    1eea:	98 2f       	mov	r25, r24
    1eec:	98 7f       	andi	r25, 0xF8	; 248
    1eee:	e9 81       	ldd	r30, Y+1	; 0x01
    1ef0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ef2:	84 81       	ldd	r24, Z+4	; 0x04
    1ef4:	89 2b       	or	r24, r25
    1ef6:	82 2b       	or	r24, r18
    1ef8:	8c 93       	st	X, r24
	TIMSK=(1<<OCIE1A);	//Enable Output Compare A Match Interrupt
    1efa:	e9 e5       	ldi	r30, 0x59	; 89
    1efc:	f0 e0       	ldi	r31, 0x00	; 0
    1efe:	80 e1       	ldi	r24, 0x10	; 16
    1f00:	80 83       	st	Z, r24
}
    1f02:	0f 90       	pop	r0
    1f04:	0f 90       	pop	r0
    1f06:	cf 91       	pop	r28
    1f08:	df 91       	pop	r29
    1f0a:	08 95       	ret

00001f0c <Timer1_setCallBack>:
/*Enables ISR to get the function address*/
void Timer1_setCallBack(void(*a_ptr)(void))
{
    1f0c:	df 93       	push	r29
    1f0e:	cf 93       	push	r28
    1f10:	00 d0       	rcall	.+0      	; 0x1f12 <Timer1_setCallBack+0x6>
    1f12:	cd b7       	in	r28, 0x3d	; 61
    1f14:	de b7       	in	r29, 0x3e	; 62
    1f16:	9a 83       	std	Y+2, r25	; 0x02
    1f18:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr=a_ptr;
    1f1a:	89 81       	ldd	r24, Y+1	; 0x01
    1f1c:	9a 81       	ldd	r25, Y+2	; 0x02
    1f1e:	90 93 6c 01 	sts	0x016C, r25
    1f22:	80 93 6b 01 	sts	0x016B, r24
}
    1f26:	0f 90       	pop	r0
    1f28:	0f 90       	pop	r0
    1f2a:	cf 91       	pop	r28
    1f2c:	df 91       	pop	r29
    1f2e:	08 95       	ret

00001f30 <Timer1_deInit>:

/*Disable timer clock*/
void Timer1_deInit(void)
{
    1f30:	df 93       	push	r29
    1f32:	cf 93       	push	r28
    1f34:	cd b7       	in	r28, 0x3d	; 61
    1f36:	de b7       	in	r29, 0x3e	; 62
	TCCR1B=0;
    1f38:	ee e4       	ldi	r30, 0x4E	; 78
    1f3a:	f0 e0       	ldi	r31, 0x00	; 0
    1f3c:	10 82       	st	Z, r1
}
    1f3e:	cf 91       	pop	r28
    1f40:	df 91       	pop	r29
    1f42:	08 95       	ret

00001f44 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    1f44:	df 93       	push	r29
    1f46:	cf 93       	push	r28
    1f48:	00 d0       	rcall	.+0      	; 0x1f4a <TWI_init+0x6>
    1f4a:	cd b7       	in	r28, 0x3d	; 61
    1f4c:	de b7       	in	r29, 0x3e	; 62
    1f4e:	9a 83       	std	Y+2, r25	; 0x02
    1f50:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = Config_Ptr->bit_rate;
    1f52:	a0 e2       	ldi	r26, 0x20	; 32
    1f54:	b0 e0       	ldi	r27, 0x00	; 0
    1f56:	e9 81       	ldd	r30, Y+1	; 0x01
    1f58:	fa 81       	ldd	r31, Y+2	; 0x02
    1f5a:	81 81       	ldd	r24, Z+1	; 0x01
    1f5c:	8c 93       	st	X, r24
	TWSR = 0x00;
    1f5e:	e1 e2       	ldi	r30, 0x21	; 33
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	10 82       	st	Z, r1
	TWSR |=(TWSR & 0xFC)|Config_Ptr->prescaler;
    1f64:	a1 e2       	ldi	r26, 0x21	; 33
    1f66:	b0 e0       	ldi	r27, 0x00	; 0
    1f68:	e1 e2       	ldi	r30, 0x21	; 33
    1f6a:	f0 e0       	ldi	r31, 0x00	; 0
    1f6c:	80 81       	ld	r24, Z
    1f6e:	28 2f       	mov	r18, r24
    1f70:	e1 e2       	ldi	r30, 0x21	; 33
    1f72:	f0 e0       	ldi	r31, 0x00	; 0
    1f74:	80 81       	ld	r24, Z
    1f76:	98 2f       	mov	r25, r24
    1f78:	9c 7f       	andi	r25, 0xFC	; 252
    1f7a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f7c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f7e:	82 81       	ldd	r24, Z+2	; 0x02
    1f80:	89 2b       	or	r24, r25
    1f82:	82 2b       	or	r24, r18
    1f84:	8c 93       	st	X, r24
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    //TWAR = 0b00000010; // my address = 0x01 :)
	TWAR=0x00;
    1f86:	e2 e2       	ldi	r30, 0x22	; 34
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	10 82       	st	Z, r1
	TWAR|=(TWAR & 0x01)|(1<<Config_Ptr->address);
    1f8c:	a2 e2       	ldi	r26, 0x22	; 34
    1f8e:	b0 e0       	ldi	r27, 0x00	; 0
    1f90:	e2 e2       	ldi	r30, 0x22	; 34
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	80 81       	ld	r24, Z
    1f96:	58 2f       	mov	r21, r24
    1f98:	e2 e2       	ldi	r30, 0x22	; 34
    1f9a:	f0 e0       	ldi	r31, 0x00	; 0
    1f9c:	80 81       	ld	r24, Z
    1f9e:	48 2f       	mov	r20, r24
    1fa0:	41 70       	andi	r20, 0x01	; 1
    1fa2:	e9 81       	ldd	r30, Y+1	; 0x01
    1fa4:	fa 81       	ldd	r31, Y+2	; 0x02
    1fa6:	80 81       	ld	r24, Z
    1fa8:	28 2f       	mov	r18, r24
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	81 e0       	ldi	r24, 0x01	; 1
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	02 2e       	mov	r0, r18
    1fb2:	02 c0       	rjmp	.+4      	; 0x1fb8 <TWI_init+0x74>
    1fb4:	88 0f       	add	r24, r24
    1fb6:	99 1f       	adc	r25, r25
    1fb8:	0a 94       	dec	r0
    1fba:	e2 f7       	brpl	.-8      	; 0x1fb4 <TWI_init+0x70>
    1fbc:	84 2b       	or	r24, r20
    1fbe:	85 2b       	or	r24, r21
    1fc0:	8c 93       	st	X, r24
    TWCR = (1<<TWEN); /* enable TWI */
    1fc2:	e6 e5       	ldi	r30, 0x56	; 86
    1fc4:	f0 e0       	ldi	r31, 0x00	; 0
    1fc6:	84 e0       	ldi	r24, 0x04	; 4
    1fc8:	80 83       	st	Z, r24
}
    1fca:	0f 90       	pop	r0
    1fcc:	0f 90       	pop	r0
    1fce:	cf 91       	pop	r28
    1fd0:	df 91       	pop	r29
    1fd2:	08 95       	ret

00001fd4 <TWI_start>:

void TWI_start(void)
{
    1fd4:	df 93       	push	r29
    1fd6:	cf 93       	push	r28
    1fd8:	cd b7       	in	r28, 0x3d	; 61
    1fda:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1fdc:	e6 e5       	ldi	r30, 0x56	; 86
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	84 ea       	ldi	r24, 0xA4	; 164
    1fe2:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1fe4:	e6 e5       	ldi	r30, 0x56	; 86
    1fe6:	f0 e0       	ldi	r31, 0x00	; 0
    1fe8:	80 81       	ld	r24, Z
    1fea:	88 23       	and	r24, r24
    1fec:	dc f7       	brge	.-10     	; 0x1fe4 <TWI_start+0x10>
}
    1fee:	cf 91       	pop	r28
    1ff0:	df 91       	pop	r29
    1ff2:	08 95       	ret

00001ff4 <TWI_stop>:

void TWI_stop(void)
{
    1ff4:	df 93       	push	r29
    1ff6:	cf 93       	push	r28
    1ff8:	cd b7       	in	r28, 0x3d	; 61
    1ffa:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1ffc:	e6 e5       	ldi	r30, 0x56	; 86
    1ffe:	f0 e0       	ldi	r31, 0x00	; 0
    2000:	84 e9       	ldi	r24, 0x94	; 148
    2002:	80 83       	st	Z, r24
}
    2004:	cf 91       	pop	r28
    2006:	df 91       	pop	r29
    2008:	08 95       	ret

0000200a <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    200a:	df 93       	push	r29
    200c:	cf 93       	push	r28
    200e:	0f 92       	push	r0
    2010:	cd b7       	in	r28, 0x3d	; 61
    2012:	de b7       	in	r29, 0x3e	; 62
    2014:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    2016:	e3 e2       	ldi	r30, 0x23	; 35
    2018:	f0 e0       	ldi	r31, 0x00	; 0
    201a:	89 81       	ldd	r24, Y+1	; 0x01
    201c:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    201e:	e6 e5       	ldi	r30, 0x56	; 86
    2020:	f0 e0       	ldi	r31, 0x00	; 0
    2022:	84 e8       	ldi	r24, 0x84	; 132
    2024:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2026:	e6 e5       	ldi	r30, 0x56	; 86
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	80 81       	ld	r24, Z
    202c:	88 23       	and	r24, r24
    202e:	dc f7       	brge	.-10     	; 0x2026 <TWI_writeByte+0x1c>
}
    2030:	0f 90       	pop	r0
    2032:	cf 91       	pop	r28
    2034:	df 91       	pop	r29
    2036:	08 95       	ret

00002038 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    2038:	df 93       	push	r29
    203a:	cf 93       	push	r28
    203c:	cd b7       	in	r28, 0x3d	; 61
    203e:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2040:	e6 e5       	ldi	r30, 0x56	; 86
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	84 ec       	ldi	r24, 0xC4	; 196
    2046:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2048:	e6 e5       	ldi	r30, 0x56	; 86
    204a:	f0 e0       	ldi	r31, 0x00	; 0
    204c:	80 81       	ld	r24, Z
    204e:	88 23       	and	r24, r24
    2050:	dc f7       	brge	.-10     	; 0x2048 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    2052:	e3 e2       	ldi	r30, 0x23	; 35
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	80 81       	ld	r24, Z
}
    2058:	cf 91       	pop	r28
    205a:	df 91       	pop	r29
    205c:	08 95       	ret

0000205e <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    205e:	df 93       	push	r29
    2060:	cf 93       	push	r28
    2062:	cd b7       	in	r28, 0x3d	; 61
    2064:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2066:	e6 e5       	ldi	r30, 0x56	; 86
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	84 e8       	ldi	r24, 0x84	; 132
    206c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    206e:	e6 e5       	ldi	r30, 0x56	; 86
    2070:	f0 e0       	ldi	r31, 0x00	; 0
    2072:	80 81       	ld	r24, Z
    2074:	88 23       	and	r24, r24
    2076:	dc f7       	brge	.-10     	; 0x206e <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    2078:	e3 e2       	ldi	r30, 0x23	; 35
    207a:	f0 e0       	ldi	r31, 0x00	; 0
    207c:	80 81       	ld	r24, Z
}
    207e:	cf 91       	pop	r28
    2080:	df 91       	pop	r29
    2082:	08 95       	ret

00002084 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    2084:	df 93       	push	r29
    2086:	cf 93       	push	r28
    2088:	0f 92       	push	r0
    208a:	cd b7       	in	r28, 0x3d	; 61
    208c:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    208e:	e1 e2       	ldi	r30, 0x21	; 33
    2090:	f0 e0       	ldi	r31, 0x00	; 0
    2092:	80 81       	ld	r24, Z
    2094:	88 7f       	andi	r24, 0xF8	; 248
    2096:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2098:	89 81       	ldd	r24, Y+1	; 0x01
}
    209a:	0f 90       	pop	r0
    209c:	cf 91       	pop	r28
    209e:	df 91       	pop	r29
    20a0:	08 95       	ret

000020a2 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr )
{
    20a2:	df 93       	push	r29
    20a4:	cf 93       	push	r28
    20a6:	00 d0       	rcall	.+0      	; 0x20a8 <UART_init+0x6>
    20a8:	00 d0       	rcall	.+0      	; 0x20aa <UART_init+0x8>
    20aa:	cd b7       	in	r28, 0x3d	; 61
    20ac:	de b7       	in	r29, 0x3e	; 62
    20ae:	9c 83       	std	Y+4, r25	; 0x04
    20b0:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    20b2:	1a 82       	std	Y+2, r1	; 0x02
    20b4:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    20b6:	eb e2       	ldi	r30, 0x2B	; 43
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	82 e0       	ldi	r24, 0x02	; 2
    20bc:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    20be:	ea e2       	ldi	r30, 0x2A	; 42
    20c0:	f0 e0       	ldi	r31, 0x00	; 0
    20c2:	88 e1       	ldi	r24, 0x18	; 24
    20c4:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) ;
    20c6:	e0 e4       	ldi	r30, 0x40	; 64
    20c8:	f0 e0       	ldi	r31, 0x00	; 0
    20ca:	80 e8       	ldi	r24, 0x80	; 128
    20cc:	80 83       	st	Z, r24

	/*To insert Data Bit mode*/
	if((Config_Ptr->bit_data)!=MODE_9_BIT)
    20ce:	eb 81       	ldd	r30, Y+3	; 0x03
    20d0:	fc 81       	ldd	r31, Y+4	; 0x04
    20d2:	80 81       	ld	r24, Z
    20d4:	87 30       	cpi	r24, 0x07	; 7
    20d6:	b1 f0       	breq	.+44     	; 0x2104 <UART_init+0x62>
	{
		UCSRC |= (UCSRC & 0xF9)| ((Config_Ptr->bit_data)<<UCSZ0);
    20d8:	a0 e4       	ldi	r26, 0x40	; 64
    20da:	b0 e0       	ldi	r27, 0x00	; 0
    20dc:	e0 e4       	ldi	r30, 0x40	; 64
    20de:	f0 e0       	ldi	r31, 0x00	; 0
    20e0:	80 81       	ld	r24, Z
    20e2:	38 2f       	mov	r19, r24
    20e4:	e0 e4       	ldi	r30, 0x40	; 64
    20e6:	f0 e0       	ldi	r31, 0x00	; 0
    20e8:	80 81       	ld	r24, Z
    20ea:	28 2f       	mov	r18, r24
    20ec:	29 7f       	andi	r18, 0xF9	; 249
    20ee:	eb 81       	ldd	r30, Y+3	; 0x03
    20f0:	fc 81       	ldd	r31, Y+4	; 0x04
    20f2:	80 81       	ld	r24, Z
    20f4:	88 2f       	mov	r24, r24
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	88 0f       	add	r24, r24
    20fa:	99 1f       	adc	r25, r25
    20fc:	82 2b       	or	r24, r18
    20fe:	83 2b       	or	r24, r19
    2100:	8c 93       	st	X, r24
    2102:	0e c0       	rjmp	.+28     	; 0x2120 <UART_init+0x7e>
	}
	else
	{
		UCSRC|=(1<<UCSZ1)|(1<<UCSZ0);
    2104:	a0 e4       	ldi	r26, 0x40	; 64
    2106:	b0 e0       	ldi	r27, 0x00	; 0
    2108:	e0 e4       	ldi	r30, 0x40	; 64
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	80 81       	ld	r24, Z
    210e:	86 60       	ori	r24, 0x06	; 6
    2110:	8c 93       	st	X, r24
		UCSRB |=(1<<UCSZ2);
    2112:	aa e2       	ldi	r26, 0x2A	; 42
    2114:	b0 e0       	ldi	r27, 0x00	; 0
    2116:	ea e2       	ldi	r30, 0x2A	; 42
    2118:	f0 e0       	ldi	r31, 0x00	; 0
    211a:	80 81       	ld	r24, Z
    211c:	84 60       	ori	r24, 0x04	; 4
    211e:	8c 93       	st	X, r24
	}
	/*To insert STOP Bit mode*/
	UCSRC |= (UCSRC & 0xF7) | ((Config_Ptr->stop_bit)<<USBS);
    2120:	a0 e4       	ldi	r26, 0x40	; 64
    2122:	b0 e0       	ldi	r27, 0x00	; 0
    2124:	e0 e4       	ldi	r30, 0x40	; 64
    2126:	f0 e0       	ldi	r31, 0x00	; 0
    2128:	80 81       	ld	r24, Z
    212a:	38 2f       	mov	r19, r24
    212c:	e0 e4       	ldi	r30, 0x40	; 64
    212e:	f0 e0       	ldi	r31, 0x00	; 0
    2130:	80 81       	ld	r24, Z
    2132:	28 2f       	mov	r18, r24
    2134:	27 7f       	andi	r18, 0xF7	; 247
    2136:	eb 81       	ldd	r30, Y+3	; 0x03
    2138:	fc 81       	ldd	r31, Y+4	; 0x04
    213a:	82 81       	ldd	r24, Z+2	; 0x02
    213c:	88 2f       	mov	r24, r24
    213e:	90 e0       	ldi	r25, 0x00	; 0
    2140:	88 0f       	add	r24, r24
    2142:	99 1f       	adc	r25, r25
    2144:	88 0f       	add	r24, r24
    2146:	99 1f       	adc	r25, r25
    2148:	88 0f       	add	r24, r24
    214a:	99 1f       	adc	r25, r25
    214c:	82 2b       	or	r24, r18
    214e:	83 2b       	or	r24, r19
    2150:	8c 93       	st	X, r24
	
	/*To insert Parity Mode*/
	UCSRC |= (UCSRC & 0xCF)| ((Config_Ptr->parity)<<UPM0);
    2152:	a0 e4       	ldi	r26, 0x40	; 64
    2154:	b0 e0       	ldi	r27, 0x00	; 0
    2156:	e0 e4       	ldi	r30, 0x40	; 64
    2158:	f0 e0       	ldi	r31, 0x00	; 0
    215a:	80 81       	ld	r24, Z
    215c:	38 2f       	mov	r19, r24
    215e:	e0 e4       	ldi	r30, 0x40	; 64
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	28 2f       	mov	r18, r24
    2166:	2f 7c       	andi	r18, 0xCF	; 207
    2168:	eb 81       	ldd	r30, Y+3	; 0x03
    216a:	fc 81       	ldd	r31, Y+4	; 0x04
    216c:	81 81       	ldd	r24, Z+1	; 0x01
    216e:	88 2f       	mov	r24, r24
    2170:	90 e0       	ldi	r25, 0x00	; 0
    2172:	82 95       	swap	r24
    2174:	92 95       	swap	r25
    2176:	90 7f       	andi	r25, 0xF0	; 240
    2178:	98 27       	eor	r25, r24
    217a:	80 7f       	andi	r24, 0xF0	; 240
    217c:	98 27       	eor	r25, r24
    217e:	82 2b       	or	r24, r18
    2180:	83 2b       	or	r24, r19
    2182:	8c 93       	st	X, r24

	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    2184:	eb 81       	ldd	r30, Y+3	; 0x03
    2186:	fc 81       	ldd	r31, Y+4	; 0x04
    2188:	83 81       	ldd	r24, Z+3	; 0x03
    218a:	94 81       	ldd	r25, Z+4	; 0x04
    218c:	a5 81       	ldd	r26, Z+5	; 0x05
    218e:	b6 81       	ldd	r27, Z+6	; 0x06
    2190:	88 0f       	add	r24, r24
    2192:	99 1f       	adc	r25, r25
    2194:	aa 1f       	adc	r26, r26
    2196:	bb 1f       	adc	r27, r27
    2198:	88 0f       	add	r24, r24
    219a:	99 1f       	adc	r25, r25
    219c:	aa 1f       	adc	r26, r26
    219e:	bb 1f       	adc	r27, r27
    21a0:	88 0f       	add	r24, r24
    21a2:	99 1f       	adc	r25, r25
    21a4:	aa 1f       	adc	r26, r26
    21a6:	bb 1f       	adc	r27, r27
    21a8:	9c 01       	movw	r18, r24
    21aa:	ad 01       	movw	r20, r26
    21ac:	80 e0       	ldi	r24, 0x00	; 0
    21ae:	92 e1       	ldi	r25, 0x12	; 18
    21b0:	aa e7       	ldi	r26, 0x7A	; 122
    21b2:	b0 e0       	ldi	r27, 0x00	; 0
    21b4:	bc 01       	movw	r22, r24
    21b6:	cd 01       	movw	r24, r26
    21b8:	0e 94 87 11 	call	0x230e	; 0x230e <__udivmodsi4>
    21bc:	da 01       	movw	r26, r20
    21be:	c9 01       	movw	r24, r18
    21c0:	01 97       	sbiw	r24, 0x01	; 1
    21c2:	9a 83       	std	Y+2, r25	; 0x02
    21c4:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    21c6:	e0 e4       	ldi	r30, 0x40	; 64
    21c8:	f0 e0       	ldi	r31, 0x00	; 0
    21ca:	89 81       	ldd	r24, Y+1	; 0x01
    21cc:	9a 81       	ldd	r25, Y+2	; 0x02
    21ce:	89 2f       	mov	r24, r25
    21d0:	99 27       	eor	r25, r25
    21d2:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    21d4:	e9 e2       	ldi	r30, 0x29	; 41
    21d6:	f0 e0       	ldi	r31, 0x00	; 0
    21d8:	89 81       	ldd	r24, Y+1	; 0x01
    21da:	80 83       	st	Z, r24
}
    21dc:	0f 90       	pop	r0
    21de:	0f 90       	pop	r0
    21e0:	0f 90       	pop	r0
    21e2:	0f 90       	pop	r0
    21e4:	cf 91       	pop	r28
    21e6:	df 91       	pop	r29
    21e8:	08 95       	ret

000021ea <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    21ea:	df 93       	push	r29
    21ec:	cf 93       	push	r28
    21ee:	0f 92       	push	r0
    21f0:	cd b7       	in	r28, 0x3d	; 61
    21f2:	de b7       	in	r29, 0x3e	; 62
    21f4:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    21f6:	eb e2       	ldi	r30, 0x2B	; 43
    21f8:	f0 e0       	ldi	r31, 0x00	; 0
    21fa:	80 81       	ld	r24, Z
    21fc:	88 2f       	mov	r24, r24
    21fe:	90 e0       	ldi	r25, 0x00	; 0
    2200:	80 72       	andi	r24, 0x20	; 32
    2202:	90 70       	andi	r25, 0x00	; 0
    2204:	00 97       	sbiw	r24, 0x00	; 0
    2206:	b9 f3       	breq	.-18     	; 0x21f6 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2208:	ec e2       	ldi	r30, 0x2C	; 44
    220a:	f0 e0       	ldi	r31, 0x00	; 0
    220c:	89 81       	ldd	r24, Y+1	; 0x01
    220e:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    2210:	0f 90       	pop	r0
    2212:	cf 91       	pop	r28
    2214:	df 91       	pop	r29
    2216:	08 95       	ret

00002218 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    2218:	df 93       	push	r29
    221a:	cf 93       	push	r28
    221c:	cd b7       	in	r28, 0x3d	; 61
    221e:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2220:	eb e2       	ldi	r30, 0x2B	; 43
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	80 81       	ld	r24, Z
    2226:	88 23       	and	r24, r24
    2228:	dc f7       	brge	.-10     	; 0x2220 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    222a:	ec e2       	ldi	r30, 0x2C	; 44
    222c:	f0 e0       	ldi	r31, 0x00	; 0
    222e:	80 81       	ld	r24, Z
}
    2230:	cf 91       	pop	r28
    2232:	df 91       	pop	r29
    2234:	08 95       	ret

00002236 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2236:	df 93       	push	r29
    2238:	cf 93       	push	r28
    223a:	00 d0       	rcall	.+0      	; 0x223c <UART_sendString+0x6>
    223c:	0f 92       	push	r0
    223e:	cd b7       	in	r28, 0x3d	; 61
    2240:	de b7       	in	r29, 0x3e	; 62
    2242:	9b 83       	std	Y+3, r25	; 0x03
    2244:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2246:	19 82       	std	Y+1, r1	; 0x01
    2248:	0e c0       	rjmp	.+28     	; 0x2266 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    224a:	89 81       	ldd	r24, Y+1	; 0x01
    224c:	28 2f       	mov	r18, r24
    224e:	30 e0       	ldi	r19, 0x00	; 0
    2250:	8a 81       	ldd	r24, Y+2	; 0x02
    2252:	9b 81       	ldd	r25, Y+3	; 0x03
    2254:	fc 01       	movw	r30, r24
    2256:	e2 0f       	add	r30, r18
    2258:	f3 1f       	adc	r31, r19
    225a:	80 81       	ld	r24, Z
    225c:	0e 94 f5 10 	call	0x21ea	; 0x21ea <UART_sendByte>
		i++;
    2260:	89 81       	ldd	r24, Y+1	; 0x01
    2262:	8f 5f       	subi	r24, 0xFF	; 255
    2264:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2266:	89 81       	ldd	r24, Y+1	; 0x01
    2268:	28 2f       	mov	r18, r24
    226a:	30 e0       	ldi	r19, 0x00	; 0
    226c:	8a 81       	ldd	r24, Y+2	; 0x02
    226e:	9b 81       	ldd	r25, Y+3	; 0x03
    2270:	fc 01       	movw	r30, r24
    2272:	e2 0f       	add	r30, r18
    2274:	f3 1f       	adc	r31, r19
    2276:	80 81       	ld	r24, Z
    2278:	88 23       	and	r24, r24
    227a:	39 f7       	brne	.-50     	; 0x224a <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    227c:	0f 90       	pop	r0
    227e:	0f 90       	pop	r0
    2280:	0f 90       	pop	r0
    2282:	cf 91       	pop	r28
    2284:	df 91       	pop	r29
    2286:	08 95       	ret

00002288 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    2288:	0f 93       	push	r16
    228a:	1f 93       	push	r17
    228c:	df 93       	push	r29
    228e:	cf 93       	push	r28
    2290:	00 d0       	rcall	.+0      	; 0x2292 <UART_receiveString+0xa>
    2292:	0f 92       	push	r0
    2294:	cd b7       	in	r28, 0x3d	; 61
    2296:	de b7       	in	r29, 0x3e	; 62
    2298:	9b 83       	std	Y+3, r25	; 0x03
    229a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    229c:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    229e:	89 81       	ldd	r24, Y+1	; 0x01
    22a0:	28 2f       	mov	r18, r24
    22a2:	30 e0       	ldi	r19, 0x00	; 0
    22a4:	8a 81       	ldd	r24, Y+2	; 0x02
    22a6:	9b 81       	ldd	r25, Y+3	; 0x03
    22a8:	8c 01       	movw	r16, r24
    22aa:	02 0f       	add	r16, r18
    22ac:	13 1f       	adc	r17, r19
    22ae:	0e 94 0c 11 	call	0x2218	; 0x2218 <UART_recieveByte>
    22b2:	f8 01       	movw	r30, r16
    22b4:	80 83       	st	Z, r24
    22b6:	0f c0       	rjmp	.+30     	; 0x22d6 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    22b8:	89 81       	ldd	r24, Y+1	; 0x01
    22ba:	8f 5f       	subi	r24, 0xFF	; 255
    22bc:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    22be:	89 81       	ldd	r24, Y+1	; 0x01
    22c0:	28 2f       	mov	r18, r24
    22c2:	30 e0       	ldi	r19, 0x00	; 0
    22c4:	8a 81       	ldd	r24, Y+2	; 0x02
    22c6:	9b 81       	ldd	r25, Y+3	; 0x03
    22c8:	8c 01       	movw	r16, r24
    22ca:	02 0f       	add	r16, r18
    22cc:	13 1f       	adc	r17, r19
    22ce:	0e 94 0c 11 	call	0x2218	; 0x2218 <UART_recieveByte>
    22d2:	f8 01       	movw	r30, r16
    22d4:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    22d6:	89 81       	ldd	r24, Y+1	; 0x01
    22d8:	28 2f       	mov	r18, r24
    22da:	30 e0       	ldi	r19, 0x00	; 0
    22dc:	8a 81       	ldd	r24, Y+2	; 0x02
    22de:	9b 81       	ldd	r25, Y+3	; 0x03
    22e0:	fc 01       	movw	r30, r24
    22e2:	e2 0f       	add	r30, r18
    22e4:	f3 1f       	adc	r31, r19
    22e6:	80 81       	ld	r24, Z
    22e8:	83 32       	cpi	r24, 0x23	; 35
    22ea:	31 f7       	brne	.-52     	; 0x22b8 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    22ec:	89 81       	ldd	r24, Y+1	; 0x01
    22ee:	28 2f       	mov	r18, r24
    22f0:	30 e0       	ldi	r19, 0x00	; 0
    22f2:	8a 81       	ldd	r24, Y+2	; 0x02
    22f4:	9b 81       	ldd	r25, Y+3	; 0x03
    22f6:	fc 01       	movw	r30, r24
    22f8:	e2 0f       	add	r30, r18
    22fa:	f3 1f       	adc	r31, r19
    22fc:	10 82       	st	Z, r1
}
    22fe:	0f 90       	pop	r0
    2300:	0f 90       	pop	r0
    2302:	0f 90       	pop	r0
    2304:	cf 91       	pop	r28
    2306:	df 91       	pop	r29
    2308:	1f 91       	pop	r17
    230a:	0f 91       	pop	r16
    230c:	08 95       	ret

0000230e <__udivmodsi4>:
    230e:	a1 e2       	ldi	r26, 0x21	; 33
    2310:	1a 2e       	mov	r1, r26
    2312:	aa 1b       	sub	r26, r26
    2314:	bb 1b       	sub	r27, r27
    2316:	fd 01       	movw	r30, r26
    2318:	0d c0       	rjmp	.+26     	; 0x2334 <__udivmodsi4_ep>

0000231a <__udivmodsi4_loop>:
    231a:	aa 1f       	adc	r26, r26
    231c:	bb 1f       	adc	r27, r27
    231e:	ee 1f       	adc	r30, r30
    2320:	ff 1f       	adc	r31, r31
    2322:	a2 17       	cp	r26, r18
    2324:	b3 07       	cpc	r27, r19
    2326:	e4 07       	cpc	r30, r20
    2328:	f5 07       	cpc	r31, r21
    232a:	20 f0       	brcs	.+8      	; 0x2334 <__udivmodsi4_ep>
    232c:	a2 1b       	sub	r26, r18
    232e:	b3 0b       	sbc	r27, r19
    2330:	e4 0b       	sbc	r30, r20
    2332:	f5 0b       	sbc	r31, r21

00002334 <__udivmodsi4_ep>:
    2334:	66 1f       	adc	r22, r22
    2336:	77 1f       	adc	r23, r23
    2338:	88 1f       	adc	r24, r24
    233a:	99 1f       	adc	r25, r25
    233c:	1a 94       	dec	r1
    233e:	69 f7       	brne	.-38     	; 0x231a <__udivmodsi4_loop>
    2340:	60 95       	com	r22
    2342:	70 95       	com	r23
    2344:	80 95       	com	r24
    2346:	90 95       	com	r25
    2348:	9b 01       	movw	r18, r22
    234a:	ac 01       	movw	r20, r24
    234c:	bd 01       	movw	r22, r26
    234e:	cf 01       	movw	r24, r30
    2350:	08 95       	ret

00002352 <__prologue_saves__>:
    2352:	2f 92       	push	r2
    2354:	3f 92       	push	r3
    2356:	4f 92       	push	r4
    2358:	5f 92       	push	r5
    235a:	6f 92       	push	r6
    235c:	7f 92       	push	r7
    235e:	8f 92       	push	r8
    2360:	9f 92       	push	r9
    2362:	af 92       	push	r10
    2364:	bf 92       	push	r11
    2366:	cf 92       	push	r12
    2368:	df 92       	push	r13
    236a:	ef 92       	push	r14
    236c:	ff 92       	push	r15
    236e:	0f 93       	push	r16
    2370:	1f 93       	push	r17
    2372:	cf 93       	push	r28
    2374:	df 93       	push	r29
    2376:	cd b7       	in	r28, 0x3d	; 61
    2378:	de b7       	in	r29, 0x3e	; 62
    237a:	ca 1b       	sub	r28, r26
    237c:	db 0b       	sbc	r29, r27
    237e:	0f b6       	in	r0, 0x3f	; 63
    2380:	f8 94       	cli
    2382:	de bf       	out	0x3e, r29	; 62
    2384:	0f be       	out	0x3f, r0	; 63
    2386:	cd bf       	out	0x3d, r28	; 61
    2388:	09 94       	ijmp

0000238a <__epilogue_restores__>:
    238a:	2a 88       	ldd	r2, Y+18	; 0x12
    238c:	39 88       	ldd	r3, Y+17	; 0x11
    238e:	48 88       	ldd	r4, Y+16	; 0x10
    2390:	5f 84       	ldd	r5, Y+15	; 0x0f
    2392:	6e 84       	ldd	r6, Y+14	; 0x0e
    2394:	7d 84       	ldd	r7, Y+13	; 0x0d
    2396:	8c 84       	ldd	r8, Y+12	; 0x0c
    2398:	9b 84       	ldd	r9, Y+11	; 0x0b
    239a:	aa 84       	ldd	r10, Y+10	; 0x0a
    239c:	b9 84       	ldd	r11, Y+9	; 0x09
    239e:	c8 84       	ldd	r12, Y+8	; 0x08
    23a0:	df 80       	ldd	r13, Y+7	; 0x07
    23a2:	ee 80       	ldd	r14, Y+6	; 0x06
    23a4:	fd 80       	ldd	r15, Y+5	; 0x05
    23a6:	0c 81       	ldd	r16, Y+4	; 0x04
    23a8:	1b 81       	ldd	r17, Y+3	; 0x03
    23aa:	aa 81       	ldd	r26, Y+2	; 0x02
    23ac:	b9 81       	ldd	r27, Y+1	; 0x01
    23ae:	ce 0f       	add	r28, r30
    23b0:	d1 1d       	adc	r29, r1
    23b2:	0f b6       	in	r0, 0x3f	; 63
    23b4:	f8 94       	cli
    23b6:	de bf       	out	0x3e, r29	; 62
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	cd bf       	out	0x3d, r28	; 61
    23bc:	ed 01       	movw	r28, r26
    23be:	08 95       	ret

000023c0 <strcmp>:
    23c0:	fb 01       	movw	r30, r22
    23c2:	dc 01       	movw	r26, r24
    23c4:	8d 91       	ld	r24, X+
    23c6:	01 90       	ld	r0, Z+
    23c8:	80 19       	sub	r24, r0
    23ca:	01 10       	cpse	r0, r1
    23cc:	d9 f3       	breq	.-10     	; 0x23c4 <strcmp+0x4>
    23ce:	99 0b       	sbc	r25, r25
    23d0:	08 95       	ret

000023d2 <_exit>:
    23d2:	f8 94       	cli

000023d4 <__stop_program>:
    23d4:	ff cf       	rjmp	.-2      	; 0x23d4 <__stop_program>
