m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vBranch_Target
Z0 !s110 1636304623
!i10b 1
!s100 jT:dZ01m55cmfRJLgTjX60
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICE^zGkM_mcSS_5HTDb^T52
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/sim
w1636213159
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v
!i122 25
L0 1 57
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1636304623.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Branch_Target.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@branch_@target
vBranch_Target_tb
R0
!i10b 1
!s100 U]i2XYR[FAm8_C4AV5EJ@0
R1
IF@5]ANl;N1:ecS<dYRUc@2
R2
R3
w1636211387
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v
!i122 26
Z8 L0 2 47
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Branch_Target_tb.v|
!i113 1
R6
R7
n@branch_@target_tb
vForward_Control
R0
!i10b 1
!s100 PjcbYKKEbP_4Qa0AOIBnQ2
R1
IGQ6CZXJR=Id1G;MB1G[C61
R2
R3
w1636192912
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v
!i122 21
L0 1 45
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Forward_Control.v|
!i113 1
R6
R7
n@forward_@control
vForward_Control_tb
R0
!i10b 1
!s100 G30EG@5ZDdKkhHN^ji59e3
R1
IUI9[4g8MKCWPVEn]amN>K2
R2
R3
w1636193028
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v
!i122 22
L0 2 39
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Forward_Control_tb.v|
!i113 1
R6
R7
n@forward_@control_tb
vStall_Control
R0
!i10b 1
!s100 ZzRoc0HmSGWOh7JIL7O=c3
R1
IAQQQJdD6Cc9inJJ6a?gNO2
R2
R3
w1636209899
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Stall_Control.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Stall_Control.v
!i122 23
L0 1 62
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Stall_Control.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Stall_Control.v|
!i113 1
R6
R7
n@stall_@control
vStall_Control_tb
R0
!i10b 1
!s100 2Y>8[Yi5^;g_j1c;3MT8W2
R1
I1m78:YI@IVbnoFeclfhK21
R2
R3
w1636210581
8D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Stall_Control_tb.v
FD:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Stall_Control_tb.v
!i122 24
R8
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Stall_Control_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/Stall_Control_tb.v|
!i113 1
R6
R7
n@stall_@control_tb
