
VL53L0X_tests.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e5c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08008fec  08008fec  00018fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009098  08009098  00020330  2**0
                  CONTENTS
  4 .ARM          00000000  08009098  08009098  00020330  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009098  08009098  00020330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009098  08009098  00019098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800909c  0800909c  0001909c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000330  20000000  080090a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  20000330  080093d0  00020330  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000664  080093d0  00020664  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020330  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ac8  00000000  00000000  00020360  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000023df  00000000  00000000  00037e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000eb8  00000000  00000000  0003a208  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dd0  00000000  00000000  0003b0c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c444  00000000  00000000  0003be90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d836  00000000  00000000  000582d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a2c66  00000000  00000000  00065b0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00108770  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040f0  00000000  00000000  001087ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000330 	.word	0x20000330
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008fd4 	.word	0x08008fd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000334 	.word	0x20000334
 80001cc:	08008fd4 	.word	0x08008fd4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000276:	f000 fb93 	bl	80009a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027a:	f000 f8ed 	bl	8000458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027e:	f000 f9ab 	bl	80005d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000282:	f000 f979 	bl	8000578 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000286:	f000 f939 	bl	80004fc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */


  MessageLen = sprintf((char*)Message, "msalamon.pl VL53L0X Continuous mode\n\r");
 800028a:	4b69      	ldr	r3, [pc, #420]	; (8000430 <main+0x1c0>)
 800028c:	4a69      	ldr	r2, [pc, #420]	; (8000434 <main+0x1c4>)
 800028e:	4614      	mov	r4, r2
 8000290:	469c      	mov	ip, r3
 8000292:	f104 0e20 	add.w	lr, r4, #32
 8000296:	4665      	mov	r5, ip
 8000298:	4626      	mov	r6, r4
 800029a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800029c:	6028      	str	r0, [r5, #0]
 800029e:	6069      	str	r1, [r5, #4]
 80002a0:	60aa      	str	r2, [r5, #8]
 80002a2:	60eb      	str	r3, [r5, #12]
 80002a4:	3410      	adds	r4, #16
 80002a6:	f10c 0c10 	add.w	ip, ip, #16
 80002aa:	4574      	cmp	r4, lr
 80002ac:	d1f3      	bne.n	8000296 <main+0x26>
 80002ae:	4663      	mov	r3, ip
 80002b0:	4622      	mov	r2, r4
 80002b2:	6810      	ldr	r0, [r2, #0]
 80002b4:	6018      	str	r0, [r3, #0]
 80002b6:	8892      	ldrh	r2, [r2, #4]
 80002b8:	809a      	strh	r2, [r3, #4]
 80002ba:	2325      	movs	r3, #37	; 0x25
 80002bc:	b2da      	uxtb	r2, r3
 80002be:	4b5e      	ldr	r3, [pc, #376]	; (8000438 <main+0x1c8>)
 80002c0:	701a      	strb	r2, [r3, #0]
   HAL_UART_Transmit(&huart2, Message, MessageLen, 100);
 80002c2:	4b5d      	ldr	r3, [pc, #372]	; (8000438 <main+0x1c8>)
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	b29a      	uxth	r2, r3
 80002c8:	2364      	movs	r3, #100	; 0x64
 80002ca:	4959      	ldr	r1, [pc, #356]	; (8000430 <main+0x1c0>)
 80002cc:	485b      	ldr	r0, [pc, #364]	; (800043c <main+0x1cc>)
 80002ce:	f002 fea1 	bl	8003014 <HAL_UART_Transmit>

   Dev->I2cHandle = &hi2c1;
 80002d2:	4b5b      	ldr	r3, [pc, #364]	; (8000440 <main+0x1d0>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4a5b      	ldr	r2, [pc, #364]	; (8000444 <main+0x1d4>)
 80002d8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
   Dev->I2cDevAddr = 0x52;
 80002dc:	4b58      	ldr	r3, [pc, #352]	; (8000440 <main+0x1d0>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	2252      	movs	r2, #82	; 0x52
 80002e2:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

   HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_RESET); // Disable XSHUT
 80002e6:	2200      	movs	r2, #0
 80002e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002f0:	f000 fe92 	bl	8001018 <HAL_GPIO_WritePin>
   HAL_Delay(20);
 80002f4:	2014      	movs	r0, #20
 80002f6:	f000 fbb9 	bl	8000a6c <HAL_Delay>
   HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_SET); // Enable XSHUT
 80002fa:	2201      	movs	r2, #1
 80002fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000300:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000304:	f000 fe88 	bl	8001018 <HAL_GPIO_WritePin>
   HAL_Delay(20);
 8000308:	2014      	movs	r0, #20
 800030a:	f000 fbaf 	bl	8000a6c <HAL_Delay>

   //
   // VL53L0X init for Single Measurement
   //

   VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800030e:	2300      	movs	r3, #0
 8000310:	73fb      	strb	r3, [r7, #15]

   	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000312:	2006      	movs	r0, #6
 8000314:	f000 fcf3 	bl	8000cfe <HAL_NVIC_DisableIRQ>

   	VL53L0X_WaitDeviceBooted(Dev);
 8000318:	4b49      	ldr	r3, [pc, #292]	; (8000440 <main+0x1d0>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4618      	mov	r0, r3
 800031e:	f003 fced 	bl	8003cfc <VL53L0X_WaitDeviceBooted>
   	VL53L0X_DataInit(Dev);
 8000322:	4b47      	ldr	r3, [pc, #284]	; (8000440 <main+0x1d0>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4618      	mov	r0, r3
 8000328:	f003 fa02 	bl	8003730 <VL53L0X_DataInit>
   	VL53L0X_StaticInit(Dev);
 800032c:	4b44      	ldr	r3, [pc, #272]	; (8000440 <main+0x1d0>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4618      	mov	r0, r3
 8000332:	f003 fb61 	bl	80039f8 <VL53L0X_StaticInit>
   	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8000336:	4b42      	ldr	r3, [pc, #264]	; (8000440 <main+0x1d0>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	1d7a      	adds	r2, r7, #5
 800033c:	1db9      	adds	r1, r7, #6
 800033e:	4618      	mov	r0, r3
 8000340:	f004 fa18 	bl	8004774 <VL53L0X_PerformRefCalibration>
    VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8000344:	4b3e      	ldr	r3, [pc, #248]	; (8000440 <main+0x1d0>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	1dfa      	adds	r2, r7, #7
 800034a:	f107 0108 	add.w	r1, r7, #8
 800034e:	4618      	mov	r0, r3
 8000350:	f004 fe9e 	bl	8005090 <VL53L0X_PerformRefSpadManagement>
   	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8000354:	4b3a      	ldr	r3, [pc, #232]	; (8000440 <main+0x1d0>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	2101      	movs	r1, #1
 800035a:	4618      	mov	r0, r3
 800035c:	f003 fd6c 	bl	8003e38 <VL53L0X_SetDeviceMode>

    VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8000360:	4b37      	ldr	r3, [pc, #220]	; (8000440 <main+0x1d0>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	2201      	movs	r2, #1
 8000366:	2100      	movs	r1, #0
 8000368:	4618      	mov	r0, r3
 800036a:	f003 fffd 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
   	 VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800036e:	4b34      	ldr	r3, [pc, #208]	; (8000440 <main+0x1d0>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	2201      	movs	r2, #1
 8000374:	2101      	movs	r1, #1
 8000376:	4618      	mov	r0, r3
 8000378:	f003 fff6 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
   	 VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 800037c:	4b30      	ldr	r3, [pc, #192]	; (8000440 <main+0x1d0>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	f641 1299 	movw	r2, #6553	; 0x1999
 8000384:	2101      	movs	r1, #1
 8000386:	4618      	mov	r0, r3
 8000388:	f004 f89e 	bl	80044c8 <VL53L0X_SetLimitCheckValue>
   	 VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 800038c:	4b2c      	ldr	r3, [pc, #176]	; (8000440 <main+0x1d0>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f004 f896 	bl	80044c8 <VL53L0X_SetLimitCheckValue>
   	 VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 800039c:	4b28      	ldr	r3, [pc, #160]	; (8000440 <main+0x1d0>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	f248 01e8 	movw	r1, #33000	; 0x80e8
 80003a4:	4618      	mov	r0, r3
 80003a6:	f003 fdc1 	bl	8003f2c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
    VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80003aa:	4b25      	ldr	r3, [pc, #148]	; (8000440 <main+0x1d0>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	2212      	movs	r2, #18
 80003b0:	2100      	movs	r1, #0
 80003b2:	4618      	mov	r0, r3
 80003b4:	f003 fde0 	bl	8003f78 <VL53L0X_SetVcselPulsePeriod>
   	 VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80003b8:	4b21      	ldr	r3, [pc, #132]	; (8000440 <main+0x1d0>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	220e      	movs	r2, #14
 80003be:	2101      	movs	r1, #1
 80003c0:	4618      	mov	r0, r3
 80003c2:	f003 fdd9 	bl	8003f78 <VL53L0X_SetVcselPulsePeriod>

   	 VL53L0X_StartMeasurement(Dev);
 80003c6:	4b1e      	ldr	r3, [pc, #120]	; (8000440 <main+0x1d0>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4618      	mov	r0, r3
 80003cc:	f004 fa4e 	bl	800486c <VL53L0X_StartMeasurement>

   	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80003d0:	2006      	movs	r0, #6
 80003d2:	f000 fc86 	bl	8000ce2 <HAL_NVIC_EnableIRQ>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(TofDataRead == 1)
 80003d6:	4b1c      	ldr	r3, [pc, #112]	; (8000448 <main+0x1d8>)
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d1fa      	bne.n	80003d6 <main+0x166>
	  {
		  VL53L0X_GetRangingMeasurementData(Dev, &RangingData);
 80003e0:	4b17      	ldr	r3, [pc, #92]	; (8000440 <main+0x1d0>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4919      	ldr	r1, [pc, #100]	; (800044c <main+0x1dc>)
 80003e6:	4618      	mov	r0, r3
 80003e8:	f004 fb40 	bl	8004a6c <VL53L0X_GetRangingMeasurementData>
		  		VL53L0X_ClearInterruptMask(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY);
 80003ec:	4b14      	ldr	r3, [pc, #80]	; (8000440 <main+0x1d0>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	2104      	movs	r1, #4
 80003f2:	4618      	mov	r0, r3
 80003f4:	f004 fdea 	bl	8004fcc <VL53L0X_ClearInterruptMask>
		MessageLen = sprintf((char*)Message, "Measured distance: %i\n\r", RangingData.RangeMilliMeter);
 80003f8:	4b14      	ldr	r3, [pc, #80]	; (800044c <main+0x1dc>)
 80003fa:	891b      	ldrh	r3, [r3, #8]
 80003fc:	461a      	mov	r2, r3
 80003fe:	4914      	ldr	r1, [pc, #80]	; (8000450 <main+0x1e0>)
 8000400:	480b      	ldr	r0, [pc, #44]	; (8000430 <main+0x1c0>)
 8000402:	f008 f9e3 	bl	80087cc <siprintf>
 8000406:	4603      	mov	r3, r0
 8000408:	b2da      	uxtb	r2, r3
 800040a:	4b0b      	ldr	r3, [pc, #44]	; (8000438 <main+0x1c8>)
 800040c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, Message, MessageLen, 100);
 800040e:	4b0a      	ldr	r3, [pc, #40]	; (8000438 <main+0x1c8>)
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	b29a      	uxth	r2, r3
 8000414:	2364      	movs	r3, #100	; 0x64
 8000416:	4906      	ldr	r1, [pc, #24]	; (8000430 <main+0x1c0>)
 8000418:	4808      	ldr	r0, [pc, #32]	; (800043c <main+0x1cc>)
 800041a:	f002 fdfb 	bl	8003014 <HAL_UART_Transmit>
		TofDataRead = 0;
 800041e:	4b0a      	ldr	r3, [pc, #40]	; (8000448 <main+0x1d8>)
 8000420:	2200      	movs	r2, #0
 8000422:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000424:	2108      	movs	r1, #8
 8000426:	480b      	ldr	r0, [pc, #44]	; (8000454 <main+0x1e4>)
 8000428:	f000 fe0e 	bl	8001048 <HAL_GPIO_TogglePin>
	  if(TofDataRead == 1)
 800042c:	e7d3      	b.n	80003d6 <main+0x166>
 800042e:	bf00      	nop
 8000430:	200003c4 	.word	0x200003c4
 8000434:	08008fec 	.word	0x08008fec
 8000438:	200003c0 	.word	0x200003c0
 800043c:	20000598 	.word	0x20000598
 8000440:	20000000 	.word	0x20000000
 8000444:	20000374 	.word	0x20000374
 8000448:	20000404 	.word	0x20000404
 800044c:	20000358 	.word	0x20000358
 8000450:	08009014 	.word	0x08009014
 8000454:	48000400 	.word	0x48000400

08000458 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b096      	sub	sp, #88	; 0x58
 800045c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800045e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000462:	2228      	movs	r2, #40	; 0x28
 8000464:	2100      	movs	r1, #0
 8000466:	4618      	mov	r0, r3
 8000468:	f008 f9a7 	bl	80087ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800046c:	f107 031c 	add.w	r3, r7, #28
 8000470:	2200      	movs	r2, #0
 8000472:	601a      	str	r2, [r3, #0]
 8000474:	605a      	str	r2, [r3, #4]
 8000476:	609a      	str	r2, [r3, #8]
 8000478:	60da      	str	r2, [r3, #12]
 800047a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
 8000488:	611a      	str	r2, [r3, #16]
 800048a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800048c:	2302      	movs	r3, #2
 800048e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000490:	2301      	movs	r3, #1
 8000492:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000494:	2310      	movs	r3, #16
 8000496:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000498:	2300      	movs	r3, #0
 800049a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800049c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004a0:	4618      	mov	r0, r3
 80004a2:	f001 fb05 	bl	8001ab0 <HAL_RCC_OscConfig>
 80004a6:	4603      	mov	r3, r0
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d001      	beq.n	80004b0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004ac:	f000 f91e 	bl	80006ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004b0:	230f      	movs	r3, #15
 80004b2:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004b4:	2300      	movs	r3, #0
 80004b6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004b8:	2300      	movs	r3, #0
 80004ba:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004bc:	2300      	movs	r3, #0
 80004be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004c0:	2300      	movs	r3, #0
 80004c2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004c4:	f107 031c 	add.w	r3, r7, #28
 80004c8:	2100      	movs	r1, #0
 80004ca:	4618      	mov	r0, r3
 80004cc:	f002 f9f8 	bl	80028c0 <HAL_RCC_ClockConfig>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d001      	beq.n	80004da <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004d6:	f000 f909 	bl	80006ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80004da:	2320      	movs	r3, #32
 80004dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80004de:	2300      	movs	r3, #0
 80004e0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004e2:	1d3b      	adds	r3, r7, #4
 80004e4:	4618      	mov	r0, r3
 80004e6:	f002 fc21 	bl	8002d2c <HAL_RCCEx_PeriphCLKConfig>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80004f0:	f000 f8fc 	bl	80006ec <Error_Handler>
  }
}
 80004f4:	bf00      	nop
 80004f6:	3758      	adds	r7, #88	; 0x58
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000500:	4b1b      	ldr	r3, [pc, #108]	; (8000570 <MX_I2C1_Init+0x74>)
 8000502:	4a1c      	ldr	r2, [pc, #112]	; (8000574 <MX_I2C1_Init+0x78>)
 8000504:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000506:	4b1a      	ldr	r3, [pc, #104]	; (8000570 <MX_I2C1_Init+0x74>)
 8000508:	f240 220b 	movw	r2, #523	; 0x20b
 800050c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800050e:	4b18      	ldr	r3, [pc, #96]	; (8000570 <MX_I2C1_Init+0x74>)
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000514:	4b16      	ldr	r3, [pc, #88]	; (8000570 <MX_I2C1_Init+0x74>)
 8000516:	2201      	movs	r2, #1
 8000518:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800051a:	4b15      	ldr	r3, [pc, #84]	; (8000570 <MX_I2C1_Init+0x74>)
 800051c:	2200      	movs	r2, #0
 800051e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000520:	4b13      	ldr	r3, [pc, #76]	; (8000570 <MX_I2C1_Init+0x74>)
 8000522:	2200      	movs	r2, #0
 8000524:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000526:	4b12      	ldr	r3, [pc, #72]	; (8000570 <MX_I2C1_Init+0x74>)
 8000528:	2200      	movs	r2, #0
 800052a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800052c:	4b10      	ldr	r3, [pc, #64]	; (8000570 <MX_I2C1_Init+0x74>)
 800052e:	2200      	movs	r2, #0
 8000530:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000532:	4b0f      	ldr	r3, [pc, #60]	; (8000570 <MX_I2C1_Init+0x74>)
 8000534:	2200      	movs	r2, #0
 8000536:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000538:	480d      	ldr	r0, [pc, #52]	; (8000570 <MX_I2C1_Init+0x74>)
 800053a:	f000 fdb7 	bl	80010ac <HAL_I2C_Init>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000544:	f000 f8d2 	bl	80006ec <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000548:	2100      	movs	r1, #0
 800054a:	4809      	ldr	r0, [pc, #36]	; (8000570 <MX_I2C1_Init+0x74>)
 800054c:	f001 fa18 	bl	8001980 <HAL_I2CEx_ConfigAnalogFilter>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000556:	f000 f8c9 	bl	80006ec <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800055a:	2100      	movs	r1, #0
 800055c:	4804      	ldr	r0, [pc, #16]	; (8000570 <MX_I2C1_Init+0x74>)
 800055e:	f001 fa5a 	bl	8001a16 <HAL_I2CEx_ConfigDigitalFilter>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000568:	f000 f8c0 	bl	80006ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800056c:	bf00      	nop
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000374 	.word	0x20000374
 8000574:	40005400 	.word	0x40005400

08000578 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800057c:	4b14      	ldr	r3, [pc, #80]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 800057e:	4a15      	ldr	r2, [pc, #84]	; (80005d4 <MX_USART2_UART_Init+0x5c>)
 8000580:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000582:	4b13      	ldr	r3, [pc, #76]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 8000584:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000588:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800058a:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 8000598:	2200      	movs	r2, #0
 800059a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 800059e:	220c      	movs	r2, #12
 80005a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005a8:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005ae:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005b4:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005ba:	4805      	ldr	r0, [pc, #20]	; (80005d0 <MX_USART2_UART_Init+0x58>)
 80005bc:	f002 fcdc 	bl	8002f78 <HAL_UART_Init>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005c6:	f000 f891 	bl	80006ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000598 	.word	0x20000598
 80005d4:	40004400 	.word	0x40004400

080005d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005de:	f107 030c 	add.w	r3, r7, #12
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
 80005ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005ee:	4b33      	ldr	r3, [pc, #204]	; (80006bc <MX_GPIO_Init+0xe4>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	4a32      	ldr	r2, [pc, #200]	; (80006bc <MX_GPIO_Init+0xe4>)
 80005f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005f8:	6153      	str	r3, [r2, #20]
 80005fa:	4b30      	ldr	r3, [pc, #192]	; (80006bc <MX_GPIO_Init+0xe4>)
 80005fc:	695b      	ldr	r3, [r3, #20]
 80005fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000606:	4b2d      	ldr	r3, [pc, #180]	; (80006bc <MX_GPIO_Init+0xe4>)
 8000608:	695b      	ldr	r3, [r3, #20]
 800060a:	4a2c      	ldr	r2, [pc, #176]	; (80006bc <MX_GPIO_Init+0xe4>)
 800060c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000610:	6153      	str	r3, [r2, #20]
 8000612:	4b2a      	ldr	r3, [pc, #168]	; (80006bc <MX_GPIO_Init+0xe4>)
 8000614:	695b      	ldr	r3, [r3, #20]
 8000616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800061e:	4b27      	ldr	r3, [pc, #156]	; (80006bc <MX_GPIO_Init+0xe4>)
 8000620:	695b      	ldr	r3, [r3, #20]
 8000622:	4a26      	ldr	r2, [pc, #152]	; (80006bc <MX_GPIO_Init+0xe4>)
 8000624:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000628:	6153      	str	r3, [r2, #20]
 800062a:	4b24      	ldr	r3, [pc, #144]	; (80006bc <MX_GPIO_Init+0xe4>)
 800062c:	695b      	ldr	r3, [r3, #20]
 800062e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000632:	603b      	str	r3, [r7, #0]
 8000634:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800063c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000640:	f000 fcea 	bl	8001018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2108      	movs	r1, #8
 8000648:	481d      	ldr	r0, [pc, #116]	; (80006c0 <MX_GPIO_Init+0xe8>)
 800064a:	f000 fce5 	bl	8001018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TOF_INT_Pin */
  GPIO_InitStruct.Pin = TOF_INT_Pin;
 800064e:	2301      	movs	r3, #1
 8000650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000652:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000656:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(TOF_INT_GPIO_Port, &GPIO_InitStruct);
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	4619      	mov	r1, r3
 8000662:	4817      	ldr	r0, [pc, #92]	; (80006c0 <MX_GPIO_Init+0xe8>)
 8000664:	f000 fb66 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOF_XSHUT_Pin */
  GPIO_InitStruct.Pin = TOF_XSHUT_Pin;
 8000668:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800066c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2301      	movs	r3, #1
 8000670:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000676:	2300      	movs	r3, #0
 8000678:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TOF_XSHUT_GPIO_Port, &GPIO_InitStruct);
 800067a:	f107 030c 	add.w	r3, r7, #12
 800067e:	4619      	mov	r1, r3
 8000680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000684:	f000 fb56 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000688:	2308      	movs	r3, #8
 800068a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068c:	2301      	movs	r3, #1
 800068e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2300      	movs	r3, #0
 8000696:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000698:	f107 030c 	add.w	r3, r7, #12
 800069c:	4619      	mov	r1, r3
 800069e:	4808      	ldr	r0, [pc, #32]	; (80006c0 <MX_GPIO_Init+0xe8>)
 80006a0:	f000 fb48 	bl	8000d34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2100      	movs	r1, #0
 80006a8:	2006      	movs	r0, #6
 80006aa:	f000 fafe 	bl	8000caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006ae:	2006      	movs	r0, #6
 80006b0:	f000 fb17 	bl	8000ce2 <HAL_NVIC_EnableIRQ>

}
 80006b4:	bf00      	nop
 80006b6:	3720      	adds	r7, #32
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40021000 	.word	0x40021000
 80006c0:	48000400 	.word	0x48000400

080006c4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TOF_INT_Pin)
 80006ce:	88fb      	ldrh	r3, [r7, #6]
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d102      	bne.n	80006da <HAL_GPIO_EXTI_Callback+0x16>
	{
//		VL53L0X_GetRangingMeasurementData(Dev, &RangingData);
//		VL53L0X_ClearInterruptMask(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY);
		TofDataRead = 1;
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <HAL_GPIO_EXTI_Callback+0x24>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	701a      	strb	r2, [r3, #0]

	}
}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	20000404 	.word	0x20000404

080006ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
	...

080006fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000702:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <HAL_MspInit+0x44>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	4a0e      	ldr	r2, [pc, #56]	; (8000740 <HAL_MspInit+0x44>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6193      	str	r3, [r2, #24]
 800070e:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <HAL_MspInit+0x44>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <HAL_MspInit+0x44>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	4a08      	ldr	r2, [pc, #32]	; (8000740 <HAL_MspInit+0x44>)
 8000720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000724:	61d3      	str	r3, [r2, #28]
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <HAL_MspInit+0x44>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800072e:	603b      	str	r3, [r7, #0]
 8000730:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	40021000 	.word	0x40021000

08000744 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08a      	sub	sp, #40	; 0x28
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074c:	f107 0314 	add.w	r3, r7, #20
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a17      	ldr	r2, [pc, #92]	; (80007c0 <HAL_I2C_MspInit+0x7c>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d127      	bne.n	80007b6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000766:	4b17      	ldr	r3, [pc, #92]	; (80007c4 <HAL_I2C_MspInit+0x80>)
 8000768:	695b      	ldr	r3, [r3, #20]
 800076a:	4a16      	ldr	r2, [pc, #88]	; (80007c4 <HAL_I2C_MspInit+0x80>)
 800076c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000770:	6153      	str	r3, [r2, #20]
 8000772:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <HAL_I2C_MspInit+0x80>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800077e:	23c0      	movs	r3, #192	; 0xc0
 8000780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000782:	2312      	movs	r3, #18
 8000784:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000786:	2301      	movs	r3, #1
 8000788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800078a:	2303      	movs	r3, #3
 800078c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800078e:	2304      	movs	r3, #4
 8000790:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	4619      	mov	r1, r3
 8000798:	480b      	ldr	r0, [pc, #44]	; (80007c8 <HAL_I2C_MspInit+0x84>)
 800079a:	f000 facb 	bl	8000d34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800079e:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <HAL_I2C_MspInit+0x80>)
 80007a0:	69db      	ldr	r3, [r3, #28]
 80007a2:	4a08      	ldr	r2, [pc, #32]	; (80007c4 <HAL_I2C_MspInit+0x80>)
 80007a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80007a8:	61d3      	str	r3, [r2, #28]
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <HAL_I2C_MspInit+0x80>)
 80007ac:	69db      	ldr	r3, [r3, #28]
 80007ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80007b6:	bf00      	nop
 80007b8:	3728      	adds	r7, #40	; 0x28
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40005400 	.word	0x40005400
 80007c4:	40021000 	.word	0x40021000
 80007c8:	48000400 	.word	0x48000400

080007cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08a      	sub	sp, #40	; 0x28
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a17      	ldr	r2, [pc, #92]	; (8000848 <HAL_UART_MspInit+0x7c>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d128      	bne.n	8000840 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007ee:	4b17      	ldr	r3, [pc, #92]	; (800084c <HAL_UART_MspInit+0x80>)
 80007f0:	69db      	ldr	r3, [r3, #28]
 80007f2:	4a16      	ldr	r2, [pc, #88]	; (800084c <HAL_UART_MspInit+0x80>)
 80007f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f8:	61d3      	str	r3, [r2, #28]
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <HAL_UART_MspInit+0x80>)
 80007fc:	69db      	ldr	r3, [r3, #28]
 80007fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	4b11      	ldr	r3, [pc, #68]	; (800084c <HAL_UART_MspInit+0x80>)
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	4a10      	ldr	r2, [pc, #64]	; (800084c <HAL_UART_MspInit+0x80>)
 800080c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000810:	6153      	str	r3, [r2, #20]
 8000812:	4b0e      	ldr	r3, [pc, #56]	; (800084c <HAL_UART_MspInit+0x80>)
 8000814:	695b      	ldr	r3, [r3, #20]
 8000816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800081e:	230c      	movs	r3, #12
 8000820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000822:	2302      	movs	r3, #2
 8000824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800082a:	2303      	movs	r3, #3
 800082c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800082e:	2307      	movs	r3, #7
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	4619      	mov	r1, r3
 8000838:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800083c:	f000 fa7a 	bl	8000d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000840:	bf00      	nop
 8000842:	3728      	adds	r7, #40	; 0x28
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40004400 	.word	0x40004400
 800084c:	40021000 	.word	0x40021000

08000850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr

0800085e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <HardFault_Handler+0x4>

08000864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <MemManage_Handler+0x4>

0800086a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800086e:	e7fe      	b.n	800086e <BusFault_Handler+0x4>

08000870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000874:	e7fe      	b.n	8000874 <UsageFault_Handler+0x4>

08000876 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a4:	f000 f8c2 	bl	8000a2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}

080008ac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80008b0:	2001      	movs	r0, #1
 80008b2:	f000 fbe3 	bl	800107c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
	...

080008bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008c4:	4a14      	ldr	r2, [pc, #80]	; (8000918 <_sbrk+0x5c>)
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <_sbrk+0x60>)
 80008c8:	1ad3      	subs	r3, r2, r3
 80008ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008d0:	4b13      	ldr	r3, [pc, #76]	; (8000920 <_sbrk+0x64>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d102      	bne.n	80008de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <_sbrk+0x64>)
 80008da:	4a12      	ldr	r2, [pc, #72]	; (8000924 <_sbrk+0x68>)
 80008dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008de:	4b10      	ldr	r3, [pc, #64]	; (8000920 <_sbrk+0x64>)
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d207      	bcs.n	80008fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008ec:	f007 ff30 	bl	8008750 <__errno>
 80008f0:	4602      	mov	r2, r0
 80008f2:	230c      	movs	r3, #12
 80008f4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80008f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008fa:	e009      	b.n	8000910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008fc:	4b08      	ldr	r3, [pc, #32]	; (8000920 <_sbrk+0x64>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000902:	4b07      	ldr	r3, [pc, #28]	; (8000920 <_sbrk+0x64>)
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4413      	add	r3, r2
 800090a:	4a05      	ldr	r2, [pc, #20]	; (8000920 <_sbrk+0x64>)
 800090c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800090e:	68fb      	ldr	r3, [r7, #12]
}
 8000910:	4618      	mov	r0, r3
 8000912:	3718      	adds	r7, #24
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20003000 	.word	0x20003000
 800091c:	00000400 	.word	0x00000400
 8000920:	2000034c 	.word	0x2000034c
 8000924:	20000668 	.word	0x20000668

08000928 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800092c:	4b06      	ldr	r3, [pc, #24]	; (8000948 <SystemInit+0x20>)
 800092e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000932:	4a05      	ldr	r2, [pc, #20]	; (8000948 <SystemInit+0x20>)
 8000934:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000938:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800093c:	bf00      	nop
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800094c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000984 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000950:	480d      	ldr	r0, [pc, #52]	; (8000988 <LoopForever+0x6>)
  ldr r1, =_edata
 8000952:	490e      	ldr	r1, [pc, #56]	; (800098c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000954:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <LoopForever+0xe>)
  movs r3, #0
 8000956:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000958:	e002      	b.n	8000960 <LoopCopyDataInit>

0800095a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800095a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800095c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800095e:	3304      	adds	r3, #4

08000960 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000960:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000962:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000964:	d3f9      	bcc.n	800095a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000966:	4a0b      	ldr	r2, [pc, #44]	; (8000994 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000968:	4c0b      	ldr	r4, [pc, #44]	; (8000998 <LoopForever+0x16>)
  movs r3, #0
 800096a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800096c:	e001      	b.n	8000972 <LoopFillZerobss>

0800096e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800096e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000970:	3204      	adds	r2, #4

08000972 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000972:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000974:	d3fb      	bcc.n	800096e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000976:	f7ff ffd7 	bl	8000928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800097a:	f007 feef 	bl	800875c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800097e:	f7ff fc77 	bl	8000270 <main>

08000982 <LoopForever>:

LoopForever:
    b LoopForever
 8000982:	e7fe      	b.n	8000982 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000984:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800098c:	20000330 	.word	0x20000330
  ldr r2, =_sidata
 8000990:	080090a0 	.word	0x080090a0
  ldr r2, =_sbss
 8000994:	20000330 	.word	0x20000330
  ldr r4, =_ebss
 8000998:	20000664 	.word	0x20000664

0800099c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800099c:	e7fe      	b.n	800099c <ADC1_2_IRQHandler>
	...

080009a0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <HAL_Init+0x28>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a07      	ldr	r2, [pc, #28]	; (80009c8 <HAL_Init+0x28>)
 80009aa:	f043 0310 	orr.w	r3, r3, #16
 80009ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b0:	2003      	movs	r0, #3
 80009b2:	f000 f96f 	bl	8000c94 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009b6:	2000      	movs	r0, #0
 80009b8:	f000 f808 	bl	80009cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009bc:	f7ff fe9e 	bl	80006fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40022000 	.word	0x40022000

080009cc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <HAL_InitTick+0x54>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <HAL_InitTick+0x58>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4619      	mov	r1, r3
 80009de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 f995 	bl	8000d1a <HAL_SYSTICK_Config>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00e      	b.n	8000a18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b0f      	cmp	r3, #15
 80009fe:	d80a      	bhi.n	8000a16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a00:	2200      	movs	r2, #0
 8000a02:	6879      	ldr	r1, [r7, #4]
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a08:	f000 f94f 	bl	8000caa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a0c:	4a06      	ldr	r2, [pc, #24]	; (8000a28 <HAL_InitTick+0x5c>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e000      	b.n	8000a18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000004 	.word	0x20000004
 8000a24:	2000000c 	.word	0x2000000c
 8000a28:	20000008 	.word	0x20000008

08000a2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_IncTick+0x20>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <HAL_IncTick+0x24>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	4a04      	ldr	r2, [pc, #16]	; (8000a50 <HAL_IncTick+0x24>)
 8000a3e:	6013      	str	r3, [r2, #0]
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	2000000c 	.word	0x2000000c
 8000a50:	2000061c 	.word	0x2000061c

08000a54 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a58:	4b03      	ldr	r3, [pc, #12]	; (8000a68 <HAL_GetTick+0x14>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	2000061c 	.word	0x2000061c

08000a6c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a74:	f7ff ffee 	bl	8000a54 <HAL_GetTick>
 8000a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a84:	d005      	beq.n	8000a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <HAL_Delay+0x40>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4413      	add	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a92:	bf00      	nop
 8000a94:	f7ff ffde 	bl	8000a54 <HAL_GetTick>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d8f7      	bhi.n	8000a94 <HAL_Delay+0x28>
  {
  }
}
 8000aa4:	bf00      	nop
 8000aa6:	3710      	adds	r7, #16
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	2000000c 	.word	0x2000000c

08000ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f003 0307 	and.w	r3, r3, #7
 8000abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000acc:	4013      	ands	r3, r2
 8000ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae2:	4a04      	ldr	r2, [pc, #16]	; (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	60d3      	str	r3, [r2, #12]
}
 8000ae8:	bf00      	nop
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000afc:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <__NVIC_GetPriorityGrouping+0x18>)
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	0a1b      	lsrs	r3, r3, #8
 8000b02:	f003 0307 	and.w	r3, r3, #7
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	db0b      	blt.n	8000b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	f003 021f 	and.w	r2, r3, #31
 8000b2c:	4907      	ldr	r1, [pc, #28]	; (8000b4c <__NVIC_EnableIRQ+0x38>)
 8000b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b32:	095b      	lsrs	r3, r3, #5
 8000b34:	2001      	movs	r0, #1
 8000b36:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	e000e100 	.word	0xe000e100

08000b50 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	db10      	blt.n	8000b84 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	f003 021f 	and.w	r2, r3, #31
 8000b68:	4909      	ldr	r1, [pc, #36]	; (8000b90 <__NVIC_DisableIRQ+0x40>)
 8000b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6e:	095b      	lsrs	r3, r3, #5
 8000b70:	2001      	movs	r0, #1
 8000b72:	fa00 f202 	lsl.w	r2, r0, r2
 8000b76:	3320      	adds	r3, #32
 8000b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b80:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000e100 	.word	0xe000e100

08000b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	6039      	str	r1, [r7, #0]
 8000b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	db0a      	blt.n	8000bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	b2da      	uxtb	r2, r3
 8000bac:	490c      	ldr	r1, [pc, #48]	; (8000be0 <__NVIC_SetPriority+0x4c>)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	0112      	lsls	r2, r2, #4
 8000bb4:	b2d2      	uxtb	r2, r2
 8000bb6:	440b      	add	r3, r1
 8000bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bbc:	e00a      	b.n	8000bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4908      	ldr	r1, [pc, #32]	; (8000be4 <__NVIC_SetPriority+0x50>)
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	f003 030f 	and.w	r3, r3, #15
 8000bca:	3b04      	subs	r3, #4
 8000bcc:	0112      	lsls	r2, r2, #4
 8000bce:	b2d2      	uxtb	r2, r2
 8000bd0:	440b      	add	r3, r1
 8000bd2:	761a      	strb	r2, [r3, #24]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000e100 	.word	0xe000e100
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b089      	sub	sp, #36	; 0x24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	f003 0307 	and.w	r3, r3, #7
 8000bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	f1c3 0307 	rsb	r3, r3, #7
 8000c02:	2b04      	cmp	r3, #4
 8000c04:	bf28      	it	cs
 8000c06:	2304      	movcs	r3, #4
 8000c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	3304      	adds	r3, #4
 8000c0e:	2b06      	cmp	r3, #6
 8000c10:	d902      	bls.n	8000c18 <NVIC_EncodePriority+0x30>
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3b03      	subs	r3, #3
 8000c16:	e000      	b.n	8000c1a <NVIC_EncodePriority+0x32>
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43da      	mvns	r2, r3
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3a:	43d9      	mvns	r1, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	4313      	orrs	r3, r2
         );
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3724      	adds	r7, #36	; 0x24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
	...

08000c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c60:	d301      	bcc.n	8000c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c62:	2301      	movs	r3, #1
 8000c64:	e00f      	b.n	8000c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c66:	4a0a      	ldr	r2, [pc, #40]	; (8000c90 <SysTick_Config+0x40>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c6e:	210f      	movs	r1, #15
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c74:	f7ff ff8e 	bl	8000b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c78:	4b05      	ldr	r3, [pc, #20]	; (8000c90 <SysTick_Config+0x40>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c7e:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <SysTick_Config+0x40>)
 8000c80:	2207      	movs	r2, #7
 8000c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	e000e010 	.word	0xe000e010

08000c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff ff07 	bl	8000ab0 <__NVIC_SetPriorityGrouping>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b086      	sub	sp, #24
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	607a      	str	r2, [r7, #4]
 8000cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cbc:	f7ff ff1c 	bl	8000af8 <__NVIC_GetPriorityGrouping>
 8000cc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	68b9      	ldr	r1, [r7, #8]
 8000cc6:	6978      	ldr	r0, [r7, #20]
 8000cc8:	f7ff ff8e 	bl	8000be8 <NVIC_EncodePriority>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cd2:	4611      	mov	r1, r2
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff ff5d 	bl	8000b94 <__NVIC_SetPriority>
}
 8000cda:	bf00      	nop
 8000cdc:	3718      	adds	r7, #24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	4603      	mov	r3, r0
 8000cea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff0f 	bl	8000b14 <__NVIC_EnableIRQ>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b082      	sub	sp, #8
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	4603      	mov	r3, r0
 8000d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff1f 	bl	8000b50 <__NVIC_DisableIRQ>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ff94 	bl	8000c50 <SysTick_Config>
 8000d28:	4603      	mov	r3, r0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b087      	sub	sp, #28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d42:	e14e      	b.n	8000fe2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	2101      	movs	r1, #1
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d50:	4013      	ands	r3, r2
 8000d52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 8140 	beq.w	8000fdc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 0303 	and.w	r3, r3, #3
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d005      	beq.n	8000d74 <HAL_GPIO_Init+0x40>
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f003 0303 	and.w	r3, r3, #3
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d130      	bne.n	8000dd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	2203      	movs	r2, #3
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	43db      	mvns	r3, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	68da      	ldr	r2, [r3, #12]
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000daa:	2201      	movs	r2, #1
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	43db      	mvns	r3, r3
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	4013      	ands	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	091b      	lsrs	r3, r3, #4
 8000dc0:	f003 0201 	and.w	r2, r3, #1
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f003 0303 	and.w	r3, r3, #3
 8000dde:	2b03      	cmp	r3, #3
 8000de0:	d017      	beq.n	8000e12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	2203      	movs	r2, #3
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	43db      	mvns	r3, r3
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	689a      	ldr	r2, [r3, #8]
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 0303 	and.w	r3, r3, #3
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d123      	bne.n	8000e66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	08da      	lsrs	r2, r3, #3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	3208      	adds	r2, #8
 8000e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	220f      	movs	r2, #15
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	691a      	ldr	r2, [r3, #16]
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	f003 0307 	and.w	r3, r3, #7
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	08da      	lsrs	r2, r3, #3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3208      	adds	r2, #8
 8000e60:	6939      	ldr	r1, [r7, #16]
 8000e62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	2203      	movs	r2, #3
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 0203 	and.w	r2, r3, #3
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	f000 809a 	beq.w	8000fdc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea8:	4b55      	ldr	r3, [pc, #340]	; (8001000 <HAL_GPIO_Init+0x2cc>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	4a54      	ldr	r2, [pc, #336]	; (8001000 <HAL_GPIO_Init+0x2cc>)
 8000eae:	f043 0301 	orr.w	r3, r3, #1
 8000eb2:	6193      	str	r3, [r2, #24]
 8000eb4:	4b52      	ldr	r3, [pc, #328]	; (8001000 <HAL_GPIO_Init+0x2cc>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	f003 0301 	and.w	r3, r3, #1
 8000ebc:	60bb      	str	r3, [r7, #8]
 8000ebe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ec0:	4a50      	ldr	r2, [pc, #320]	; (8001004 <HAL_GPIO_Init+0x2d0>)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	089b      	lsrs	r3, r3, #2
 8000ec6:	3302      	adds	r3, #2
 8000ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	220f      	movs	r2, #15
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000eea:	d013      	beq.n	8000f14 <HAL_GPIO_Init+0x1e0>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a46      	ldr	r2, [pc, #280]	; (8001008 <HAL_GPIO_Init+0x2d4>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d00d      	beq.n	8000f10 <HAL_GPIO_Init+0x1dc>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a45      	ldr	r2, [pc, #276]	; (800100c <HAL_GPIO_Init+0x2d8>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d007      	beq.n	8000f0c <HAL_GPIO_Init+0x1d8>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a44      	ldr	r2, [pc, #272]	; (8001010 <HAL_GPIO_Init+0x2dc>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d101      	bne.n	8000f08 <HAL_GPIO_Init+0x1d4>
 8000f04:	2303      	movs	r3, #3
 8000f06:	e006      	b.n	8000f16 <HAL_GPIO_Init+0x1e2>
 8000f08:	2305      	movs	r3, #5
 8000f0a:	e004      	b.n	8000f16 <HAL_GPIO_Init+0x1e2>
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	e002      	b.n	8000f16 <HAL_GPIO_Init+0x1e2>
 8000f10:	2301      	movs	r3, #1
 8000f12:	e000      	b.n	8000f16 <HAL_GPIO_Init+0x1e2>
 8000f14:	2300      	movs	r3, #0
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	f002 0203 	and.w	r2, r2, #3
 8000f1c:	0092      	lsls	r2, r2, #2
 8000f1e:	4093      	lsls	r3, r2
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f26:	4937      	ldr	r1, [pc, #220]	; (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	089b      	lsrs	r3, r3, #2
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f34:	4b37      	ldr	r3, [pc, #220]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4013      	ands	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d003      	beq.n	8000f58 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f58:	4a2e      	ldr	r2, [pc, #184]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f5e:	4b2d      	ldr	r3, [pc, #180]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f82:	4a24      	ldr	r2, [pc, #144]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f88:	4b22      	ldr	r3, [pc, #136]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	43db      	mvns	r3, r3
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d003      	beq.n	8000fac <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fac:	4a19      	ldr	r2, [pc, #100]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fb2:	4b18      	ldr	r3, [pc, #96]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fd6:	4a0f      	ldr	r2, [pc, #60]	; (8001014 <HAL_GPIO_Init+0x2e0>)
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f47f aea9 	bne.w	8000d44 <HAL_GPIO_Init+0x10>
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	371c      	adds	r7, #28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000
 8001004:	40010000 	.word	0x40010000
 8001008:	48000400 	.word	0x48000400
 800100c:	48000800 	.word	0x48000800
 8001010:	48000c00 	.word	0x48000c00
 8001014:	40010400 	.word	0x40010400

08001018 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	807b      	strh	r3, [r7, #2]
 8001024:	4613      	mov	r3, r2
 8001026:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001028:	787b      	ldrb	r3, [r7, #1]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800102e:	887a      	ldrh	r2, [r7, #2]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001034:	e002      	b.n	800103c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001036:	887a      	ldrh	r2, [r7, #2]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800105a:	887a      	ldrh	r2, [r7, #2]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	4013      	ands	r3, r2
 8001060:	041a      	lsls	r2, r3, #16
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	43d9      	mvns	r1, r3
 8001066:	887b      	ldrh	r3, [r7, #2]
 8001068:	400b      	ands	r3, r1
 800106a:	431a      	orrs	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	619a      	str	r2, [r3, #24]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001086:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001088:	695a      	ldr	r2, [r3, #20]
 800108a:	88fb      	ldrh	r3, [r7, #6]
 800108c:	4013      	ands	r3, r2
 800108e:	2b00      	cmp	r3, #0
 8001090:	d006      	beq.n	80010a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001092:	4a05      	ldr	r2, [pc, #20]	; (80010a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001094:	88fb      	ldrh	r3, [r7, #6]
 8001096:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001098:	88fb      	ldrh	r3, [r7, #6]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fb12 	bl	80006c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40010400 	.word	0x40010400

080010ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e081      	b.n	80011c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d106      	bne.n	80010d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fb36 	bl	8000744 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2224      	movs	r2, #36	; 0x24
 80010dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f022 0201 	bic.w	r2, r2, #1
 80010ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80010fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800110c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d107      	bne.n	8001126 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	e006      	b.n	8001134 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689a      	ldr	r2, [r3, #8]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001132:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d104      	bne.n	8001146 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001144:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	6812      	ldr	r2, [r2, #0]
 8001150:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001154:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001158:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001168:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	691a      	ldr	r2, [r3, #16]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	699b      	ldr	r3, [r3, #24]
 800117a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	430a      	orrs	r2, r1
 8001182:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	69d9      	ldr	r1, [r3, #28]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a1a      	ldr	r2, [r3, #32]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	430a      	orrs	r2, r1
 8001192:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f042 0201 	orr.w	r2, r2, #1
 80011a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2220      	movs	r2, #32
 80011ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
	...

080011cc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	607a      	str	r2, [r7, #4]
 80011d6:	461a      	mov	r2, r3
 80011d8:	460b      	mov	r3, r1
 80011da:	817b      	strh	r3, [r7, #10]
 80011dc:	4613      	mov	r3, r2
 80011de:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	2b20      	cmp	r3, #32
 80011ea:	f040 80da 	bne.w	80013a2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d101      	bne.n	80011fc <HAL_I2C_Master_Transmit+0x30>
 80011f8:	2302      	movs	r3, #2
 80011fa:	e0d3      	b.n	80013a4 <HAL_I2C_Master_Transmit+0x1d8>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2201      	movs	r2, #1
 8001200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001204:	f7ff fc26 	bl	8000a54 <HAL_GetTick>
 8001208:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	2319      	movs	r3, #25
 8001210:	2201      	movs	r2, #1
 8001212:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f000 f9e6 	bl	80015e8 <I2C_WaitOnFlagUntilTimeout>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e0be      	b.n	80013a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2221      	movs	r2, #33	; 0x21
 800122a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	2210      	movs	r2, #16
 8001232:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2200      	movs	r2, #0
 800123a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	893a      	ldrh	r2, [r7, #8]
 8001246:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2200      	movs	r2, #0
 800124c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001252:	b29b      	uxth	r3, r3
 8001254:	2bff      	cmp	r3, #255	; 0xff
 8001256:	d90e      	bls.n	8001276 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	22ff      	movs	r2, #255	; 0xff
 800125c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001262:	b2da      	uxtb	r2, r3
 8001264:	8979      	ldrh	r1, [r7, #10]
 8001266:	4b51      	ldr	r3, [pc, #324]	; (80013ac <HAL_I2C_Master_Transmit+0x1e0>)
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f000 fb58 	bl	8001924 <I2C_TransferConfig>
 8001274:	e06c      	b.n	8001350 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800127a:	b29a      	uxth	r2, r3
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001284:	b2da      	uxtb	r2, r3
 8001286:	8979      	ldrh	r1, [r7, #10]
 8001288:	4b48      	ldr	r3, [pc, #288]	; (80013ac <HAL_I2C_Master_Transmit+0x1e0>)
 800128a:	9300      	str	r3, [sp, #0]
 800128c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f000 fb47 	bl	8001924 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001296:	e05b      	b.n	8001350 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	6a39      	ldr	r1, [r7, #32]
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f000 f9e3 	bl	8001668 <I2C_WaitOnTXISFlagUntilTimeout>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e07b      	b.n	80013a4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b0:	781a      	ldrb	r2, [r3, #0]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012bc:	1c5a      	adds	r2, r3, #1
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	3b01      	subs	r3, #1
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012d4:	3b01      	subs	r3, #1
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d034      	beq.n	8001350 <HAL_I2C_Master_Transmit+0x184>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d130      	bne.n	8001350 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	6a3b      	ldr	r3, [r7, #32]
 80012f4:	2200      	movs	r2, #0
 80012f6:	2180      	movs	r1, #128	; 0x80
 80012f8:	68f8      	ldr	r0, [r7, #12]
 80012fa:	f000 f975 	bl	80015e8 <I2C_WaitOnFlagUntilTimeout>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e04d      	b.n	80013a4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800130c:	b29b      	uxth	r3, r3
 800130e:	2bff      	cmp	r3, #255	; 0xff
 8001310:	d90e      	bls.n	8001330 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	22ff      	movs	r2, #255	; 0xff
 8001316:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800131c:	b2da      	uxtb	r2, r3
 800131e:	8979      	ldrh	r1, [r7, #10]
 8001320:	2300      	movs	r3, #0
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f000 fafb 	bl	8001924 <I2C_TransferConfig>
 800132e:	e00f      	b.n	8001350 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001334:	b29a      	uxth	r2, r3
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800133e:	b2da      	uxtb	r2, r3
 8001340:	8979      	ldrh	r1, [r7, #10]
 8001342:	2300      	movs	r3, #0
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800134a:	68f8      	ldr	r0, [r7, #12]
 800134c:	f000 faea 	bl	8001924 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001354:	b29b      	uxth	r3, r3
 8001356:	2b00      	cmp	r3, #0
 8001358:	d19e      	bne.n	8001298 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800135a:	697a      	ldr	r2, [r7, #20]
 800135c:	6a39      	ldr	r1, [r7, #32]
 800135e:	68f8      	ldr	r0, [r7, #12]
 8001360:	f000 f9c2 	bl	80016e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e01a      	b.n	80013a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2220      	movs	r2, #32
 8001374:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	6859      	ldr	r1, [r3, #4]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <HAL_I2C_Master_Transmit+0x1e4>)
 8001382:	400b      	ands	r3, r1
 8001384:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2220      	movs	r2, #32
 800138a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2200      	movs	r2, #0
 8001392:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	2200      	movs	r2, #0
 800139a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800139e:	2300      	movs	r3, #0
 80013a0:	e000      	b.n	80013a4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80013a2:	2302      	movs	r3, #2
  }
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	80002000 	.word	0x80002000
 80013b0:	fe00e800 	.word	0xfe00e800

080013b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af02      	add	r7, sp, #8
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	461a      	mov	r2, r3
 80013c0:	460b      	mov	r3, r1
 80013c2:	817b      	strh	r3, [r7, #10]
 80013c4:	4613      	mov	r3, r2
 80013c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	2b20      	cmp	r3, #32
 80013d2:	f040 80db 	bne.w	800158c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d101      	bne.n	80013e4 <HAL_I2C_Master_Receive+0x30>
 80013e0:	2302      	movs	r3, #2
 80013e2:	e0d4      	b.n	800158e <HAL_I2C_Master_Receive+0x1da>
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2201      	movs	r2, #1
 80013e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013ec:	f7ff fb32 	bl	8000a54 <HAL_GetTick>
 80013f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2319      	movs	r3, #25
 80013f8:	2201      	movs	r2, #1
 80013fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f000 f8f2 	bl	80015e8 <I2C_WaitOnFlagUntilTimeout>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e0bf      	b.n	800158e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2222      	movs	r2, #34	; 0x22
 8001412:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	2210      	movs	r2, #16
 800141a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2200      	movs	r2, #0
 8001422:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	893a      	ldrh	r2, [r7, #8]
 800142e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2200      	movs	r2, #0
 8001434:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800143a:	b29b      	uxth	r3, r3
 800143c:	2bff      	cmp	r3, #255	; 0xff
 800143e:	d90e      	bls.n	800145e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	22ff      	movs	r2, #255	; 0xff
 8001444:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800144a:	b2da      	uxtb	r2, r3
 800144c:	8979      	ldrh	r1, [r7, #10]
 800144e:	4b52      	ldr	r3, [pc, #328]	; (8001598 <HAL_I2C_Master_Receive+0x1e4>)
 8001450:	9300      	str	r3, [sp, #0]
 8001452:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001456:	68f8      	ldr	r0, [r7, #12]
 8001458:	f000 fa64 	bl	8001924 <I2C_TransferConfig>
 800145c:	e06d      	b.n	800153a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001462:	b29a      	uxth	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800146c:	b2da      	uxtb	r2, r3
 800146e:	8979      	ldrh	r1, [r7, #10]
 8001470:	4b49      	ldr	r3, [pc, #292]	; (8001598 <HAL_I2C_Master_Receive+0x1e4>)
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001478:	68f8      	ldr	r0, [r7, #12]
 800147a:	f000 fa53 	bl	8001924 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800147e:	e05c      	b.n	800153a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001480:	697a      	ldr	r2, [r7, #20]
 8001482:	6a39      	ldr	r1, [r7, #32]
 8001484:	68f8      	ldr	r0, [r7, #12]
 8001486:	f000 f96b 	bl	8001760 <I2C_WaitOnRXNEFlagUntilTimeout>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e07c      	b.n	800158e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149e:	b2d2      	uxtb	r2, r2
 80014a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a6:	1c5a      	adds	r2, r3, #1
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b0:	3b01      	subs	r3, #1
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014bc:	b29b      	uxth	r3, r3
 80014be:	3b01      	subs	r3, #1
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d034      	beq.n	800153a <HAL_I2C_Master_Receive+0x186>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d130      	bne.n	800153a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	6a3b      	ldr	r3, [r7, #32]
 80014de:	2200      	movs	r2, #0
 80014e0:	2180      	movs	r1, #128	; 0x80
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f000 f880 	bl	80015e8 <I2C_WaitOnFlagUntilTimeout>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e04d      	b.n	800158e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	2bff      	cmp	r3, #255	; 0xff
 80014fa:	d90e      	bls.n	800151a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	22ff      	movs	r2, #255	; 0xff
 8001500:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001506:	b2da      	uxtb	r2, r3
 8001508:	8979      	ldrh	r1, [r7, #10]
 800150a:	2300      	movs	r3, #0
 800150c:	9300      	str	r3, [sp, #0]
 800150e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001512:	68f8      	ldr	r0, [r7, #12]
 8001514:	f000 fa06 	bl	8001924 <I2C_TransferConfig>
 8001518:	e00f      	b.n	800153a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800151e:	b29a      	uxth	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001528:	b2da      	uxtb	r2, r3
 800152a:	8979      	ldrh	r1, [r7, #10]
 800152c:	2300      	movs	r3, #0
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001534:	68f8      	ldr	r0, [r7, #12]
 8001536:	f000 f9f5 	bl	8001924 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800153e:	b29b      	uxth	r3, r3
 8001540:	2b00      	cmp	r3, #0
 8001542:	d19d      	bne.n	8001480 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	6a39      	ldr	r1, [r7, #32]
 8001548:	68f8      	ldr	r0, [r7, #12]
 800154a:	f000 f8cd 	bl	80016e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e01a      	b.n	800158e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2220      	movs	r2, #32
 800155e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6859      	ldr	r1, [r3, #4]
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4b0c      	ldr	r3, [pc, #48]	; (800159c <HAL_I2C_Master_Receive+0x1e8>)
 800156c:	400b      	ands	r3, r1
 800156e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2220      	movs	r2, #32
 8001574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2200      	movs	r2, #0
 800157c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001588:	2300      	movs	r3, #0
 800158a:	e000      	b.n	800158e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800158c:	2302      	movs	r3, #2
  }
}
 800158e:	4618      	mov	r0, r3
 8001590:	3718      	adds	r7, #24
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	80002400 	.word	0x80002400
 800159c:	fe00e800 	.word	0xfe00e800

080015a0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d103      	bne.n	80015be <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2200      	movs	r2, #0
 80015bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d007      	beq.n	80015dc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	699a      	ldr	r2, [r3, #24]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f042 0201 	orr.w	r2, r2, #1
 80015da:	619a      	str	r2, [r3, #24]
  }
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	4613      	mov	r3, r2
 80015f6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80015f8:	e022      	b.n	8001640 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001600:	d01e      	beq.n	8001640 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001602:	f7ff fa27 	bl	8000a54 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d302      	bcc.n	8001618 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d113      	bne.n	8001640 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161c:	f043 0220 	orr.w	r2, r3, #32
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2220      	movs	r2, #32
 8001628:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e00f      	b.n	8001660 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	699a      	ldr	r2, [r3, #24]
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	4013      	ands	r3, r2
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	429a      	cmp	r2, r3
 800164e:	bf0c      	ite	eq
 8001650:	2301      	moveq	r3, #1
 8001652:	2300      	movne	r3, #0
 8001654:	b2db      	uxtb	r3, r3
 8001656:	461a      	mov	r2, r3
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	429a      	cmp	r2, r3
 800165c:	d0cd      	beq.n	80015fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001674:	e02c      	b.n	80016d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	68b9      	ldr	r1, [r7, #8]
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	f000 f8dc 	bl	8001838 <I2C_IsAcknowledgeFailed>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e02a      	b.n	80016e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001690:	d01e      	beq.n	80016d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001692:	f7ff f9df 	bl	8000a54 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	68ba      	ldr	r2, [r7, #8]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d302      	bcc.n	80016a8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d113      	bne.n	80016d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ac:	f043 0220 	orr.w	r2, r3, #32
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2220      	movs	r2, #32
 80016b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2200      	movs	r2, #0
 80016c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2200      	movs	r2, #0
 80016c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e007      	b.n	80016e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d1cb      	bne.n	8001676 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016f4:	e028      	b.n	8001748 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	68b9      	ldr	r1, [r7, #8]
 80016fa:	68f8      	ldr	r0, [r7, #12]
 80016fc:	f000 f89c 	bl	8001838 <I2C_IsAcknowledgeFailed>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e026      	b.n	8001758 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800170a:	f7ff f9a3 	bl	8000a54 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	68ba      	ldr	r2, [r7, #8]
 8001716:	429a      	cmp	r2, r3
 8001718:	d302      	bcc.n	8001720 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d113      	bne.n	8001748 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001724:	f043 0220 	orr.w	r2, r3, #32
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2220      	movs	r2, #32
 8001730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2200      	movs	r2, #0
 8001738:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e007      	b.n	8001758 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f003 0320 	and.w	r3, r3, #32
 8001752:	2b20      	cmp	r3, #32
 8001754:	d1cf      	bne.n	80016f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800176c:	e055      	b.n	800181a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	68b9      	ldr	r1, [r7, #8]
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f000 f860 	bl	8001838 <I2C_IsAcknowledgeFailed>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e053      	b.n	800182a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0320 	and.w	r3, r3, #32
 800178c:	2b20      	cmp	r3, #32
 800178e:	d129      	bne.n	80017e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	2b04      	cmp	r3, #4
 800179c:	d105      	bne.n	80017aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80017a6:	2300      	movs	r3, #0
 80017a8:	e03f      	b.n	800182a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2220      	movs	r2, #32
 80017b0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	6859      	ldr	r1, [r3, #4]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4b1d      	ldr	r3, [pc, #116]	; (8001834 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80017be:	400b      	ands	r3, r1
 80017c0:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2200      	movs	r2, #0
 80017c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2220      	movs	r2, #32
 80017cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e022      	b.n	800182a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017e4:	f7ff f936 	bl	8000a54 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d302      	bcc.n	80017fa <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10f      	bne.n	800181a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	f043 0220 	orr.w	r2, r3, #32
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2220      	movs	r2, #32
 800180a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e007      	b.n	800182a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f003 0304 	and.w	r3, r3, #4
 8001824:	2b04      	cmp	r3, #4
 8001826:	d1a2      	bne.n	800176e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	fe00e800 	.word	0xfe00e800

08001838 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	f003 0310 	and.w	r3, r3, #16
 800184e:	2b10      	cmp	r3, #16
 8001850:	d161      	bne.n	8001916 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800185c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001860:	d02b      	beq.n	80018ba <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001870:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001872:	e022      	b.n	80018ba <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800187a:	d01e      	beq.n	80018ba <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800187c:	f7ff f8ea 	bl	8000a54 <HAL_GetTick>
 8001880:	4602      	mov	r2, r0
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	68ba      	ldr	r2, [r7, #8]
 8001888:	429a      	cmp	r2, r3
 800188a:	d302      	bcc.n	8001892 <I2C_IsAcknowledgeFailed+0x5a>
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d113      	bne.n	80018ba <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	f043 0220 	orr.w	r2, r3, #32
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2220      	movs	r2, #32
 80018a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e02e      	b.n	8001918 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f003 0320 	and.w	r3, r3, #32
 80018c4:	2b20      	cmp	r3, #32
 80018c6:	d1d5      	bne.n	8001874 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2210      	movs	r2, #16
 80018ce:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2220      	movs	r2, #32
 80018d6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80018d8:	68f8      	ldr	r0, [r7, #12]
 80018da:	f7ff fe61 	bl	80015a0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	6859      	ldr	r1, [r3, #4]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4b0d      	ldr	r3, [pc, #52]	; (8001920 <I2C_IsAcknowledgeFailed+0xe8>)
 80018ea:	400b      	ands	r3, r1
 80018ec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f2:	f043 0204 	orr.w	r2, r3, #4
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2220      	movs	r2, #32
 80018fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e000      	b.n	8001918 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	fe00e800 	.word	0xfe00e800

08001924 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	607b      	str	r3, [r7, #4]
 800192e:	460b      	mov	r3, r1
 8001930:	817b      	strh	r3, [r7, #10]
 8001932:	4613      	mov	r3, r2
 8001934:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	0d5b      	lsrs	r3, r3, #21
 8001940:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001944:	4b0d      	ldr	r3, [pc, #52]	; (800197c <I2C_TransferConfig+0x58>)
 8001946:	430b      	orrs	r3, r1
 8001948:	43db      	mvns	r3, r3
 800194a:	ea02 0103 	and.w	r1, r2, r3
 800194e:	897b      	ldrh	r3, [r7, #10]
 8001950:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001954:	7a7b      	ldrb	r3, [r7, #9]
 8001956:	041b      	lsls	r3, r3, #16
 8001958:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800195c:	431a      	orrs	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	431a      	orrs	r2, r3
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	431a      	orrs	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	430a      	orrs	r2, r1
 800196c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800196e:	bf00      	nop
 8001970:	3714      	adds	r7, #20
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	03ff63ff 	.word	0x03ff63ff

08001980 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b20      	cmp	r3, #32
 8001994:	d138      	bne.n	8001a08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800199c:	2b01      	cmp	r3, #1
 800199e:	d101      	bne.n	80019a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80019a0:	2302      	movs	r3, #2
 80019a2:	e032      	b.n	8001a0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2224      	movs	r2, #36	; 0x24
 80019b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f022 0201 	bic.w	r2, r2, #1
 80019c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6819      	ldr	r1, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f042 0201 	orr.w	r2, r2, #1
 80019f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2220      	movs	r2, #32
 80019f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e000      	b.n	8001a0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a08:	2302      	movs	r3, #2
  }
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b085      	sub	sp, #20
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b20      	cmp	r3, #32
 8001a2a:	d139      	bne.n	8001aa0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d101      	bne.n	8001a3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e033      	b.n	8001aa2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2224      	movs	r2, #36	; 0x24
 8001a46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f022 0201 	bic.w	r2, r2, #1
 8001a58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	021b      	lsls	r3, r3, #8
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f042 0201 	orr.w	r2, r2, #1
 8001a8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2220      	movs	r2, #32
 8001a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	e000      	b.n	8001aa2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001aa0:	2302      	movs	r3, #2
  }
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
	...

08001ab0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001abc:	1d3b      	adds	r3, r7, #4
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d102      	bne.n	8001aca <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	f000 bef4 	b.w	80028b2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f000 816a 	beq.w	8001dae <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ada:	4bb3      	ldr	r3, [pc, #716]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f003 030c 	and.w	r3, r3, #12
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	d00c      	beq.n	8001b00 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ae6:	4bb0      	ldr	r3, [pc, #704]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f003 030c 	and.w	r3, r3, #12
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d159      	bne.n	8001ba6 <HAL_RCC_OscConfig+0xf6>
 8001af2:	4bad      	ldr	r3, [pc, #692]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001afe:	d152      	bne.n	8001ba6 <HAL_RCC_OscConfig+0xf6>
 8001b00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b04:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b08:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001b0c:	fa93 f3a3 	rbit	r3, r3
 8001b10:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b14:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b18:	fab3 f383 	clz	r3, r3
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d102      	bne.n	8001b32 <HAL_RCC_OscConfig+0x82>
 8001b2c:	4b9e      	ldr	r3, [pc, #632]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	e015      	b.n	8001b5e <HAL_RCC_OscConfig+0xae>
 8001b32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b36:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001b3e:	fa93 f3a3 	rbit	r3, r3
 8001b42:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001b46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b4a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001b4e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001b52:	fa93 f3a3 	rbit	r3, r3
 8001b56:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001b5a:	4b93      	ldr	r3, [pc, #588]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b62:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001b66:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001b6a:	fa92 f2a2 	rbit	r2, r2
 8001b6e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001b72:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001b76:	fab2 f282 	clz	r2, r2
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	f042 0220 	orr.w	r2, r2, #32
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	f002 021f 	and.w	r2, r2, #31
 8001b86:	2101      	movs	r1, #1
 8001b88:	fa01 f202 	lsl.w	r2, r1, r2
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f000 810c 	beq.w	8001dac <HAL_RCC_OscConfig+0x2fc>
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f040 8106 	bne.w	8001dac <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	f000 be86 	b.w	80028b2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bb0:	d106      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x110>
 8001bb2:	4b7d      	ldr	r3, [pc, #500]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a7c      	ldr	r2, [pc, #496]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	e030      	b.n	8001c22 <HAL_RCC_OscConfig+0x172>
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10c      	bne.n	8001be4 <HAL_RCC_OscConfig+0x134>
 8001bca:	4b77      	ldr	r3, [pc, #476]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a76      	ldr	r2, [pc, #472]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	4b74      	ldr	r3, [pc, #464]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a73      	ldr	r2, [pc, #460]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bdc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be0:	6013      	str	r3, [r2, #0]
 8001be2:	e01e      	b.n	8001c22 <HAL_RCC_OscConfig+0x172>
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bee:	d10c      	bne.n	8001c0a <HAL_RCC_OscConfig+0x15a>
 8001bf0:	4b6d      	ldr	r3, [pc, #436]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a6c      	ldr	r2, [pc, #432]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bfa:	6013      	str	r3, [r2, #0]
 8001bfc:	4b6a      	ldr	r3, [pc, #424]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a69      	ldr	r2, [pc, #420]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	e00b      	b.n	8001c22 <HAL_RCC_OscConfig+0x172>
 8001c0a:	4b67      	ldr	r3, [pc, #412]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a66      	ldr	r2, [pc, #408]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	4b64      	ldr	r3, [pc, #400]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a63      	ldr	r2, [pc, #396]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c20:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c22:	4b61      	ldr	r3, [pc, #388]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c26:	f023 020f 	bic.w	r2, r3, #15
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	495d      	ldr	r1, [pc, #372]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c36:	1d3b      	adds	r3, r7, #4
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d059      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c40:	f7fe ff08 	bl	8000a54 <HAL_GetTick>
 8001c44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c48:	e00a      	b.n	8001c60 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c4a:	f7fe ff03 	bl	8000a54 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d902      	bls.n	8001c60 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	f000 be29 	b.w	80028b2 <HAL_RCC_OscConfig+0xe02>
 8001c60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c64:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c68:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001c6c:	fa93 f3a3 	rbit	r3, r3
 8001c70:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001c74:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c78:	fab3 f383 	clz	r3, r3
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	095b      	lsrs	r3, r3, #5
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d102      	bne.n	8001c92 <HAL_RCC_OscConfig+0x1e2>
 8001c8c:	4b46      	ldr	r3, [pc, #280]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	e015      	b.n	8001cbe <HAL_RCC_OscConfig+0x20e>
 8001c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c96:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001c9e:	fa93 f3a3 	rbit	r3, r3
 8001ca2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001ca6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001caa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001cae:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001cb2:	fa93 f3a3 	rbit	r3, r3
 8001cb6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001cba:	4b3b      	ldr	r3, [pc, #236]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cc2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001cc6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001cca:	fa92 f2a2 	rbit	r2, r2
 8001cce:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001cd2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001cd6:	fab2 f282 	clz	r2, r2
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	f042 0220 	orr.w	r2, r2, #32
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	f002 021f 	and.w	r2, r2, #31
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cec:	4013      	ands	r3, r2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0ab      	beq.n	8001c4a <HAL_RCC_OscConfig+0x19a>
 8001cf2:	e05c      	b.n	8001dae <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf4:	f7fe feae 	bl	8000a54 <HAL_GetTick>
 8001cf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cfc:	e00a      	b.n	8001d14 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cfe:	f7fe fea9 	bl	8000a54 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b64      	cmp	r3, #100	; 0x64
 8001d0c:	d902      	bls.n	8001d14 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	f000 bdcf 	b.w	80028b2 <HAL_RCC_OscConfig+0xe02>
 8001d14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d18:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001d20:	fa93 f3a3 	rbit	r3, r3
 8001d24:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001d28:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d2c:	fab3 f383 	clz	r3, r3
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	095b      	lsrs	r3, r3, #5
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d102      	bne.n	8001d46 <HAL_RCC_OscConfig+0x296>
 8001d40:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	e015      	b.n	8001d72 <HAL_RCC_OscConfig+0x2c2>
 8001d46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d4a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001d52:	fa93 f3a3 	rbit	r3, r3
 8001d56:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001d5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d5e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001d62:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001d66:	fa93 f3a3 	rbit	r3, r3
 8001d6a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001d6e:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <HAL_RCC_OscConfig+0x2f8>)
 8001d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d76:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001d7a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001d7e:	fa92 f2a2 	rbit	r2, r2
 8001d82:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001d86:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001d8a:	fab2 f282 	clz	r2, r2
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	f042 0220 	orr.w	r2, r2, #32
 8001d94:	b2d2      	uxtb	r2, r2
 8001d96:	f002 021f 	and.w	r2, r2, #31
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001da0:	4013      	ands	r3, r2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1ab      	bne.n	8001cfe <HAL_RCC_OscConfig+0x24e>
 8001da6:	e002      	b.n	8001dae <HAL_RCC_OscConfig+0x2fe>
 8001da8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	f000 816f 	beq.w	800209c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001dbe:	4bd0      	ldr	r3, [pc, #832]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00b      	beq.n	8001de2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001dca:	4bcd      	ldr	r3, [pc, #820]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d16c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x400>
 8001dd6:	4bca      	ldr	r3, [pc, #808]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d166      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x400>
 8001de2:	2302      	movs	r3, #2
 8001de4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001dec:	fa93 f3a3 	rbit	r3, r3
 8001df0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001df4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001df8:	fab3 f383 	clz	r3, r3
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	095b      	lsrs	r3, r3, #5
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d102      	bne.n	8001e12 <HAL_RCC_OscConfig+0x362>
 8001e0c:	4bbc      	ldr	r3, [pc, #752]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	e013      	b.n	8001e3a <HAL_RCC_OscConfig+0x38a>
 8001e12:	2302      	movs	r3, #2
 8001e14:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e18:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001e1c:	fa93 f3a3 	rbit	r3, r3
 8001e20:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001e24:	2302      	movs	r3, #2
 8001e26:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001e2a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001e2e:	fa93 f3a3 	rbit	r3, r3
 8001e32:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001e36:	4bb2      	ldr	r3, [pc, #712]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001e40:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001e44:	fa92 f2a2 	rbit	r2, r2
 8001e48:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001e4c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001e50:	fab2 f282 	clz	r2, r2
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	f042 0220 	orr.w	r2, r2, #32
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	f002 021f 	and.w	r2, r2, #31
 8001e60:	2101      	movs	r1, #1
 8001e62:	fa01 f202 	lsl.w	r2, r1, r2
 8001e66:	4013      	ands	r3, r2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d007      	beq.n	8001e7c <HAL_RCC_OscConfig+0x3cc>
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d002      	beq.n	8001e7c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	f000 bd1b 	b.w	80028b2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e7c:	4ba0      	ldr	r3, [pc, #640]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	21f8      	movs	r1, #248	; 0xf8
 8001e8c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e90:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001e94:	fa91 f1a1 	rbit	r1, r1
 8001e98:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001e9c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001ea0:	fab1 f181 	clz	r1, r1
 8001ea4:	b2c9      	uxtb	r1, r1
 8001ea6:	408b      	lsls	r3, r1
 8001ea8:	4995      	ldr	r1, [pc, #596]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eae:	e0f5      	b.n	800209c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eb0:	1d3b      	adds	r3, r7, #4
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 8085 	beq.w	8001fc6 <HAL_RCC_OscConfig+0x516>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001ec6:	fa93 f3a3 	rbit	r3, r3
 8001eca:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001ece:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ed2:	fab3 f383 	clz	r3, r3
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001edc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee8:	f7fe fdb4 	bl	8000a54 <HAL_GetTick>
 8001eec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef0:	e00a      	b.n	8001f08 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ef2:	f7fe fdaf 	bl	8000a54 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d902      	bls.n	8001f08 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	f000 bcd5 	b.w	80028b2 <HAL_RCC_OscConfig+0xe02>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001f12:	fa93 f3a3 	rbit	r3, r3
 8001f16:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001f1a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f1e:	fab3 f383 	clz	r3, r3
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	095b      	lsrs	r3, r3, #5
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d102      	bne.n	8001f38 <HAL_RCC_OscConfig+0x488>
 8001f32:	4b73      	ldr	r3, [pc, #460]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	e013      	b.n	8001f60 <HAL_RCC_OscConfig+0x4b0>
 8001f38:	2302      	movs	r3, #2
 8001f3a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001f42:	fa93 f3a3 	rbit	r3, r3
 8001f46:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001f50:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001f54:	fa93 f3a3 	rbit	r3, r3
 8001f58:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001f5c:	4b68      	ldr	r3, [pc, #416]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f60:	2202      	movs	r2, #2
 8001f62:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001f66:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001f6a:	fa92 f2a2 	rbit	r2, r2
 8001f6e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001f72:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001f76:	fab2 f282 	clz	r2, r2
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	f042 0220 	orr.w	r2, r2, #32
 8001f80:	b2d2      	uxtb	r2, r2
 8001f82:	f002 021f 	and.w	r2, r2, #31
 8001f86:	2101      	movs	r1, #1
 8001f88:	fa01 f202 	lsl.w	r2, r1, r2
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0af      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f92:	4b5b      	ldr	r3, [pc, #364]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	21f8      	movs	r1, #248	; 0xf8
 8001fa2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001faa:	fa91 f1a1 	rbit	r1, r1
 8001fae:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001fb2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001fb6:	fab1 f181 	clz	r1, r1
 8001fba:	b2c9      	uxtb	r1, r1
 8001fbc:	408b      	lsls	r3, r1
 8001fbe:	4950      	ldr	r1, [pc, #320]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	600b      	str	r3, [r1, #0]
 8001fc4:	e06a      	b.n	800209c <HAL_RCC_OscConfig+0x5ec>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fcc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001fd0:	fa93 f3a3 	rbit	r3, r3
 8001fd4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001fd8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fdc:	fab3 f383 	clz	r3, r3
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001fe6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	461a      	mov	r2, r3
 8001fee:	2300      	movs	r3, #0
 8001ff0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff2:	f7fe fd2f 	bl	8000a54 <HAL_GetTick>
 8001ff6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffa:	e00a      	b.n	8002012 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ffc:	f7fe fd2a 	bl	8000a54 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d902      	bls.n	8002012 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	f000 bc50 	b.w	80028b2 <HAL_RCC_OscConfig+0xe02>
 8002012:	2302      	movs	r3, #2
 8002014:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002018:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800201c:	fa93 f3a3 	rbit	r3, r3
 8002020:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002024:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002028:	fab3 f383 	clz	r3, r3
 800202c:	b2db      	uxtb	r3, r3
 800202e:	095b      	lsrs	r3, r3, #5
 8002030:	b2db      	uxtb	r3, r3
 8002032:	f043 0301 	orr.w	r3, r3, #1
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b01      	cmp	r3, #1
 800203a:	d102      	bne.n	8002042 <HAL_RCC_OscConfig+0x592>
 800203c:	4b30      	ldr	r3, [pc, #192]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	e013      	b.n	800206a <HAL_RCC_OscConfig+0x5ba>
 8002042:	2302      	movs	r3, #2
 8002044:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002048:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800204c:	fa93 f3a3 	rbit	r3, r3
 8002050:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002054:	2302      	movs	r3, #2
 8002056:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800205a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800205e:	fa93 f3a3 	rbit	r3, r3
 8002062:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002066:	4b26      	ldr	r3, [pc, #152]	; (8002100 <HAL_RCC_OscConfig+0x650>)
 8002068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206a:	2202      	movs	r2, #2
 800206c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002070:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002074:	fa92 f2a2 	rbit	r2, r2
 8002078:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800207c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002080:	fab2 f282 	clz	r2, r2
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	f042 0220 	orr.w	r2, r2, #32
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	f002 021f 	and.w	r2, r2, #31
 8002090:	2101      	movs	r1, #1
 8002092:	fa01 f202 	lsl.w	r2, r1, r2
 8002096:	4013      	ands	r3, r2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1af      	bne.n	8001ffc <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f000 80da 	beq.w	8002260 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d069      	beq.n	800218a <HAL_RCC_OscConfig+0x6da>
 80020b6:	2301      	movs	r3, #1
 80020b8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80020c0:	fa93 f3a3 	rbit	r3, r3
 80020c4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80020c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020cc:	fab3 f383 	clz	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	461a      	mov	r2, r3
 80020d4:	4b0b      	ldr	r3, [pc, #44]	; (8002104 <HAL_RCC_OscConfig+0x654>)
 80020d6:	4413      	add	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	461a      	mov	r2, r3
 80020dc:	2301      	movs	r3, #1
 80020de:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e0:	f7fe fcb8 	bl	8000a54 <HAL_GetTick>
 80020e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020e8:	e00e      	b.n	8002108 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020ea:	f7fe fcb3 	bl	8000a54 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d906      	bls.n	8002108 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e3d9      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
 80020fe:	bf00      	nop
 8002100:	40021000 	.word	0x40021000
 8002104:	10908120 	.word	0x10908120
 8002108:	2302      	movs	r3, #2
 800210a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800211a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800211e:	2202      	movs	r2, #2
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	fa93 f2a3 	rbit	r2, r3
 800212c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002136:	2202      	movs	r2, #2
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	fa93 f2a3 	rbit	r2, r3
 8002144:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002148:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214a:	4ba5      	ldr	r3, [pc, #660]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 800214c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800214e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002152:	2102      	movs	r1, #2
 8002154:	6019      	str	r1, [r3, #0]
 8002156:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	fa93 f1a3 	rbit	r1, r3
 8002160:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002164:	6019      	str	r1, [r3, #0]
  return result;
 8002166:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	fab3 f383 	clz	r3, r3
 8002170:	b2db      	uxtb	r3, r3
 8002172:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002176:	b2db      	uxtb	r3, r3
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	2101      	movs	r1, #1
 800217e:	fa01 f303 	lsl.w	r3, r1, r3
 8002182:	4013      	ands	r3, r2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0b0      	beq.n	80020ea <HAL_RCC_OscConfig+0x63a>
 8002188:	e06a      	b.n	8002260 <HAL_RCC_OscConfig+0x7b0>
 800218a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800218e:	2201      	movs	r2, #1
 8002190:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002192:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	fa93 f2a3 	rbit	r2, r3
 800219c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80021a0:	601a      	str	r2, [r3, #0]
  return result;
 80021a2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80021a6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021a8:	fab3 f383 	clz	r3, r3
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	461a      	mov	r2, r3
 80021b0:	4b8c      	ldr	r3, [pc, #560]	; (80023e4 <HAL_RCC_OscConfig+0x934>)
 80021b2:	4413      	add	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	461a      	mov	r2, r3
 80021b8:	2300      	movs	r3, #0
 80021ba:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021bc:	f7fe fc4a 	bl	8000a54 <HAL_GetTick>
 80021c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021c4:	e009      	b.n	80021da <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021c6:	f7fe fc45 	bl	8000a54 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e36b      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
 80021da:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80021de:	2202      	movs	r2, #2
 80021e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	fa93 f2a3 	rbit	r2, r3
 80021ec:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80021f6:	2202      	movs	r2, #2
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	fa93 f2a3 	rbit	r2, r3
 8002204:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800220e:	2202      	movs	r2, #2
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	fa93 f2a3 	rbit	r2, r3
 800221c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002220:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002222:	4b6f      	ldr	r3, [pc, #444]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002224:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002226:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800222a:	2102      	movs	r1, #2
 800222c:	6019      	str	r1, [r3, #0]
 800222e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	fa93 f1a3 	rbit	r1, r3
 8002238:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800223c:	6019      	str	r1, [r3, #0]
  return result;
 800223e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	fab3 f383 	clz	r3, r3
 8002248:	b2db      	uxtb	r3, r3
 800224a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800224e:	b2db      	uxtb	r3, r3
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	2101      	movs	r1, #1
 8002256:	fa01 f303 	lsl.w	r3, r1, r3
 800225a:	4013      	ands	r3, r2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1b2      	bne.n	80021c6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 8158 	beq.w	8002520 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002270:	2300      	movs	r3, #0
 8002272:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002276:	4b5a      	ldr	r3, [pc, #360]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d112      	bne.n	80022a8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002282:	4b57      	ldr	r3, [pc, #348]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	4a56      	ldr	r2, [pc, #344]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800228c:	61d3      	str	r3, [r2, #28]
 800228e:	4b54      	ldr	r3, [pc, #336]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002296:	f107 0308 	add.w	r3, r7, #8
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	f107 0308 	add.w	r3, r7, #8
 80022a0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80022a2:	2301      	movs	r3, #1
 80022a4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a8:	4b4f      	ldr	r3, [pc, #316]	; (80023e8 <HAL_RCC_OscConfig+0x938>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d11a      	bne.n	80022ea <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b4:	4b4c      	ldr	r3, [pc, #304]	; (80023e8 <HAL_RCC_OscConfig+0x938>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a4b      	ldr	r2, [pc, #300]	; (80023e8 <HAL_RCC_OscConfig+0x938>)
 80022ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022be:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c0:	f7fe fbc8 	bl	8000a54 <HAL_GetTick>
 80022c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	e009      	b.n	80022de <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ca:	f7fe fbc3 	bl	8000a54 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b64      	cmp	r3, #100	; 0x64
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e2e9      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022de:	4b42      	ldr	r3, [pc, #264]	; (80023e8 <HAL_RCC_OscConfig+0x938>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0ef      	beq.n	80022ca <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ea:	1d3b      	adds	r3, r7, #4
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d106      	bne.n	8002302 <HAL_RCC_OscConfig+0x852>
 80022f4:	4b3a      	ldr	r3, [pc, #232]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	4a39      	ldr	r2, [pc, #228]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 80022fa:	f043 0301 	orr.w	r3, r3, #1
 80022fe:	6213      	str	r3, [r2, #32]
 8002300:	e02f      	b.n	8002362 <HAL_RCC_OscConfig+0x8b2>
 8002302:	1d3b      	adds	r3, r7, #4
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d10c      	bne.n	8002326 <HAL_RCC_OscConfig+0x876>
 800230c:	4b34      	ldr	r3, [pc, #208]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	4a33      	ldr	r2, [pc, #204]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002312:	f023 0301 	bic.w	r3, r3, #1
 8002316:	6213      	str	r3, [r2, #32]
 8002318:	4b31      	ldr	r3, [pc, #196]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	4a30      	ldr	r2, [pc, #192]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 800231e:	f023 0304 	bic.w	r3, r3, #4
 8002322:	6213      	str	r3, [r2, #32]
 8002324:	e01d      	b.n	8002362 <HAL_RCC_OscConfig+0x8b2>
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	2b05      	cmp	r3, #5
 800232e:	d10c      	bne.n	800234a <HAL_RCC_OscConfig+0x89a>
 8002330:	4b2b      	ldr	r3, [pc, #172]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	4a2a      	ldr	r2, [pc, #168]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002336:	f043 0304 	orr.w	r3, r3, #4
 800233a:	6213      	str	r3, [r2, #32]
 800233c:	4b28      	ldr	r3, [pc, #160]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	4a27      	ldr	r2, [pc, #156]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	6213      	str	r3, [r2, #32]
 8002348:	e00b      	b.n	8002362 <HAL_RCC_OscConfig+0x8b2>
 800234a:	4b25      	ldr	r3, [pc, #148]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a24      	ldr	r2, [pc, #144]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002350:	f023 0301 	bic.w	r3, r3, #1
 8002354:	6213      	str	r3, [r2, #32]
 8002356:	4b22      	ldr	r3, [pc, #136]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	4a21      	ldr	r2, [pc, #132]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 800235c:	f023 0304 	bic.w	r3, r3, #4
 8002360:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d06b      	beq.n	8002444 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800236c:	f7fe fb72 	bl	8000a54 <HAL_GetTick>
 8002370:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002374:	e00b      	b.n	800238e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002376:	f7fe fb6d 	bl	8000a54 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	f241 3288 	movw	r2, #5000	; 0x1388
 8002386:	4293      	cmp	r3, r2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e291      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
 800238e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002392:	2202      	movs	r2, #2
 8002394:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002396:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	fa93 f2a3 	rbit	r2, r3
 80023a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023aa:	2202      	movs	r2, #2
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	fa93 f2a3 	rbit	r2, r3
 80023b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80023bc:	601a      	str	r2, [r3, #0]
  return result;
 80023be:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80023c2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c4:	fab3 f383 	clz	r3, r3
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	095b      	lsrs	r3, r3, #5
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	f043 0302 	orr.w	r3, r3, #2
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d109      	bne.n	80023ec <HAL_RCC_OscConfig+0x93c>
 80023d8:	4b01      	ldr	r3, [pc, #4]	; (80023e0 <HAL_RCC_OscConfig+0x930>)
 80023da:	6a1b      	ldr	r3, [r3, #32]
 80023dc:	e014      	b.n	8002408 <HAL_RCC_OscConfig+0x958>
 80023de:	bf00      	nop
 80023e0:	40021000 	.word	0x40021000
 80023e4:	10908120 	.word	0x10908120
 80023e8:	40007000 	.word	0x40007000
 80023ec:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80023f0:	2202      	movs	r2, #2
 80023f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	fa93 f2a3 	rbit	r2, r3
 80023fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	4bbb      	ldr	r3, [pc, #748]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 8002406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002408:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800240c:	2102      	movs	r1, #2
 800240e:	6011      	str	r1, [r2, #0]
 8002410:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002414:	6812      	ldr	r2, [r2, #0]
 8002416:	fa92 f1a2 	rbit	r1, r2
 800241a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800241e:	6011      	str	r1, [r2, #0]
  return result;
 8002420:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002424:	6812      	ldr	r2, [r2, #0]
 8002426:	fab2 f282 	clz	r2, r2
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	f002 021f 	and.w	r2, r2, #31
 8002436:	2101      	movs	r1, #1
 8002438:	fa01 f202 	lsl.w	r2, r1, r2
 800243c:	4013      	ands	r3, r2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d099      	beq.n	8002376 <HAL_RCC_OscConfig+0x8c6>
 8002442:	e063      	b.n	800250c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002444:	f7fe fb06 	bl	8000a54 <HAL_GetTick>
 8002448:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800244c:	e00b      	b.n	8002466 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800244e:	f7fe fb01 	bl	8000a54 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	f241 3288 	movw	r2, #5000	; 0x1388
 800245e:	4293      	cmp	r3, r2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e225      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
 8002466:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800246a:	2202      	movs	r2, #2
 800246c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	fa93 f2a3 	rbit	r2, r3
 8002478:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002482:	2202      	movs	r2, #2
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	fa93 f2a3 	rbit	r2, r3
 8002490:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002494:	601a      	str	r2, [r3, #0]
  return result;
 8002496:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800249a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	095b      	lsrs	r3, r3, #5
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	f043 0302 	orr.w	r3, r3, #2
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d102      	bne.n	80024b6 <HAL_RCC_OscConfig+0xa06>
 80024b0:	4b90      	ldr	r3, [pc, #576]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	e00d      	b.n	80024d2 <HAL_RCC_OscConfig+0xa22>
 80024b6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80024ba:	2202      	movs	r2, #2
 80024bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024be:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	fa93 f2a3 	rbit	r2, r3
 80024c8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	4b89      	ldr	r3, [pc, #548]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 80024d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80024d6:	2102      	movs	r1, #2
 80024d8:	6011      	str	r1, [r2, #0]
 80024da:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80024de:	6812      	ldr	r2, [r2, #0]
 80024e0:	fa92 f1a2 	rbit	r1, r2
 80024e4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80024e8:	6011      	str	r1, [r2, #0]
  return result;
 80024ea:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80024ee:	6812      	ldr	r2, [r2, #0]
 80024f0:	fab2 f282 	clz	r2, r2
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	f002 021f 	and.w	r2, r2, #31
 8002500:	2101      	movs	r1, #1
 8002502:	fa01 f202 	lsl.w	r2, r1, r2
 8002506:	4013      	ands	r3, r2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1a0      	bne.n	800244e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800250c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002510:	2b01      	cmp	r3, #1
 8002512:	d105      	bne.n	8002520 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002514:	4b77      	ldr	r3, [pc, #476]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	4a76      	ldr	r2, [pc, #472]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 800251a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800251e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002520:	1d3b      	adds	r3, r7, #4
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	2b00      	cmp	r3, #0
 8002528:	f000 81c2 	beq.w	80028b0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800252c:	4b71      	ldr	r3, [pc, #452]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 030c 	and.w	r3, r3, #12
 8002534:	2b08      	cmp	r3, #8
 8002536:	f000 819c 	beq.w	8002872 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800253a:	1d3b      	adds	r3, r7, #4
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	69db      	ldr	r3, [r3, #28]
 8002540:	2b02      	cmp	r3, #2
 8002542:	f040 8114 	bne.w	800276e <HAL_RCC_OscConfig+0xcbe>
 8002546:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800254a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800254e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002550:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	fa93 f2a3 	rbit	r2, r3
 800255a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800255e:	601a      	str	r2, [r3, #0]
  return result;
 8002560:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002564:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002566:	fab3 f383 	clz	r3, r3
 800256a:	b2db      	uxtb	r3, r3
 800256c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002570:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	461a      	mov	r2, r3
 8002578:	2300      	movs	r3, #0
 800257a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7fe fa6a 	bl	8000a54 <HAL_GetTick>
 8002580:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002584:	e009      	b.n	800259a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002586:	f7fe fa65 	bl	8000a54 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e18b      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
 800259a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800259e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	fa93 f2a3 	rbit	r2, r3
 80025ae:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025b2:	601a      	str	r2, [r3, #0]
  return result;
 80025b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025b8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ba:	fab3 f383 	clz	r3, r3
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	095b      	lsrs	r3, r3, #5
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d102      	bne.n	80025d4 <HAL_RCC_OscConfig+0xb24>
 80025ce:	4b49      	ldr	r3, [pc, #292]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	e01b      	b.n	800260c <HAL_RCC_OscConfig+0xb5c>
 80025d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80025d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025de:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	fa93 f2a3 	rbit	r2, r3
 80025e8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80025f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	fa93 f2a3 	rbit	r2, r3
 8002602:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	4b3a      	ldr	r3, [pc, #232]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 800260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002610:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002614:	6011      	str	r1, [r2, #0]
 8002616:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	fa92 f1a2 	rbit	r1, r2
 8002620:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002624:	6011      	str	r1, [r2, #0]
  return result;
 8002626:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	fab2 f282 	clz	r2, r2
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	f042 0220 	orr.w	r2, r2, #32
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	f002 021f 	and.w	r2, r2, #31
 800263c:	2101      	movs	r1, #1
 800263e:	fa01 f202 	lsl.w	r2, r1, r2
 8002642:	4013      	ands	r3, r2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d19e      	bne.n	8002586 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002648:	4b2a      	ldr	r3, [pc, #168]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002650:	1d3b      	adds	r3, r7, #4
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	430b      	orrs	r3, r1
 800265e:	4925      	ldr	r1, [pc, #148]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 8002660:	4313      	orrs	r3, r2
 8002662:	604b      	str	r3, [r1, #4]
 8002664:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002668:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800266c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	fa93 f2a3 	rbit	r2, r3
 8002678:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800267c:	601a      	str	r2, [r3, #0]
  return result;
 800267e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002682:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002684:	fab3 f383 	clz	r3, r3
 8002688:	b2db      	uxtb	r3, r3
 800268a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800268e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	461a      	mov	r2, r3
 8002696:	2301      	movs	r3, #1
 8002698:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269a:	f7fe f9db 	bl	8000a54 <HAL_GetTick>
 800269e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a2:	e009      	b.n	80026b8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a4:	f7fe f9d6 	bl	8000a54 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e0fc      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
 80026b8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80026bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	fa93 f2a3 	rbit	r2, r3
 80026cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80026d0:	601a      	str	r2, [r3, #0]
  return result;
 80026d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80026d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026d8:	fab3 f383 	clz	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d105      	bne.n	80026f8 <HAL_RCC_OscConfig+0xc48>
 80026ec:	4b01      	ldr	r3, [pc, #4]	; (80026f4 <HAL_RCC_OscConfig+0xc44>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	e01e      	b.n	8002730 <HAL_RCC_OscConfig+0xc80>
 80026f2:	bf00      	nop
 80026f4:	40021000 	.word	0x40021000
 80026f8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80026fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002700:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002702:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	fa93 f2a3 	rbit	r2, r3
 800270c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002716:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	fa93 f2a3 	rbit	r2, r3
 8002726:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	4b63      	ldr	r3, [pc, #396]	; (80028bc <HAL_RCC_OscConfig+0xe0c>)
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002734:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002738:	6011      	str	r1, [r2, #0]
 800273a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	fa92 f1a2 	rbit	r1, r2
 8002744:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002748:	6011      	str	r1, [r2, #0]
  return result;
 800274a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800274e:	6812      	ldr	r2, [r2, #0]
 8002750:	fab2 f282 	clz	r2, r2
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	f042 0220 	orr.w	r2, r2, #32
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	f002 021f 	and.w	r2, r2, #31
 8002760:	2101      	movs	r1, #1
 8002762:	fa01 f202 	lsl.w	r2, r1, r2
 8002766:	4013      	ands	r3, r2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d09b      	beq.n	80026a4 <HAL_RCC_OscConfig+0xbf4>
 800276c:	e0a0      	b.n	80028b0 <HAL_RCC_OscConfig+0xe00>
 800276e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002772:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002776:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002778:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	fa93 f2a3 	rbit	r2, r3
 8002782:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002786:	601a      	str	r2, [r3, #0]
  return result;
 8002788:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800278c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278e:	fab3 f383 	clz	r3, r3
 8002792:	b2db      	uxtb	r3, r3
 8002794:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002798:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	461a      	mov	r2, r3
 80027a0:	2300      	movs	r3, #0
 80027a2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a4:	f7fe f956 	bl	8000a54 <HAL_GetTick>
 80027a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ac:	e009      	b.n	80027c2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ae:	f7fe f951 	bl	8000a54 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e077      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
 80027c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	fa93 f2a3 	rbit	r2, r3
 80027d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027da:	601a      	str	r2, [r3, #0]
  return result;
 80027dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	095b      	lsrs	r3, r3, #5
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d102      	bne.n	80027fc <HAL_RCC_OscConfig+0xd4c>
 80027f6:	4b31      	ldr	r3, [pc, #196]	; (80028bc <HAL_RCC_OscConfig+0xe0c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	e01b      	b.n	8002834 <HAL_RCC_OscConfig+0xd84>
 80027fc:	f107 0320 	add.w	r3, r7, #32
 8002800:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002804:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002806:	f107 0320 	add.w	r3, r7, #32
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	fa93 f2a3 	rbit	r2, r3
 8002810:	f107 031c 	add.w	r3, r7, #28
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	f107 0318 	add.w	r3, r7, #24
 800281a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	f107 0318 	add.w	r3, r7, #24
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	fa93 f2a3 	rbit	r2, r3
 800282a:	f107 0314 	add.w	r3, r7, #20
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	4b22      	ldr	r3, [pc, #136]	; (80028bc <HAL_RCC_OscConfig+0xe0c>)
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	f107 0210 	add.w	r2, r7, #16
 8002838:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800283c:	6011      	str	r1, [r2, #0]
 800283e:	f107 0210 	add.w	r2, r7, #16
 8002842:	6812      	ldr	r2, [r2, #0]
 8002844:	fa92 f1a2 	rbit	r1, r2
 8002848:	f107 020c 	add.w	r2, r7, #12
 800284c:	6011      	str	r1, [r2, #0]
  return result;
 800284e:	f107 020c 	add.w	r2, r7, #12
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	fab2 f282 	clz	r2, r2
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	f042 0220 	orr.w	r2, r2, #32
 800285e:	b2d2      	uxtb	r2, r2
 8002860:	f002 021f 	and.w	r2, r2, #31
 8002864:	2101      	movs	r1, #1
 8002866:	fa01 f202 	lsl.w	r2, r1, r2
 800286a:	4013      	ands	r3, r2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d19e      	bne.n	80027ae <HAL_RCC_OscConfig+0xcfe>
 8002870:	e01e      	b.n	80028b0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002872:	1d3b      	adds	r3, r7, #4
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d101      	bne.n	8002880 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e018      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002880:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <HAL_RCC_OscConfig+0xe0c>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002888:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800288c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002890:	1d3b      	adds	r3, r7, #4
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	429a      	cmp	r2, r3
 8002898:	d108      	bne.n	80028ac <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800289a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800289e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028a2:	1d3b      	adds	r3, r7, #4
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d001      	beq.n	80028b0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e000      	b.n	80028b2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40021000 	.word	0x40021000

080028c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b09e      	sub	sp, #120	; 0x78
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e162      	b.n	8002b9e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028d8:	4b90      	ldr	r3, [pc, #576]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d910      	bls.n	8002908 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028e6:	4b8d      	ldr	r3, [pc, #564]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f023 0207 	bic.w	r2, r3, #7
 80028ee:	498b      	ldr	r1, [pc, #556]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f6:	4b89      	ldr	r3, [pc, #548]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d001      	beq.n	8002908 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e14a      	b.n	8002b9e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d008      	beq.n	8002926 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002914:	4b82      	ldr	r3, [pc, #520]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	497f      	ldr	r1, [pc, #508]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002922:	4313      	orrs	r3, r2
 8002924:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	f000 80dc 	beq.w	8002aec <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d13c      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xf6>
 800293c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002940:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800294a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800294c:	fab3 f383 	clz	r3, r3
 8002950:	b2db      	uxtb	r3, r3
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	b2db      	uxtb	r3, r3
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b01      	cmp	r3, #1
 800295e:	d102      	bne.n	8002966 <HAL_RCC_ClockConfig+0xa6>
 8002960:	4b6f      	ldr	r3, [pc, #444]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	e00f      	b.n	8002986 <HAL_RCC_ClockConfig+0xc6>
 8002966:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800296a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800296e:	fa93 f3a3 	rbit	r3, r3
 8002972:	667b      	str	r3, [r7, #100]	; 0x64
 8002974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002978:	663b      	str	r3, [r7, #96]	; 0x60
 800297a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800297c:	fa93 f3a3 	rbit	r3, r3
 8002980:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002982:	4b67      	ldr	r3, [pc, #412]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002986:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800298a:	65ba      	str	r2, [r7, #88]	; 0x58
 800298c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800298e:	fa92 f2a2 	rbit	r2, r2
 8002992:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002994:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002996:	fab2 f282 	clz	r2, r2
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	f042 0220 	orr.w	r2, r2, #32
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	f002 021f 	and.w	r2, r2, #31
 80029a6:	2101      	movs	r1, #1
 80029a8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d17b      	bne.n	8002aaa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e0f3      	b.n	8002b9e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d13c      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x178>
 80029be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029c2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029c6:	fa93 f3a3 	rbit	r3, r3
 80029ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80029cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ce:	fab3 f383 	clz	r3, r3
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	095b      	lsrs	r3, r3, #5
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d102      	bne.n	80029e8 <HAL_RCC_ClockConfig+0x128>
 80029e2:	4b4f      	ldr	r3, [pc, #316]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	e00f      	b.n	8002a08 <HAL_RCC_ClockConfig+0x148>
 80029e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029ec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029f0:	fa93 f3a3 	rbit	r3, r3
 80029f4:	647b      	str	r3, [r7, #68]	; 0x44
 80029f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029fa:	643b      	str	r3, [r7, #64]	; 0x40
 80029fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029fe:	fa93 f3a3 	rbit	r3, r3
 8002a02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a04:	4b46      	ldr	r3, [pc, #280]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a0c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002a0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a10:	fa92 f2a2 	rbit	r2, r2
 8002a14:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002a16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a18:	fab2 f282 	clz	r2, r2
 8002a1c:	b2d2      	uxtb	r2, r2
 8002a1e:	f042 0220 	orr.w	r2, r2, #32
 8002a22:	b2d2      	uxtb	r2, r2
 8002a24:	f002 021f 	and.w	r2, r2, #31
 8002a28:	2101      	movs	r1, #1
 8002a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d13a      	bne.n	8002aaa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0b2      	b.n	8002b9e <HAL_RCC_ClockConfig+0x2de>
 8002a38:	2302      	movs	r3, #2
 8002a3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3e:	fa93 f3a3 	rbit	r3, r3
 8002a42:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a46:	fab3 f383 	clz	r3, r3
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	095b      	lsrs	r3, r3, #5
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d102      	bne.n	8002a60 <HAL_RCC_ClockConfig+0x1a0>
 8002a5a:	4b31      	ldr	r3, [pc, #196]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	e00d      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1bc>
 8002a60:	2302      	movs	r3, #2
 8002a62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	623b      	str	r3, [r7, #32]
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	fa93 f3a3 	rbit	r3, r3
 8002a76:	61fb      	str	r3, [r7, #28]
 8002a78:	4b29      	ldr	r3, [pc, #164]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	61ba      	str	r2, [r7, #24]
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	fa92 f2a2 	rbit	r2, r2
 8002a86:	617a      	str	r2, [r7, #20]
  return result;
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	fab2 f282 	clz	r2, r2
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	f042 0220 	orr.w	r2, r2, #32
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	f002 021f 	and.w	r2, r2, #31
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e079      	b.n	8002b9e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aaa:	4b1d      	ldr	r3, [pc, #116]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f023 0203 	bic.w	r2, r3, #3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	491a      	ldr	r1, [pc, #104]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002abc:	f7fd ffca 	bl	8000a54 <HAL_GetTick>
 8002ac0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac2:	e00a      	b.n	8002ada <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac4:	f7fd ffc6 	bl	8000a54 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e061      	b.n	8002b9e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ada:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 020c 	and.w	r2, r3, #12
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d1eb      	bne.n	8002ac4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aec:	4b0b      	ldr	r3, [pc, #44]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d214      	bcs.n	8002b24 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002afa:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f023 0207 	bic.w	r2, r3, #7
 8002b02:	4906      	ldr	r1, [pc, #24]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b0a:	4b04      	ldr	r3, [pc, #16]	; (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d005      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e040      	b.n	8002b9e <HAL_RCC_ClockConfig+0x2de>
 8002b1c:	40022000 	.word	0x40022000
 8002b20:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b30:	4b1d      	ldr	r3, [pc, #116]	; (8002ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	491a      	ldr	r1, [pc, #104]	; (8002ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d009      	beq.n	8002b62 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b4e:	4b16      	ldr	r3, [pc, #88]	; (8002ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4912      	ldr	r1, [pc, #72]	; (8002ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002b62:	f000 f829 	bl	8002bb8 <HAL_RCC_GetSysClockFreq>
 8002b66:	4601      	mov	r1, r0
 8002b68:	4b0f      	ldr	r3, [pc, #60]	; (8002ba8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b70:	22f0      	movs	r2, #240	; 0xf0
 8002b72:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	fa92 f2a2 	rbit	r2, r2
 8002b7a:	60fa      	str	r2, [r7, #12]
  return result;
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	fab2 f282 	clz	r2, r2
 8002b82:	b2d2      	uxtb	r2, r2
 8002b84:	40d3      	lsrs	r3, r2
 8002b86:	4a09      	ldr	r2, [pc, #36]	; (8002bac <HAL_RCC_ClockConfig+0x2ec>)
 8002b88:	5cd3      	ldrb	r3, [r2, r3]
 8002b8a:	fa21 f303 	lsr.w	r3, r1, r3
 8002b8e:	4a08      	ldr	r2, [pc, #32]	; (8002bb0 <HAL_RCC_ClockConfig+0x2f0>)
 8002b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002b92:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <HAL_RCC_ClockConfig+0x2f4>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fd ff18 	bl	80009cc <HAL_InitTick>
  
  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3778      	adds	r7, #120	; 0x78
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	0800902c 	.word	0x0800902c
 8002bb0:	20000004 	.word	0x20000004
 8002bb4:	20000008 	.word	0x20000008

08002bb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b08b      	sub	sp, #44	; 0x2c
 8002bbc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61fb      	str	r3, [r7, #28]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	61bb      	str	r3, [r7, #24]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8002bca:	2300      	movs	r3, #0
 8002bcc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002bd2:	4b29      	ldr	r3, [pc, #164]	; (8002c78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	f003 030c 	and.w	r3, r3, #12
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	d002      	beq.n	8002be8 <HAL_RCC_GetSysClockFreq+0x30>
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d003      	beq.n	8002bee <HAL_RCC_GetSysClockFreq+0x36>
 8002be6:	e03c      	b.n	8002c62 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002be8:	4b24      	ldr	r3, [pc, #144]	; (8002c7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002bea:	623b      	str	r3, [r7, #32]
      break;
 8002bec:	e03c      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002bf4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002bf8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	fa92 f2a2 	rbit	r2, r2
 8002c00:	607a      	str	r2, [r7, #4]
  return result;
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	fab2 f282 	clz	r2, r2
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	40d3      	lsrs	r3, r2
 8002c0c:	4a1c      	ldr	r2, [pc, #112]	; (8002c80 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c0e:	5cd3      	ldrb	r3, [r2, r3]
 8002c10:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002c12:	4b19      	ldr	r3, [pc, #100]	; (8002c78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	220f      	movs	r2, #15
 8002c1c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	fa92 f2a2 	rbit	r2, r2
 8002c24:	60fa      	str	r2, [r7, #12]
  return result;
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	fab2 f282 	clz	r2, r2
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	40d3      	lsrs	r3, r2
 8002c30:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002c32:	5cd3      	ldrb	r3, [r2, r3]
 8002c34:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d008      	beq.n	8002c52 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c40:	4a0e      	ldr	r2, [pc, #56]	; (8002c7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	fb02 f303 	mul.w	r3, r2, r3
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
 8002c50:	e004      	b.n	8002c5c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	4a0c      	ldr	r2, [pc, #48]	; (8002c88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c56:	fb02 f303 	mul.w	r3, r2, r3
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5e:	623b      	str	r3, [r7, #32]
      break;
 8002c60:	e002      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c62:	4b06      	ldr	r3, [pc, #24]	; (8002c7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c64:	623b      	str	r3, [r7, #32]
      break;
 8002c66:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c68:	6a3b      	ldr	r3, [r7, #32]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	372c      	adds	r7, #44	; 0x2c
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	007a1200 	.word	0x007a1200
 8002c80:	08009044 	.word	0x08009044
 8002c84:	08009054 	.word	0x08009054
 8002c88:	003d0900 	.word	0x003d0900

08002c8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c90:	4b03      	ldr	r3, [pc, #12]	; (8002ca0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c92:	681b      	ldr	r3, [r3, #0]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000004 	.word	0x20000004

08002ca4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002caa:	f7ff ffef 	bl	8002c8c <HAL_RCC_GetHCLKFreq>
 8002cae:	4601      	mov	r1, r0
 8002cb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ce0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002cb8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002cbc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	fa92 f2a2 	rbit	r2, r2
 8002cc4:	603a      	str	r2, [r7, #0]
  return result;
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	fab2 f282 	clz	r2, r2
 8002ccc:	b2d2      	uxtb	r2, r2
 8002cce:	40d3      	lsrs	r3, r2
 8002cd0:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002cd2:	5cd3      	ldrb	r3, [r2, r3]
 8002cd4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	0800903c 	.word	0x0800903c

08002ce8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002cee:	f7ff ffcd 	bl	8002c8c <HAL_RCC_GetHCLKFreq>
 8002cf2:	4601      	mov	r1, r0
 8002cf4:	4b0b      	ldr	r3, [pc, #44]	; (8002d24 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002cfc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002d00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	fa92 f2a2 	rbit	r2, r2
 8002d08:	603a      	str	r2, [r7, #0]
  return result;
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	fab2 f282 	clz	r2, r2
 8002d10:	b2d2      	uxtb	r2, r2
 8002d12:	40d3      	lsrs	r3, r2
 8002d14:	4a04      	ldr	r2, [pc, #16]	; (8002d28 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002d16:	5cd3      	ldrb	r3, [r2, r3]
 8002d18:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40021000 	.word	0x40021000
 8002d28:	0800903c 	.word	0x0800903c

08002d2c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b092      	sub	sp, #72	; 0x48
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 80cd 	beq.w	8002eea <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d50:	4b86      	ldr	r3, [pc, #536]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10e      	bne.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d5c:	4b83      	ldr	r3, [pc, #524]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	4a82      	ldr	r2, [pc, #520]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d66:	61d3      	str	r3, [r2, #28]
 8002d68:	4b80      	ldr	r3, [pc, #512]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d70:	60bb      	str	r3, [r7, #8]
 8002d72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d74:	2301      	movs	r3, #1
 8002d76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7a:	4b7d      	ldr	r3, [pc, #500]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d118      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d86:	4b7a      	ldr	r3, [pc, #488]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a79      	ldr	r2, [pc, #484]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d92:	f7fd fe5f 	bl	8000a54 <HAL_GetTick>
 8002d96:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d98:	e008      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d9a:	f7fd fe5b 	bl	8000a54 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b64      	cmp	r3, #100	; 0x64
 8002da6:	d901      	bls.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e0db      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dac:	4b70      	ldr	r3, [pc, #448]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002db8:	4b6c      	ldr	r3, [pc, #432]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002dc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d07d      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d076      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002dd6:	4b65      	ldr	r3, [pc, #404]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002de0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002de4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de8:	fa93 f3a3 	rbit	r3, r3
 8002dec:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002df0:	fab3 f383 	clz	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	461a      	mov	r2, r3
 8002df8:	4b5e      	ldr	r3, [pc, #376]	; (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dfa:	4413      	add	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	461a      	mov	r2, r3
 8002e00:	2301      	movs	r3, #1
 8002e02:	6013      	str	r3, [r2, #0]
 8002e04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e0c:	fa93 f3a3 	rbit	r3, r3
 8002e10:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e14:	fab3 f383 	clz	r3, r3
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	4b55      	ldr	r3, [pc, #340]	; (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e1e:	4413      	add	r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	461a      	mov	r2, r3
 8002e24:	2300      	movs	r3, #0
 8002e26:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e28:	4a50      	ldr	r2, [pc, #320]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e2c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d045      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e38:	f7fd fe0c 	bl	8000a54 <HAL_GetTick>
 8002e3c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e40:	f7fd fe08 	bl	8000a54 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e086      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8002e56:	2302      	movs	r3, #2
 8002e58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5c:	fa93 f3a3 	rbit	r3, r3
 8002e60:	627b      	str	r3, [r7, #36]	; 0x24
 8002e62:	2302      	movs	r3, #2
 8002e64:	623b      	str	r3, [r7, #32]
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	61fb      	str	r3, [r7, #28]
  return result;
 8002e6e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e70:	fab3 f383 	clz	r3, r3
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	095b      	lsrs	r3, r3, #5
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	f043 0302 	orr.w	r3, r3, #2
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d102      	bne.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002e84:	4b39      	ldr	r3, [pc, #228]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e86:	6a1b      	ldr	r3, [r3, #32]
 8002e88:	e007      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	fa93 f3a3 	rbit	r3, r3
 8002e94:	617b      	str	r3, [r7, #20]
 8002e96:	4b35      	ldr	r3, [pc, #212]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	613a      	str	r2, [r7, #16]
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	fa92 f2a2 	rbit	r2, r2
 8002ea4:	60fa      	str	r2, [r7, #12]
  return result;
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	fab2 f282 	clz	r2, r2
 8002eac:	b2d2      	uxtb	r2, r2
 8002eae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eb2:	b2d2      	uxtb	r2, r2
 8002eb4:	f002 021f 	and.w	r2, r2, #31
 8002eb8:	2101      	movs	r1, #1
 8002eba:	fa01 f202 	lsl.w	r2, r1, r2
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0bd      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002ec4:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ec6:	6a1b      	ldr	r3, [r3, #32]
 8002ec8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4926      	ldr	r1, [pc, #152]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ed6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d105      	bne.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ede:	4b23      	ldr	r3, [pc, #140]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	4a22      	ldr	r2, [pc, #136]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ee8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d008      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ef6:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	f023 0203 	bic.w	r2, r3, #3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	491a      	ldr	r1, [pc, #104]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0320 	and.w	r3, r3, #32
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d008      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f14:	4b15      	ldr	r3, [pc, #84]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f18:	f023 0210 	bic.w	r2, r3, #16
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	4912      	ldr	r1, [pc, #72]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d008      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f32:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f36:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	490b      	ldr	r1, [pc, #44]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d008      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002f50:	4b06      	ldr	r3, [pc, #24]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	4903      	ldr	r1, [pc, #12]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3748      	adds	r7, #72	; 0x48
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40007000 	.word	0x40007000
 8002f74:	10908100 	.word	0x10908100

08002f78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e040      	b.n	800300c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7fd fc16 	bl	80007cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2224      	movs	r2, #36	; 0x24
 8002fa4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0201 	bic.w	r2, r2, #1
 8002fb4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f8c0 	bl	800313c <UART_SetConfig>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d101      	bne.n	8002fc6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e022      	b.n	800300c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d002      	beq.n	8002fd4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 f9ec 	bl	80033ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fe2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ff2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0201 	orr.w	r2, r2, #1
 8003002:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f000 fa73 	bl	80034f0 <UART_CheckIdleState>
 800300a:	4603      	mov	r3, r0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b08a      	sub	sp, #40	; 0x28
 8003018:	af02      	add	r7, sp, #8
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	603b      	str	r3, [r7, #0]
 8003020:	4613      	mov	r3, r2
 8003022:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003028:	2b20      	cmp	r3, #32
 800302a:	f040 8082 	bne.w	8003132 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_UART_Transmit+0x26>
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e07a      	b.n	8003134 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_UART_Transmit+0x38>
 8003048:	2302      	movs	r3, #2
 800304a:	e073      	b.n	8003134 <HAL_UART_Transmit+0x120>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2221      	movs	r2, #33	; 0x21
 8003060:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003062:	f7fd fcf7 	bl	8000a54 <HAL_GetTick>
 8003066:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	88fa      	ldrh	r2, [r7, #6]
 800306c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	88fa      	ldrh	r2, [r7, #6]
 8003074:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003080:	d108      	bne.n	8003094 <HAL_UART_Transmit+0x80>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d104      	bne.n	8003094 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800308a:	2300      	movs	r3, #0
 800308c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	61bb      	str	r3, [r7, #24]
 8003092:	e003      	b.n	800309c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003098:	2300      	movs	r3, #0
 800309a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80030a4:	e02d      	b.n	8003102 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	2200      	movs	r2, #0
 80030ae:	2180      	movs	r1, #128	; 0x80
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fa66 	bl	8003582 <UART_WaitOnFlagUntilTimeout>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e039      	b.n	8003134 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10b      	bne.n	80030de <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	881a      	ldrh	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030d2:	b292      	uxth	r2, r2
 80030d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	3302      	adds	r3, #2
 80030da:	61bb      	str	r3, [r7, #24]
 80030dc:	e008      	b.n	80030f0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	b292      	uxth	r2, r2
 80030e8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	3301      	adds	r3, #1
 80030ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003108:	b29b      	uxth	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1cb      	bne.n	80030a6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2200      	movs	r2, #0
 8003116:	2140      	movs	r1, #64	; 0x40
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 fa32 	bl	8003582 <UART_WaitOnFlagUntilTimeout>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e005      	b.n	8003134 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2220      	movs	r2, #32
 800312c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800312e:	2300      	movs	r3, #0
 8003130:	e000      	b.n	8003134 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003132:	2302      	movs	r3, #2
  }
}
 8003134:	4618      	mov	r0, r3
 8003136:	3720      	adds	r7, #32
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003144:	2300      	movs	r3, #0
 8003146:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	431a      	orrs	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	431a      	orrs	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	69db      	ldr	r3, [r3, #28]
 800315c:	4313      	orrs	r3, r2
 800315e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	4b8b      	ldr	r3, [pc, #556]	; (8003394 <UART_SetConfig+0x258>)
 8003168:	4013      	ands	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6812      	ldr	r2, [r2, #0]
 800316e:	6979      	ldr	r1, [r7, #20]
 8003170:	430b      	orrs	r3, r1
 8003172:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68da      	ldr	r2, [r3, #12]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	4313      	orrs	r3, r2
 8003198:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	430a      	orrs	r2, r1
 80031ac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a79      	ldr	r2, [pc, #484]	; (8003398 <UART_SetConfig+0x25c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d121      	bne.n	80031fc <UART_SetConfig+0xc0>
 80031b8:	4b78      	ldr	r3, [pc, #480]	; (800339c <UART_SetConfig+0x260>)
 80031ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031bc:	f003 0303 	and.w	r3, r3, #3
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	d817      	bhi.n	80031f4 <UART_SetConfig+0xb8>
 80031c4:	a201      	add	r2, pc, #4	; (adr r2, 80031cc <UART_SetConfig+0x90>)
 80031c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ca:	bf00      	nop
 80031cc:	080031dd 	.word	0x080031dd
 80031d0:	080031e9 	.word	0x080031e9
 80031d4:	080031ef 	.word	0x080031ef
 80031d8:	080031e3 	.word	0x080031e3
 80031dc:	2300      	movs	r3, #0
 80031de:	77fb      	strb	r3, [r7, #31]
 80031e0:	e01e      	b.n	8003220 <UART_SetConfig+0xe4>
 80031e2:	2302      	movs	r3, #2
 80031e4:	77fb      	strb	r3, [r7, #31]
 80031e6:	e01b      	b.n	8003220 <UART_SetConfig+0xe4>
 80031e8:	2304      	movs	r3, #4
 80031ea:	77fb      	strb	r3, [r7, #31]
 80031ec:	e018      	b.n	8003220 <UART_SetConfig+0xe4>
 80031ee:	2308      	movs	r3, #8
 80031f0:	77fb      	strb	r3, [r7, #31]
 80031f2:	e015      	b.n	8003220 <UART_SetConfig+0xe4>
 80031f4:	2310      	movs	r3, #16
 80031f6:	77fb      	strb	r3, [r7, #31]
 80031f8:	bf00      	nop
 80031fa:	e011      	b.n	8003220 <UART_SetConfig+0xe4>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a67      	ldr	r2, [pc, #412]	; (80033a0 <UART_SetConfig+0x264>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d102      	bne.n	800320c <UART_SetConfig+0xd0>
 8003206:	2300      	movs	r3, #0
 8003208:	77fb      	strb	r3, [r7, #31]
 800320a:	e009      	b.n	8003220 <UART_SetConfig+0xe4>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a64      	ldr	r2, [pc, #400]	; (80033a4 <UART_SetConfig+0x268>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d102      	bne.n	800321c <UART_SetConfig+0xe0>
 8003216:	2300      	movs	r3, #0
 8003218:	77fb      	strb	r3, [r7, #31]
 800321a:	e001      	b.n	8003220 <UART_SetConfig+0xe4>
 800321c:	2310      	movs	r3, #16
 800321e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003228:	d15c      	bne.n	80032e4 <UART_SetConfig+0x1a8>
  {
    switch (clocksource)
 800322a:	7ffb      	ldrb	r3, [r7, #31]
 800322c:	2b08      	cmp	r3, #8
 800322e:	d828      	bhi.n	8003282 <UART_SetConfig+0x146>
 8003230:	a201      	add	r2, pc, #4	; (adr r2, 8003238 <UART_SetConfig+0xfc>)
 8003232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003236:	bf00      	nop
 8003238:	0800325d 	.word	0x0800325d
 800323c:	08003265 	.word	0x08003265
 8003240:	0800326d 	.word	0x0800326d
 8003244:	08003283 	.word	0x08003283
 8003248:	08003273 	.word	0x08003273
 800324c:	08003283 	.word	0x08003283
 8003250:	08003283 	.word	0x08003283
 8003254:	08003283 	.word	0x08003283
 8003258:	0800327b 	.word	0x0800327b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800325c:	f7ff fd22 	bl	8002ca4 <HAL_RCC_GetPCLK1Freq>
 8003260:	61b8      	str	r0, [r7, #24]
        break;
 8003262:	e013      	b.n	800328c <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003264:	f7ff fd40 	bl	8002ce8 <HAL_RCC_GetPCLK2Freq>
 8003268:	61b8      	str	r0, [r7, #24]
        break;
 800326a:	e00f      	b.n	800328c <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800326c:	4b4e      	ldr	r3, [pc, #312]	; (80033a8 <UART_SetConfig+0x26c>)
 800326e:	61bb      	str	r3, [r7, #24]
        break;
 8003270:	e00c      	b.n	800328c <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003272:	f7ff fca1 	bl	8002bb8 <HAL_RCC_GetSysClockFreq>
 8003276:	61b8      	str	r0, [r7, #24]
        break;
 8003278:	e008      	b.n	800328c <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800327a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800327e:	61bb      	str	r3, [r7, #24]
        break;
 8003280:	e004      	b.n	800328c <UART_SetConfig+0x150>
      default:
        pclk = 0U;
 8003282:	2300      	movs	r3, #0
 8003284:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	77bb      	strb	r3, [r7, #30]
        break;
 800328a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d074      	beq.n	800337c <UART_SetConfig+0x240>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	005a      	lsls	r2, r3, #1
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	085b      	lsrs	r3, r3, #1
 800329c:	441a      	add	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b0f      	cmp	r3, #15
 80032ae:	d916      	bls.n	80032de <UART_SetConfig+0x1a2>
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b6:	d212      	bcs.n	80032de <UART_SetConfig+0x1a2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	f023 030f 	bic.w	r3, r3, #15
 80032c0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	085b      	lsrs	r3, r3, #1
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	89fb      	ldrh	r3, [r7, #14]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	89fa      	ldrh	r2, [r7, #14]
 80032da:	60da      	str	r2, [r3, #12]
 80032dc:	e04e      	b.n	800337c <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	77bb      	strb	r3, [r7, #30]
 80032e2:	e04b      	b.n	800337c <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032e4:	7ffb      	ldrb	r3, [r7, #31]
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d827      	bhi.n	800333a <UART_SetConfig+0x1fe>
 80032ea:	a201      	add	r2, pc, #4	; (adr r2, 80032f0 <UART_SetConfig+0x1b4>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	08003315 	.word	0x08003315
 80032f4:	0800331d 	.word	0x0800331d
 80032f8:	08003325 	.word	0x08003325
 80032fc:	0800333b 	.word	0x0800333b
 8003300:	0800332b 	.word	0x0800332b
 8003304:	0800333b 	.word	0x0800333b
 8003308:	0800333b 	.word	0x0800333b
 800330c:	0800333b 	.word	0x0800333b
 8003310:	08003333 	.word	0x08003333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003314:	f7ff fcc6 	bl	8002ca4 <HAL_RCC_GetPCLK1Freq>
 8003318:	61b8      	str	r0, [r7, #24]
        break;
 800331a:	e013      	b.n	8003344 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800331c:	f7ff fce4 	bl	8002ce8 <HAL_RCC_GetPCLK2Freq>
 8003320:	61b8      	str	r0, [r7, #24]
        break;
 8003322:	e00f      	b.n	8003344 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003324:	4b20      	ldr	r3, [pc, #128]	; (80033a8 <UART_SetConfig+0x26c>)
 8003326:	61bb      	str	r3, [r7, #24]
        break;
 8003328:	e00c      	b.n	8003344 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800332a:	f7ff fc45 	bl	8002bb8 <HAL_RCC_GetSysClockFreq>
 800332e:	61b8      	str	r0, [r7, #24]
        break;
 8003330:	e008      	b.n	8003344 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003332:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003336:	61bb      	str	r3, [r7, #24]
        break;
 8003338:	e004      	b.n	8003344 <UART_SetConfig+0x208>
      default:
        pclk = 0U;
 800333a:	2300      	movs	r3, #0
 800333c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	77bb      	strb	r3, [r7, #30]
        break;
 8003342:	bf00      	nop
    }

    if (pclk != 0U)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d018      	beq.n	800337c <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	085a      	lsrs	r2, r3, #1
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	441a      	add	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	fbb2 f3f3 	udiv	r3, r2, r3
 800335c:	b29b      	uxth	r3, r3
 800335e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	2b0f      	cmp	r3, #15
 8003364:	d908      	bls.n	8003378 <UART_SetConfig+0x23c>
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800336c:	d204      	bcs.n	8003378 <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = usartdiv;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	60da      	str	r2, [r3, #12]
 8003376:	e001      	b.n	800337c <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003388:	7fbb      	ldrb	r3, [r7, #30]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3720      	adds	r7, #32
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	efff69f3 	.word	0xefff69f3
 8003398:	40013800 	.word	0x40013800
 800339c:	40021000 	.word	0x40021000
 80033a0:	40004400 	.word	0x40004400
 80033a4:	40004800 	.word	0x40004800
 80033a8:	007a1200 	.word	0x007a1200

080033ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00a      	beq.n	80033d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00a      	beq.n	80033f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	f003 0304 	and.w	r3, r3, #4
 8003400:	2b00      	cmp	r3, #0
 8003402:	d00a      	beq.n	800341a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	f003 0310 	and.w	r3, r3, #16
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00a      	beq.n	800345e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	f003 0320 	and.w	r3, r3, #32
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00a      	beq.n	8003480 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003488:	2b00      	cmp	r3, #0
 800348a:	d01a      	beq.n	80034c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034aa:	d10a      	bne.n	80034c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00a      	beq.n	80034e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	430a      	orrs	r2, r1
 80034e2:	605a      	str	r2, [r3, #4]
  }
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af02      	add	r7, sp, #8
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003500:	f7fd faa8 	bl	8000a54 <HAL_GetTick>
 8003504:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b08      	cmp	r3, #8
 8003512:	d10e      	bne.n	8003532 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003514:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f82d 	bl	8003582 <UART_WaitOnFlagUntilTimeout>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e023      	b.n	800357a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b04      	cmp	r3, #4
 800353e:	d10e      	bne.n	800355e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003540:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f817 	bl	8003582 <UART_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e00d      	b.n	800357a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2220      	movs	r2, #32
 8003562:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2220      	movs	r2, #32
 8003568:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b09c      	sub	sp, #112	; 0x70
 8003586:	af00      	add	r7, sp, #0
 8003588:	60f8      	str	r0, [r7, #12]
 800358a:	60b9      	str	r1, [r7, #8]
 800358c:	603b      	str	r3, [r7, #0]
 800358e:	4613      	mov	r3, r2
 8003590:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003592:	e0a5      	b.n	80036e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003594:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800359a:	f000 80a1 	beq.w	80036e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359e:	f7fd fa59 	bl	8000a54 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d302      	bcc.n	80035b4 <UART_WaitOnFlagUntilTimeout+0x32>
 80035ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d13e      	bne.n	8003632 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035bc:	e853 3f00 	ldrex	r3, [r3]
 80035c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80035c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80035c8:	667b      	str	r3, [r7, #100]	; 0x64
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	461a      	mov	r2, r3
 80035d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80035d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035d4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80035d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80035da:	e841 2300 	strex	r3, r2, [r1]
 80035de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80035e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1e6      	bne.n	80035b4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	3308      	adds	r3, #8
 80035ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035f0:	e853 3f00 	ldrex	r3, [r3]
 80035f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80035f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035f8:	f023 0301 	bic.w	r3, r3, #1
 80035fc:	663b      	str	r3, [r7, #96]	; 0x60
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	3308      	adds	r3, #8
 8003604:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003606:	64ba      	str	r2, [r7, #72]	; 0x48
 8003608:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800360c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800360e:	e841 2300 	strex	r3, r2, [r1]
 8003612:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003614:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1e5      	bne.n	80035e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2220      	movs	r2, #32
 800361e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e067      	b.n	8003702 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d04f      	beq.n	80036e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800364a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800364e:	d147      	bne.n	80036e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003658:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003662:	e853 3f00 	ldrex	r3, [r3]
 8003666:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800366e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	461a      	mov	r2, r3
 8003676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003678:	637b      	str	r3, [r7, #52]	; 0x34
 800367a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800367c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800367e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003680:	e841 2300 	strex	r3, r2, [r1]
 8003684:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1e6      	bne.n	800365a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	3308      	adds	r3, #8
 8003692:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	e853 3f00 	ldrex	r3, [r3]
 800369a:	613b      	str	r3, [r7, #16]
   return(result);
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	f023 0301 	bic.w	r3, r3, #1
 80036a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	3308      	adds	r3, #8
 80036aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036ac:	623a      	str	r2, [r7, #32]
 80036ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b0:	69f9      	ldr	r1, [r7, #28]
 80036b2:	6a3a      	ldr	r2, [r7, #32]
 80036b4:	e841 2300 	strex	r3, r2, [r1]
 80036b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1e5      	bne.n	800368c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2220      	movs	r2, #32
 80036ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e010      	b.n	8003702 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69da      	ldr	r2, [r3, #28]
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	4013      	ands	r3, r2
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	461a      	mov	r2, r3
 80036f8:	79fb      	ldrb	r3, [r7, #7]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	f43f af4a 	beq.w	8003594 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3770      	adds	r7, #112	; 0x70
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b084      	sub	sp, #16
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003714:	2300      	movs	r3, #0
 8003716:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8003718:	6839      	ldr	r1, [r7, #0]
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f001 fccd 	bl	80050ba <VL53L0X_get_offset_calibration_data_micro_meter>
 8003720:	4603      	mov	r3, r0
 8003722:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8003724:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8003730:	b5b0      	push	{r4, r5, r7, lr}
 8003732:	b096      	sub	sp, #88	; 0x58
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003738:	2300      	movs	r3, #0
 800373a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800373e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8003742:	2b00      	cmp	r3, #0
 8003744:	d107      	bne.n	8003756 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8003746:	2200      	movs	r2, #0
 8003748:	2188      	movs	r1, #136	; 0x88
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f004 fed0 	bl	80084f0 <VL53L0X_WrByte>
 8003750:	4603      	mov	r3, r0
 8003752:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003764:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800376e:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a9e      	ldr	r2, [pc, #632]	; (80039f0 <VL53L0X_DataInit+0x2c0>)
 8003776:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a9d      	ldr	r2, [pc, #628]	; (80039f4 <VL53L0X_DataInit+0x2c4>)
 800377e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8003788:	f107 0310 	add.w	r3, r7, #16
 800378c:	4619      	mov	r1, r3
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 fac2 	bl	8003d18 <VL53L0X_GetDeviceParameters>
 8003794:	4603      	mov	r3, r0
 8003796:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800379a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d112      	bne.n	80037c8 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80037a2:	2300      	movs	r3, #0
 80037a4:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80037a6:	2300      	movs	r3, #0
 80037a8:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f103 0410 	add.w	r4, r3, #16
 80037b0:	f107 0510 	add.w	r5, r7, #16
 80037b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80037c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2264      	movs	r2, #100	; 0x64
 80037cc:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f44f 7261 	mov.w	r2, #900	; 0x384
 80037d6:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80037e0:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80037ea:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80037f6:	2201      	movs	r2, #1
 80037f8:	2180      	movs	r1, #128	; 0x80
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f004 fe78 	bl	80084f0 <VL53L0X_WrByte>
 8003800:	4603      	mov	r3, r0
 8003802:	461a      	mov	r2, r3
 8003804:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003808:	4313      	orrs	r3, r2
 800380a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800380e:	2201      	movs	r2, #1
 8003810:	21ff      	movs	r1, #255	; 0xff
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f004 fe6c 	bl	80084f0 <VL53L0X_WrByte>
 8003818:	4603      	mov	r3, r0
 800381a:	461a      	mov	r2, r3
 800381c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003820:	4313      	orrs	r3, r2
 8003822:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003826:	2200      	movs	r2, #0
 8003828:	2100      	movs	r1, #0
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f004 fe60 	bl	80084f0 <VL53L0X_WrByte>
 8003830:	4603      	mov	r3, r0
 8003832:	461a      	mov	r2, r3
 8003834:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003838:	4313      	orrs	r3, r2
 800383a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800383e:	f107 030f 	add.w	r3, r7, #15
 8003842:	461a      	mov	r2, r3
 8003844:	2191      	movs	r1, #145	; 0x91
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f004 fed4 	bl	80085f4 <VL53L0X_RdByte>
 800384c:	4603      	mov	r3, r0
 800384e:	461a      	mov	r2, r3
 8003850:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003854:	4313      	orrs	r3, r2
 8003856:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800385a:	7bfa      	ldrb	r2, [r7, #15]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8003862:	2201      	movs	r2, #1
 8003864:	2100      	movs	r1, #0
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f004 fe42 	bl	80084f0 <VL53L0X_WrByte>
 800386c:	4603      	mov	r3, r0
 800386e:	461a      	mov	r2, r3
 8003870:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003874:	4313      	orrs	r3, r2
 8003876:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800387a:	2200      	movs	r2, #0
 800387c:	21ff      	movs	r1, #255	; 0xff
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f004 fe36 	bl	80084f0 <VL53L0X_WrByte>
 8003884:	4603      	mov	r3, r0
 8003886:	461a      	mov	r2, r3
 8003888:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800388c:	4313      	orrs	r3, r2
 800388e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003892:	2200      	movs	r2, #0
 8003894:	2180      	movs	r1, #128	; 0x80
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f004 fe2a 	bl	80084f0 <VL53L0X_WrByte>
 800389c:	4603      	mov	r3, r0
 800389e:	461a      	mov	r2, r3
 80038a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80038a4:	4313      	orrs	r3, r2
 80038a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80038aa:	2300      	movs	r3, #0
 80038ac:	653b      	str	r3, [r7, #80]	; 0x50
 80038ae:	e014      	b.n	80038da <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 80038b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d114      	bne.n	80038e2 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80038b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	2201      	movs	r2, #1
 80038be:	4619      	mov	r1, r3
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 fd51 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 80038c6:	4603      	mov	r3, r0
 80038c8:	461a      	mov	r2, r3
 80038ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80038ce:	4313      	orrs	r3, r2
 80038d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80038d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038d6:	3301      	adds	r3, #1
 80038d8:	653b      	str	r3, [r7, #80]	; 0x50
 80038da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038dc:	2b05      	cmp	r3, #5
 80038de:	dde7      	ble.n	80038b0 <VL53L0X_DataInit+0x180>
 80038e0:	e000      	b.n	80038e4 <VL53L0X_DataInit+0x1b4>
		else
			break;
 80038e2:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 80038e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d107      	bne.n	80038fc <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80038ec:	2200      	movs	r2, #0
 80038ee:	2102      	movs	r1, #2
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 fd39 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 80038f6:	4603      	mov	r3, r0
 80038f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80038fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8003900:	2b00      	cmp	r3, #0
 8003902:	d107      	bne.n	8003914 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003904:	2200      	movs	r2, #0
 8003906:	2103      	movs	r1, #3
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f000 fd2d 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 800390e:	4603      	mov	r3, r0
 8003910:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8003914:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8003918:	2b00      	cmp	r3, #0
 800391a:	d107      	bne.n	800392c <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800391c:	2200      	movs	r2, #0
 800391e:	2104      	movs	r1, #4
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f000 fd21 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 8003926:	4603      	mov	r3, r0
 8003928:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800392c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8003930:	2b00      	cmp	r3, #0
 8003932:	d107      	bne.n	8003944 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003934:	2200      	movs	r2, #0
 8003936:	2105      	movs	r1, #5
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 fd15 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 800393e:	4603      	mov	r3, r0
 8003940:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8003944:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8003948:	2b00      	cmp	r3, #0
 800394a:	d108      	bne.n	800395e <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800394c:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8003950:	2100      	movs	r1, #0
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 fdb8 	bl	80044c8 <VL53L0X_SetLimitCheckValue>
 8003958:	4603      	mov	r3, r0
 800395a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800395e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8003962:	2b00      	cmp	r3, #0
 8003964:	d108      	bne.n	8003978 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8003966:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800396a:	2101      	movs	r1, #1
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 fdab 	bl	80044c8 <VL53L0X_SetLimitCheckValue>
 8003972:	4603      	mov	r3, r0
 8003974:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003978:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800397c:	2b00      	cmp	r3, #0
 800397e:	d108      	bne.n	8003992 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8003980:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8003984:	2102      	movs	r1, #2
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 fd9e 	bl	80044c8 <VL53L0X_SetLimitCheckValue>
 800398c:	4603      	mov	r3, r0
 800398e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003992:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8003996:	2b00      	cmp	r3, #0
 8003998:	d107      	bne.n	80039aa <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800399a:	2200      	movs	r2, #0
 800399c:	2103      	movs	r1, #3
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 fd92 	bl	80044c8 <VL53L0X_SetLimitCheckValue>
 80039a4:	4603      	mov	r3, r0
 80039a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80039aa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10f      	bne.n	80039d2 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	22ff      	movs	r2, #255	; 0xff
 80039b6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80039ba:	22ff      	movs	r2, #255	; 0xff
 80039bc:	2101      	movs	r1, #1
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f004 fd96 	bl	80084f0 <VL53L0X_WrByte>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 80039d2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d103      	bne.n	80039e2 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 80039e2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3758      	adds	r7, #88	; 0x58
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bdb0      	pop	{r4, r5, r7, pc}
 80039ee:	bf00      	nop
 80039f0:	00016b85 	.word	0x00016b85
 80039f4:	000970a4 	.word	0x000970a4

080039f8 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80039f8:	b5b0      	push	{r4, r5, r7, lr}
 80039fa:	b09e      	sub	sp, #120	; 0x78
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003a00:	2300      	movs	r3, #0
 8003a02:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8003a06:	f107 031c 	add.w	r3, r7, #28
 8003a0a:	2240      	movs	r2, #64	; 0x40
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f004 fed3 	bl	80087ba <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8003a14:	2300      	movs	r3, #0
 8003a16:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8003a26:	2300      	movs	r3, #0
 8003a28:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8003a34:	2101      	movs	r1, #1
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f002 fa95 	bl	8005f66 <VL53L0X_get_info_from_device>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8003a48:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8003a50:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8003a54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d80d      	bhi.n	8003a78 <VL53L0X_StaticInit+0x80>
 8003a5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d102      	bne.n	8003a6a <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8003a64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a66:	2b20      	cmp	r3, #32
 8003a68:	d806      	bhi.n	8003a78 <VL53L0X_StaticInit+0x80>
 8003a6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10e      	bne.n	8003a90 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8003a72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a74:	2b0c      	cmp	r3, #12
 8003a76:	d90b      	bls.n	8003a90 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8003a78:	f107 0218 	add.w	r2, r7, #24
 8003a7c:	f107 0314 	add.w	r3, r7, #20
 8003a80:	4619      	mov	r1, r3
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f001 fd14 	bl	80054b0 <VL53L0X_perform_ref_spad_management>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8003a8e:	e009      	b.n	8003aa4 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8003a90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003a94:	461a      	mov	r2, r3
 8003a96:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f001 ff15 	bl	80058c8 <VL53L0X_set_reference_spads>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8003aa4:	4b94      	ldr	r3, [pc, #592]	; (8003cf8 <VL53L0X_StaticInit+0x300>)
 8003aa6:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8003aa8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10f      	bne.n	8003ad0 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8003ab6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8003aba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8003ac8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003aca:	e001      	b.n	8003ad0 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8003acc:	4b8a      	ldr	r3, [pc, #552]	; (8003cf8 <VL53L0X_StaticInit+0x300>)
 8003ace:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8003ad0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d106      	bne.n	8003ae6 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8003ad8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f003 fde8 	bl	80076b0 <VL53L0X_load_tuning_settings>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8003ae6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10a      	bne.n	8003b04 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8003aee:	2300      	movs	r3, #0
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	2304      	movs	r3, #4
 8003af4:	2200      	movs	r2, #0
 8003af6:	2100      	movs	r1, #0
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f001 f90d 	bl	8004d18 <VL53L0X_SetGpioConfig>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003b04:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d121      	bne.n	8003b50 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	21ff      	movs	r1, #255	; 0xff
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f004 fced 	bl	80084f0 <VL53L0X_WrByte>
 8003b16:	4603      	mov	r3, r0
 8003b18:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8003b1c:	f107 031a 	add.w	r3, r7, #26
 8003b20:	461a      	mov	r2, r3
 8003b22:	2184      	movs	r1, #132	; 0x84
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f004 fd8f 	bl	8008648 <VL53L0X_RdWord>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003b32:	4313      	orrs	r3, r2
 8003b34:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003b38:	2200      	movs	r2, #0
 8003b3a:	21ff      	movs	r1, #255	; 0xff
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f004 fcd7 	bl	80084f0 <VL53L0X_WrByte>
 8003b42:	4603      	mov	r3, r0
 8003b44:	461a      	mov	r2, r3
 8003b46:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003b50:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d105      	bne.n	8003b64 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8003b58:	8b7b      	ldrh	r3, [r7, #26]
 8003b5a:	011b      	lsls	r3, r3, #4
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8003b64:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d108      	bne.n	8003b7e <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8003b6c:	f107 031c 	add.w	r3, r7, #28
 8003b70:	4619      	mov	r1, r3
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f8d0 	bl	8003d18 <VL53L0X_GetDeviceParameters>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8003b7e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d110      	bne.n	8003ba8 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8003b86:	f107 0319 	add.w	r3, r7, #25
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f9ae 	bl	8003eee <VL53L0X_GetFractionEnable>
 8003b92:	4603      	mov	r3, r0
 8003b94:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8003b98:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d103      	bne.n	8003ba8 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8003ba0:	7e7a      	ldrb	r2, [r7, #25]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8003ba8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10e      	bne.n	8003bce <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f103 0410 	add.w	r4, r3, #16
 8003bb6:	f107 051c 	add.w	r5, r7, #28
 8003bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bc6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003bca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8003bce:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d111      	bne.n	8003bfa <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8003bd6:	f107 0319 	add.w	r3, r7, #25
 8003bda:	461a      	mov	r2, r3
 8003bdc:	2101      	movs	r1, #1
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f004 fd08 	bl	80085f4 <VL53L0X_RdByte>
 8003be4:	4603      	mov	r3, r0
 8003be6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8003bea:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d103      	bne.n	8003bfa <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8003bf2:	7e7a      	ldrb	r2, [r7, #25]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8003bfa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d107      	bne.n	8003c12 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8003c02:	2200      	movs	r2, #0
 8003c04:	2100      	movs	r1, #0
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 f9e6 	bl	8003fd8 <VL53L0X_SetSequenceStepEnable>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8003c12:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d107      	bne.n	8003c2a <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2102      	movs	r1, #2
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 f9da 	bl	8003fd8 <VL53L0X_SetSequenceStepEnable>
 8003c24:	4603      	mov	r3, r0
 8003c26:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8003c2a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d103      	bne.n	8003c3a <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2203      	movs	r2, #3
 8003c36:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8003c3a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d109      	bne.n	8003c56 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8003c42:	f107 0313 	add.w	r3, r7, #19
 8003c46:	461a      	mov	r2, r3
 8003c48:	2100      	movs	r1, #0
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f9ac 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8003c50:	4603      	mov	r3, r0
 8003c52:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c56:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d103      	bne.n	8003c66 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003c5e:	7cfa      	ldrb	r2, [r7, #19]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8003c66:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d109      	bne.n	8003c82 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8003c6e:	f107 0313 	add.w	r3, r7, #19
 8003c72:	461a      	mov	r2, r3
 8003c74:	2101      	movs	r1, #1
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f996 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c82:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d103      	bne.n	8003c92 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003c8a:	7cfa      	ldrb	r2, [r7, #19]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8003c92:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d109      	bne.n	8003cae <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8003c9a:	f107 030c 	add.w	r3, r7, #12
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	2103      	movs	r1, #3
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f002 fee0 	bl	8006a68 <get_sequence_step_timeout>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003cae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d103      	bne.n	8003cbe <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8003cbe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d109      	bne.n	8003cda <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8003cc6:	f107 030c 	add.w	r3, r7, #12
 8003cca:	461a      	mov	r2, r3
 8003ccc:	2104      	movs	r1, #4
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f002 feca 	bl	8006a68 <get_sequence_step_timeout>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003cda:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d103      	bne.n	8003cea <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003cea:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3770      	adds	r7, #112	; 0x70
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bdb0      	pop	{r4, r5, r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20000010 	.word	0x20000010

08003cfc <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8003d04:	239d      	movs	r3, #157	; 0x9d
 8003d06:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8003d08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d22:	2300      	movs	r3, #0
 8003d24:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	4619      	mov	r1, r3
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f8cc 	bl	8003ec8 <VL53L0X_GetDeviceMode>
 8003d30:	4603      	mov	r3, r0
 8003d32:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d107      	bne.n	8003d4c <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	3308      	adds	r3, #8
 8003d40:	4619      	mov	r1, r3
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 fa94 	bl	8004270 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8003d4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d102      	bne.n	8003d5a <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	2200      	movs	r2, #0
 8003d58:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8003d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d107      	bne.n	8003d72 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	3310      	adds	r3, #16
 8003d66:	4619      	mov	r1, r3
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 faca 	bl	8004302 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8003d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d107      	bne.n	8003d8a <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	3314      	adds	r3, #20
 8003d7e:	4619      	mov	r1, r3
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7ff fcc2 	bl	800370a <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8003d86:	4603      	mov	r3, r0
 8003d88:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8003d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d134      	bne.n	8003dfc <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003d92:	2300      	movs	r3, #0
 8003d94:	60bb      	str	r3, [r7, #8]
 8003d96:	e02a      	b.n	8003dee <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8003d98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d12a      	bne.n	8003df6 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	b299      	uxth	r1, r3
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	3308      	adds	r3, #8
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	4413      	add	r3, r2
 8003dae:	3304      	adds	r3, #4
 8003db0:	461a      	mov	r2, r3
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 fbea 	bl	800458c <VL53L0X_GetLimitCheckValue>
 8003db8:	4603      	mov	r3, r0
 8003dba:	461a      	mov	r2, r3
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8003dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d117      	bne.n	8003dfa <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	b299      	uxth	r1, r3
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	3318      	adds	r3, #24
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f000 fb51 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 8003dde:	4603      	mov	r3, r0
 8003de0:	461a      	mov	r2, r3
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	3301      	adds	r3, #1
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b05      	cmp	r3, #5
 8003df2:	ddd1      	ble.n	8003d98 <VL53L0X_GetDeviceParameters+0x80>
 8003df4:	e002      	b.n	8003dfc <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8003df6:	bf00      	nop
 8003df8:	e000      	b.n	8003dfc <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8003dfa:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d107      	bne.n	8003e14 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	333c      	adds	r3, #60	; 0x3c
 8003e08:	4619      	mov	r1, r3
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 fc4c 	bl	80046a8 <VL53L0X_GetWrapAroundCheckEnable>
 8003e10:	4603      	mov	r3, r0
 8003e12:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8003e14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d107      	bne.n	8003e2c <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	3304      	adds	r3, #4
 8003e20:	4619      	mov	r1, r3
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f895 	bl	8003f52 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	460b      	mov	r3, r1
 8003e42:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003e44:	2300      	movs	r3, #0
 8003e46:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8003e48:	78fb      	ldrb	r3, [r7, #3]
 8003e4a:	2b15      	cmp	r3, #21
 8003e4c:	d832      	bhi.n	8003eb4 <VL53L0X_SetDeviceMode+0x7c>
 8003e4e:	a201      	add	r2, pc, #4	; (adr r2, 8003e54 <VL53L0X_SetDeviceMode+0x1c>)
 8003e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e54:	08003ead 	.word	0x08003ead
 8003e58:	08003ead 	.word	0x08003ead
 8003e5c:	08003eb5 	.word	0x08003eb5
 8003e60:	08003ead 	.word	0x08003ead
 8003e64:	08003eb5 	.word	0x08003eb5
 8003e68:	08003eb5 	.word	0x08003eb5
 8003e6c:	08003eb5 	.word	0x08003eb5
 8003e70:	08003eb5 	.word	0x08003eb5
 8003e74:	08003eb5 	.word	0x08003eb5
 8003e78:	08003eb5 	.word	0x08003eb5
 8003e7c:	08003eb5 	.word	0x08003eb5
 8003e80:	08003eb5 	.word	0x08003eb5
 8003e84:	08003eb5 	.word	0x08003eb5
 8003e88:	08003eb5 	.word	0x08003eb5
 8003e8c:	08003eb5 	.word	0x08003eb5
 8003e90:	08003eb5 	.word	0x08003eb5
 8003e94:	08003eb5 	.word	0x08003eb5
 8003e98:	08003eb5 	.word	0x08003eb5
 8003e9c:	08003eb5 	.word	0x08003eb5
 8003ea0:	08003eb5 	.word	0x08003eb5
 8003ea4:	08003ead 	.word	0x08003ead
 8003ea8:	08003ead 	.word	0x08003ead
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	78fa      	ldrb	r2, [r7, #3]
 8003eb0:	741a      	strb	r2, [r3, #16]
		break;
 8003eb2:	e001      	b.n	8003eb8 <VL53L0X_SetDeviceMode+0x80>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8003eb4:	23f8      	movs	r3, #248	; 0xf8
 8003eb6:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	7c1a      	ldrb	r2, [r3, #16]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b084      	sub	sp, #16
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
 8003ef6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	2109      	movs	r1, #9
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f004 fb77 	bl	80085f4 <VL53L0X_RdByte>
 8003f06:	4603      	mov	r3, r0
 8003f08:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d106      	bne.n	8003f20 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f36:	2300      	movs	r3, #0
 8003f38:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8003f3a:	6839      	ldr	r1, [r7, #0]
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f003 fa26 	bl	800738e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8003f42:	4603      	mov	r3, r0
 8003f44:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8003f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b084      	sub	sp, #16
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
 8003f5a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8003f60:	6839      	ldr	r1, [r7, #0]
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f003 faf3 	bl	800754e <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8003f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	460b      	mov	r3, r1
 8003f82:	70fb      	strb	r3, [r7, #3]
 8003f84:	4613      	mov	r3, r2
 8003f86:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8003f8c:	78ba      	ldrb	r2, [r7, #2]
 8003f8e:	78fb      	ldrb	r3, [r7, #3]
 8003f90:	4619      	mov	r1, r3
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f002 ff3b 	bl	8006e0e <VL53L0X_set_vcsel_pulse_period>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8003f9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	607a      	str	r2, [r7, #4]
 8003fb4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8003fba:	7afb      	ldrb	r3, [r7, #11]
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f003 f9ad 	bl	8007320 <VL53L0X_get_vcsel_pulse_period>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8003fca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3718      	adds	r7, #24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	70fb      	strb	r3, [r7, #3]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8003fec:	2300      	movs	r3, #0
 8003fee:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8003ff4:	f107 030f 	add.w	r3, r7, #15
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f004 faf9 	bl	80085f4 <VL53L0X_RdByte>
 8004002:	4603      	mov	r3, r0
 8004004:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8004006:	7bfb      	ldrb	r3, [r7, #15]
 8004008:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800400a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d15a      	bne.n	80040c8 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8004012:	78bb      	ldrb	r3, [r7, #2]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d12b      	bne.n	8004070 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8004018:	78fb      	ldrb	r3, [r7, #3]
 800401a:	2b04      	cmp	r3, #4
 800401c:	d825      	bhi.n	800406a <VL53L0X_SetSequenceStepEnable+0x92>
 800401e:	a201      	add	r2, pc, #4	; (adr r2, 8004024 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8004020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004024:	08004039 	.word	0x08004039
 8004028:	08004043 	.word	0x08004043
 800402c:	0800404d 	.word	0x0800404d
 8004030:	08004057 	.word	0x08004057
 8004034:	08004061 	.word	0x08004061
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8004038:	7dbb      	ldrb	r3, [r7, #22]
 800403a:	f043 0310 	orr.w	r3, r3, #16
 800403e:	75bb      	strb	r3, [r7, #22]
				break;
 8004040:	e043      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8004042:	7dbb      	ldrb	r3, [r7, #22]
 8004044:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8004048:	75bb      	strb	r3, [r7, #22]
				break;
 800404a:	e03e      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800404c:	7dbb      	ldrb	r3, [r7, #22]
 800404e:	f043 0304 	orr.w	r3, r3, #4
 8004052:	75bb      	strb	r3, [r7, #22]
				break;
 8004054:	e039      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8004056:	7dbb      	ldrb	r3, [r7, #22]
 8004058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800405c:	75bb      	strb	r3, [r7, #22]
				break;
 800405e:	e034      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8004060:	7dbb      	ldrb	r3, [r7, #22]
 8004062:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004066:	75bb      	strb	r3, [r7, #22]
				break;
 8004068:	e02f      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800406a:	23fc      	movs	r3, #252	; 0xfc
 800406c:	75fb      	strb	r3, [r7, #23]
 800406e:	e02c      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8004070:	78fb      	ldrb	r3, [r7, #3]
 8004072:	2b04      	cmp	r3, #4
 8004074:	d825      	bhi.n	80040c2 <VL53L0X_SetSequenceStepEnable+0xea>
 8004076:	a201      	add	r2, pc, #4	; (adr r2, 800407c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8004078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407c:	08004091 	.word	0x08004091
 8004080:	0800409b 	.word	0x0800409b
 8004084:	080040a5 	.word	0x080040a5
 8004088:	080040af 	.word	0x080040af
 800408c:	080040b9 	.word	0x080040b9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8004090:	7dbb      	ldrb	r3, [r7, #22]
 8004092:	f023 0310 	bic.w	r3, r3, #16
 8004096:	75bb      	strb	r3, [r7, #22]
				break;
 8004098:	e017      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800409a:	7dbb      	ldrb	r3, [r7, #22]
 800409c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80040a0:	75bb      	strb	r3, [r7, #22]
				break;
 80040a2:	e012      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80040a4:	7dbb      	ldrb	r3, [r7, #22]
 80040a6:	f023 0304 	bic.w	r3, r3, #4
 80040aa:	75bb      	strb	r3, [r7, #22]
				break;
 80040ac:	e00d      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80040ae:	7dbb      	ldrb	r3, [r7, #22]
 80040b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040b4:	75bb      	strb	r3, [r7, #22]
				break;
 80040b6:	e008      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80040b8:	7dbb      	ldrb	r3, [r7, #22]
 80040ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040be:	75bb      	strb	r3, [r7, #22]
				break;
 80040c0:	e003      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80040c2:	23fc      	movs	r3, #252	; 0xfc
 80040c4:	75fb      	strb	r3, [r7, #23]
 80040c6:	e000      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80040c8:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80040ca:	7bfb      	ldrb	r3, [r7, #15]
 80040cc:	7dba      	ldrb	r2, [r7, #22]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d01e      	beq.n	8004110 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80040d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d107      	bne.n	80040ea <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80040da:	7dbb      	ldrb	r3, [r7, #22]
 80040dc:	461a      	mov	r2, r3
 80040de:	2101      	movs	r1, #1
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f004 fa05 	bl	80084f0 <VL53L0X_WrByte>
 80040e6:	4603      	mov	r3, r0
 80040e8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80040ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d103      	bne.n	80040fa <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	7dba      	ldrb	r2, [r7, #22]
 80040f6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80040fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8004108:	6939      	ldr	r1, [r7, #16]
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7ff ff0e 	bl	8003f2c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8004110:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	607b      	str	r3, [r7, #4]
 8004126:	460b      	mov	r3, r1
 8004128:	72fb      	strb	r3, [r7, #11]
 800412a:	4613      	mov	r3, r2
 800412c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800412e:	2300      	movs	r3, #0
 8004130:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8004138:	7afb      	ldrb	r3, [r7, #11]
 800413a:	2b04      	cmp	r3, #4
 800413c:	d836      	bhi.n	80041ac <sequence_step_enabled+0x90>
 800413e:	a201      	add	r2, pc, #4	; (adr r2, 8004144 <sequence_step_enabled+0x28>)
 8004140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004144:	08004159 	.word	0x08004159
 8004148:	0800416b 	.word	0x0800416b
 800414c:	0800417d 	.word	0x0800417d
 8004150:	0800418f 	.word	0x0800418f
 8004154:	080041a1 	.word	0x080041a1
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8004158:	7abb      	ldrb	r3, [r7, #10]
 800415a:	111b      	asrs	r3, r3, #4
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	b2da      	uxtb	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	701a      	strb	r2, [r3, #0]
		break;
 8004168:	e022      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800416a:	7abb      	ldrb	r3, [r7, #10]
 800416c:	10db      	asrs	r3, r3, #3
 800416e:	b2db      	uxtb	r3, r3
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	b2da      	uxtb	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	701a      	strb	r2, [r3, #0]
		break;
 800417a:	e019      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800417c:	7abb      	ldrb	r3, [r7, #10]
 800417e:	109b      	asrs	r3, r3, #2
 8004180:	b2db      	uxtb	r3, r3
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	b2da      	uxtb	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	701a      	strb	r2, [r3, #0]
		break;
 800418c:	e010      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800418e:	7abb      	ldrb	r3, [r7, #10]
 8004190:	119b      	asrs	r3, r3, #6
 8004192:	b2db      	uxtb	r3, r3
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	b2da      	uxtb	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	701a      	strb	r2, [r3, #0]
		break;
 800419e:	e007      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80041a0:	7abb      	ldrb	r3, [r7, #10]
 80041a2:	09db      	lsrs	r3, r3, #7
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	701a      	strb	r2, [r3, #0]
		break;
 80041aa:	e001      	b.n	80041b0 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80041ac:	23fc      	movs	r3, #252	; 0xfc
 80041ae:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80041b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	371c      	adds	r7, #28
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80041ca:	2300      	movs	r3, #0
 80041cc:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80041d2:	f107 030e 	add.w	r3, r7, #14
 80041d6:	461a      	mov	r2, r3
 80041d8:	2101      	movs	r1, #1
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f004 fa0a 	bl	80085f4 <VL53L0X_RdByte>
 80041e0:	4603      	mov	r3, r0
 80041e2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80041e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d107      	bne.n	80041fc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80041ec:	7bba      	ldrb	r2, [r7, #14]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2100      	movs	r1, #0
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7ff ff92 	bl	800411c <sequence_step_enabled>
 80041f8:	4603      	mov	r3, r0
 80041fa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80041fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d108      	bne.n	8004216 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8004204:	7bba      	ldrb	r2, [r7, #14]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	3302      	adds	r3, #2
 800420a:	2101      	movs	r1, #1
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f7ff ff85 	bl	800411c <sequence_step_enabled>
 8004212:	4603      	mov	r3, r0
 8004214:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d108      	bne.n	8004230 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800421e:	7bba      	ldrb	r2, [r7, #14]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	3301      	adds	r3, #1
 8004224:	2102      	movs	r1, #2
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff ff78 	bl	800411c <sequence_step_enabled>
 800422c:	4603      	mov	r3, r0
 800422e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d108      	bne.n	800424a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8004238:	7bba      	ldrb	r2, [r7, #14]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	3303      	adds	r3, #3
 800423e:	2103      	movs	r1, #3
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ff6b 	bl	800411c <sequence_step_enabled>
 8004246:	4603      	mov	r3, r0
 8004248:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800424a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d108      	bne.n	8004264 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8004252:	7bba      	ldrb	r2, [r7, #14]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	3304      	adds	r3, #4
 8004258:	2104      	movs	r1, #4
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff ff5e 	bl	800411c <sequence_step_enabled>
 8004260:	4603      	mov	r3, r0
 8004262:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004264:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800427a:	2300      	movs	r3, #0
 800427c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800427e:	f107 030c 	add.w	r3, r7, #12
 8004282:	461a      	mov	r2, r3
 8004284:	21f8      	movs	r1, #248	; 0xf8
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f004 f9de 	bl	8008648 <VL53L0X_RdWord>
 800428c:	4603      	mov	r3, r0
 800428e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8004290:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d108      	bne.n	80042aa <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8004298:	f107 0308 	add.w	r3, r7, #8
 800429c:	461a      	mov	r2, r3
 800429e:	2104      	movs	r1, #4
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f004 fa09 	bl	80086b8 <VL53L0X_RdDWord>
 80042a6:	4603      	mov	r3, r0
 80042a8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80042aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10c      	bne.n	80042cc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80042b2:	89bb      	ldrh	r3, [r7, #12]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	89ba      	ldrh	r2, [r7, #12]
 80042bc:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80042cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80042e2:	2300      	movs	r3, #0
 80042e4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	7f1b      	ldrb	r3, [r3, #28]
 80042ea:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	7bba      	ldrb	r2, [r7, #14]
 80042f0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80042f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b086      	sub	sp, #24
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
 800430a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800430c:	2300      	movs	r3, #0
 800430e:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8004310:	f107 030e 	add.w	r3, r7, #14
 8004314:	461a      	mov	r2, r3
 8004316:	2120      	movs	r1, #32
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f004 f995 	bl	8008648 <VL53L0X_RdWord>
 800431e:	4603      	mov	r3, r0
 8004320:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8004322:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d118      	bne.n	800435c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800432a:	89fb      	ldrh	r3, [r7, #14]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d109      	bne.n	8004344 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	771a      	strb	r2, [r3, #28]
 8004342:	e00b      	b.n	800435c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004344:	89fb      	ldrh	r3, [r7, #14]
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2201      	movs	r2, #1
 800435a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800435c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	460b      	mov	r3, r1
 8004372:	807b      	strh	r3, [r7, #2]
 8004374:	4613      	mov	r3, r2
 8004376:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004378:	2300      	movs	r3, #0
 800437a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800437c:	2300      	movs	r3, #0
 800437e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8004380:	2300      	movs	r3, #0
 8004382:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8004384:	2300      	movs	r3, #0
 8004386:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004388:	887b      	ldrh	r3, [r7, #2]
 800438a:	2b05      	cmp	r3, #5
 800438c:	d902      	bls.n	8004394 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800438e:	23fc      	movs	r3, #252	; 0xfc
 8004390:	75fb      	strb	r3, [r7, #23]
 8004392:	e05b      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8004394:	787b      	ldrb	r3, [r7, #1]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d106      	bne.n	80043a8 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800439a:	2300      	movs	r3, #0
 800439c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800439e:	2300      	movs	r3, #0
 80043a0:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 80043a2:	2301      	movs	r3, #1
 80043a4:	73bb      	strb	r3, [r7, #14]
 80043a6:	e00a      	b.n	80043be <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80043a8:	887b      	ldrh	r3, [r7, #2]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	330c      	adds	r3, #12
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80043b6:	2300      	movs	r3, #0
 80043b8:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80043ba:	2301      	movs	r3, #1
 80043bc:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80043be:	887b      	ldrh	r3, [r7, #2]
 80043c0:	2b05      	cmp	r3, #5
 80043c2:	d841      	bhi.n	8004448 <VL53L0X_SetLimitCheckEnable+0xe0>
 80043c4:	a201      	add	r2, pc, #4	; (adr r2, 80043cc <VL53L0X_SetLimitCheckEnable+0x64>)
 80043c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ca:	bf00      	nop
 80043cc:	080043e5 	.word	0x080043e5
 80043d0:	080043ef 	.word	0x080043ef
 80043d4:	08004405 	.word	0x08004405
 80043d8:	0800440f 	.word	0x0800440f
 80043dc:	08004419 	.word	0x08004419
 80043e0:	08004431 	.word	0x08004431

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	7bfa      	ldrb	r2, [r7, #15]
 80043e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80043ec:	e02e      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	461a      	mov	r2, r3
 80043f6:	2144      	movs	r1, #68	; 0x44
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f004 f89d 	bl	8008538 <VL53L0X_WrWord>
 80043fe:	4603      	mov	r3, r0
 8004400:	75fb      	strb	r3, [r7, #23]

			break;
 8004402:	e023      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	7bfa      	ldrb	r2, [r7, #15]
 8004408:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800440c:	e01e      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	7bfa      	ldrb	r2, [r7, #15]
 8004412:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8004416:	e019      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8004418:	7bbb      	ldrb	r3, [r7, #14]
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800441e:	7b7b      	ldrb	r3, [r7, #13]
 8004420:	22fe      	movs	r2, #254	; 0xfe
 8004422:	2160      	movs	r1, #96	; 0x60
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f004 f8b1 	bl	800858c <VL53L0X_UpdateByte>
 800442a:	4603      	mov	r3, r0
 800442c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800442e:	e00d      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8004430:	7bbb      	ldrb	r3, [r7, #14]
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004436:	7b7b      	ldrb	r3, [r7, #13]
 8004438:	22ef      	movs	r2, #239	; 0xef
 800443a:	2160      	movs	r1, #96	; 0x60
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f004 f8a5 	bl	800858c <VL53L0X_UpdateByte>
 8004442:	4603      	mov	r3, r0
 8004444:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8004446:	e001      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004448:	23fc      	movs	r3, #252	; 0xfc
 800444a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800444c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10f      	bne.n	8004474 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8004454:	787b      	ldrb	r3, [r7, #1]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800445a:	887b      	ldrh	r3, [r7, #2]
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	4413      	add	r3, r2
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004466:	e005      	b.n	8004474 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004468:	887b      	ldrh	r3, [r7, #2]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	4413      	add	r3, r2
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004474:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3718      	adds	r7, #24
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	460b      	mov	r3, r1
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800448e:	2300      	movs	r3, #0
 8004490:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004492:	897b      	ldrh	r3, [r7, #10]
 8004494:	2b05      	cmp	r3, #5
 8004496:	d905      	bls.n	80044a4 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004498:	23fc      	movs	r3, #252	; 0xfc
 800449a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	701a      	strb	r2, [r3, #0]
 80044a2:	e008      	b.n	80044b6 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044a4:	897b      	ldrh	r3, [r7, #10]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4413      	add	r3, r2
 80044aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044ae:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	7dba      	ldrb	r2, [r7, #22]
 80044b4:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80044b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	371c      	adds	r7, #28
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
	...

080044c8 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b086      	sub	sp, #24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	460b      	mov	r3, r1
 80044d2:	607a      	str	r2, [r7, #4]
 80044d4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80044d6:	2300      	movs	r3, #0
 80044d8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80044da:	897b      	ldrh	r3, [r7, #10]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4413      	add	r3, r2
 80044e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044e4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80044e6:	7dbb      	ldrb	r3, [r7, #22]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d107      	bne.n	80044fc <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80044ec:	897b      	ldrh	r3, [r7, #10]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	330c      	adds	r3, #12
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4413      	add	r3, r2
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	605a      	str	r2, [r3, #4]
 80044fa:	e040      	b.n	800457e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80044fc:	897b      	ldrh	r3, [r7, #10]
 80044fe:	2b05      	cmp	r3, #5
 8004500:	d830      	bhi.n	8004564 <VL53L0X_SetLimitCheckValue+0x9c>
 8004502:	a201      	add	r2, pc, #4	; (adr r2, 8004508 <VL53L0X_SetLimitCheckValue+0x40>)
 8004504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004508:	08004521 	.word	0x08004521
 800450c:	08004529 	.word	0x08004529
 8004510:	0800453f 	.word	0x0800453f
 8004514:	08004547 	.word	0x08004547
 8004518:	0800454f 	.word	0x0800454f
 800451c:	0800454f 	.word	0x0800454f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8004526:	e01f      	b.n	8004568 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800452c:	b29b      	uxth	r3, r3
 800452e:	461a      	mov	r2, r3
 8004530:	2144      	movs	r1, #68	; 0x44
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f004 f800 	bl	8008538 <VL53L0X_WrWord>
 8004538:	4603      	mov	r3, r0
 800453a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800453c:	e014      	b.n	8004568 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8004544:	e010      	b.n	8004568 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800454c:	e00c      	b.n	8004568 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004552:	b29b      	uxth	r3, r3
 8004554:	461a      	mov	r2, r3
 8004556:	2164      	movs	r1, #100	; 0x64
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f003 ffed 	bl	8008538 <VL53L0X_WrWord>
 800455e:	4603      	mov	r3, r0
 8004560:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004562:	e001      	b.n	8004568 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004564:	23fc      	movs	r3, #252	; 0xfc
 8004566:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004568:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d106      	bne.n	800457e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004570:	897b      	ldrh	r3, [r7, #10]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	330c      	adds	r3, #12
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800457e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004582:	4618      	mov	r0, r3
 8004584:	3718      	adds	r7, #24
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop

0800458c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b088      	sub	sp, #32
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	460b      	mov	r3, r1
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800459a:	2300      	movs	r3, #0
 800459c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800459e:	2300      	movs	r3, #0
 80045a0:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80045a2:	897b      	ldrh	r3, [r7, #10]
 80045a4:	2b05      	cmp	r3, #5
 80045a6:	d847      	bhi.n	8004638 <VL53L0X_GetLimitCheckValue+0xac>
 80045a8:	a201      	add	r2, pc, #4	; (adr r2, 80045b0 <VL53L0X_GetLimitCheckValue+0x24>)
 80045aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ae:	bf00      	nop
 80045b0:	080045c9 	.word	0x080045c9
 80045b4:	080045d5 	.word	0x080045d5
 80045b8:	080045fb 	.word	0x080045fb
 80045bc:	08004607 	.word	0x08004607
 80045c0:	08004613 	.word	0x08004613
 80045c4:	08004613 	.word	0x08004613

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045cc:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80045ce:	2300      	movs	r3, #0
 80045d0:	77bb      	strb	r3, [r7, #30]
		break;
 80045d2:	e033      	b.n	800463c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80045d4:	f107 0316 	add.w	r3, r7, #22
 80045d8:	461a      	mov	r2, r3
 80045da:	2144      	movs	r1, #68	; 0x44
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f004 f833 	bl	8008648 <VL53L0X_RdWord>
 80045e2:	4603      	mov	r3, r0
 80045e4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80045e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d102      	bne.n	80045f4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80045ee:	8afb      	ldrh	r3, [r7, #22]
 80045f0:	025b      	lsls	r3, r3, #9
 80045f2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80045f4:	2301      	movs	r3, #1
 80045f6:	77bb      	strb	r3, [r7, #30]
		break;
 80045f8:	e020      	b.n	800463c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fe:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8004600:	2300      	movs	r3, #0
 8004602:	77bb      	strb	r3, [r7, #30]
		break;
 8004604:	e01a      	b.n	800463c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800460c:	2300      	movs	r3, #0
 800460e:	77bb      	strb	r3, [r7, #30]
		break;
 8004610:	e014      	b.n	800463c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004612:	f107 0316 	add.w	r3, r7, #22
 8004616:	461a      	mov	r2, r3
 8004618:	2164      	movs	r1, #100	; 0x64
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f004 f814 	bl	8008648 <VL53L0X_RdWord>
 8004620:	4603      	mov	r3, r0
 8004622:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004624:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d102      	bne.n	8004632 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800462c:	8afb      	ldrh	r3, [r7, #22]
 800462e:	025b      	lsls	r3, r3, #9
 8004630:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8004632:	2300      	movs	r3, #0
 8004634:	77bb      	strb	r3, [r7, #30]
		break;
 8004636:	e001      	b.n	800463c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004638:	23fc      	movs	r3, #252	; 0xfc
 800463a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800463c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d12a      	bne.n	800469a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8004644:	7fbb      	ldrb	r3, [r7, #30]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d124      	bne.n	8004694 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d110      	bne.n	8004672 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8004650:	897b      	ldrh	r3, [r7, #10]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	330c      	adds	r3, #12
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4413      	add	r3, r2
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004664:	897b      	ldrh	r3, [r7, #10]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	4413      	add	r3, r2
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004670:	e013      	b.n	800469a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004678:	897b      	ldrh	r3, [r7, #10]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	330c      	adds	r3, #12
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004686:	897b      	ldrh	r3, [r7, #10]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	4413      	add	r3, r2
 800468c:	2201      	movs	r2, #1
 800468e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004692:	e002      	b.n	800469a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800469a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800469e:	4618      	mov	r0, r3
 80046a0:	3720      	adds	r7, #32
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop

080046a8 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80046b2:	2300      	movs	r3, #0
 80046b4:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80046b6:	f107 030e 	add.w	r3, r7, #14
 80046ba:	461a      	mov	r2, r3
 80046bc:	2101      	movs	r1, #1
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f003 ff98 	bl	80085f4 <VL53L0X_RdByte>
 80046c4:	4603      	mov	r3, r0
 80046c6:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 80046c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10e      	bne.n	80046ee <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80046d0:	7bba      	ldrb	r2, [r7, #14]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 80046d8:	7bbb      	ldrb	r3, [r7, #14]
 80046da:	b25b      	sxtb	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	da03      	bge.n	80046e8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2201      	movs	r2, #1
 80046e4:	701a      	strb	r2, [r3, #0]
 80046e6:	e002      	b.n	80046ee <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2200      	movs	r2, #0
 80046ec:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80046ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d104      	bne.n	8004700 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	781a      	ldrb	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004700:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004714:	2300      	movs	r3, #0
 8004716:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004718:	f107 030e 	add.w	r3, r7, #14
 800471c:	4619      	mov	r1, r3
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7ff fbd2 	bl	8003ec8 <VL53L0X_GetDeviceMode>
 8004724:	4603      	mov	r3, r0
 8004726:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004728:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d107      	bne.n	8004740 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004730:	7bbb      	ldrb	r3, [r7, #14]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d104      	bne.n	8004740 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f898 	bl	800486c <VL53L0X_StartMeasurement>
 800473c:	4603      	mov	r3, r0
 800473e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d104      	bne.n	8004752 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f001 fb3f 	bl	8005dcc <VL53L0X_measurement_poll_for_completion>
 800474e:	4603      	mov	r3, r0
 8004750:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800475a:	7bbb      	ldrb	r3, [r7, #14]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d103      	bne.n	8004768 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2203      	movs	r2, #3
 8004764:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8004768:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004780:	2300      	movs	r3, #0
 8004782:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8004784:	2301      	movs	r3, #1
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	68b9      	ldr	r1, [r7, #8]
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f001 fae1 	bl	8005d52 <VL53L0X_perform_ref_calibration>
 8004790:	4603      	mov	r3, r0
 8004792:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8004794:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	460b      	mov	r3, r1
 80047aa:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047ac:	2300      	movs	r3, #0
 80047ae:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80047b6:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 80047b8:	7dbb      	ldrb	r3, [r7, #22]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d005      	beq.n	80047ca <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 80047be:	7dbb      	ldrb	r3, [r7, #22]
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d002      	beq.n	80047ca <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 80047c4:	7dbb      	ldrb	r3, [r7, #22]
 80047c6:	2b03      	cmp	r3, #3
 80047c8:	d147      	bne.n	800485a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 80047ca:	f107 030c 	add.w	r3, r7, #12
 80047ce:	f107 0210 	add.w	r2, r7, #16
 80047d2:	2101      	movs	r1, #1
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 fbc3 	bl	8004f60 <VL53L0X_GetInterruptThresholds>
 80047da:	4603      	mov	r3, r0
 80047dc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80047e4:	d803      	bhi.n	80047ee <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 80047e6:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 80047e8:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80047ec:	d935      	bls.n	800485a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 80047ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d131      	bne.n	800485a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80047f6:	78fb      	ldrb	r3, [r7, #3]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d006      	beq.n	800480a <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 80047fc:	491a      	ldr	r1, [pc, #104]	; (8004868 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f002 ff56 	bl	80076b0 <VL53L0X_load_tuning_settings>
 8004804:	4603      	mov	r3, r0
 8004806:	75fb      	strb	r3, [r7, #23]
 8004808:	e027      	b.n	800485a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800480a:	2204      	movs	r2, #4
 800480c:	21ff      	movs	r1, #255	; 0xff
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f003 fe6e 	bl	80084f0 <VL53L0X_WrByte>
 8004814:	4603      	mov	r3, r0
 8004816:	461a      	mov	r2, r3
 8004818:	7dfb      	ldrb	r3, [r7, #23]
 800481a:	4313      	orrs	r3, r2
 800481c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800481e:	2200      	movs	r2, #0
 8004820:	2170      	movs	r1, #112	; 0x70
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f003 fe64 	bl	80084f0 <VL53L0X_WrByte>
 8004828:	4603      	mov	r3, r0
 800482a:	461a      	mov	r2, r3
 800482c:	7dfb      	ldrb	r3, [r7, #23]
 800482e:	4313      	orrs	r3, r2
 8004830:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004832:	2200      	movs	r2, #0
 8004834:	21ff      	movs	r1, #255	; 0xff
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f003 fe5a 	bl	80084f0 <VL53L0X_WrByte>
 800483c:	4603      	mov	r3, r0
 800483e:	461a      	mov	r2, r3
 8004840:	7dfb      	ldrb	r3, [r7, #23]
 8004842:	4313      	orrs	r3, r2
 8004844:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004846:	2200      	movs	r2, #0
 8004848:	2180      	movs	r1, #128	; 0x80
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f003 fe50 	bl	80084f0 <VL53L0X_WrByte>
 8004850:	4603      	mov	r3, r0
 8004852:	461a      	mov	r2, r3
 8004854:	7dfb      	ldrb	r3, [r7, #23]
 8004856:	4313      	orrs	r3, r2
 8004858:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800485a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800485e:	4618      	mov	r0, r3
 8004860:	3718      	adds	r7, #24
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	20000104 	.word	0x20000104

0800486c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004874:	2300      	movs	r3, #0
 8004876:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8004878:	2301      	movs	r3, #1
 800487a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800487c:	f107 030e 	add.w	r3, r7, #14
 8004880:	4619      	mov	r1, r3
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7ff fb20 	bl	8003ec8 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004888:	2201      	movs	r2, #1
 800488a:	2180      	movs	r1, #128	; 0x80
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f003 fe2f 	bl	80084f0 <VL53L0X_WrByte>
 8004892:	4603      	mov	r3, r0
 8004894:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004896:	2201      	movs	r2, #1
 8004898:	21ff      	movs	r1, #255	; 0xff
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f003 fe28 	bl	80084f0 <VL53L0X_WrByte>
 80048a0:	4603      	mov	r3, r0
 80048a2:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 80048a4:	2200      	movs	r2, #0
 80048a6:	2100      	movs	r1, #0
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f003 fe21 	bl	80084f0 <VL53L0X_WrByte>
 80048ae:	4603      	mov	r3, r0
 80048b0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 80048b8:	461a      	mov	r2, r3
 80048ba:	2191      	movs	r1, #145	; 0x91
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f003 fe17 	bl	80084f0 <VL53L0X_WrByte>
 80048c2:	4603      	mov	r3, r0
 80048c4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 80048c6:	2201      	movs	r2, #1
 80048c8:	2100      	movs	r1, #0
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f003 fe10 	bl	80084f0 <VL53L0X_WrByte>
 80048d0:	4603      	mov	r3, r0
 80048d2:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80048d4:	2200      	movs	r2, #0
 80048d6:	21ff      	movs	r1, #255	; 0xff
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f003 fe09 	bl	80084f0 <VL53L0X_WrByte>
 80048de:	4603      	mov	r3, r0
 80048e0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80048e2:	2200      	movs	r2, #0
 80048e4:	2180      	movs	r1, #128	; 0x80
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f003 fe02 	bl	80084f0 <VL53L0X_WrByte>
 80048ec:	4603      	mov	r3, r0
 80048ee:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80048f0:	7bbb      	ldrb	r3, [r7, #14]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d037      	beq.n	8004966 <VL53L0X_StartMeasurement+0xfa>
 80048f6:	2b03      	cmp	r3, #3
 80048f8:	d04f      	beq.n	800499a <VL53L0X_StartMeasurement+0x12e>
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d167      	bne.n	80049ce <VL53L0X_StartMeasurement+0x162>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80048fe:	2201      	movs	r2, #1
 8004900:	2100      	movs	r1, #0
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f003 fdf4 	bl	80084f0 <VL53L0X_WrByte>
 8004908:	4603      	mov	r3, r0
 800490a:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800490c:	7bfb      	ldrb	r3, [r7, #15]
 800490e:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8004910:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d15d      	bne.n	80049d4 <VL53L0X_StartMeasurement+0x168>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8004918:	2300      	movs	r3, #0
 800491a:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d008      	beq.n	8004934 <VL53L0X_StartMeasurement+0xc8>
					Status = VL53L0X_RdByte(Dev,
 8004922:	f107 030d 	add.w	r3, r7, #13
 8004926:	461a      	mov	r2, r3
 8004928:	2100      	movs	r1, #0
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f003 fe62 	bl	80085f4 <VL53L0X_RdByte>
 8004930:	4603      	mov	r3, r0
 8004932:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	3301      	adds	r3, #1
 8004938:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800493a:	7b7a      	ldrb	r2, [r7, #13]
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	4013      	ands	r3, r2
 8004940:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8004942:	7bfa      	ldrb	r2, [r7, #15]
 8004944:	429a      	cmp	r2, r3
 8004946:	d107      	bne.n	8004958 <VL53L0X_StartMeasurement+0xec>
				&& (Status == VL53L0X_ERROR_NONE)
 8004948:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d103      	bne.n	8004958 <VL53L0X_StartMeasurement+0xec>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004956:	d3e1      	bcc.n	800491c <VL53L0X_StartMeasurement+0xb0>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800495e:	d339      	bcc.n	80049d4 <VL53L0X_StartMeasurement+0x168>
				Status = VL53L0X_ERROR_TIME_OUT;
 8004960:	23f9      	movs	r3, #249	; 0xf9
 8004962:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8004964:	e036      	b.n	80049d4 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8004966:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d105      	bne.n	800497a <VL53L0X_StartMeasurement+0x10e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800496e:	2101      	movs	r1, #1
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f7ff ff15 	bl	80047a0 <VL53L0X_CheckAndLoadInterruptSettings>
 8004976:	4603      	mov	r3, r0
 8004978:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800497a:	2202      	movs	r2, #2
 800497c:	2100      	movs	r1, #0
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f003 fdb6 	bl	80084f0 <VL53L0X_WrByte>
 8004984:	4603      	mov	r3, r0
 8004986:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8004988:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d123      	bne.n	80049d8 <VL53L0X_StartMeasurement+0x16c>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2204      	movs	r2, #4
 8004994:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8004998:	e01e      	b.n	80049d8 <VL53L0X_StartMeasurement+0x16c>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800499a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d105      	bne.n	80049ae <VL53L0X_StartMeasurement+0x142>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80049a2:	2101      	movs	r1, #1
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7ff fefb 	bl	80047a0 <VL53L0X_CheckAndLoadInterruptSettings>
 80049aa:	4603      	mov	r3, r0
 80049ac:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80049ae:	2204      	movs	r2, #4
 80049b0:	2100      	movs	r1, #0
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f003 fd9c 	bl	80084f0 <VL53L0X_WrByte>
 80049b8:	4603      	mov	r3, r0
 80049ba:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80049bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d10b      	bne.n	80049dc <VL53L0X_StartMeasurement+0x170>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2204      	movs	r2, #4
 80049c8:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80049cc:	e006      	b.n	80049dc <VL53L0X_StartMeasurement+0x170>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80049ce:	23f8      	movs	r3, #248	; 0xf8
 80049d0:	75fb      	strb	r3, [r7, #23]
 80049d2:	e004      	b.n	80049de <VL53L0X_StartMeasurement+0x172>
		break;
 80049d4:	bf00      	nop
 80049d6:	e002      	b.n	80049de <VL53L0X_StartMeasurement+0x172>
		break;
 80049d8:	bf00      	nop
 80049da:	e000      	b.n	80049de <VL53L0X_StartMeasurement+0x172>
		break;
 80049dc:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80049de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3718      	adds	r7, #24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b084      	sub	sp, #16
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80049f4:	2300      	movs	r3, #0
 80049f6:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80049fe:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8004a00:	7bbb      	ldrb	r3, [r7, #14]
 8004a02:	2b04      	cmp	r3, #4
 8004a04:	d112      	bne.n	8004a2c <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8004a06:	f107 0308 	add.w	r3, r7, #8
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 fb1d 	bl	800504c <VL53L0X_GetInterruptMaskStatus>
 8004a12:	4603      	mov	r3, r0
 8004a14:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b04      	cmp	r3, #4
 8004a1a:	d103      	bne.n	8004a24 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	701a      	strb	r2, [r3, #0]
 8004a22:	e01c      	b.n	8004a5e <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	2200      	movs	r2, #0
 8004a28:	701a      	strb	r2, [r3, #0]
 8004a2a:	e018      	b.n	8004a5e <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8004a2c:	f107 030d 	add.w	r3, r7, #13
 8004a30:	461a      	mov	r2, r3
 8004a32:	2114      	movs	r1, #20
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f003 fddd 	bl	80085f4 <VL53L0X_RdByte>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8004a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d10b      	bne.n	8004a5e <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8004a46:	7b7b      	ldrb	r3, [r7, #13]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	2201      	movs	r2, #1
 8004a54:	701a      	strb	r2, [r3, #0]
 8004a56:	e002      	b.n	8004a5e <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004a6c:	b5b0      	push	{r4, r5, r7, lr}
 8004a6e:	b096      	sub	sp, #88	; 0x58
 8004a70:	af02      	add	r7, sp, #8
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a76:	2300      	movs	r3, #0
 8004a78:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8004a7c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004a80:	230c      	movs	r3, #12
 8004a82:	2114      	movs	r1, #20
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f003 fd07 	bl	8008498 <VL53L0X_ReadMulti>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8004a90:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f040 80d2 	bne.w	8004c3e <VL53L0X_GetRangingMeasurementData+0x1d2>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8004aa6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	021b      	lsls	r3, r3, #8
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	4413      	add	r3, r2
 8004ab8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004ac2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	021b      	lsls	r3, r3, #8
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	4413      	add	r3, r2
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	025b      	lsls	r3, r3, #9
 8004ad8:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ade:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8004ae0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	021b      	lsls	r3, r3, #8
 8004ae8:	b29a      	uxth	r2, r3
 8004aea:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	4413      	add	r3, r2
 8004af2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8004af6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004afa:	025b      	lsls	r3, r3, #9
 8004afc:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8004b02:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	021b      	lsls	r3, r3, #8
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	4413      	add	r3, r2
 8004b14:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004b1e:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8004b20:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b24:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8004b2e:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8004b36:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8004b3a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004b3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b40:	d047      	beq.n	8004bd2 <VL53L0X_GetRangingMeasurementData+0x166>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8004b42:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004b44:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8004b48:	fb02 f303 	mul.w	r3, r2, r3
 8004b4c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004b50:	4a58      	ldr	r2, [pc, #352]	; (8004cb4 <VL53L0X_GetRangingMeasurementData+0x248>)
 8004b52:	fb82 1203 	smull	r1, r2, r2, r3
 8004b56:	1192      	asrs	r2, r2, #6
 8004b58:	17db      	asrs	r3, r3, #31
 8004b5a:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8004b5c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	7f1b      	ldrb	r3, [r3, #28]
 8004b6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8004b6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d02d      	beq.n	8004bd2 <VL53L0X_GetRangingMeasurementData+0x166>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8004b76:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004b78:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004b7c:	fb02 f303 	mul.w	r3, r2, r3
 8004b80:	121b      	asrs	r3, r3, #8
 8004b82:	461a      	mov	r2, r3
				if ((SignalRate
 8004b84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d10d      	bne.n	8004ba6 <VL53L0X_GetRangingMeasurementData+0x13a>
					<= 0) {
					if (RangeFractionalEnable)
 8004b8a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d004      	beq.n	8004b9c <VL53L0X_GetRangingMeasurementData+0x130>
						XtalkRangeMilliMeter = 8888;
 8004b92:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8004b96:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004b9a:	e016      	b.n	8004bca <VL53L0X_GetRangingMeasurementData+0x15e>
					else
						XtalkRangeMilliMeter = 8888
 8004b9c:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8004ba0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004ba4:	e011      	b.n	8004bca <VL53L0X_GetRangingMeasurementData+0x15e>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8004ba6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004baa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bac:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8004bb0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004bb2:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8004bb6:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8004bba:	121b      	asrs	r3, r3, #8
 8004bbc:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8004bbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bc0:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8004bc2:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8004bc6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8004bca:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004bce:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8004bd2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00d      	beq.n	8004bf6 <VL53L0X_GetRangingMeasurementData+0x18a>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8004bda:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004bde:	089b      	lsrs	r3, r3, #2
 8004be0:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8004be6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	019b      	lsls	r3, r3, #6
 8004bee:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	75da      	strb	r2, [r3, #23]
 8004bf4:	e006      	b.n	8004c04 <VL53L0X_GetRangingMeasurementData+0x198>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8004bfc:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2200      	movs	r2, #0
 8004c02:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8004c04:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004c08:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8004c0c:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8004c10:	9301      	str	r3, [sp, #4]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	4613      	mov	r3, r2
 8004c18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f003 f9f0 	bl	8008000 <VL53L0X_get_pal_range_status>
 8004c20:	4603      	mov	r3, r0
 8004c22:	461a      	mov	r2, r3
 8004c24:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8004c2e:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d103      	bne.n	8004c3e <VL53L0X_GetRangingMeasurementData+0x1d2>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8004c36:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004c3e:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d12f      	bne.n	8004ca6 <VL53L0X_GetRangingMeasurementData+0x23a>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f107 040c 	add.w	r4, r7, #12
 8004c4c:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8004c50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c54:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c58:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8004c60:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8004c66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8004c6e:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8004c74:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8004c7a:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8004c80:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8004c86:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8004c8c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8004c96:	f107 050c 	add.w	r5, r7, #12
 8004c9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c9e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004ca2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004ca6:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3750      	adds	r7, #80	; 0x50
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bdb0      	pop	{r4, r5, r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	10624dd3 	.word	0x10624dd3

08004cb8 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f7ff f8b5 	bl	8003e38 <VL53L0X_SetDeviceMode>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d104      	bne.n	8004ce4 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff fd16 	bl	800470c <VL53L0X_PerformSingleMeasurement>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d105      	bne.n	8004cf8 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8004cec:	6839      	ldr	r1, [r7, #0]
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f7ff febc 	bl	8004a6c <VL53L0X_GetRangingMeasurementData>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8004cf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d105      	bne.n	8004d0c <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004d00:	2100      	movs	r1, #0
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f962 	bl	8004fcc <VL53L0X_ClearInterruptMask>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8004d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	4608      	mov	r0, r1
 8004d22:	4611      	mov	r1, r2
 8004d24:	461a      	mov	r2, r3
 8004d26:	4603      	mov	r3, r0
 8004d28:	70fb      	strb	r3, [r7, #3]
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	70bb      	strb	r3, [r7, #2]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d32:	2300      	movs	r3, #0
 8004d34:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8004d36:	78fb      	ldrb	r3, [r7, #3]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d002      	beq.n	8004d42 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8004d3c:	23f6      	movs	r3, #246	; 0xf6
 8004d3e:	73fb      	strb	r3, [r7, #15]
 8004d40:	e107      	b.n	8004f52 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8004d42:	78bb      	ldrb	r3, [r7, #2]
 8004d44:	2b14      	cmp	r3, #20
 8004d46:	d110      	bne.n	8004d6a <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8004d48:	7e3b      	ldrb	r3, [r7, #24]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d102      	bne.n	8004d54 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8004d4e:	2310      	movs	r3, #16
 8004d50:	73bb      	strb	r3, [r7, #14]
 8004d52:	e001      	b.n	8004d58 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8004d54:	2301      	movs	r3, #1
 8004d56:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8004d58:	7bbb      	ldrb	r3, [r7, #14]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	2184      	movs	r1, #132	; 0x84
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f003 fbc6 	bl	80084f0 <VL53L0X_WrByte>
 8004d64:	4603      	mov	r3, r0
 8004d66:	73fb      	strb	r3, [r7, #15]
 8004d68:	e0f3      	b.n	8004f52 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8004d6a:	78bb      	ldrb	r3, [r7, #2]
 8004d6c:	2b15      	cmp	r3, #21
 8004d6e:	f040 8097 	bne.w	8004ea0 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004d72:	2201      	movs	r2, #1
 8004d74:	21ff      	movs	r1, #255	; 0xff
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f003 fbba 	bl	80084f0 <VL53L0X_WrByte>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	461a      	mov	r2, r3
 8004d80:	7bfb      	ldrb	r3, [r7, #15]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004d86:	2200      	movs	r2, #0
 8004d88:	2100      	movs	r1, #0
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f003 fbb0 	bl	80084f0 <VL53L0X_WrByte>
 8004d90:	4603      	mov	r3, r0
 8004d92:	461a      	mov	r2, r3
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	21ff      	movs	r1, #255	; 0xff
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f003 fba6 	bl	80084f0 <VL53L0X_WrByte>
 8004da4:	4603      	mov	r3, r0
 8004da6:	461a      	mov	r2, r3
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004dae:	2201      	movs	r2, #1
 8004db0:	2180      	movs	r1, #128	; 0x80
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f003 fb9c 	bl	80084f0 <VL53L0X_WrByte>
 8004db8:	4603      	mov	r3, r0
 8004dba:	461a      	mov	r2, r3
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8004dc2:	2202      	movs	r2, #2
 8004dc4:	2185      	movs	r1, #133	; 0x85
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f003 fb92 	bl	80084f0 <VL53L0X_WrByte>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	461a      	mov	r2, r3
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8004dd6:	2204      	movs	r2, #4
 8004dd8:	21ff      	movs	r1, #255	; 0xff
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f003 fb88 	bl	80084f0 <VL53L0X_WrByte>
 8004de0:	4603      	mov	r3, r0
 8004de2:	461a      	mov	r2, r3
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004dea:	2200      	movs	r2, #0
 8004dec:	21cd      	movs	r1, #205	; 0xcd
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f003 fb7e 	bl	80084f0 <VL53L0X_WrByte>
 8004df4:	4603      	mov	r3, r0
 8004df6:	461a      	mov	r2, r3
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8004dfe:	2211      	movs	r2, #17
 8004e00:	21cc      	movs	r1, #204	; 0xcc
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f003 fb74 	bl	80084f0 <VL53L0X_WrByte>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	7bfb      	ldrb	r3, [r7, #15]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8004e12:	2207      	movs	r2, #7
 8004e14:	21ff      	movs	r1, #255	; 0xff
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f003 fb6a 	bl	80084f0 <VL53L0X_WrByte>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	461a      	mov	r2, r3
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8004e26:	2200      	movs	r2, #0
 8004e28:	21be      	movs	r1, #190	; 0xbe
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f003 fb60 	bl	80084f0 <VL53L0X_WrByte>
 8004e30:	4603      	mov	r3, r0
 8004e32:	461a      	mov	r2, r3
 8004e34:	7bfb      	ldrb	r3, [r7, #15]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8004e3a:	2206      	movs	r2, #6
 8004e3c:	21ff      	movs	r1, #255	; 0xff
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f003 fb56 	bl	80084f0 <VL53L0X_WrByte>
 8004e44:	4603      	mov	r3, r0
 8004e46:	461a      	mov	r2, r3
 8004e48:	7bfb      	ldrb	r3, [r7, #15]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8004e4e:	2209      	movs	r2, #9
 8004e50:	21cc      	movs	r1, #204	; 0xcc
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f003 fb4c 	bl	80084f0 <VL53L0X_WrByte>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004e62:	2200      	movs	r2, #0
 8004e64:	21ff      	movs	r1, #255	; 0xff
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f003 fb42 	bl	80084f0 <VL53L0X_WrByte>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	461a      	mov	r2, r3
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004e76:	2201      	movs	r2, #1
 8004e78:	21ff      	movs	r1, #255	; 0xff
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f003 fb38 	bl	80084f0 <VL53L0X_WrByte>
 8004e80:	4603      	mov	r3, r0
 8004e82:	461a      	mov	r2, r3
 8004e84:	7bfb      	ldrb	r3, [r7, #15]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f003 fb2e 	bl	80084f0 <VL53L0X_WrByte>
 8004e94:	4603      	mov	r3, r0
 8004e96:	461a      	mov	r2, r3
 8004e98:	7bfb      	ldrb	r3, [r7, #15]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	73fb      	strb	r3, [r7, #15]
 8004e9e:	e058      	b.n	8004f52 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8004ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d121      	bne.n	8004eec <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8004ea8:	787b      	ldrb	r3, [r7, #1]
 8004eaa:	2b04      	cmp	r3, #4
 8004eac:	d81b      	bhi.n	8004ee6 <VL53L0X_SetGpioConfig+0x1ce>
 8004eae:	a201      	add	r2, pc, #4	; (adr r2, 8004eb4 <VL53L0X_SetGpioConfig+0x19c>)
 8004eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb4:	08004ec9 	.word	0x08004ec9
 8004eb8:	08004ecf 	.word	0x08004ecf
 8004ebc:	08004ed5 	.word	0x08004ed5
 8004ec0:	08004edb 	.word	0x08004edb
 8004ec4:	08004ee1 	.word	0x08004ee1
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	73bb      	strb	r3, [r7, #14]
				break;
 8004ecc:	e00f      	b.n	8004eee <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	73bb      	strb	r3, [r7, #14]
				break;
 8004ed2:	e00c      	b.n	8004eee <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	73bb      	strb	r3, [r7, #14]
				break;
 8004ed8:	e009      	b.n	8004eee <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8004eda:	2303      	movs	r3, #3
 8004edc:	73bb      	strb	r3, [r7, #14]
				break;
 8004ede:	e006      	b.n	8004eee <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	73bb      	strb	r3, [r7, #14]
				break;
 8004ee4:	e003      	b.n	8004eee <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8004ee6:	23f5      	movs	r3, #245	; 0xf5
 8004ee8:	73fb      	strb	r3, [r7, #15]
 8004eea:	e000      	b.n	8004eee <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8004eec:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8004eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d107      	bne.n	8004f06 <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 8004ef6:	7bbb      	ldrb	r3, [r7, #14]
 8004ef8:	461a      	mov	r2, r3
 8004efa:	210a      	movs	r1, #10
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f003 faf7 	bl	80084f0 <VL53L0X_WrByte>
 8004f02:	4603      	mov	r3, r0
 8004f04:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8004f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10f      	bne.n	8004f2e <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8004f0e:	7e3b      	ldrb	r3, [r7, #24]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d102      	bne.n	8004f1a <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8004f14:	2300      	movs	r3, #0
 8004f16:	73bb      	strb	r3, [r7, #14]
 8004f18:	e001      	b.n	8004f1e <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8004f1a:	2310      	movs	r3, #16
 8004f1c:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8004f1e:	7bbb      	ldrb	r3, [r7, #14]
 8004f20:	22ef      	movs	r2, #239	; 0xef
 8004f22:	2184      	movs	r1, #132	; 0x84
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f003 fb31 	bl	800858c <VL53L0X_UpdateByte>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8004f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d103      	bne.n	8004f3e <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	787a      	ldrb	r2, [r7, #1]
 8004f3a:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8004f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d105      	bne.n	8004f52 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004f46:	2100      	movs	r1, #0
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f83f 	bl	8004fcc <VL53L0X_ClearInterruptMask>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop

08004f60 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	607a      	str	r2, [r7, #4]
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004f70:	2300      	movs	r3, #0
 8004f72:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8004f74:	f107 0314 	add.w	r3, r7, #20
 8004f78:	461a      	mov	r2, r3
 8004f7a:	210e      	movs	r1, #14
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f003 fb63 	bl	8008648 <VL53L0X_RdWord>
 8004f82:	4603      	mov	r3, r0
 8004f84:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8004f86:	8abb      	ldrh	r3, [r7, #20]
 8004f88:	045b      	lsls	r3, r3, #17
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	4b0e      	ldr	r3, [pc, #56]	; (8004fc8 <VL53L0X_GetInterruptThresholds+0x68>)
 8004f8e:	4013      	ands	r3, r2
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8004f94:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10f      	bne.n	8004fbc <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8004f9c:	f107 0314 	add.w	r3, r7, #20
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	210c      	movs	r1, #12
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f003 fb4f 	bl	8008648 <VL53L0X_RdWord>
 8004faa:	4603      	mov	r3, r0
 8004fac:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8004fae:	8abb      	ldrh	r3, [r7, #20]
 8004fb0:	045b      	lsls	r3, r3, #17
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	4b04      	ldr	r3, [pc, #16]	; (8004fc8 <VL53L0X_GetInterruptThresholds+0x68>)
 8004fb6:	4013      	ands	r3, r2
		*pThresholdHigh =
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004fbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3718      	adds	r7, #24
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	1ffe0000 	.word	0x1ffe0000

08004fcc <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8004fde:	2201      	movs	r2, #1
 8004fe0:	210b      	movs	r1, #11
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f003 fa84 	bl	80084f0 <VL53L0X_WrByte>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8004fec:	2200      	movs	r2, #0
 8004fee:	210b      	movs	r1, #11
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f003 fa7d 	bl	80084f0 <VL53L0X_WrByte>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	7bfb      	ldrb	r3, [r7, #15]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8005000:	f107 030d 	add.w	r3, r7, #13
 8005004:	461a      	mov	r2, r3
 8005006:	2113      	movs	r1, #19
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f003 faf3 	bl	80085f4 <VL53L0X_RdByte>
 800500e:	4603      	mov	r3, r0
 8005010:	461a      	mov	r2, r3
 8005012:	7bfb      	ldrb	r3, [r7, #15]
 8005014:	4313      	orrs	r3, r2
 8005016:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8005018:	7bbb      	ldrb	r3, [r7, #14]
 800501a:	3301      	adds	r3, #1
 800501c:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800501e:	7b7b      	ldrb	r3, [r7, #13]
 8005020:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8005024:	2b00      	cmp	r3, #0
 8005026:	d006      	beq.n	8005036 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8005028:	7bbb      	ldrb	r3, [r7, #14]
 800502a:	2b02      	cmp	r3, #2
 800502c:	d803      	bhi.n	8005036 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800502e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0d3      	beq.n	8004fde <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8005036:	7bbb      	ldrb	r3, [r7, #14]
 8005038:	2b02      	cmp	r3, #2
 800503a:	d901      	bls.n	8005040 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800503c:	23f4      	movs	r3, #244	; 0xf4
 800503e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005040:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005056:	2300      	movs	r3, #0
 8005058:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800505a:	f107 030e 	add.w	r3, r7, #14
 800505e:	461a      	mov	r2, r3
 8005060:	2113      	movs	r1, #19
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f003 fac6 	bl	80085f4 <VL53L0X_RdByte>
 8005068:	4603      	mov	r3, r0
 800506a:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800506c:	7bbb      	ldrb	r3, [r7, #14]
 800506e:	f003 0207 	and.w	r2, r3, #7
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8005076:	7bbb      	ldrb	r3, [r7, #14]
 8005078:	f003 0318 	and.w	r3, r3, #24
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8005080:	23fa      	movs	r3, #250	; 0xfa
 8005082:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005084:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800509c:	2300      	movs	r3, #0
 800509e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	68b9      	ldr	r1, [r7, #8]
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 fa03 	bl	80054b0 <VL53L0X_perform_ref_spad_management>
 80050aa:	4603      	mov	r3, r0
 80050ac:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 80050ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b084      	sub	sp, #16
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
 80050c2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80050c4:	2300      	movs	r3, #0
 80050c6:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80050c8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80050cc:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80050ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050d2:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80050d4:	f107 0308 	add.w	r3, r7, #8
 80050d8:	461a      	mov	r2, r3
 80050da:	2128      	movs	r1, #40	; 0x28
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f003 fab3 	bl	8008648 <VL53L0X_RdWord>
 80050e2:	4603      	mov	r3, r0
 80050e4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80050e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d11e      	bne.n	800512c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80050ee:	893b      	ldrh	r3, [r7, #8]
 80050f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80050f8:	893b      	ldrh	r3, [r7, #8]
 80050fa:	461a      	mov	r2, r3
 80050fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005100:	429a      	cmp	r2, r3
 8005102:	dd0b      	ble.n	800511c <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8005104:	893a      	ldrh	r2, [r7, #8]
 8005106:	897b      	ldrh	r3, [r7, #10]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	b29b      	uxth	r3, r3
 800510c:	b21b      	sxth	r3, r3
 800510e:	461a      	mov	r2, r3
					* 250;
 8005110:	23fa      	movs	r3, #250	; 0xfa
 8005112:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	e007      	b.n	800512c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800511c:	893b      	ldrh	r3, [r7, #8]
 800511e:	b21b      	sxth	r3, r3
 8005120:	461a      	mov	r2, r3
 8005122:	23fa      	movs	r3, #250	; 0xfa
 8005124:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800512c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005130:	4618      	mov	r0, r3
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8005138:	b480      	push	{r7}
 800513a:	b08b      	sub	sp, #44	; 0x2c
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
 8005144:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8005146:	2308      	movs	r3, #8
 8005148:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800514a:	2300      	movs	r3, #0
 800514c:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005154:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	fbb2 f3f3 	udiv	r3, r2, r3
 800515e:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	fbb3 f2f2 	udiv	r2, r3, r2
 8005168:	69b9      	ldr	r1, [r7, #24]
 800516a:	fb01 f202 	mul.w	r2, r1, r2
 800516e:	1a9b      	subs	r3, r3, r2
 8005170:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	627b      	str	r3, [r7, #36]	; 0x24
 8005176:	e030      	b.n	80051da <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8005178:	2300      	movs	r3, #0
 800517a:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005180:	4413      	add	r3, r2
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8005186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	429a      	cmp	r2, r3
 800518c:	d11e      	bne.n	80051cc <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800518e:	7ffa      	ldrb	r2, [r7, #31]
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	fa42 f303 	asr.w	r3, r2, r3
 8005196:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800519c:	e016      	b.n	80051cc <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800519e:	7ffb      	ldrb	r3, [r7, #31]
 80051a0:	f003 0301 	and.w	r3, r3, #1
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00b      	beq.n	80051c0 <get_next_good_spad+0x88>
				success = 1;
 80051a8:	2301      	movs	r3, #1
 80051aa:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80051ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	fb02 f203 	mul.w	r2, r2, r3
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	4413      	add	r3, r2
 80051b8:	461a      	mov	r2, r3
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	601a      	str	r2, [r3, #0]
				break;
 80051be:	e009      	b.n	80051d4 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80051c0:	7ffb      	ldrb	r3, [r7, #31]
 80051c2:	085b      	lsrs	r3, r3, #1
 80051c4:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	3301      	adds	r3, #1
 80051ca:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80051cc:	6a3a      	ldr	r2, [r7, #32]
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d3e4      	bcc.n	800519e <get_next_good_spad+0x66>
				coarseIndex++) {
 80051d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d6:	3301      	adds	r3, #1
 80051d8:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80051da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d202      	bcs.n	80051e8 <get_next_good_spad+0xb0>
 80051e2:	7fbb      	ldrb	r3, [r7, #30]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0c7      	beq.n	8005178 <get_next_good_spad+0x40>
		}
	}
}
 80051e8:	bf00      	nop
 80051ea:	372c      	adds	r7, #44	; 0x2c
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	099b      	lsrs	r3, r3, #6
 8005204:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8005206:	4a07      	ldr	r2, [pc, #28]	; (8005224 <is_aperture+0x30>)
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d101      	bne.n	8005216 <is_aperture+0x22>
		isAperture = 0;
 8005212:	2300      	movs	r3, #0
 8005214:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8005216:	7bfb      	ldrb	r3, [r7, #15]
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	200002bc 	.word	0x200002bc

08005228 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8005228:	b480      	push	{r7}
 800522a:	b089      	sub	sp, #36	; 0x24
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005234:	2300      	movs	r3, #0
 8005236:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8005238:	2308      	movs	r3, #8
 800523a:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	fbb2 f3f3 	udiv	r3, r2, r3
 8005244:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	fbb3 f2f2 	udiv	r2, r3, r2
 800524e:	69b9      	ldr	r1, [r7, #24]
 8005250:	fb01 f202 	mul.w	r2, r1, r2
 8005254:	1a9b      	subs	r3, r3, r2
 8005256:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	429a      	cmp	r2, r3
 800525e:	d302      	bcc.n	8005266 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005260:	23ce      	movs	r3, #206	; 0xce
 8005262:	77fb      	strb	r3, [r7, #31]
 8005264:	e010      	b.n	8005288 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8005266:	68fa      	ldr	r2, [r7, #12]
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	4413      	add	r3, r2
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	b25a      	sxtb	r2, r3
 8005270:	2101      	movs	r1, #1
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	fa01 f303 	lsl.w	r3, r1, r3
 8005278:	b25b      	sxtb	r3, r3
 800527a:	4313      	orrs	r3, r2
 800527c:	b259      	sxtb	r1, r3
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	4413      	add	r3, r2
 8005284:	b2ca      	uxtb	r2, r1
 8005286:	701a      	strb	r2, [r3, #0]

	return status;
 8005288:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800528c:	4618      	mov	r0, r3
 800528e:	3724      	adds	r7, #36	; 0x24
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 80052a2:	2306      	movs	r3, #6
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	21b0      	movs	r1, #176	; 0xb0
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f003 f8c5 	bl	8008438 <VL53L0X_WriteMulti>
 80052ae:	4603      	mov	r3, r0
 80052b0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80052b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3710      	adds	r7, #16
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b084      	sub	sp, #16
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
 80052c6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80052c8:	2306      	movs	r3, #6
 80052ca:	683a      	ldr	r2, [r7, #0]
 80052cc:	21b0      	movs	r1, #176	; 0xb0
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f003 f8e2 	bl	8008498 <VL53L0X_ReadMulti>
 80052d4:	4603      	mov	r3, r0
 80052d6:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80052d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08c      	sub	sp, #48	; 0x30
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	607a      	str	r2, [r7, #4]
 80052ee:	603b      	str	r3, [r7, #0]
 80052f0:	460b      	mov	r3, r1
 80052f2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80052f4:	2300      	movs	r3, #0
 80052f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80052fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052fc:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80052fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005300:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005302:	2300      	movs	r3, #0
 8005304:	62bb      	str	r3, [r7, #40]	; 0x28
 8005306:	e02b      	b.n	8005360 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8005308:	f107 031c 	add.w	r3, r7, #28
 800530c:	6a3a      	ldr	r2, [r7, #32]
 800530e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff ff11 	bl	8005138 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800531c:	d103      	bne.n	8005326 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800531e:	23ce      	movs	r3, #206	; 0xce
 8005320:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005324:	e020      	b.n	8005368 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	461a      	mov	r2, r3
 800532a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800532c:	4413      	add	r3, r2
 800532e:	4618      	mov	r0, r3
 8005330:	f7ff ff60 	bl	80051f4 <is_aperture>
 8005334:	4603      	mov	r3, r0
 8005336:	461a      	mov	r2, r3
 8005338:	7afb      	ldrb	r3, [r7, #11]
 800533a:	4293      	cmp	r3, r2
 800533c:	d003      	beq.n	8005346 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800533e:	23ce      	movs	r3, #206	; 0xce
 8005340:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005344:	e010      	b.n	8005368 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800534a:	6a3a      	ldr	r2, [r7, #32]
 800534c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800534e:	6838      	ldr	r0, [r7, #0]
 8005350:	f7ff ff6a 	bl	8005228 <enable_spad_bit>
		currentSpad++;
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	3301      	adds	r3, #1
 8005358:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800535a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800535c:	3301      	adds	r3, #1
 800535e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005360:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005362:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005364:	429a      	cmp	r2, r3
 8005366:	d3cf      	bcc.n	8005308 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8005368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800536a:	6a3a      	ldr	r2, [r7, #32]
 800536c:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800536e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005372:	2b00      	cmp	r3, #0
 8005374:	d106      	bne.n	8005384 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8005376:	6839      	ldr	r1, [r7, #0]
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f7ff ff8d 	bl	8005298 <set_ref_spad_map>
 800537e:	4603      	mov	r3, r0
 8005380:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8005384:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005388:	2b00      	cmp	r3, #0
 800538a:	d121      	bne.n	80053d0 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800538c:	f107 0314 	add.w	r3, r7, #20
 8005390:	4619      	mov	r1, r3
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f7ff ff93 	bl	80052be <get_ref_spad_map>
 8005398:	4603      	mov	r3, r0
 800539a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800539e:	2300      	movs	r3, #0
 80053a0:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 80053a2:	e011      	b.n	80053c8 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a8:	4413      	add	r3, r2
 80053aa:	781a      	ldrb	r2, [r3, #0]
 80053ac:	f107 0114 	add.w	r1, r7, #20
 80053b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b2:	440b      	add	r3, r1
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d003      	beq.n	80053c2 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80053ba:	23ce      	movs	r3, #206	; 0xce
 80053bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 80053c0:	e006      	b.n	80053d0 <enable_ref_spads+0xec>
			}
			i++;
 80053c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c4:	3301      	adds	r3, #1
 80053c6:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 80053c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d3e9      	bcc.n	80053a4 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80053d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3730      	adds	r7, #48	; 0x30
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b08a      	sub	sp, #40	; 0x28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80053e6:	2300      	movs	r3, #0
 80053e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80053ec:	2300      	movs	r3, #0
 80053ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80053f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80053fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005400:	2b00      	cmp	r3, #0
 8005402:	d107      	bne.n	8005414 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8005404:	22c0      	movs	r2, #192	; 0xc0
 8005406:	2101      	movs	r1, #1
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f003 f871 	bl	80084f0 <VL53L0X_WrByte>
 800540e:	4603      	mov	r3, r0
 8005410:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005414:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005418:	2b00      	cmp	r3, #0
 800541a:	d108      	bne.n	800542e <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800541c:	f107 0308 	add.w	r3, r7, #8
 8005420:	4619      	mov	r1, r3
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f7ff fc48 	bl	8004cb8 <VL53L0X_PerformSingleRangingMeasurement>
 8005428:	4603      	mov	r3, r0
 800542a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800542e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005432:	2b00      	cmp	r3, #0
 8005434:	d107      	bne.n	8005446 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005436:	2201      	movs	r2, #1
 8005438:	21ff      	movs	r1, #255	; 0xff
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f003 f858 	bl	80084f0 <VL53L0X_WrByte>
 8005440:	4603      	mov	r3, r0
 8005442:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8005446:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800544a:	2b00      	cmp	r3, #0
 800544c:	d107      	bne.n	800545e <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800544e:	683a      	ldr	r2, [r7, #0]
 8005450:	21b6      	movs	r1, #182	; 0xb6
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f003 f8f8 	bl	8008648 <VL53L0X_RdWord>
 8005458:	4603      	mov	r3, r0
 800545a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800545e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005462:	2b00      	cmp	r3, #0
 8005464:	d107      	bne.n	8005476 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005466:	2200      	movs	r2, #0
 8005468:	21ff      	movs	r1, #255	; 0xff
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f003 f840 	bl	80084f0 <VL53L0X_WrByte>
 8005470:	4603      	mov	r3, r0
 8005472:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8005476:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800547a:	2b00      	cmp	r3, #0
 800547c:	d112      	bne.n	80054a4 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800547e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005482:	461a      	mov	r2, r3
 8005484:	2101      	movs	r1, #1
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f003 f832 	bl	80084f0 <VL53L0X_WrByte>
 800548c:	4603      	mov	r3, r0
 800548e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8005492:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005496:	2b00      	cmp	r3, #0
 8005498:	d104      	bne.n	80054a4 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80054a0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 80054a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3728      	adds	r7, #40	; 0x28
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 80054b0:	b590      	push	{r4, r7, lr}
 80054b2:	b09d      	sub	sp, #116	; 0x74
 80054b4:	af06      	add	r7, sp, #24
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80054bc:	2300      	movs	r3, #0
 80054be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 80054c2:	23b4      	movs	r3, #180	; 0xb4
 80054c4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 80054c8:	2303      	movs	r3, #3
 80054ca:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 80054cc:	232c      	movs	r3, #44	; 0x2c
 80054ce:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 80054d0:	2300      	movs	r3, #0
 80054d2:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80054d8:	2300      	movs	r3, #0
 80054da:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80054dc:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80054e0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80054e2:	2300      	movs	r3, #0
 80054e4:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 80054e6:	2300      	movs	r3, #0
 80054e8:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 80054ea:	2306      	movs	r3, #6
 80054ec:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 80054ee:	2300      	movs	r3, #0
 80054f0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 80054f2:	2300      	movs	r3, #0
 80054f4:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 80054fc:	2300      	movs	r3, #0
 80054fe:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8005500:	2300      	movs	r3, #0
 8005502:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8005504:	2300      	movs	r3, #0
 8005506:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8005508:	2300      	movs	r3, #0
 800550a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8005514:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8005516:	2300      	movs	r3, #0
 8005518:	64bb      	str	r3, [r7, #72]	; 0x48
 800551a:	e009      	b.n	8005530 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005520:	4413      	add	r3, r2
 8005522:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005526:	2200      	movs	r2, #0
 8005528:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800552a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800552c:	3301      	adds	r3, #1
 800552e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005530:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005534:	429a      	cmp	r2, r3
 8005536:	d3f1      	bcc.n	800551c <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005538:	2201      	movs	r2, #1
 800553a:	21ff      	movs	r1, #255	; 0xff
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f002 ffd7 	bl	80084f0 <VL53L0X_WrByte>
 8005542:	4603      	mov	r3, r0
 8005544:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005548:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800554c:	2b00      	cmp	r3, #0
 800554e:	d107      	bne.n	8005560 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8005550:	2200      	movs	r2, #0
 8005552:	214f      	movs	r1, #79	; 0x4f
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f002 ffcb 	bl	80084f0 <VL53L0X_WrByte>
 800555a:	4603      	mov	r3, r0
 800555c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005560:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005564:	2b00      	cmp	r3, #0
 8005566:	d107      	bne.n	8005578 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8005568:	222c      	movs	r2, #44	; 0x2c
 800556a:	214e      	movs	r1, #78	; 0x4e
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f002 ffbf 	bl	80084f0 <VL53L0X_WrByte>
 8005572:	4603      	mov	r3, r0
 8005574:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005578:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800557c:	2b00      	cmp	r3, #0
 800557e:	d107      	bne.n	8005590 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005580:	2200      	movs	r2, #0
 8005582:	21ff      	movs	r1, #255	; 0xff
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f002 ffb3 	bl	80084f0 <VL53L0X_WrByte>
 800558a:	4603      	mov	r3, r0
 800558c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005590:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005594:	2b00      	cmp	r3, #0
 8005596:	d109      	bne.n	80055ac <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8005598:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800559c:	461a      	mov	r2, r3
 800559e:	21b6      	movs	r1, #182	; 0xb6
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f002 ffa5 	bl	80084f0 <VL53L0X_WrByte>
 80055a6:	4603      	mov	r3, r0
 80055a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 80055ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d107      	bne.n	80055c4 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 80055b4:	2200      	movs	r2, #0
 80055b6:	2180      	movs	r1, #128	; 0x80
 80055b8:	68f8      	ldr	r0, [r7, #12]
 80055ba:	f002 ff99 	bl	80084f0 <VL53L0X_WrByte>
 80055be:	4603      	mov	r3, r0
 80055c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 80055c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10a      	bne.n	80055e2 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 80055cc:	f107 0210 	add.w	r2, r7, #16
 80055d0:	f107 0111 	add.w	r1, r7, #17
 80055d4:	2300      	movs	r3, #0
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fbbb 	bl	8005d52 <VL53L0X_perform_ref_calibration>
 80055dc:	4603      	mov	r3, r0
 80055de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80055e2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d121      	bne.n	800562e <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 80055ea:	2300      	movs	r3, #0
 80055ec:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 80055ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055f0:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80055f2:	2300      	movs	r3, #0
 80055f4:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 80055f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055f8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8005606:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800560a:	f107 0218 	add.w	r2, r7, #24
 800560e:	9204      	str	r2, [sp, #16]
 8005610:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005612:	9203      	str	r2, [sp, #12]
 8005614:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005616:	9202      	str	r2, [sp, #8]
 8005618:	9301      	str	r3, [sp, #4]
 800561a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	4623      	mov	r3, r4
 8005620:	4602      	mov	r2, r0
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f7ff fe5e 	bl	80052e4 <enable_ref_spads>
 8005628:	4603      	mov	r3, r0
 800562a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800562e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005632:	2b00      	cmp	r3, #0
 8005634:	d174      	bne.n	8005720 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800563a:	f107 0312 	add.w	r3, r7, #18
 800563e:	4619      	mov	r1, r3
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f7ff fecb 	bl	80053dc <perform_ref_signal_measurement>
 8005646:	4603      	mov	r3, r0
 8005648:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800564c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005650:	2b00      	cmp	r3, #0
 8005652:	d161      	bne.n	8005718 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8005654:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005656:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005658:	429a      	cmp	r2, r3
 800565a:	d25d      	bcs.n	8005718 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800565c:	2300      	movs	r3, #0
 800565e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005660:	e009      	b.n	8005676 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005666:	4413      	add	r3, r2
 8005668:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800566c:	2200      	movs	r2, #0
 800566e:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8005670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005672:	3301      	adds	r3, #1
 8005674:	64bb      	str	r3, [r7, #72]	; 0x48
 8005676:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567a:	429a      	cmp	r2, r3
 800567c:	d3f1      	bcc.n	8005662 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800567e:	e002      	b.n	8005686 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8005680:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005682:	3301      	adds	r3, #1
 8005684:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8005686:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800568a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800568c:	4413      	add	r3, r2
 800568e:	4618      	mov	r0, r3
 8005690:	f7ff fdb0 	bl	80051f4 <is_aperture>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d103      	bne.n	80056a2 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800569a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800569c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800569e:	429a      	cmp	r2, r3
 80056a0:	d3ee      	bcc.n	8005680 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 80056a2:	2301      	movs	r3, #1
 80056a4:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 80056a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056a8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 80056b6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80056ba:	f107 0218 	add.w	r2, r7, #24
 80056be:	9204      	str	r2, [sp, #16]
 80056c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056c2:	9203      	str	r2, [sp, #12]
 80056c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80056c6:	9202      	str	r2, [sp, #8]
 80056c8:	9301      	str	r3, [sp, #4]
 80056ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	4623      	mov	r3, r4
 80056d0:	4602      	mov	r2, r0
 80056d2:	68f8      	ldr	r0, [r7, #12]
 80056d4:	f7ff fe06 	bl	80052e4 <enable_ref_spads>
 80056d8:	4603      	mov	r3, r0
 80056da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80056de:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d11b      	bne.n	800571e <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 80056ea:	f107 0312 	add.w	r3, r7, #18
 80056ee:	4619      	mov	r1, r3
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f7ff fe73 	bl	80053dc <perform_ref_signal_measurement>
 80056f6:	4603      	mov	r3, r0
 80056f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80056fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10c      	bne.n	800571e <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8005704:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8005706:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005708:	429a      	cmp	r2, r3
 800570a:	d208      	bcs.n	800571e <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800570c:	2301      	movs	r3, #1
 800570e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8005712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005714:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8005716:	e002      	b.n	800571e <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8005718:	2300      	movs	r3, #0
 800571a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800571c:	e000      	b.n	8005720 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800571e:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005720:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005724:	2b00      	cmp	r3, #0
 8005726:	f040 80af 	bne.w	8005888 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800572a:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800572c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800572e:	429a      	cmp	r2, r3
 8005730:	f240 80aa 	bls.w	8005888 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8005734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005736:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800573a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800573c:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8005744:	f107 031c 	add.w	r3, r7, #28
 8005748:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800574a:	4618      	mov	r0, r3
 800574c:	f003 f82a 	bl	80087a4 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005750:	8a7b      	ldrh	r3, [r7, #18]
 8005752:	461a      	mov	r2, r3
 8005754:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	bfb8      	it	lt
 800575c:	425b      	neglt	r3, r3
 800575e:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8005760:	2300      	movs	r3, #0
 8005762:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8005766:	e086      	b.n	8005876 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800576e:	f107 0314 	add.w	r3, r7, #20
 8005772:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005774:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005776:	f7ff fcdf 	bl	8005138 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005780:	d103      	bne.n	800578a <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005782:	23ce      	movs	r3, #206	; 0xce
 8005784:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8005788:	e07e      	b.n	8005888 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800578a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	4413      	add	r3, r2
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff fd2e 	bl	80051f4 <is_aperture>
 8005798:	4603      	mov	r3, r0
 800579a:	461a      	mov	r2, r3
 800579c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800579e:	4293      	cmp	r3, r2
 80057a0:	d003      	beq.n	80057aa <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 80057a2:	2301      	movs	r3, #1
 80057a4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 80057a8:	e06e      	b.n	8005888 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 80057aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ac:	3301      	adds	r3, #1
 80057ae:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 80057ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80057bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057be:	4618      	mov	r0, r3
 80057c0:	f7ff fd32 	bl	8005228 <enable_spad_bit>
 80057c4:	4603      	mov	r3, r0
 80057c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80057ca:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10c      	bne.n	80057ec <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80057d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057d4:	3301      	adds	r3, #1
 80057d6:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 80057de:	4619      	mov	r1, r3
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f7ff fd59 	bl	8005298 <set_ref_spad_map>
 80057e6:	4603      	mov	r3, r0
 80057e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80057ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d146      	bne.n	8005882 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80057f4:	f107 0312 	add.w	r3, r7, #18
 80057f8:	4619      	mov	r1, r3
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f7ff fdee 	bl	80053dc <perform_ref_signal_measurement>
 8005800:	4603      	mov	r3, r0
 8005802:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8005806:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800580a:	2b00      	cmp	r3, #0
 800580c:	d13b      	bne.n	8005886 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800580e:	8a7b      	ldrh	r3, [r7, #18]
 8005810:	461a      	mov	r2, r3
 8005812:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	bfb8      	it	lt
 800581a:	425b      	neglt	r3, r3
 800581c:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800581e:	8a7b      	ldrh	r3, [r7, #18]
 8005820:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005822:	429a      	cmp	r2, r3
 8005824:	d21c      	bcs.n	8005860 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8005826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005828:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800582a:	429a      	cmp	r2, r3
 800582c:	d914      	bls.n	8005858 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800582e:	f107 031c 	add.w	r3, r7, #28
 8005832:	4619      	mov	r1, r3
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f7ff fd2f 	bl	8005298 <set_ref_spad_map>
 800583a:	4603      	mov	r3, r0
 800583c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8005846:	f107 011c 	add.w	r1, r7, #28
 800584a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800584c:	4618      	mov	r0, r3
 800584e:	f002 ffa9 	bl	80087a4 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8005852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005854:	3b01      	subs	r3, #1
 8005856:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8005858:	2301      	movs	r3, #1
 800585a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800585e:	e00a      	b.n	8005876 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8005860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005862:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800586a:	f107 031c 	add.w	r3, r7, #28
 800586e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005870:	4618      	mov	r0, r3
 8005872:	f002 ff97 	bl	80087a4 <memcpy>
		while (!complete) {
 8005876:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800587a:	2b00      	cmp	r3, #0
 800587c:	f43f af74 	beq.w	8005768 <VL53L0X_perform_ref_spad_management+0x2b8>
 8005880:	e002      	b.n	8005888 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005882:	bf00      	nop
 8005884:	e000      	b.n	8005888 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005886:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005888:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800588c:	2b00      	cmp	r3, #0
 800588e:	d115      	bne.n	80058bc <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005894:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800589c:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	b2da      	uxtb	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	781a      	ldrb	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 80058bc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	375c      	adds	r7, #92	; 0x5c
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd90      	pop	{r4, r7, pc}

080058c8 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 80058c8:	b590      	push	{r4, r7, lr}
 80058ca:	b093      	sub	sp, #76	; 0x4c
 80058cc:	af06      	add	r7, sp, #24
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	4613      	mov	r3, r2
 80058d4:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80058d6:	2300      	movs	r3, #0
 80058d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 80058dc:	2300      	movs	r3, #0
 80058de:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 80058e0:	23b4      	movs	r3, #180	; 0xb4
 80058e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 80058e6:	2306      	movs	r3, #6
 80058e8:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 80058ea:	232c      	movs	r3, #44	; 0x2c
 80058ec:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80058ee:	2201      	movs	r2, #1
 80058f0:	21ff      	movs	r1, #255	; 0xff
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f002 fdfc 	bl	80084f0 <VL53L0X_WrByte>
 80058f8:	4603      	mov	r3, r0
 80058fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80058fe:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005902:	2b00      	cmp	r3, #0
 8005904:	d107      	bne.n	8005916 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8005906:	2200      	movs	r2, #0
 8005908:	214f      	movs	r1, #79	; 0x4f
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f002 fdf0 	bl	80084f0 <VL53L0X_WrByte>
 8005910:	4603      	mov	r3, r0
 8005912:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005916:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800591a:	2b00      	cmp	r3, #0
 800591c:	d107      	bne.n	800592e <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800591e:	222c      	movs	r2, #44	; 0x2c
 8005920:	214e      	movs	r1, #78	; 0x4e
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f002 fde4 	bl	80084f0 <VL53L0X_WrByte>
 8005928:	4603      	mov	r3, r0
 800592a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800592e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005932:	2b00      	cmp	r3, #0
 8005934:	d107      	bne.n	8005946 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005936:	2200      	movs	r2, #0
 8005938:	21ff      	movs	r1, #255	; 0xff
 800593a:	68f8      	ldr	r0, [r7, #12]
 800593c:	f002 fdd8 	bl	80084f0 <VL53L0X_WrByte>
 8005940:	4603      	mov	r3, r0
 8005942:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8005946:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800594a:	2b00      	cmp	r3, #0
 800594c:	d109      	bne.n	8005962 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800594e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005952:	461a      	mov	r2, r3
 8005954:	21b6      	movs	r1, #182	; 0xb6
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f002 fdca 	bl	80084f0 <VL53L0X_WrByte>
 800595c:	4603      	mov	r3, r0
 800595e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8005962:	2300      	movs	r3, #0
 8005964:	627b      	str	r3, [r7, #36]	; 0x24
 8005966:	e009      	b.n	800597c <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596c:	4413      	add	r3, r2
 800596e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005972:	2200      	movs	r2, #0
 8005974:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8005976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005978:	3301      	adds	r3, #1
 800597a:	627b      	str	r3, [r7, #36]	; 0x24
 800597c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	429a      	cmp	r2, r3
 8005982:	d3f1      	bcc.n	8005968 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8005984:	79fb      	ldrb	r3, [r7, #7]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d011      	beq.n	80059ae <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800598a:	e002      	b.n	8005992 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800598c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800598e:	3301      	adds	r3, #1
 8005990:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8005992:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8005996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005998:	4413      	add	r3, r2
 800599a:	4618      	mov	r0, r3
 800599c:	f7ff fc2a 	bl	80051f4 <is_aperture>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d103      	bne.n	80059ae <VL53L0X_set_reference_spads+0xe6>
 80059a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d3ee      	bcc.n	800598c <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 80059ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059be:	79f9      	ldrb	r1, [r7, #7]
 80059c0:	f107 0214 	add.w	r2, r7, #20
 80059c4:	9204      	str	r2, [sp, #16]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	9203      	str	r2, [sp, #12]
 80059ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059cc:	9202      	str	r2, [sp, #8]
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	4623      	mov	r3, r4
 80059d6:	4602      	mov	r2, r0
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f7ff fc83 	bl	80052e4 <enable_ref_spads>
 80059de:	4603      	mov	r3, r0
 80059e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80059e4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d10c      	bne.n	8005a06 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	b2da      	uxtb	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	79fa      	ldrb	r2, [r7, #7]
 8005a02:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8005a06:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3734      	adds	r7, #52	; 0x34
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd90      	pop	{r4, r7, pc}

08005a12 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b084      	sub	sp, #16
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d10a      	bne.n	8005a40 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8005a2a:	78fb      	ldrb	r3, [r7, #3]
 8005a2c:	f043 0301 	orr.w	r3, r3, #1
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	461a      	mov	r2, r3
 8005a34:	2100      	movs	r1, #0
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f002 fd5a 	bl	80084f0 <VL53L0X_WrByte>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8005a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d104      	bne.n	8005a52 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 f9bf 	bl	8005dcc <VL53L0X_measurement_poll_for_completion>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d105      	bne.n	8005a66 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f7ff fab5 	bl	8004fcc <VL53L0X_ClearInterruptMask>
 8005a62:	4603      	mov	r3, r0
 8005a64:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d106      	bne.n	8005a7c <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8005a6e:	2200      	movs	r2, #0
 8005a70:	2100      	movs	r1, #0
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f002 fd3c 	bl	80084f0 <VL53L0X_WrByte>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	73fb      	strb	r3, [r7, #15]

	return Status;
 8005a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	4608      	mov	r0, r1
 8005a92:	4611      	mov	r1, r2
 8005a94:	461a      	mov	r2, r3
 8005a96:	4603      	mov	r3, r0
 8005a98:	70fb      	strb	r3, [r7, #3]
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	70bb      	strb	r3, [r7, #2]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005aaa:	2201      	movs	r2, #1
 8005aac:	21ff      	movs	r1, #255	; 0xff
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f002 fd1e 	bl	80084f0 <VL53L0X_WrByte>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2100      	movs	r1, #0
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f002 fd14 	bl	80084f0 <VL53L0X_WrByte>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	461a      	mov	r2, r3
 8005acc:	7bfb      	ldrb	r3, [r7, #15]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	21ff      	movs	r1, #255	; 0xff
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f002 fd0a 	bl	80084f0 <VL53L0X_WrByte>
 8005adc:	4603      	mov	r3, r0
 8005ade:	461a      	mov	r2, r3
 8005ae0:	7bfb      	ldrb	r3, [r7, #15]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8005ae6:	78fb      	ldrb	r3, [r7, #3]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01e      	beq.n	8005b2a <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8005aec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d009      	beq.n	8005b08 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	21cb      	movs	r1, #203	; 0xcb
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f002 fd7b 	bl	80085f4 <VL53L0X_RdByte>
 8005afe:	4603      	mov	r3, r0
 8005b00:	461a      	mov	r2, r3
 8005b02:	7bfb      	ldrb	r3, [r7, #15]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8005b08:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d02a      	beq.n	8005b66 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8005b10:	f107 030e 	add.w	r3, r7, #14
 8005b14:	461a      	mov	r2, r3
 8005b16:	21ee      	movs	r1, #238	; 0xee
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f002 fd6b 	bl	80085f4 <VL53L0X_RdByte>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	461a      	mov	r2, r3
 8005b22:	7bfb      	ldrb	r3, [r7, #15]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	73fb      	strb	r3, [r7, #15]
 8005b28:	e01d      	b.n	8005b66 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8005b2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8005b32:	78bb      	ldrb	r3, [r7, #2]
 8005b34:	461a      	mov	r2, r3
 8005b36:	21cb      	movs	r1, #203	; 0xcb
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f002 fcd9 	bl	80084f0 <VL53L0X_WrByte>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	461a      	mov	r2, r3
 8005b42:	7bfb      	ldrb	r3, [r7, #15]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8005b48:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00a      	beq.n	8005b66 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8005b50:	787b      	ldrb	r3, [r7, #1]
 8005b52:	2280      	movs	r2, #128	; 0x80
 8005b54:	21ee      	movs	r1, #238	; 0xee
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f002 fd18 	bl	800858c <VL53L0X_UpdateByte>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	461a      	mov	r2, r3
 8005b60:	7bfb      	ldrb	r3, [r7, #15]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005b66:	2201      	movs	r2, #1
 8005b68:	21ff      	movs	r1, #255	; 0xff
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f002 fcc0 	bl	80084f0 <VL53L0X_WrByte>
 8005b70:	4603      	mov	r3, r0
 8005b72:	461a      	mov	r2, r3
 8005b74:	7bfb      	ldrb	r3, [r7, #15]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f002 fcb6 	bl	80084f0 <VL53L0X_WrByte>
 8005b84:	4603      	mov	r3, r0
 8005b86:	461a      	mov	r2, r3
 8005b88:	7bfb      	ldrb	r3, [r7, #15]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005b8e:	2200      	movs	r2, #0
 8005b90:	21ff      	movs	r1, #255	; 0xff
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f002 fcac 	bl	80084f0 <VL53L0X_WrByte>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	7bfb      	ldrb	r3, [r7, #15]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005ba2:	7bbb      	ldrb	r3, [r7, #14]
 8005ba4:	f023 0310 	bic.w	r3, r3, #16
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	701a      	strb	r2, [r3, #0]

	return Status;
 8005bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	b08a      	sub	sp, #40	; 0x28
 8005bbe:	af04      	add	r7, sp, #16
 8005bc0:	60f8      	str	r0, [r7, #12]
 8005bc2:	60b9      	str	r1, [r7, #8]
 8005bc4:	4611      	mov	r1, r2
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	460b      	mov	r3, r1
 8005bca:	71fb      	strb	r3, [r7, #7]
 8005bcc:	4613      	mov	r3, r2
 8005bce:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8005be0:	2300      	movs	r3, #0
 8005be2:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005be4:	79bb      	ldrb	r3, [r7, #6]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d003      	beq.n	8005bf2 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8005bf0:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	2101      	movs	r1, #1
 8005bf6:	68f8      	ldr	r0, [r7, #12]
 8005bf8:	f002 fc7a 	bl	80084f0 <VL53L0X_WrByte>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8005c00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d105      	bne.n	8005c14 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8005c08:	2140      	movs	r1, #64	; 0x40
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f7ff ff01 	bl	8005a12 <VL53L0X_perform_single_ref_calibration>
 8005c10:	4603      	mov	r3, r0
 8005c12:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8005c14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d115      	bne.n	8005c48 <VL53L0X_perform_vhv_calibration+0x8e>
 8005c1c:	79fb      	ldrb	r3, [r7, #7]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d112      	bne.n	8005c48 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005c22:	7d39      	ldrb	r1, [r7, #20]
 8005c24:	7d7a      	ldrb	r2, [r7, #21]
 8005c26:	2300      	movs	r3, #0
 8005c28:	9303      	str	r3, [sp, #12]
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	9302      	str	r3, [sp, #8]
 8005c2e:	f107 0313 	add.w	r3, r7, #19
 8005c32:	9301      	str	r3, [sp, #4]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	2101      	movs	r1, #1
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f7ff ff23 	bl	8005a88 <VL53L0X_ref_calibration_io>
 8005c42:	4603      	mov	r3, r0
 8005c44:	75fb      	strb	r3, [r7, #23]
 8005c46:	e002      	b.n	8005c4e <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8005c4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d112      	bne.n	8005c7c <VL53L0X_perform_vhv_calibration+0xc2>
 8005c56:	79bb      	ldrb	r3, [r7, #6]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00f      	beq.n	8005c7c <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005c5c:	7dbb      	ldrb	r3, [r7, #22]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	2101      	movs	r1, #1
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f002 fc44 	bl	80084f0 <VL53L0X_WrByte>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005c6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d103      	bne.n	8005c7c <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	7dba      	ldrb	r2, [r7, #22]
 8005c78:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8005c7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3718      	adds	r7, #24
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b08a      	sub	sp, #40	; 0x28
 8005c8c:	af04      	add	r7, sp, #16
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	4611      	mov	r1, r2
 8005c94:	461a      	mov	r2, r3
 8005c96:	460b      	mov	r3, r1
 8005c98:	71fb      	strb	r3, [r7, #7]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8005caa:	2300      	movs	r3, #0
 8005cac:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005cae:	79bb      	ldrb	r3, [r7, #6]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d003      	beq.n	8005cbc <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8005cba:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f002 fc15 	bl	80084f0 <VL53L0X_WrByte>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8005cca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d105      	bne.n	8005cde <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f7ff fe9c 	bl	8005a12 <VL53L0X_perform_single_ref_calibration>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8005cde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d115      	bne.n	8005d12 <VL53L0X_perform_phase_calibration+0x8a>
 8005ce6:	79fb      	ldrb	r3, [r7, #7]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d112      	bne.n	8005d12 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005cec:	7d39      	ldrb	r1, [r7, #20]
 8005cee:	7d7a      	ldrb	r2, [r7, #21]
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	9303      	str	r3, [sp, #12]
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	9302      	str	r3, [sp, #8]
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	9301      	str	r3, [sp, #4]
 8005cfc:	f107 0313 	add.w	r3, r7, #19
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	460b      	mov	r3, r1
 8005d04:	2101      	movs	r1, #1
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7ff febe 	bl	8005a88 <VL53L0X_ref_calibration_io>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	75fb      	strb	r3, [r7, #23]
 8005d10:	e002      	b.n	8005d18 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	2200      	movs	r2, #0
 8005d16:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8005d18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d112      	bne.n	8005d46 <VL53L0X_perform_phase_calibration+0xbe>
 8005d20:	79bb      	ldrb	r3, [r7, #6]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00f      	beq.n	8005d46 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005d26:	7dbb      	ldrb	r3, [r7, #22]
 8005d28:	461a      	mov	r2, r3
 8005d2a:	2101      	movs	r1, #1
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f002 fbdf 	bl	80084f0 <VL53L0X_WrByte>
 8005d32:	4603      	mov	r3, r0
 8005d34:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005d36:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d103      	bne.n	8005d46 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	7dba      	ldrb	r2, [r7, #22]
 8005d42:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8005d46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b086      	sub	sp, #24
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	60f8      	str	r0, [r7, #12]
 8005d5a:	60b9      	str	r1, [r7, #8]
 8005d5c:	607a      	str	r2, [r7, #4]
 8005d5e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005d60:	2300      	movs	r3, #0
 8005d62:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005d64:	2300      	movs	r3, #0
 8005d66:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8005d6e:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8005d70:	78fa      	ldrb	r2, [r7, #3]
 8005d72:	2300      	movs	r3, #0
 8005d74:	68b9      	ldr	r1, [r7, #8]
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f7ff ff1f 	bl	8005bba <VL53L0X_perform_vhv_calibration>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005d80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d107      	bne.n	8005d98 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8005d88:	78fa      	ldrb	r2, [r7, #3]
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	6879      	ldr	r1, [r7, #4]
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	f7ff ff7a 	bl	8005c88 <VL53L0X_perform_phase_calibration>
 8005d94:	4603      	mov	r3, r0
 8005d96:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8005d98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d10f      	bne.n	8005dc0 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005da0:	7dbb      	ldrb	r3, [r7, #22]
 8005da2:	461a      	mov	r2, r3
 8005da4:	2101      	movs	r1, #1
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f002 fba2 	bl	80084f0 <VL53L0X_WrByte>
 8005dac:	4603      	mov	r3, r0
 8005dae:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005db0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d103      	bne.n	8005dc0 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	7dba      	ldrb	r2, [r7, #22]
 8005dbc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8005dc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3718      	adds	r7, #24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005de0:	f107 030f 	add.w	r3, r7, #15
 8005de4:	4619      	mov	r1, r3
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f7fe fdff 	bl	80049ea <VL53L0X_GetMeasurementDataReady>
 8005dec:	4603      	mov	r3, r0
 8005dee:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8005df0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d110      	bne.n	8005e1a <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d00f      	beq.n	8005e1e <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	3301      	adds	r3, #1
 8005e02:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005e0a:	d302      	bcc.n	8005e12 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8005e0c:	23f9      	movs	r3, #249	; 0xf9
 8005e0e:	75fb      	strb	r3, [r7, #23]
			break;
 8005e10:	e006      	b.n	8005e20 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f002 fc8c 	bl	8008730 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005e18:	e7e2      	b.n	8005de0 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8005e1a:	bf00      	nop
 8005e1c:	e000      	b.n	8005e20 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8005e1e:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8005e20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3718      	adds	r7, #24
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	4603      	mov	r3, r0
 8005e34:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8005e36:	2300      	movs	r3, #0
 8005e38:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8005e3a:	79fb      	ldrb	r3, [r7, #7]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	005b      	lsls	r3, r3, #1
 8005e42:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3714      	adds	r7, #20
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b085      	sub	sp, #20
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	4603      	mov	r3, r0
 8005e5a:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8005e60:	79fb      	ldrb	r3, [r7, #7]
 8005e62:	085b      	lsrs	r3, r3, #1
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	3b01      	subs	r3, #1
 8005e68:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8005e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3714      	adds	r7, #20
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b085      	sub	sp, #20
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8005e80:	2300      	movs	r3, #0
 8005e82:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8005e84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e88:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8005e8a:	e002      	b.n	8005e92 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	089b      	lsrs	r3, r3, #2
 8005e90:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d8f8      	bhi.n	8005e8c <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8005e9a:	e017      	b.n	8005ecc <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d30b      	bcc.n	8005ec0 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4413      	add	r3, r2
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	085b      	lsrs	r3, r3, #1
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	4413      	add	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]
 8005ebe:	e002      	b.n	8005ec6 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	085b      	lsrs	r3, r3, #1
 8005ec4:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	089b      	lsrs	r3, r3, #2
 8005eca:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1e4      	bne.n	8005e9c <VL53L0X_isqrt+0x24>
	}

	return res;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3714      	adds	r7, #20
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b086      	sub	sp, #24
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8005eec:	2200      	movs	r2, #0
 8005eee:	2183      	movs	r1, #131	; 0x83
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f002 fafd 	bl	80084f0 <VL53L0X_WrByte>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	461a      	mov	r2, r3
 8005efa:	7dfb      	ldrb	r3, [r7, #23]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8005f00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d11e      	bne.n	8005f46 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8005f0c:	f107 030f 	add.w	r3, r7, #15
 8005f10:	461a      	mov	r2, r3
 8005f12:	2183      	movs	r1, #131	; 0x83
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f002 fb6d 	bl	80085f4 <VL53L0X_RdByte>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8005f1e:	7bfb      	ldrb	r3, [r7, #15]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10a      	bne.n	8005f3a <VL53L0X_device_read_strobe+0x5a>
 8005f24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d106      	bne.n	8005f3a <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005f38:	d3e8      	bcc.n	8005f0c <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005f40:	d301      	bcc.n	8005f46 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8005f42:	23f9      	movs	r3, #249	; 0xf9
 8005f44:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8005f46:	2201      	movs	r2, #1
 8005f48:	2183      	movs	r1, #131	; 0x83
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f002 fad0 	bl	80084f0 <VL53L0X_WrByte>
 8005f50:	4603      	mov	r3, r0
 8005f52:	461a      	mov	r2, r3
 8005f54:	7dfb      	ldrb	r3, [r7, #23]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8005f5a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3718      	adds	r7, #24
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}

08005f66 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8005f66:	b580      	push	{r7, lr}
 8005f68:	b098      	sub	sp, #96	; 0x60
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
 8005f6e:	460b      	mov	r3, r1
 8005f70:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f72:	2300      	movs	r3, #0
 8005f74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8005f84:	2300      	movs	r3, #0
 8005f86:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8005f96:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8005f9a:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8005fae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8005fb2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005fb6:	2b07      	cmp	r3, #7
 8005fb8:	f000 8408 	beq.w	80067cc <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	2180      	movs	r1, #128	; 0x80
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f002 fa95 	bl	80084f0 <VL53L0X_WrByte>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	461a      	mov	r2, r3
 8005fca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	21ff      	movs	r1, #255	; 0xff
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f002 fa89 	bl	80084f0 <VL53L0X_WrByte>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005fec:	2200      	movs	r2, #0
 8005fee:	2100      	movs	r1, #0
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f002 fa7d 	bl	80084f0 <VL53L0X_WrByte>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005ffe:	4313      	orrs	r3, r2
 8006000:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006004:	2206      	movs	r2, #6
 8006006:	21ff      	movs	r1, #255	; 0xff
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f002 fa71 	bl	80084f0 <VL53L0X_WrByte>
 800600e:	4603      	mov	r3, r0
 8006010:	461a      	mov	r2, r3
 8006012:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006016:	4313      	orrs	r3, r2
 8006018:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800601c:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8006020:	461a      	mov	r2, r3
 8006022:	2183      	movs	r1, #131	; 0x83
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f002 fae5 	bl	80085f4 <VL53L0X_RdByte>
 800602a:	4603      	mov	r3, r0
 800602c:	461a      	mov	r2, r3
 800602e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006032:	4313      	orrs	r3, r2
 8006034:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8006038:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800603c:	f043 0304 	orr.w	r3, r3, #4
 8006040:	b2db      	uxtb	r3, r3
 8006042:	461a      	mov	r2, r3
 8006044:	2183      	movs	r1, #131	; 0x83
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f002 fa52 	bl	80084f0 <VL53L0X_WrByte>
 800604c:	4603      	mov	r3, r0
 800604e:	461a      	mov	r2, r3
 8006050:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006054:	4313      	orrs	r3, r2
 8006056:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800605a:	2207      	movs	r2, #7
 800605c:	21ff      	movs	r1, #255	; 0xff
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f002 fa46 	bl	80084f0 <VL53L0X_WrByte>
 8006064:	4603      	mov	r3, r0
 8006066:	461a      	mov	r2, r3
 8006068:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800606c:	4313      	orrs	r3, r2
 800606e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8006072:	2201      	movs	r2, #1
 8006074:	2181      	movs	r1, #129	; 0x81
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f002 fa3a 	bl	80084f0 <VL53L0X_WrByte>
 800607c:	4603      	mov	r3, r0
 800607e:	461a      	mov	r2, r3
 8006080:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006084:	4313      	orrs	r3, r2
 8006086:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f002 fb50 	bl	8008730 <VL53L0X_PollingDelay>
 8006090:	4603      	mov	r3, r0
 8006092:	461a      	mov	r2, r3
 8006094:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006098:	4313      	orrs	r3, r2
 800609a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800609e:	2201      	movs	r2, #1
 80060a0:	2180      	movs	r1, #128	; 0x80
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f002 fa24 	bl	80084f0 <VL53L0X_WrByte>
 80060a8:	4603      	mov	r3, r0
 80060aa:	461a      	mov	r2, r3
 80060ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80060b0:	4313      	orrs	r3, r2
 80060b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 80060b6:	78fb      	ldrb	r3, [r7, #3]
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f000 8098 	beq.w	80061f2 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80060c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80060c6:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	f040 8091 	bne.w	80061f2 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80060d0:	226b      	movs	r2, #107	; 0x6b
 80060d2:	2194      	movs	r1, #148	; 0x94
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f002 fa0b 	bl	80084f0 <VL53L0X_WrByte>
 80060da:	4603      	mov	r3, r0
 80060dc:	461a      	mov	r2, r3
 80060de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80060e2:	4313      	orrs	r3, r2
 80060e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f7ff fef9 	bl	8005ee0 <VL53L0X_device_read_strobe>
 80060ee:	4603      	mov	r3, r0
 80060f0:	461a      	mov	r2, r3
 80060f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80060f6:	4313      	orrs	r3, r2
 80060f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80060fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006100:	461a      	mov	r2, r3
 8006102:	2190      	movs	r1, #144	; 0x90
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f002 fad7 	bl	80086b8 <VL53L0X_RdDWord>
 800610a:	4603      	mov	r3, r0
 800610c:	461a      	mov	r2, r3
 800610e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006112:	4313      	orrs	r3, r2
 8006114:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8006118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800611a:	0a1b      	lsrs	r3, r3, #8
 800611c:	b2db      	uxtb	r3, r3
 800611e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006122:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8006126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006128:	0bdb      	lsrs	r3, r3, #15
 800612a:	b2db      	uxtb	r3, r3
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8006134:	2224      	movs	r2, #36	; 0x24
 8006136:	2194      	movs	r1, #148	; 0x94
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f002 f9d9 	bl	80084f0 <VL53L0X_WrByte>
 800613e:	4603      	mov	r3, r0
 8006140:	461a      	mov	r2, r3
 8006142:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006146:	4313      	orrs	r3, r2
 8006148:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f7ff fec7 	bl	8005ee0 <VL53L0X_device_read_strobe>
 8006152:	4603      	mov	r3, r0
 8006154:	461a      	mov	r2, r3
 8006156:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800615a:	4313      	orrs	r3, r2
 800615c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006160:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006164:	461a      	mov	r2, r3
 8006166:	2190      	movs	r1, #144	; 0x90
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f002 faa5 	bl	80086b8 <VL53L0X_RdDWord>
 800616e:	4603      	mov	r3, r0
 8006170:	461a      	mov	r2, r3
 8006172:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006176:	4313      	orrs	r3, r2
 8006178:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800617c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617e:	0e1b      	lsrs	r3, r3, #24
 8006180:	b2db      	uxtb	r3, r3
 8006182:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8006184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006186:	0c1b      	lsrs	r3, r3, #16
 8006188:	b2db      	uxtb	r3, r3
 800618a:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800618c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800618e:	0a1b      	lsrs	r3, r3, #8
 8006190:	b2db      	uxtb	r3, r3
 8006192:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8006194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006196:	b2db      	uxtb	r3, r3
 8006198:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800619a:	2225      	movs	r2, #37	; 0x25
 800619c:	2194      	movs	r1, #148	; 0x94
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f002 f9a6 	bl	80084f0 <VL53L0X_WrByte>
 80061a4:	4603      	mov	r3, r0
 80061a6:	461a      	mov	r2, r3
 80061a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80061ac:	4313      	orrs	r3, r2
 80061ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7ff fe94 	bl	8005ee0 <VL53L0X_device_read_strobe>
 80061b8:	4603      	mov	r3, r0
 80061ba:	461a      	mov	r2, r3
 80061bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80061c0:	4313      	orrs	r3, r2
 80061c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80061c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80061ca:	461a      	mov	r2, r3
 80061cc:	2190      	movs	r1, #144	; 0x90
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f002 fa72 	bl	80086b8 <VL53L0X_RdDWord>
 80061d4:	4603      	mov	r3, r0
 80061d6:	461a      	mov	r2, r3
 80061d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80061dc:	4313      	orrs	r3, r2
 80061de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80061e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e4:	0e1b      	lsrs	r3, r3, #24
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80061ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ec:	0c1b      	lsrs	r3, r3, #16
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80061f2:	78fb      	ldrb	r3, [r7, #3]
 80061f4:	f003 0302 	and.w	r3, r3, #2
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 8189 	beq.w	8006510 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80061fe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006202:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006206:	2b00      	cmp	r3, #0
 8006208:	f040 8182 	bne.w	8006510 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800620c:	2202      	movs	r2, #2
 800620e:	2194      	movs	r1, #148	; 0x94
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f002 f96d 	bl	80084f0 <VL53L0X_WrByte>
 8006216:	4603      	mov	r3, r0
 8006218:	461a      	mov	r2, r3
 800621a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800621e:	4313      	orrs	r3, r2
 8006220:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f7ff fe5b 	bl	8005ee0 <VL53L0X_device_read_strobe>
 800622a:	4603      	mov	r3, r0
 800622c:	461a      	mov	r2, r3
 800622e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006232:	4313      	orrs	r3, r2
 8006234:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8006238:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800623c:	461a      	mov	r2, r3
 800623e:	2190      	movs	r1, #144	; 0x90
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f002 f9d7 	bl	80085f4 <VL53L0X_RdByte>
 8006246:	4603      	mov	r3, r0
 8006248:	461a      	mov	r2, r3
 800624a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800624e:	4313      	orrs	r3, r2
 8006250:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006254:	227b      	movs	r2, #123	; 0x7b
 8006256:	2194      	movs	r1, #148	; 0x94
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f002 f949 	bl	80084f0 <VL53L0X_WrByte>
 800625e:	4603      	mov	r3, r0
 8006260:	461a      	mov	r2, r3
 8006262:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006266:	4313      	orrs	r3, r2
 8006268:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f7ff fe37 	bl	8005ee0 <VL53L0X_device_read_strobe>
 8006272:	4603      	mov	r3, r0
 8006274:	461a      	mov	r2, r3
 8006276:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800627a:	4313      	orrs	r3, r2
 800627c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8006280:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8006284:	461a      	mov	r2, r3
 8006286:	2190      	movs	r1, #144	; 0x90
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f002 f9b3 	bl	80085f4 <VL53L0X_RdByte>
 800628e:	4603      	mov	r3, r0
 8006290:	461a      	mov	r2, r3
 8006292:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006296:	4313      	orrs	r3, r2
 8006298:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800629c:	2277      	movs	r2, #119	; 0x77
 800629e:	2194      	movs	r1, #148	; 0x94
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f002 f925 	bl	80084f0 <VL53L0X_WrByte>
 80062a6:	4603      	mov	r3, r0
 80062a8:	461a      	mov	r2, r3
 80062aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80062ae:	4313      	orrs	r3, r2
 80062b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7ff fe13 	bl	8005ee0 <VL53L0X_device_read_strobe>
 80062ba:	4603      	mov	r3, r0
 80062bc:	461a      	mov	r2, r3
 80062be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80062c2:	4313      	orrs	r3, r2
 80062c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80062c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80062cc:	461a      	mov	r2, r3
 80062ce:	2190      	movs	r1, #144	; 0x90
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f002 f9f1 	bl	80086b8 <VL53L0X_RdDWord>
 80062d6:	4603      	mov	r3, r0
 80062d8:	461a      	mov	r2, r3
 80062da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80062de:	4313      	orrs	r3, r2
 80062e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80062e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e6:	0e5b      	lsrs	r3, r3, #25
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80062f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f4:	0c9b      	lsrs	r3, r3, #18
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8006300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006302:	0adb      	lsrs	r3, r3, #11
 8006304:	b2db      	uxtb	r3, r3
 8006306:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800630a:	b2db      	uxtb	r3, r3
 800630c:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800630e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006310:	091b      	lsrs	r3, r3, #4
 8006312:	b2db      	uxtb	r3, r3
 8006314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006318:	b2db      	uxtb	r3, r3
 800631a:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800631c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631e:	b2db      	uxtb	r3, r3
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	b2db      	uxtb	r3, r3
 8006324:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8006328:	b2db      	uxtb	r3, r3
 800632a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800632e:	2278      	movs	r2, #120	; 0x78
 8006330:	2194      	movs	r1, #148	; 0x94
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f002 f8dc 	bl	80084f0 <VL53L0X_WrByte>
 8006338:	4603      	mov	r3, r0
 800633a:	461a      	mov	r2, r3
 800633c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006340:	4313      	orrs	r3, r2
 8006342:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7ff fdca 	bl	8005ee0 <VL53L0X_device_read_strobe>
 800634c:	4603      	mov	r3, r0
 800634e:	461a      	mov	r2, r3
 8006350:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006354:	4313      	orrs	r3, r2
 8006356:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800635a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800635e:	461a      	mov	r2, r3
 8006360:	2190      	movs	r1, #144	; 0x90
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f002 f9a8 	bl	80086b8 <VL53L0X_RdDWord>
 8006368:	4603      	mov	r3, r0
 800636a:	461a      	mov	r2, r3
 800636c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006370:	4313      	orrs	r3, r2
 8006372:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006378:	0f5b      	lsrs	r3, r3, #29
 800637a:	b2db      	uxtb	r3, r3
 800637c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006380:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8006382:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006386:	4413      	add	r3, r2
 8006388:	b2db      	uxtb	r3, r3
 800638a:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800638c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800638e:	0d9b      	lsrs	r3, r3, #22
 8006390:	b2db      	uxtb	r3, r3
 8006392:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006396:	b2db      	uxtb	r3, r3
 8006398:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800639a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800639c:	0bdb      	lsrs	r3, r3, #15
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 80063a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063aa:	0a1b      	lsrs	r3, r3, #8
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 80063b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b8:	085b      	lsrs	r3, r3, #1
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 80063c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	019b      	lsls	r3, r3, #6
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 80063d6:	2279      	movs	r2, #121	; 0x79
 80063d8:	2194      	movs	r1, #148	; 0x94
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f002 f888 	bl	80084f0 <VL53L0X_WrByte>
 80063e0:	4603      	mov	r3, r0
 80063e2:	461a      	mov	r2, r3
 80063e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f7ff fd76 	bl	8005ee0 <VL53L0X_device_read_strobe>
 80063f4:	4603      	mov	r3, r0
 80063f6:	461a      	mov	r2, r3
 80063f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063fc:	4313      	orrs	r3, r2
 80063fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006402:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006406:	461a      	mov	r2, r3
 8006408:	2190      	movs	r1, #144	; 0x90
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f002 f954 	bl	80086b8 <VL53L0X_RdDWord>
 8006410:	4603      	mov	r3, r0
 8006412:	461a      	mov	r2, r3
 8006414:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006418:	4313      	orrs	r3, r2
 800641a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800641e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006420:	0e9b      	lsrs	r3, r3, #26
 8006422:	b2db      	uxtb	r3, r3
 8006424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006428:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800642a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800642e:	4413      	add	r3, r2
 8006430:	b2db      	uxtb	r3, r3
 8006432:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8006434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006436:	0cdb      	lsrs	r3, r3, #19
 8006438:	b2db      	uxtb	r3, r3
 800643a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800643e:	b2db      	uxtb	r3, r3
 8006440:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8006442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006444:	0b1b      	lsrs	r3, r3, #12
 8006446:	b2db      	uxtb	r3, r3
 8006448:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800644c:	b2db      	uxtb	r3, r3
 800644e:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8006450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006452:	095b      	lsrs	r3, r3, #5
 8006454:	b2db      	uxtb	r3, r3
 8006456:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800645a:	b2db      	uxtb	r3, r3
 800645c:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800645e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006460:	b2db      	uxtb	r3, r3
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	b2db      	uxtb	r3, r3
 8006466:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800646a:	b2db      	uxtb	r3, r3
 800646c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8006470:	227a      	movs	r2, #122	; 0x7a
 8006472:	2194      	movs	r1, #148	; 0x94
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f002 f83b 	bl	80084f0 <VL53L0X_WrByte>
 800647a:	4603      	mov	r3, r0
 800647c:	461a      	mov	r2, r3
 800647e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006482:	4313      	orrs	r3, r2
 8006484:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f7ff fd29 	bl	8005ee0 <VL53L0X_device_read_strobe>
 800648e:	4603      	mov	r3, r0
 8006490:	461a      	mov	r2, r3
 8006492:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006496:	4313      	orrs	r3, r2
 8006498:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800649c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80064a0:	461a      	mov	r2, r3
 80064a2:	2190      	movs	r1, #144	; 0x90
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f002 f907 	bl	80086b8 <VL53L0X_RdDWord>
 80064aa:	4603      	mov	r3, r0
 80064ac:	461a      	mov	r2, r3
 80064ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80064b2:	4313      	orrs	r3, r2
 80064b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 80064b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ba:	0f9b      	lsrs	r3, r3, #30
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064c2:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 80064c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80064c8:	4413      	add	r3, r2
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80064ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d0:	0ddb      	lsrs	r3, r3, #23
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80064dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064de:	0c1b      	lsrs	r3, r3, #16
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80064ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ec:	0a5b      	lsrs	r3, r3, #9
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80064fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064fc:	089b      	lsrs	r3, r3, #2
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006504:	b2db      	uxtb	r3, r3
 8006506:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800650a:	2300      	movs	r3, #0
 800650c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8006510:	78fb      	ldrb	r3, [r7, #3]
 8006512:	f003 0304 	and.w	r3, r3, #4
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 80f1 	beq.w	80066fe <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800651c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006520:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006524:	2b00      	cmp	r3, #0
 8006526:	f040 80ea 	bne.w	80066fe <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800652a:	227b      	movs	r2, #123	; 0x7b
 800652c:	2194      	movs	r1, #148	; 0x94
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f001 ffde 	bl	80084f0 <VL53L0X_WrByte>
 8006534:	4603      	mov	r3, r0
 8006536:	461a      	mov	r2, r3
 8006538:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800653c:	4313      	orrs	r3, r2
 800653e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7ff fccc 	bl	8005ee0 <VL53L0X_device_read_strobe>
 8006548:	4603      	mov	r3, r0
 800654a:	461a      	mov	r2, r3
 800654c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006550:	4313      	orrs	r3, r2
 8006552:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006556:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800655a:	461a      	mov	r2, r3
 800655c:	2190      	movs	r1, #144	; 0x90
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f002 f8aa 	bl	80086b8 <VL53L0X_RdDWord>
 8006564:	4603      	mov	r3, r0
 8006566:	461a      	mov	r2, r3
 8006568:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800656c:	4313      	orrs	r3, r2
 800656e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006572:	227c      	movs	r2, #124	; 0x7c
 8006574:	2194      	movs	r1, #148	; 0x94
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f001 ffba 	bl	80084f0 <VL53L0X_WrByte>
 800657c:	4603      	mov	r3, r0
 800657e:	461a      	mov	r2, r3
 8006580:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006584:	4313      	orrs	r3, r2
 8006586:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f7ff fca8 	bl	8005ee0 <VL53L0X_device_read_strobe>
 8006590:	4603      	mov	r3, r0
 8006592:	461a      	mov	r2, r3
 8006594:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006598:	4313      	orrs	r3, r2
 800659a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800659e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065a2:	461a      	mov	r2, r3
 80065a4:	2190      	movs	r1, #144	; 0x90
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f002 f886 	bl	80086b8 <VL53L0X_RdDWord>
 80065ac:	4603      	mov	r3, r0
 80065ae:	461a      	mov	r2, r3
 80065b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80065b4:	4313      	orrs	r3, r2
 80065b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 80065ba:	2273      	movs	r2, #115	; 0x73
 80065bc:	2194      	movs	r1, #148	; 0x94
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f001 ff96 	bl	80084f0 <VL53L0X_WrByte>
 80065c4:	4603      	mov	r3, r0
 80065c6:	461a      	mov	r2, r3
 80065c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80065cc:	4313      	orrs	r3, r2
 80065ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7ff fc84 	bl	8005ee0 <VL53L0X_device_read_strobe>
 80065d8:	4603      	mov	r3, r0
 80065da:	461a      	mov	r2, r3
 80065dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80065e0:	4313      	orrs	r3, r2
 80065e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80065e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80065ea:	461a      	mov	r2, r3
 80065ec:	2190      	movs	r1, #144	; 0x90
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f002 f862 	bl	80086b8 <VL53L0X_RdDWord>
 80065f4:	4603      	mov	r3, r0
 80065f6:	461a      	mov	r2, r3
 80065f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80065fc:	4313      	orrs	r3, r2
 80065fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8006602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006604:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8006606:	b29b      	uxth	r3, r3
 8006608:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800660a:	2274      	movs	r2, #116	; 0x74
 800660c:	2194      	movs	r1, #148	; 0x94
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f001 ff6e 	bl	80084f0 <VL53L0X_WrByte>
 8006614:	4603      	mov	r3, r0
 8006616:	461a      	mov	r2, r3
 8006618:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800661c:	4313      	orrs	r3, r2
 800661e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f7ff fc5c 	bl	8005ee0 <VL53L0X_device_read_strobe>
 8006628:	4603      	mov	r3, r0
 800662a:	461a      	mov	r2, r3
 800662c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006630:	4313      	orrs	r3, r2
 8006632:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006636:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800663a:	461a      	mov	r2, r3
 800663c:	2190      	movs	r1, #144	; 0x90
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f002 f83a 	bl	80086b8 <VL53L0X_RdDWord>
 8006644:	4603      	mov	r3, r0
 8006646:	461a      	mov	r2, r3
 8006648:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800664c:	4313      	orrs	r3, r2
 800664e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8006652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006654:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8006656:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006658:	4313      	orrs	r3, r2
 800665a:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800665c:	2275      	movs	r2, #117	; 0x75
 800665e:	2194      	movs	r1, #148	; 0x94
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f001 ff45 	bl	80084f0 <VL53L0X_WrByte>
 8006666:	4603      	mov	r3, r0
 8006668:	461a      	mov	r2, r3
 800666a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800666e:	4313      	orrs	r3, r2
 8006670:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f7ff fc33 	bl	8005ee0 <VL53L0X_device_read_strobe>
 800667a:	4603      	mov	r3, r0
 800667c:	461a      	mov	r2, r3
 800667e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006682:	4313      	orrs	r3, r2
 8006684:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006688:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800668c:	461a      	mov	r2, r3
 800668e:	2190      	movs	r1, #144	; 0x90
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f002 f811 	bl	80086b8 <VL53L0X_RdDWord>
 8006696:	4603      	mov	r3, r0
 8006698:	461a      	mov	r2, r3
 800669a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800669e:	4313      	orrs	r3, r2
 80066a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 80066a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a6:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80066ac:	2276      	movs	r2, #118	; 0x76
 80066ae:	2194      	movs	r1, #148	; 0x94
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f001 ff1d 	bl	80084f0 <VL53L0X_WrByte>
 80066b6:	4603      	mov	r3, r0
 80066b8:	461a      	mov	r2, r3
 80066ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066be:	4313      	orrs	r3, r2
 80066c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f7ff fc0b 	bl	8005ee0 <VL53L0X_device_read_strobe>
 80066ca:	4603      	mov	r3, r0
 80066cc:	461a      	mov	r2, r3
 80066ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066d2:	4313      	orrs	r3, r2
 80066d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80066d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80066dc:	461a      	mov	r2, r3
 80066de:	2190      	movs	r1, #144	; 0x90
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f001 ffe9 	bl	80086b8 <VL53L0X_RdDWord>
 80066e6:	4603      	mov	r3, r0
 80066e8:	461a      	mov	r2, r3
 80066ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066ee:	4313      	orrs	r3, r2
 80066f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80066f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f6:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80066f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80066fa:	4313      	orrs	r3, r2
 80066fc:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80066fe:	2200      	movs	r2, #0
 8006700:	2181      	movs	r1, #129	; 0x81
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f001 fef4 	bl	80084f0 <VL53L0X_WrByte>
 8006708:	4603      	mov	r3, r0
 800670a:	461a      	mov	r2, r3
 800670c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006710:	4313      	orrs	r3, r2
 8006712:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006716:	2206      	movs	r2, #6
 8006718:	21ff      	movs	r1, #255	; 0xff
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f001 fee8 	bl	80084f0 <VL53L0X_WrByte>
 8006720:	4603      	mov	r3, r0
 8006722:	461a      	mov	r2, r3
 8006724:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006728:	4313      	orrs	r3, r2
 800672a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800672e:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8006732:	461a      	mov	r2, r3
 8006734:	2183      	movs	r1, #131	; 0x83
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f001 ff5c 	bl	80085f4 <VL53L0X_RdByte>
 800673c:	4603      	mov	r3, r0
 800673e:	461a      	mov	r2, r3
 8006740:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006744:	4313      	orrs	r3, r2
 8006746:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800674a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800674e:	f023 0304 	bic.w	r3, r3, #4
 8006752:	b2db      	uxtb	r3, r3
 8006754:	461a      	mov	r2, r3
 8006756:	2183      	movs	r1, #131	; 0x83
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f001 fec9 	bl	80084f0 <VL53L0X_WrByte>
 800675e:	4603      	mov	r3, r0
 8006760:	461a      	mov	r2, r3
 8006762:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006766:	4313      	orrs	r3, r2
 8006768:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800676c:	2201      	movs	r2, #1
 800676e:	21ff      	movs	r1, #255	; 0xff
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f001 febd 	bl	80084f0 <VL53L0X_WrByte>
 8006776:	4603      	mov	r3, r0
 8006778:	461a      	mov	r2, r3
 800677a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800677e:	4313      	orrs	r3, r2
 8006780:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006784:	2201      	movs	r2, #1
 8006786:	2100      	movs	r1, #0
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f001 feb1 	bl	80084f0 <VL53L0X_WrByte>
 800678e:	4603      	mov	r3, r0
 8006790:	461a      	mov	r2, r3
 8006792:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006796:	4313      	orrs	r3, r2
 8006798:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800679c:	2200      	movs	r2, #0
 800679e:	21ff      	movs	r1, #255	; 0xff
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f001 fea5 	bl	80084f0 <VL53L0X_WrByte>
 80067a6:	4603      	mov	r3, r0
 80067a8:	461a      	mov	r2, r3
 80067aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067ae:	4313      	orrs	r3, r2
 80067b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80067b4:	2200      	movs	r2, #0
 80067b6:	2180      	movs	r1, #128	; 0x80
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f001 fe99 	bl	80084f0 <VL53L0X_WrByte>
 80067be:	4603      	mov	r3, r0
 80067c0:	461a      	mov	r2, r3
 80067c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067c6:	4313      	orrs	r3, r2
 80067c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80067cc:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f040 808f 	bne.w	80068f4 <VL53L0X_get_info_from_device+0x98e>
 80067d6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80067da:	2b07      	cmp	r3, #7
 80067dc:	f000 808a 	beq.w	80068f4 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80067e0:	78fb      	ldrb	r3, [r7, #3]
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d024      	beq.n	8006834 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80067ea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80067ee:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d11e      	bne.n	8006834 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80067fc:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8006806:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800680a:	2300      	movs	r3, #0
 800680c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800680e:	e00e      	b.n	800682e <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8006810:	f107 0208 	add.w	r2, r7, #8
 8006814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006816:	4413      	add	r3, r2
 8006818:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800681e:	4413      	add	r3, r2
 8006820:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8006824:	460a      	mov	r2, r1
 8006826:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800682a:	3301      	adds	r3, #1
 800682c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800682e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006830:	2b05      	cmp	r3, #5
 8006832:	dded      	ble.n	8006810 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8006834:	78fb      	ldrb	r3, [r7, #3]
 8006836:	f003 0302 	and.w	r3, r3, #2
 800683a:	2b00      	cmp	r3, #0
 800683c:	d018      	beq.n	8006870 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800683e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006842:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006846:	2b00      	cmp	r3, #0
 8006848:	d112      	bne.n	8006870 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800684a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006854:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	33f3      	adds	r3, #243	; 0xf3
 8006862:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8006864:	f107 0310 	add.w	r3, r7, #16
 8006868:	4619      	mov	r1, r3
 800686a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800686c:	f001 ffce 	bl	800880c <strcpy>

		}

		if (((option & 4) == 4) &&
 8006870:	78fb      	ldrb	r3, [r7, #3]
 8006872:	f003 0304 	and.w	r3, r3, #4
 8006876:	2b00      	cmp	r3, #0
 8006878:	d030      	beq.n	80068dc <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800687a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800687e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006882:	2b00      	cmp	r3, #0
 8006884:	d12a      	bne.n	80068dc <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006886:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800688e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8006896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006898:	025b      	lsls	r3, r3, #9
 800689a:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068a0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 80068a4:	2300      	movs	r3, #0
 80068a6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 80068aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d011      	beq.n	80068d4 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 80068b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80068b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 80068b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80068be:	fb02 f303 	mul.w	r3, r2, r3
 80068c2:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 80068c4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 80068c8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80068cc:	425b      	negs	r3, r3
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 80068d4:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80068dc:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80068e0:	78fb      	ldrb	r3, [r7, #3]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80068ea:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80068f4:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3760      	adds	r7, #96	; 0x60
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8006900:	b490      	push	{r4, r7}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	460b      	mov	r3, r1
 800690a:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800690c:	f240 6377 	movw	r3, #1655	; 0x677
 8006910:	f04f 0400 	mov.w	r4, #0
 8006914:	e9c7 3404 	strd	r3, r4, [r7, #16]

	macro_period_vclks = 2304;
 8006918:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800691c:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800691e:	78fb      	ldrb	r3, [r7, #3]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	fb02 f303 	mul.w	r3, r2, r3
 800692c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800692e:	68bb      	ldr	r3, [r7, #8]
}
 8006930:	4618      	mov	r0, r3
 8006932:	3718      	adds	r7, #24
 8006934:	46bd      	mov	sp, r7
 8006936:	bc90      	pop	{r4, r7}
 8006938:	4770      	bx	lr

0800693a <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800693a:	b480      	push	{r7}
 800693c:	b087      	sub	sp, #28
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8006942:	2300      	movs	r3, #0
 8006944:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8006946:	2300      	movs	r3, #0
 8006948:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800694a:	2300      	movs	r3, #0
 800694c:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d017      	beq.n	8006984 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	3b01      	subs	r3, #1
 8006958:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800695a:	e005      	b.n	8006968 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	085b      	lsrs	r3, r3, #1
 8006960:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8006962:	89fb      	ldrh	r3, [r7, #14]
 8006964:	3301      	adds	r3, #1
 8006966:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1f4      	bne.n	800695c <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8006972:	89fb      	ldrh	r3, [r7, #14]
 8006974:	021b      	lsls	r3, r3, #8
 8006976:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	b29b      	uxth	r3, r3
 800697c:	b2db      	uxtb	r3, r3
 800697e:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8006980:	4413      	add	r3, r2
 8006982:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8006984:	8afb      	ldrh	r3, [r7, #22]

}
 8006986:	4618      	mov	r0, r3
 8006988:	371c      	adds	r7, #28
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr

08006992 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8006992:	b480      	push	{r7}
 8006994:	b085      	sub	sp, #20
 8006996:	af00      	add	r7, sp, #0
 8006998:	4603      	mov	r3, r0
 800699a:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800699c:	2300      	movs	r3, #0
 800699e:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80069a0:	88fb      	ldrh	r3, [r7, #6]
 80069a2:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 80069a4:	88fa      	ldrh	r2, [r7, #6]
 80069a6:	0a12      	lsrs	r2, r2, #8
 80069a8:	b292      	uxth	r2, r2
 80069aa:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80069ac:	3301      	adds	r3, #1
 80069ae:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 80069b0:	68fb      	ldr	r3, [r7, #12]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
	...

080069c0 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b088      	sub	sp, #32
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	4613      	mov	r3, r2
 80069cc:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80069d2:	79fb      	ldrb	r3, [r7, #7]
 80069d4:	4619      	mov	r1, r3
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f7ff ff92 	bl	8006900 <VL53L0X_calc_macro_period_ps>
 80069dc:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80069e4:	4a0a      	ldr	r2, [pc, #40]	; (8006a10 <VL53L0X_calc_timeout_mclks+0x50>)
 80069e6:	fba2 2303 	umull	r2, r3, r2, r3
 80069ea:	099b      	lsrs	r3, r3, #6
 80069ec:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80069f4:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	085b      	lsrs	r3, r3, #1
 80069fc:	441a      	add	r2, r3
	timeout_period_mclks =
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a04:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8006a06:	69fb      	ldr	r3, [r7, #28]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3720      	adds	r7, #32
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	10624dd3 	.word	0x10624dd3

08006a14 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	807b      	strh	r3, [r7, #2]
 8006a20:	4613      	mov	r3, r2
 8006a22:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8006a24:	2300      	movs	r3, #0
 8006a26:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8006a28:	787b      	ldrb	r3, [r7, #1]
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f7ff ff67 	bl	8006900 <VL53L0X_calc_macro_period_ps>
 8006a32:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006a3a:	4a0a      	ldr	r2, [pc, #40]	; (8006a64 <VL53L0X_calc_timeout_us+0x50>)
 8006a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a40:	099b      	lsrs	r3, r3, #6
 8006a42:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8006a44:	887b      	ldrh	r3, [r7, #2]
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	fb02 f303 	mul.w	r3, r2, r3
 8006a4c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8006a50:	4a04      	ldr	r2, [pc, #16]	; (8006a64 <VL53L0X_calc_timeout_us+0x50>)
 8006a52:	fba2 2303 	umull	r2, r3, r2, r3
 8006a56:	099b      	lsrs	r3, r3, #6
 8006a58:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8006a5a:	697b      	ldr	r3, [r7, #20]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3718      	adds	r7, #24
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	10624dd3 	.word	0x10624dd3

08006a68 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b08c      	sub	sp, #48	; 0x30
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	460b      	mov	r3, r1
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a76:	2300      	movs	r3, #0
 8006a78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8006a82:	2300      	movs	r3, #0
 8006a84:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8006a86:	2300      	movs	r3, #0
 8006a88:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006a8e:	7afb      	ldrb	r3, [r7, #11]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d005      	beq.n	8006aa0 <get_sequence_step_timeout+0x38>
 8006a94:	7afb      	ldrb	r3, [r7, #11]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d002      	beq.n	8006aa0 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8006a9a:	7afb      	ldrb	r3, [r7, #11]
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d128      	bne.n	8006af2 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006aa0:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	2100      	movs	r1, #0
 8006aa8:	68f8      	ldr	r0, [r7, #12]
 8006aaa:	f7fd fa7d 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8006ab4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d109      	bne.n	8006ad0 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8006abc:	f107 0320 	add.w	r3, r7, #32
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	2146      	movs	r1, #70	; 0x46
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f001 fd95 	bl	80085f4 <VL53L0X_RdByte>
 8006aca:	4603      	mov	r3, r0
 8006acc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8006ad0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7ff ff5b 	bl	8006992 <VL53L0X_decode_timeout>
 8006adc:	4603      	mov	r3, r0
 8006ade:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8006ae0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8006ae4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f7ff ff93 	bl	8006a14 <VL53L0X_calc_timeout_us>
 8006aee:	62b8      	str	r0, [r7, #40]	; 0x28
 8006af0:	e092      	b.n	8006c18 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006af2:	7afb      	ldrb	r3, [r7, #11]
 8006af4:	2b03      	cmp	r3, #3
 8006af6:	d135      	bne.n	8006b64 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006af8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006afc:	461a      	mov	r2, r3
 8006afe:	2100      	movs	r1, #0
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f7fd fa51 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006b06:	4603      	mov	r3, r0
 8006b08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8006b0c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f040 8081 	bne.w	8006c18 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006b16:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	68f8      	ldr	r0, [r7, #12]
 8006b20:	f7fd fa42 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006b24:	4603      	mov	r3, r0
 8006b26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8006b2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d109      	bne.n	8006b46 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8006b32:	f107 031e 	add.w	r3, r7, #30
 8006b36:	461a      	mov	r2, r3
 8006b38:	2151      	movs	r1, #81	; 0x51
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f001 fd84 	bl	8008648 <VL53L0X_RdWord>
 8006b40:	4603      	mov	r3, r0
 8006b42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006b46:	8bfb      	ldrh	r3, [r7, #30]
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f7ff ff22 	bl	8006992 <VL53L0X_decode_timeout>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8006b52:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8006b56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006b58:	4619      	mov	r1, r3
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f7ff ff5a 	bl	8006a14 <VL53L0X_calc_timeout_us>
 8006b60:	62b8      	str	r0, [r7, #40]	; 0x28
 8006b62:	e059      	b.n	8006c18 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006b64:	7afb      	ldrb	r3, [r7, #11]
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d156      	bne.n	8006c18 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006b6a:	f107 0314 	add.w	r3, r7, #20
 8006b6e:	4619      	mov	r1, r3
 8006b70:	68f8      	ldr	r0, [r7, #12]
 8006b72:	f7fd fb25 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8006b76:	2300      	movs	r3, #0
 8006b78:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8006b7a:	7dfb      	ldrb	r3, [r7, #23]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01d      	beq.n	8006bbc <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006b80:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006b84:	461a      	mov	r2, r3
 8006b86:	2100      	movs	r1, #0
 8006b88:	68f8      	ldr	r0, [r7, #12]
 8006b8a:	f7fd fa0d 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8006b94:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10f      	bne.n	8006bbc <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8006b9c:	f107 031e 	add.w	r3, r7, #30
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	2151      	movs	r1, #81	; 0x51
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f001 fd4f 	bl	8008648 <VL53L0X_RdWord>
 8006baa:	4603      	mov	r3, r0
 8006bac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006bb0:	8bfb      	ldrh	r3, [r7, #30]
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f7ff feed 	bl	8006992 <VL53L0X_decode_timeout>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006bbc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d109      	bne.n	8006bd8 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006bc4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006bc8:	461a      	mov	r2, r3
 8006bca:	2101      	movs	r1, #1
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f7fd f9eb 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8006bd8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d10f      	bne.n	8006c00 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8006be0:	f107 031c 	add.w	r3, r7, #28
 8006be4:	461a      	mov	r2, r3
 8006be6:	2171      	movs	r1, #113	; 0x71
 8006be8:	68f8      	ldr	r0, [r7, #12]
 8006bea:	f001 fd2d 	bl	8008648 <VL53L0X_RdWord>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006bf4:	8bbb      	ldrh	r3, [r7, #28]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7ff fecb 	bl	8006992 <VL53L0X_decode_timeout>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8006c00:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006c02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8006c08:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8006c0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006c0e:	4619      	mov	r1, r3
 8006c10:	68f8      	ldr	r0, [r7, #12]
 8006c12:	f7ff feff 	bl	8006a14 <VL53L0X_calc_timeout_us>
 8006c16:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c1c:	601a      	str	r2, [r3, #0]

	return Status;
 8006c1e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3730      	adds	r7, #48	; 0x30
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b08a      	sub	sp, #40	; 0x28
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	60f8      	str	r0, [r7, #12]
 8006c32:	460b      	mov	r3, r1
 8006c34:	607a      	str	r2, [r7, #4]
 8006c36:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006c3e:	7afb      	ldrb	r3, [r7, #11]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d005      	beq.n	8006c50 <set_sequence_step_timeout+0x26>
 8006c44:	7afb      	ldrb	r3, [r7, #11]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d002      	beq.n	8006c50 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8006c4a:	7afb      	ldrb	r3, [r7, #11]
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d138      	bne.n	8006cc2 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006c50:	f107 031b 	add.w	r3, r7, #27
 8006c54:	461a      	mov	r2, r3
 8006c56:	2100      	movs	r1, #0
 8006c58:	68f8      	ldr	r0, [r7, #12]
 8006c5a:	f7fd f9a5 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8006c64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d11a      	bne.n	8006ca2 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8006c6c:	7efb      	ldrb	r3, [r7, #27]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	6879      	ldr	r1, [r7, #4]
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f7ff fea4 	bl	80069c0 <VL53L0X_calc_timeout_mclks>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8006c7c:	8bbb      	ldrh	r3, [r7, #28]
 8006c7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c82:	d903      	bls.n	8006c8c <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8006c84:	23ff      	movs	r3, #255	; 0xff
 8006c86:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006c8a:	e004      	b.n	8006c96 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8006c8c:	8bbb      	ldrh	r3, [r7, #28]
 8006c8e:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8006c90:	3b01      	subs	r3, #1
 8006c92:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006c96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006ca2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f040 80ab 	bne.w	8006e02 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8006cac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	2146      	movs	r1, #70	; 0x46
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f001 fc1b 	bl	80084f0 <VL53L0X_WrByte>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8006cc0:	e09f      	b.n	8006e02 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006cc2:	7afb      	ldrb	r3, [r7, #11]
 8006cc4:	2b03      	cmp	r3, #3
 8006cc6:	d135      	bne.n	8006d34 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8006cc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d11b      	bne.n	8006d08 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006cd0:	f107 031b 	add.w	r3, r7, #27
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f7fd f965 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006ce4:	7efb      	ldrb	r3, [r7, #27]
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	6879      	ldr	r1, [r7, #4]
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f7ff fe68 	bl	80069c0 <VL53L0X_calc_timeout_mclks>
 8006cf0:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8006cf2:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8006cf4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7ff fe1f 	bl	800693a <VL53L0X_encode_timeout>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006d00:	8b3a      	ldrh	r2, [r7, #24]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8006d08:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d108      	bne.n	8006d22 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8006d10:	8b3b      	ldrh	r3, [r7, #24]
 8006d12:	461a      	mov	r2, r3
 8006d14:	2151      	movs	r1, #81	; 0x51
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	f001 fc0e 	bl	8008538 <VL53L0X_WrWord>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8006d22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d16b      	bne.n	8006e02 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8006d32:	e066      	b.n	8006e02 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006d34:	7afb      	ldrb	r3, [r7, #11]
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	d160      	bne.n	8006dfc <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8006d3a:	f107 0310 	add.w	r3, r7, #16
 8006d3e:	4619      	mov	r1, r3
 8006d40:	68f8      	ldr	r0, [r7, #12]
 8006d42:	f7fd fa3d 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8006d46:	2300      	movs	r3, #0
 8006d48:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8006d4a:	7cfb      	ldrb	r3, [r7, #19]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d01d      	beq.n	8006d8c <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006d50:	f107 031b 	add.w	r3, r7, #27
 8006d54:	461a      	mov	r2, r3
 8006d56:	2100      	movs	r1, #0
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f7fd f925 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8006d64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d10f      	bne.n	8006d8c <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8006d6c:	f107 0318 	add.w	r3, r7, #24
 8006d70:	461a      	mov	r2, r3
 8006d72:	2151      	movs	r1, #81	; 0x51
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f001 fc67 	bl	8008648 <VL53L0X_RdWord>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8006d80:	8b3b      	ldrh	r3, [r7, #24]
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7ff fe05 	bl	8006992 <VL53L0X_decode_timeout>
 8006d88:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8006d8a:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006d8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d109      	bne.n	8006da8 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006d94:	f107 031b 	add.w	r3, r7, #27
 8006d98:	461a      	mov	r2, r3
 8006d9a:	2101      	movs	r1, #1
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f7fd f903 	bl	8003fa8 <VL53L0X_GetVcselPulsePeriod>
 8006da2:	4603      	mov	r3, r0
 8006da4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8006da8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d128      	bne.n	8006e02 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006db0:	7efb      	ldrb	r3, [r7, #27]
				FinalRangeTimeOutMClks =
 8006db2:	461a      	mov	r2, r3
 8006db4:	6879      	ldr	r1, [r7, #4]
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f7ff fe02 	bl	80069c0 <VL53L0X_calc_timeout_mclks>
 8006dbc:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8006dbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dc0:	6a3a      	ldr	r2, [r7, #32]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
 8006dc6:	6a38      	ldr	r0, [r7, #32]
 8006dc8:	f7ff fdb7 	bl	800693a <VL53L0X_encode_timeout>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	83fb      	strh	r3, [r7, #30]
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);

				if (Status == VL53L0X_ERROR_NONE) {
 8006dd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d108      	bne.n	8006dea <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8006dd8:	8bfb      	ldrh	r3, [r7, #30]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	2171      	movs	r1, #113	; 0x71
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	f001 fbaa 	bl	8008538 <VL53L0X_WrWord>
 8006de4:	4603      	mov	r3, r0
 8006de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8006dea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d107      	bne.n	8006e02 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8006dfa:	e002      	b.n	8006e02 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006dfc:	23fc      	movs	r3, #252	; 0xfc
 8006dfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 8006e02:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3728      	adds	r7, #40	; 0x28
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	b08a      	sub	sp, #40	; 0x28
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
 8006e16:	460b      	mov	r3, r1
 8006e18:	70fb      	strb	r3, [r7, #3]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8006e24:	230c      	movs	r3, #12
 8006e26:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8006e2a:	2312      	movs	r3, #18
 8006e2c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8006e30:	2308      	movs	r3, #8
 8006e32:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8006e36:	230e      	movs	r3, #14
 8006e38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8006e40:	78bb      	ldrb	r3, [r7, #2]
 8006e42:	f003 0301 	and.w	r3, r3, #1
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d003      	beq.n	8006e54 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e4c:	23fc      	movs	r3, #252	; 0xfc
 8006e4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006e52:	e020      	b.n	8006e96 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8006e54:	78fb      	ldrb	r3, [r7, #3]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10d      	bne.n	8006e76 <VL53L0X_set_vcsel_pulse_period+0x68>
 8006e5a:	78ba      	ldrb	r2, [r7, #2]
 8006e5c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d304      	bcc.n	8006e6e <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8006e64:	78ba      	ldrb	r2, [r7, #2]
 8006e66:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d903      	bls.n	8006e76 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e6e:	23fc      	movs	r3, #252	; 0xfc
 8006e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006e74:	e00f      	b.n	8006e96 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8006e76:	78fb      	ldrb	r3, [r7, #3]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d10c      	bne.n	8006e96 <VL53L0X_set_vcsel_pulse_period+0x88>
 8006e7c:	78ba      	ldrb	r2, [r7, #2]
 8006e7e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d304      	bcc.n	8006e90 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8006e86:	78ba      	ldrb	r2, [r7, #2]
 8006e88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d902      	bls.n	8006e96 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e90:	23fc      	movs	r3, #252	; 0xfc
 8006e92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8006e96:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d002      	beq.n	8006ea4 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8006e9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006ea2:	e239      	b.n	8007318 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8006ea4:	78fb      	ldrb	r3, [r7, #3]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d150      	bne.n	8006f4c <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8006eaa:	78bb      	ldrb	r3, [r7, #2]
 8006eac:	2b0c      	cmp	r3, #12
 8006eae:	d110      	bne.n	8006ed2 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8006eb0:	2218      	movs	r2, #24
 8006eb2:	2157      	movs	r1, #87	; 0x57
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f001 fb1b 	bl	80084f0 <VL53L0X_WrByte>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8006ec0:	2208      	movs	r2, #8
 8006ec2:	2156      	movs	r1, #86	; 0x56
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f001 fb13 	bl	80084f0 <VL53L0X_WrByte>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006ed0:	e17f      	b.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006ed2:	78bb      	ldrb	r3, [r7, #2]
 8006ed4:	2b0e      	cmp	r3, #14
 8006ed6:	d110      	bne.n	8006efa <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8006ed8:	2230      	movs	r2, #48	; 0x30
 8006eda:	2157      	movs	r1, #87	; 0x57
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f001 fb07 	bl	80084f0 <VL53L0X_WrByte>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8006ee8:	2208      	movs	r2, #8
 8006eea:	2156      	movs	r1, #86	; 0x56
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f001 faff 	bl	80084f0 <VL53L0X_WrByte>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006ef8:	e16b      	b.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8006efa:	78bb      	ldrb	r3, [r7, #2]
 8006efc:	2b10      	cmp	r3, #16
 8006efe:	d110      	bne.n	8006f22 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8006f00:	2240      	movs	r2, #64	; 0x40
 8006f02:	2157      	movs	r1, #87	; 0x57
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f001 faf3 	bl	80084f0 <VL53L0X_WrByte>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8006f10:	2208      	movs	r2, #8
 8006f12:	2156      	movs	r1, #86	; 0x56
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f001 faeb 	bl	80084f0 <VL53L0X_WrByte>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f20:	e157      	b.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8006f22:	78bb      	ldrb	r3, [r7, #2]
 8006f24:	2b12      	cmp	r3, #18
 8006f26:	f040 8154 	bne.w	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8006f2a:	2250      	movs	r2, #80	; 0x50
 8006f2c:	2157      	movs	r1, #87	; 0x57
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f001 fade 	bl	80084f0 <VL53L0X_WrByte>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8006f3a:	2208      	movs	r2, #8
 8006f3c:	2156      	movs	r1, #86	; 0x56
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f001 fad6 	bl	80084f0 <VL53L0X_WrByte>
 8006f44:	4603      	mov	r3, r0
 8006f46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f4a:	e142      	b.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8006f4c:	78fb      	ldrb	r3, [r7, #3]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	f040 813f 	bne.w	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8006f54:	78bb      	ldrb	r3, [r7, #2]
 8006f56:	2b08      	cmp	r3, #8
 8006f58:	d14c      	bne.n	8006ff4 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8006f5a:	2210      	movs	r2, #16
 8006f5c:	2148      	movs	r1, #72	; 0x48
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f001 fac6 	bl	80084f0 <VL53L0X_WrByte>
 8006f64:	4603      	mov	r3, r0
 8006f66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8006f6a:	2208      	movs	r2, #8
 8006f6c:	2147      	movs	r1, #71	; 0x47
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f001 fabe 	bl	80084f0 <VL53L0X_WrByte>
 8006f74:	4603      	mov	r3, r0
 8006f76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	2132      	movs	r1, #50	; 0x32
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f001 fab6 	bl	80084f0 <VL53L0X_WrByte>
 8006f84:	4603      	mov	r3, r0
 8006f86:	461a      	mov	r2, r3
 8006f88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8006f92:	220c      	movs	r2, #12
 8006f94:	2130      	movs	r1, #48	; 0x30
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f001 faaa 	bl	80084f0 <VL53L0X_WrByte>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006faa:	2201      	movs	r2, #1
 8006fac:	21ff      	movs	r1, #255	; 0xff
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f001 fa9e 	bl	80084f0 <VL53L0X_WrByte>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006fc2:	2230      	movs	r2, #48	; 0x30
 8006fc4:	2130      	movs	r1, #48	; 0x30
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f001 fa92 	bl	80084f0 <VL53L0X_WrByte>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	461a      	mov	r2, r3
 8006fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006fda:	2200      	movs	r2, #0
 8006fdc:	21ff      	movs	r1, #255	; 0xff
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f001 fa86 	bl	80084f0 <VL53L0X_WrByte>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fec:	4313      	orrs	r3, r2
 8006fee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006ff2:	e0ee      	b.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8006ff4:	78bb      	ldrb	r3, [r7, #2]
 8006ff6:	2b0a      	cmp	r3, #10
 8006ff8:	d14c      	bne.n	8007094 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8006ffa:	2228      	movs	r2, #40	; 0x28
 8006ffc:	2148      	movs	r1, #72	; 0x48
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f001 fa76 	bl	80084f0 <VL53L0X_WrByte>
 8007004:	4603      	mov	r3, r0
 8007006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800700a:	2208      	movs	r2, #8
 800700c:	2147      	movs	r1, #71	; 0x47
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f001 fa6e 	bl	80084f0 <VL53L0X_WrByte>
 8007014:	4603      	mov	r3, r0
 8007016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800701a:	2203      	movs	r2, #3
 800701c:	2132      	movs	r1, #50	; 0x32
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f001 fa66 	bl	80084f0 <VL53L0X_WrByte>
 8007024:	4603      	mov	r3, r0
 8007026:	461a      	mov	r2, r3
 8007028:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800702c:	4313      	orrs	r3, r2
 800702e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8007032:	2209      	movs	r2, #9
 8007034:	2130      	movs	r1, #48	; 0x30
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f001 fa5a 	bl	80084f0 <VL53L0X_WrByte>
 800703c:	4603      	mov	r3, r0
 800703e:	461a      	mov	r2, r3
 8007040:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007044:	4313      	orrs	r3, r2
 8007046:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800704a:	2201      	movs	r2, #1
 800704c:	21ff      	movs	r1, #255	; 0xff
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f001 fa4e 	bl	80084f0 <VL53L0X_WrByte>
 8007054:	4603      	mov	r3, r0
 8007056:	461a      	mov	r2, r3
 8007058:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800705c:	4313      	orrs	r3, r2
 800705e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8007062:	2220      	movs	r2, #32
 8007064:	2130      	movs	r1, #48	; 0x30
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f001 fa42 	bl	80084f0 <VL53L0X_WrByte>
 800706c:	4603      	mov	r3, r0
 800706e:	461a      	mov	r2, r3
 8007070:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007074:	4313      	orrs	r3, r2
 8007076:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800707a:	2200      	movs	r2, #0
 800707c:	21ff      	movs	r1, #255	; 0xff
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f001 fa36 	bl	80084f0 <VL53L0X_WrByte>
 8007084:	4603      	mov	r3, r0
 8007086:	461a      	mov	r2, r3
 8007088:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800708c:	4313      	orrs	r3, r2
 800708e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007092:	e09e      	b.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8007094:	78bb      	ldrb	r3, [r7, #2]
 8007096:	2b0c      	cmp	r3, #12
 8007098:	d14c      	bne.n	8007134 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800709a:	2238      	movs	r2, #56	; 0x38
 800709c:	2148      	movs	r1, #72	; 0x48
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f001 fa26 	bl	80084f0 <VL53L0X_WrByte>
 80070a4:	4603      	mov	r3, r0
 80070a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 80070aa:	2208      	movs	r2, #8
 80070ac:	2147      	movs	r1, #71	; 0x47
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f001 fa1e 	bl	80084f0 <VL53L0X_WrByte>
 80070b4:	4603      	mov	r3, r0
 80070b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80070ba:	2203      	movs	r2, #3
 80070bc:	2132      	movs	r1, #50	; 0x32
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f001 fa16 	bl	80084f0 <VL53L0X_WrByte>
 80070c4:	4603      	mov	r3, r0
 80070c6:	461a      	mov	r2, r3
 80070c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070cc:	4313      	orrs	r3, r2
 80070ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80070d2:	2208      	movs	r2, #8
 80070d4:	2130      	movs	r1, #48	; 0x30
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f001 fa0a 	bl	80084f0 <VL53L0X_WrByte>
 80070dc:	4603      	mov	r3, r0
 80070de:	461a      	mov	r2, r3
 80070e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070e4:	4313      	orrs	r3, r2
 80070e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80070ea:	2201      	movs	r2, #1
 80070ec:	21ff      	movs	r1, #255	; 0xff
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f001 f9fe 	bl	80084f0 <VL53L0X_WrByte>
 80070f4:	4603      	mov	r3, r0
 80070f6:	461a      	mov	r2, r3
 80070f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070fc:	4313      	orrs	r3, r2
 80070fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8007102:	2220      	movs	r2, #32
 8007104:	2130      	movs	r1, #48	; 0x30
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f001 f9f2 	bl	80084f0 <VL53L0X_WrByte>
 800710c:	4603      	mov	r3, r0
 800710e:	461a      	mov	r2, r3
 8007110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007114:	4313      	orrs	r3, r2
 8007116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800711a:	2200      	movs	r2, #0
 800711c:	21ff      	movs	r1, #255	; 0xff
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f001 f9e6 	bl	80084f0 <VL53L0X_WrByte>
 8007124:	4603      	mov	r3, r0
 8007126:	461a      	mov	r2, r3
 8007128:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800712c:	4313      	orrs	r3, r2
 800712e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007132:	e04e      	b.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8007134:	78bb      	ldrb	r3, [r7, #2]
 8007136:	2b0e      	cmp	r3, #14
 8007138:	d14b      	bne.n	80071d2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800713a:	2248      	movs	r2, #72	; 0x48
 800713c:	2148      	movs	r1, #72	; 0x48
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f001 f9d6 	bl	80084f0 <VL53L0X_WrByte>
 8007144:	4603      	mov	r3, r0
 8007146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800714a:	2208      	movs	r2, #8
 800714c:	2147      	movs	r1, #71	; 0x47
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f001 f9ce 	bl	80084f0 <VL53L0X_WrByte>
 8007154:	4603      	mov	r3, r0
 8007156:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800715a:	2203      	movs	r2, #3
 800715c:	2132      	movs	r1, #50	; 0x32
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f001 f9c6 	bl	80084f0 <VL53L0X_WrByte>
 8007164:	4603      	mov	r3, r0
 8007166:	461a      	mov	r2, r3
 8007168:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800716c:	4313      	orrs	r3, r2
 800716e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8007172:	2207      	movs	r2, #7
 8007174:	2130      	movs	r1, #48	; 0x30
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f001 f9ba 	bl	80084f0 <VL53L0X_WrByte>
 800717c:	4603      	mov	r3, r0
 800717e:	461a      	mov	r2, r3
 8007180:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007184:	4313      	orrs	r3, r2
 8007186:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800718a:	2201      	movs	r2, #1
 800718c:	21ff      	movs	r1, #255	; 0xff
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f001 f9ae 	bl	80084f0 <VL53L0X_WrByte>
 8007194:	4603      	mov	r3, r0
 8007196:	461a      	mov	r2, r3
 8007198:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800719c:	4313      	orrs	r3, r2
 800719e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80071a2:	2220      	movs	r2, #32
 80071a4:	2130      	movs	r1, #48	; 0x30
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f001 f9a2 	bl	80084f0 <VL53L0X_WrByte>
 80071ac:	4603      	mov	r3, r0
 80071ae:	461a      	mov	r2, r3
 80071b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071b4:	4313      	orrs	r3, r2
 80071b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80071ba:	2200      	movs	r2, #0
 80071bc:	21ff      	movs	r1, #255	; 0xff
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f001 f996 	bl	80084f0 <VL53L0X_WrByte>
 80071c4:	4603      	mov	r3, r0
 80071c6:	461a      	mov	r2, r3
 80071c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071cc:	4313      	orrs	r3, r2
 80071ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 80071d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d17f      	bne.n	80072da <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 80071da:	78bb      	ldrb	r3, [r7, #2]
 80071dc:	4618      	mov	r0, r3
 80071de:	f7fe fe38 	bl	8005e52 <VL53L0X_encode_vcsel_period>
 80071e2:	4603      	mov	r3, r0
 80071e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 80071e8:	78fb      	ldrb	r3, [r7, #3]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d002      	beq.n	80071f4 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d045      	beq.n	800727e <VL53L0X_set_vcsel_pulse_period+0x470>
 80071f2:	e06e      	b.n	80072d2 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80071f4:	f107 0314 	add.w	r3, r7, #20
 80071f8:	461a      	mov	r2, r3
 80071fa:	2103      	movs	r1, #3
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f7ff fc33 	bl	8006a68 <get_sequence_step_timeout>
 8007202:	4603      	mov	r3, r0
 8007204:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007208:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800720c:	2b00      	cmp	r3, #0
 800720e:	d109      	bne.n	8007224 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8007210:	f107 0310 	add.w	r3, r7, #16
 8007214:	461a      	mov	r2, r3
 8007216:	2102      	movs	r1, #2
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f7ff fc25 	bl	8006a68 <get_sequence_step_timeout>
 800721e:	4603      	mov	r3, r0
 8007220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007224:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007228:	2b00      	cmp	r3, #0
 800722a:	d109      	bne.n	8007240 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800722c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007230:	461a      	mov	r2, r3
 8007232:	2150      	movs	r1, #80	; 0x50
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f001 f95b 	bl	80084f0 <VL53L0X_WrByte>
 800723a:	4603      	mov	r3, r0
 800723c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8007240:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007244:	2b00      	cmp	r3, #0
 8007246:	d108      	bne.n	800725a <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	461a      	mov	r2, r3
 800724c:	2103      	movs	r1, #3
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f7ff fceb 	bl	8006c2a <set_sequence_step_timeout>
 8007254:	4603      	mov	r3, r0
 8007256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800725a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800725e:	2b00      	cmp	r3, #0
 8007260:	d108      	bne.n	8007274 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	461a      	mov	r2, r3
 8007266:	2102      	movs	r1, #2
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f7ff fcde 	bl	8006c2a <set_sequence_step_timeout>
 800726e:	4603      	mov	r3, r0
 8007270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	78ba      	ldrb	r2, [r7, #2]
 8007278:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800727c:	e02e      	b.n	80072dc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800727e:	f107 0318 	add.w	r3, r7, #24
 8007282:	461a      	mov	r2, r3
 8007284:	2104      	movs	r1, #4
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7ff fbee 	bl	8006a68 <get_sequence_step_timeout>
 800728c:	4603      	mov	r3, r0
 800728e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007292:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007296:	2b00      	cmp	r3, #0
 8007298:	d109      	bne.n	80072ae <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800729a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800729e:	461a      	mov	r2, r3
 80072a0:	2170      	movs	r1, #112	; 0x70
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f001 f924 	bl	80084f0 <VL53L0X_WrByte>
 80072a8:	4603      	mov	r3, r0
 80072aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80072ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d108      	bne.n	80072c8 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 80072b6:	69bb      	ldr	r3, [r7, #24]
 80072b8:	461a      	mov	r2, r3
 80072ba:	2104      	movs	r1, #4
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f7ff fcb4 	bl	8006c2a <set_sequence_step_timeout>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	78ba      	ldrb	r2, [r7, #2]
 80072cc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80072d0:	e004      	b.n	80072dc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80072d2:	23fc      	movs	r3, #252	; 0xfc
 80072d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80072d8:	e000      	b.n	80072dc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 80072da:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 80072dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d109      	bne.n	80072f8 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80072ea:	69f9      	ldr	r1, [r7, #28]
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7fc fe1d 	bl	8003f2c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80072f2:	4603      	mov	r3, r0
 80072f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 80072f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d109      	bne.n	8007314 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8007300:	f107 010f 	add.w	r1, r7, #15
 8007304:	2301      	movs	r3, #1
 8007306:	2200      	movs	r2, #0
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f7fe fcbd 	bl	8005c88 <VL53L0X_perform_phase_calibration>
 800730e:	4603      	mov	r3, r0
 8007310:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8007314:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007318:	4618      	mov	r0, r3
 800731a:	3728      	adds	r7, #40	; 0x28
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	460b      	mov	r3, r1
 800732a:	607a      	str	r2, [r7, #4]
 800732c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800732e:	2300      	movs	r3, #0
 8007330:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8007332:	7afb      	ldrb	r3, [r7, #11]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d002      	beq.n	800733e <VL53L0X_get_vcsel_pulse_period+0x1e>
 8007338:	2b01      	cmp	r3, #1
 800733a:	d00a      	beq.n	8007352 <VL53L0X_get_vcsel_pulse_period+0x32>
 800733c:	e013      	b.n	8007366 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800733e:	f107 0316 	add.w	r3, r7, #22
 8007342:	461a      	mov	r2, r3
 8007344:	2150      	movs	r1, #80	; 0x50
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f001 f954 	bl	80085f4 <VL53L0X_RdByte>
 800734c:	4603      	mov	r3, r0
 800734e:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007350:	e00b      	b.n	800736a <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8007352:	f107 0316 	add.w	r3, r7, #22
 8007356:	461a      	mov	r2, r3
 8007358:	2170      	movs	r1, #112	; 0x70
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f001 f94a 	bl	80085f4 <VL53L0X_RdByte>
 8007360:	4603      	mov	r3, r0
 8007362:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007364:	e001      	b.n	800736a <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007366:	23fc      	movs	r3, #252	; 0xfc
 8007368:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800736a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d107      	bne.n	8007382 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8007372:	7dbb      	ldrb	r3, [r7, #22]
 8007374:	4618      	mov	r0, r3
 8007376:	f7fe fd59 	bl	8005e2c <VL53L0X_decode_vcsel_period>
 800737a:	4603      	mov	r3, r0
 800737c:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	701a      	strb	r2, [r3, #0]

	return Status;
 8007382:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007386:	4618      	mov	r0, r3
 8007388:	3718      	adds	r7, #24
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b092      	sub	sp, #72	; 0x48
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
 8007396:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007398:	2300      	movs	r3, #0
 800739a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800739e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80073a2:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80073a4:	f240 7376 	movw	r3, #1910	; 0x776
 80073a8:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 80073aa:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80073ae:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80073b0:	f44f 7325 	mov.w	r3, #660	; 0x294
 80073b4:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 80073b6:	f240 234e 	movw	r3, #590	; 0x24e
 80073ba:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 80073bc:	f240 23b2 	movw	r3, #690	; 0x2b2
 80073c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80073c2:	f44f 7325 	mov.w	r3, #660	; 0x294
 80073c6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80073c8:	f240 2326 	movw	r3, #550	; 0x226
 80073cc:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80073ce:	2300      	movs	r3, #0
 80073d0:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 80073d2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80073d6:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 80073d8:	2300      	movs	r3, #0
 80073da:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 80073dc:	683a      	ldr	r2, [r7, #0]
 80073de:	6a3b      	ldr	r3, [r7, #32]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d205      	bcs.n	80073f0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80073e4:	23fc      	movs	r3, #252	; 0xfc
 80073e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 80073ea:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80073ee:	e0aa      	b.n	8007546 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 80073f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80073f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f4:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 80073f6:	683a      	ldr	r2, [r7, #0]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80073fc:	f107 0314 	add.w	r3, r7, #20
 8007400:	4619      	mov	r1, r3
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f7fc fedc 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
 8007408:	4603      	mov	r3, r0
 800740a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800740e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007412:	2b00      	cmp	r3, #0
 8007414:	d15b      	bne.n	80074ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8007416:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8007418:	2b00      	cmp	r3, #0
 800741a:	d105      	bne.n	8007428 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800741c:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800741e:	2b00      	cmp	r3, #0
 8007420:	d102      	bne.n	8007428 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 8007422:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 8007424:	2b00      	cmp	r3, #0
 8007426:	d052      	beq.n	80074ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8007428:	f107 0310 	add.w	r3, r7, #16
 800742c:	461a      	mov	r2, r3
 800742e:	2102      	movs	r1, #2
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7ff fb19 	bl	8006a68 <get_sequence_step_timeout>
 8007436:	4603      	mov	r3, r0
 8007438:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800743c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007440:	2b00      	cmp	r3, #0
 8007442:	d002      	beq.n	800744a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 8007444:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007448:	e07d      	b.n	8007546 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800744a:	7d3b      	ldrb	r3, [r7, #20]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00f      	beq.n	8007470 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8007450:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8007452:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007454:	4413      	add	r3, r2
 8007456:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 8007458:	69fa      	ldr	r2, [r7, #28]
 800745a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800745c:	429a      	cmp	r2, r3
 800745e:	d204      	bcs.n	800746a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8007460:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	1ad3      	subs	r3, r2, r3
 8007466:	643b      	str	r3, [r7, #64]	; 0x40
 8007468:	e002      	b.n	8007470 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800746a:	23fc      	movs	r3, #252	; 0xfc
 800746c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 8007470:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007474:	2b00      	cmp	r3, #0
 8007476:	d002      	beq.n	800747e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8007478:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800747c:	e063      	b.n	8007546 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800747e:	7dbb      	ldrb	r3, [r7, #22]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d011      	beq.n	80074a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007488:	4413      	add	r3, r2
 800748a:	005b      	lsls	r3, r3, #1
 800748c:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800748e:	69fa      	ldr	r2, [r7, #28]
 8007490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007492:	429a      	cmp	r2, r3
 8007494:	d204      	bcs.n	80074a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007496:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	643b      	str	r3, [r7, #64]	; 0x40
 800749e:	e016      	b.n	80074ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80074a0:	23fc      	movs	r3, #252	; 0xfc
 80074a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80074a6:	e012      	b.n	80074ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 80074a8:	7d7b      	ldrb	r3, [r7, #21]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d00f      	beq.n	80074ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074b2:	4413      	add	r3, r2
 80074b4:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80074b6:	69fa      	ldr	r2, [r7, #28]
 80074b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d204      	bcs.n	80074c8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80074be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	1ad3      	subs	r3, r2, r3
 80074c4:	643b      	str	r3, [r7, #64]	; 0x40
 80074c6:	e002      	b.n	80074ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80074c8:	23fc      	movs	r3, #252	; 0xfc
 80074ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 80074ce:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d002      	beq.n	80074dc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 80074d6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80074da:	e034      	b.n	8007546 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 80074dc:	7dfb      	ldrb	r3, [r7, #23]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d019      	beq.n	8007516 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 80074e2:	f107 030c 	add.w	r3, r7, #12
 80074e6:	461a      	mov	r2, r3
 80074e8:	2103      	movs	r1, #3
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f7ff fabc 	bl	8006a68 <get_sequence_step_timeout>
 80074f0:	4603      	mov	r3, r0
 80074f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074fa:	4413      	add	r3, r2
 80074fc:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80074fe:	69fa      	ldr	r2, [r7, #28]
 8007500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007502:	429a      	cmp	r2, r3
 8007504:	d204      	bcs.n	8007510 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8007506:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	643b      	str	r3, [r7, #64]	; 0x40
 800750e:	e002      	b.n	8007516 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007510:	23fc      	movs	r3, #252	; 0xfc
 8007512:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8007516:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800751a:	2b00      	cmp	r3, #0
 800751c:	d111      	bne.n	8007542 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800751e:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00e      	beq.n	8007542 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 8007524:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800752c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800752e:	2104      	movs	r1, #4
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f7ff fb7a 	bl	8006c2a <set_sequence_step_timeout>
 8007536:	4603      	mov	r3, r0
 8007538:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007542:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8007546:	4618      	mov	r0, r3
 8007548:	3748      	adds	r7, #72	; 0x48
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b090      	sub	sp, #64	; 0x40
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
 8007556:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007558:	2300      	movs	r3, #0
 800755a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800755e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007562:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007564:	f240 7376 	movw	r3, #1910	; 0x776
 8007568:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800756a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800756e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8007570:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007574:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8007576:	f240 234e 	movw	r3, #590	; 0x24e
 800757a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800757c:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007580:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007582:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007586:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007588:	f240 2326 	movw	r3, #550	; 0x226
 800758c:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800758e:	2300      	movs	r3, #0
 8007590:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8007592:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007596:	441a      	add	r2, r3
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800759c:	f107 0318 	add.w	r3, r7, #24
 80075a0:	4619      	mov	r1, r3
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f7fc fe0c 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
 80075a8:	4603      	mov	r3, r0
 80075aa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 80075ae:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d002      	beq.n	80075bc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 80075b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80075ba:	e075      	b.n	80076a8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 80075bc:	7e3b      	ldrb	r3, [r7, #24]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d105      	bne.n	80075ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 80075c2:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d102      	bne.n	80075ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 80075c8:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d030      	beq.n	8007630 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 80075ce:	f107 0310 	add.w	r3, r7, #16
 80075d2:	461a      	mov	r2, r3
 80075d4:	2102      	movs	r1, #2
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f7ff fa46 	bl	8006a68 <get_sequence_step_timeout>
 80075dc:	4603      	mov	r3, r0
 80075de:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 80075e2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d122      	bne.n	8007630 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 80075ea:	7e3b      	ldrb	r3, [r7, #24]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d007      	beq.n	8007600 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80075f4:	6939      	ldr	r1, [r7, #16]
 80075f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075f8:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80075fa:	441a      	add	r2, r3
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8007600:	7ebb      	ldrb	r3, [r7, #26]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d009      	beq.n	800761a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800760a:	6939      	ldr	r1, [r7, #16]
 800760c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800760e:	440b      	add	r3, r1
 8007610:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007612:	441a      	add	r2, r3
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	601a      	str	r2, [r3, #0]
 8007618:	e00a      	b.n	8007630 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800761a:	7e7b      	ldrb	r3, [r7, #25]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d007      	beq.n	8007630 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007624:	6939      	ldr	r1, [r7, #16]
 8007626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007628:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800762a:	441a      	add	r2, r3
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007630:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007634:	2b00      	cmp	r3, #0
 8007636:	d114      	bne.n	8007662 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8007638:	7efb      	ldrb	r3, [r7, #27]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d011      	beq.n	8007662 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800763e:	f107 030c 	add.w	r3, r7, #12
 8007642:	461a      	mov	r2, r3
 8007644:	2103      	movs	r1, #3
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7ff fa0e 	bl	8006a68 <get_sequence_step_timeout>
 800764c:	4603      	mov	r3, r0
 800764e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8007656:	68f9      	ldr	r1, [r7, #12]
 8007658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765a:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800765c:	441a      	add	r2, r3
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007662:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007666:	2b00      	cmp	r3, #0
 8007668:	d114      	bne.n	8007694 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800766a:	7f3b      	ldrb	r3, [r7, #28]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d011      	beq.n	8007694 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 8007670:	f107 0314 	add.w	r3, r7, #20
 8007674:	461a      	mov	r2, r3
 8007676:	2104      	movs	r1, #4
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f7ff f9f5 	bl	8006a68 <get_sequence_step_timeout>
 800767e:	4603      	mov	r3, r0
 8007680:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8007688:	6979      	ldr	r1, [r7, #20]
 800768a:	6a3b      	ldr	r3, [r7, #32]
 800768c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800768e:	441a      	add	r2, r3
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007694:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007698:	2b00      	cmp	r3, #0
 800769a:	d103      	bne.n	80076a4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80076a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3740      	adds	r7, #64	; 0x40
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b088      	sub	sp, #32
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 80076be:	2300      	movs	r3, #0
 80076c0:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80076c2:	e0c6      	b.n	8007852 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	4413      	add	r3, r2
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	74fb      	strb	r3, [r7, #19]
		Index++;
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	3301      	adds	r3, #1
 80076d2:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 80076d4:	7cfb      	ldrb	r3, [r7, #19]
 80076d6:	2bff      	cmp	r3, #255	; 0xff
 80076d8:	f040 808d 	bne.w	80077f6 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	683a      	ldr	r2, [r7, #0]
 80076e0:	4413      	add	r3, r2
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	747b      	strb	r3, [r7, #17]
			Index++;
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	3301      	adds	r3, #1
 80076ea:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 80076ec:	7c7b      	ldrb	r3, [r7, #17]
 80076ee:	2b03      	cmp	r3, #3
 80076f0:	d87e      	bhi.n	80077f0 <VL53L0X_load_tuning_settings+0x140>
 80076f2:	a201      	add	r2, pc, #4	; (adr r2, 80076f8 <VL53L0X_load_tuning_settings+0x48>)
 80076f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f8:	08007709 	.word	0x08007709
 80076fc:	08007743 	.word	0x08007743
 8007700:	0800777d 	.word	0x0800777d
 8007704:	080077b7 	.word	0x080077b7
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	683a      	ldr	r2, [r7, #0]
 800770c:	4413      	add	r3, r2
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	743b      	strb	r3, [r7, #16]
				Index++;
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	3301      	adds	r3, #1
 8007716:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	4413      	add	r3, r2
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	3301      	adds	r3, #1
 8007726:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007728:	7c3b      	ldrb	r3, [r7, #16]
 800772a:	b29b      	uxth	r3, r3
 800772c:	021b      	lsls	r3, r3, #8
 800772e:	b29a      	uxth	r2, r3
 8007730:	7bfb      	ldrb	r3, [r7, #15]
 8007732:	b29b      	uxth	r3, r3
 8007734:	4413      	add	r3, r2
 8007736:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	89ba      	ldrh	r2, [r7, #12]
 800773c:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 8007740:	e087      	b.n	8007852 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	4413      	add	r3, r2
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	743b      	strb	r3, [r7, #16]
				Index++;
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	3301      	adds	r3, #1
 8007750:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	683a      	ldr	r2, [r7, #0]
 8007756:	4413      	add	r3, r2
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	3301      	adds	r3, #1
 8007760:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007762:	7c3b      	ldrb	r3, [r7, #16]
 8007764:	b29b      	uxth	r3, r3
 8007766:	021b      	lsls	r3, r3, #8
 8007768:	b29a      	uxth	r2, r3
 800776a:	7bfb      	ldrb	r3, [r7, #15]
 800776c:	b29b      	uxth	r3, r3
 800776e:	4413      	add	r3, r2
 8007770:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	89ba      	ldrh	r2, [r7, #12]
 8007776:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800777a:	e06a      	b.n	8007852 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	683a      	ldr	r2, [r7, #0]
 8007780:	4413      	add	r3, r2
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	743b      	strb	r3, [r7, #16]
				Index++;
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	3301      	adds	r3, #1
 800778a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	4413      	add	r3, r2
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	3301      	adds	r3, #1
 800779a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800779c:	7c3b      	ldrb	r3, [r7, #16]
 800779e:	b29b      	uxth	r3, r3
 80077a0:	021b      	lsls	r3, r3, #8
 80077a2:	b29a      	uxth	r2, r3
 80077a4:	7bfb      	ldrb	r3, [r7, #15]
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	4413      	add	r3, r2
 80077aa:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	89ba      	ldrh	r2, [r7, #12]
 80077b0:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 80077b4:	e04d      	b.n	8007852 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	683a      	ldr	r2, [r7, #0]
 80077ba:	4413      	add	r3, r2
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	743b      	strb	r3, [r7, #16]
				Index++;
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	3301      	adds	r3, #1
 80077c4:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	4413      	add	r3, r2
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	73fb      	strb	r3, [r7, #15]
				Index++;
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	3301      	adds	r3, #1
 80077d4:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80077d6:	7c3b      	ldrb	r3, [r7, #16]
 80077d8:	b29b      	uxth	r3, r3
 80077da:	021b      	lsls	r3, r3, #8
 80077dc:	b29a      	uxth	r2, r3
 80077de:	7bfb      	ldrb	r3, [r7, #15]
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	4413      	add	r3, r2
 80077e4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	89ba      	ldrh	r2, [r7, #12]
 80077ea:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 80077ee:	e030      	b.n	8007852 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80077f0:	23fc      	movs	r3, #252	; 0xfc
 80077f2:	77fb      	strb	r3, [r7, #31]
 80077f4:	e02d      	b.n	8007852 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 80077f6:	7cfb      	ldrb	r3, [r7, #19]
 80077f8:	2b04      	cmp	r3, #4
 80077fa:	d828      	bhi.n	800784e <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	683a      	ldr	r2, [r7, #0]
 8007800:	4413      	add	r3, r2
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	74bb      	strb	r3, [r7, #18]
			Index++;
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	3301      	adds	r3, #1
 800780a:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800780c:	2300      	movs	r3, #0
 800780e:	61bb      	str	r3, [r7, #24]
 8007810:	e00f      	b.n	8007832 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	683a      	ldr	r2, [r7, #0]
 8007816:	4413      	add	r3, r2
 8007818:	7819      	ldrb	r1, [r3, #0]
 800781a:	f107 0208 	add.w	r2, r7, #8
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	4413      	add	r3, r2
 8007822:	460a      	mov	r2, r1
 8007824:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	3301      	adds	r3, #1
 800782a:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	3301      	adds	r3, #1
 8007830:	61bb      	str	r3, [r7, #24]
 8007832:	7cfb      	ldrb	r3, [r7, #19]
 8007834:	69ba      	ldr	r2, [r7, #24]
 8007836:	429a      	cmp	r2, r3
 8007838:	dbeb      	blt.n	8007812 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800783a:	7cfb      	ldrb	r3, [r7, #19]
 800783c:	f107 0208 	add.w	r2, r7, #8
 8007840:	7cb9      	ldrb	r1, [r7, #18]
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 fdf8 	bl	8008438 <VL53L0X_WriteMulti>
 8007848:	4603      	mov	r3, r0
 800784a:	77fb      	strb	r3, [r7, #31]
 800784c:	e001      	b.n	8007852 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800784e:	23fc      	movs	r3, #252	; 0xfc
 8007850:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	683a      	ldr	r2, [r7, #0]
 8007856:	4413      	add	r3, r2
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d004      	beq.n	8007868 <VL53L0X_load_tuning_settings+0x1b8>
 800785e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007862:	2b00      	cmp	r3, #0
 8007864:	f43f af2e 	beq.w	80076c4 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007868:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800786c:	4618      	mov	r0, r3
 800786e:	3720      	adds	r7, #32
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b088      	sub	sp, #32
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007880:	2300      	movs	r3, #0
 8007882:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800788a:	f107 0313 	add.w	r3, r7, #19
 800788e:	4619      	mov	r1, r3
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f7fc fd21 	bl	80042d8 <VL53L0X_GetXTalkCompensationEnable>
 8007896:	4603      	mov	r3, r0
 8007898:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800789a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d111      	bne.n	80078c6 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 80078a2:	7cfb      	ldrb	r3, [r7, #19]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d00e      	beq.n	80078c6 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6a1b      	ldr	r3, [r3, #32]
 80078ac:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	8a9b      	ldrh	r3, [r3, #20]
 80078b2:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	fb02 f303 	mul.w	r3, r2, r3
 80078ba:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	3380      	adds	r3, #128	; 0x80
 80078c0:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 80078c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3720      	adds	r7, #32
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b086      	sub	sp, #24
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	60f8      	str	r0, [r7, #12]
 80078da:	60b9      	str	r1, [r7, #8]
 80078dc:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078de:	2300      	movs	r3, #0
 80078e0:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 80078ea:	f107 0310 	add.w	r3, r7, #16
 80078ee:	461a      	mov	r2, r3
 80078f0:	68b9      	ldr	r1, [r7, #8]
 80078f2:	68f8      	ldr	r0, [r7, #12]
 80078f4:	f7ff ffbe 	bl	8007874 <VL53L0X_get_total_xtalk_rate>
 80078f8:	4603      	mov	r3, r0
 80078fa:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 80078fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d105      	bne.n	8007910 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	441a      	add	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	601a      	str	r2, [r3, #0]

	return Status;
 8007910:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007914:	4618      	mov	r0, r3
 8007916:	3718      	adds	r7, #24
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b09a      	sub	sp, #104	; 0x68
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
 8007928:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800792a:	2312      	movs	r3, #18
 800792c:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800792e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007932:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8007934:	2342      	movs	r3, #66	; 0x42
 8007936:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8007938:	2306      	movs	r3, #6
 800793a:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800793c:	2307      	movs	r3, #7
 800793e:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007940:	2300      	movs	r3, #0
 8007942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800794c:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8007954:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8007956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007958:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800795a:	fb02 f303 	mul.w	r3, r2, r3
 800795e:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8007960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007962:	3380      	adds	r3, #128	; 0x80
 8007964:	0a1b      	lsrs	r3, r3, #8
 8007966:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8007968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800796a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800796c:	fb02 f303 	mul.w	r3, r2, r3
 8007970:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 8007972:	2300      	movs	r3, #0
 8007974:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d01b      	beq.n	80079b4 <VL53L0X_calc_dmax+0x98>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	029b      	lsls	r3, r3, #10
 8007980:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8007986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007988:	4413      	add	r3, r2
 800798a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800798c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	fbb2 f3f3 	udiv	r3, r2, r3
 8007994:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8007996:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007998:	4613      	mov	r3, r2
 800799a:	005b      	lsls	r3, r3, #1
 800799c:	4413      	add	r3, r2
 800799e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 80079a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079a2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80079a4:	fb02 f303 	mul.w	r3, r2, r3
 80079a8:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 80079aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079ac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80079b0:	0c1b      	lsrs	r3, r3, #16
 80079b2:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80079b8:	fb02 f303 	mul.w	r3, r2, r3
 80079bc:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 80079be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80079c4:	0c1b      	lsrs	r3, r3, #16
 80079c6:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 80079c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079cc:	fb02 f303 	mul.w	r3, r2, r3
 80079d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80079d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079d4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80079d8:	0c1b      	lsrs	r3, r3, #16
 80079da:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 80079dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079de:	085a      	lsrs	r2, r3, #1
 80079e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e2:	441a      	add	r2, r3
 80079e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ea:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 80079ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079f0:	fb02 f303 	mul.w	r3, r2, r3
 80079f4:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 80079f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079fc:	d302      	bcc.n	8007a04 <VL53L0X_calc_dmax+0xe8>
		minSignalNeeded_p3 = 0xfff00000;
 80079fe:	4b55      	ldr	r3, [pc, #340]	; (8007b54 <VL53L0X_calc_dmax+0x238>)
 8007a00:	663b      	str	r3, [r7, #96]	; 0x60
 8007a02:	e016      	b.n	8007a32 <VL53L0X_calc_dmax+0x116>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8007a04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a06:	085a      	lsrs	r2, r3, #1
 8007a08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a0a:	441a      	add	r2, r3
 8007a0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a12:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8007a14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a18:	fb02 f303 	mul.w	r3, r2, r3
 8007a1c:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8007a1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a20:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007a24:	0c1b      	lsrs	r3, r3, #16
 8007a26:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8007a28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a2a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007a2c:	fb02 f303 	mul.w	r3, r2, r3
 8007a30:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8007a32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a34:	039b      	lsls	r3, r3, #14
 8007a36:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007a3a:	4a47      	ldr	r2, [pc, #284]	; (8007b58 <VL53L0X_calc_dmax+0x23c>)
 8007a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a40:	099b      	lsrs	r3, r3, #6
 8007a42:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8007a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a48:	fb02 f303 	mul.w	r3, r2, r3
 8007a4c:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8007a4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a50:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007a52:	fb02 f303 	mul.w	r3, r2, r3
 8007a56:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8007a58:	6a3b      	ldr	r3, [r7, #32]
 8007a5a:	3308      	adds	r3, #8
 8007a5c:	091b      	lsrs	r3, r3, #4
 8007a5e:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8007a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a62:	6a3b      	ldr	r3, [r7, #32]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8007a68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	005b      	lsls	r3, r3, #1
 8007a6e:	4413      	add	r3, r2
 8007a70:	011b      	lsls	r3, r3, #4
 8007a72:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8007a7a:	0b9b      	lsrs	r3, r3, #14
 8007a7c:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8007a7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a82:	4413      	add	r3, r2
 8007a84:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8007a86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a88:	085b      	lsrs	r3, r3, #1
 8007a8a:	69ba      	ldr	r2, [r7, #24]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a98:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	039b      	lsls	r3, r3, #14
 8007a9e:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	085b      	lsrs	r3, r3, #1
 8007aa4:	69ba      	ldr	r2, [r7, #24]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8007aaa:	69ba      	ldr	r2, [r7, #24]
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ab2:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007ab8:	fb02 f303 	mul.w	r3, r2, r3
 8007abc:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007ac4:	4a24      	ldr	r2, [pc, #144]	; (8007b58 <VL53L0X_calc_dmax+0x23c>)
 8007ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8007aca:	099b      	lsrs	r3, r3, #6
 8007acc:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	011b      	lsls	r3, r3, #4
 8007ad2:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007ada:	4a1f      	ldr	r2, [pc, #124]	; (8007b58 <VL53L0X_calc_dmax+0x23c>)
 8007adc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ae0:	099b      	lsrs	r3, r3, #6
 8007ae2:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8007ae4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ae6:	3380      	adds	r3, #128	; 0x80
 8007ae8:	0a1b      	lsrs	r3, r3, #8
 8007aea:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d008      	beq.n	8007b04 <VL53L0X_calc_dmax+0x1e8>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	085a      	lsrs	r2, r3, #1
 8007af6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007af8:	441a      	add	r2, r3
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b00:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b02:	e001      	b.n	8007b08 <VL53L0X_calc_dmax+0x1ec>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8007b04:	2300      	movs	r3, #0
 8007b06:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8007b08:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8007b0a:	f7fe f9b5 	bl	8005e78 <VL53L0X_isqrt>
 8007b0e:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d008      	beq.n	8007b28 <VL53L0X_calc_dmax+0x20c>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	085a      	lsrs	r2, r3, #1
 8007b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b1c:	441a      	add	r2, r3
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b26:	e001      	b.n	8007b2c <VL53L0X_calc_dmax+0x210>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8007b2c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8007b2e:	f7fe f9a3 	bl	8005e78 <VL53L0X_isqrt>
 8007b32:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 8007b34:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007b36:	693a      	ldr	r2, [r7, #16]
 8007b38:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8007b3a:	693a      	ldr	r2, [r7, #16]
 8007b3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d902      	bls.n	8007b48 <VL53L0X_calc_dmax+0x22c>
		*pdmax_mm = dmaxAmbient;
 8007b42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007b44:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b46:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8007b48:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3768      	adds	r7, #104	; 0x68
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	fff00000 	.word	0xfff00000
 8007b58:	10624dd3 	.word	0x10624dd3

08007b5c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b0b4      	sub	sp, #208	; 0xd0
 8007b60:	af04      	add	r7, sp, #16
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8007b6a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007b6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8007b72:	f44f 7316 	mov.w	r3, #600	; 0x258
 8007b76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8007b7a:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8007b7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8007b82:	f241 235c 	movw	r3, #4700	; 0x125c
 8007b86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8007b8a:	4b9e      	ldr	r3, [pc, #632]	; (8007e04 <VL53L0X_calc_sigma_estimate+0x2a8>)
 8007b8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8007b90:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8007b94:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8007b96:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8007b9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba2:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8007ba4:	4b98      	ldr	r3, [pc, #608]	; (8007e08 <VL53L0X_calc_sigma_estimate+0x2ac>)
 8007ba6:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8007ba8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bac:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8007bae:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8007bb2:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 8007bb4:	f240 6377 	movw	r3, #1655	; 0x677
 8007bb8:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007bce:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8007bd2:	0c1b      	lsrs	r3, r3, #16
 8007bd4:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8007bdc:	f107 0310 	add.w	r3, r7, #16
 8007be0:	461a      	mov	r2, r3
 8007be2:	68b9      	ldr	r1, [r7, #8]
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f7ff fe74 	bl	80078d2 <VL53L0X_get_total_signal_rate>
 8007bea:	4603      	mov	r3, r0
 8007bec:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8007bf0:	f107 0314 	add.w	r3, r7, #20
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	68b9      	ldr	r1, [r7, #8]
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	f7ff fe3b 	bl	8007874 <VL53L0X_get_total_xtalk_rate>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007c0a:	fb02 f303 	mul.w	r3, r2, r3
 8007c0e:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8007c10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c12:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007c16:	0c1b      	lsrs	r3, r3, #16
 8007c18:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007c20:	fb02 f303 	mul.w	r3, r2, r3
 8007c24:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8007c28:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8007c2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d902      	bls.n	8007c38 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8007c32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c34:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8007c38:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d168      	bne.n	8007d12 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007c46:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007c50:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007c54:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8007c58:	461a      	mov	r2, r3
 8007c5a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f7fe feae 	bl	80069c0 <VL53L0X_calc_timeout_mclks>
 8007c64:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8007c76:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007c7a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8007c7e:	461a      	mov	r2, r3
 8007c80:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f7fe fe9b 	bl	80069c0 <VL53L0X_calc_timeout_mclks>
 8007c8a:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8007c8c:	2303      	movs	r3, #3
 8007c8e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 8007c92:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8007c96:	2b08      	cmp	r3, #8
 8007c98:	d102      	bne.n	8007ca0 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8007ca0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007ca2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ca4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8007ca6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8007caa:	fb02 f303 	mul.w	r3, r2, r3
 8007cae:	02db      	lsls	r3, r3, #11
 8007cb0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007cb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007cb8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007cbc:	4a53      	ldr	r2, [pc, #332]	; (8007e0c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc2:	099b      	lsrs	r3, r3, #6
 8007cc4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 8007cc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007ccc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007cce:	fb02 f303 	mul.w	r3, r2, r3
 8007cd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007cd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007cda:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007cde:	4a4b      	ldr	r2, [pc, #300]	; (8007e0c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce4:	099b      	lsrs	r3, r3, #6
 8007ce6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	3380      	adds	r3, #128	; 0x80
 8007cee:	0a1b      	lsrs	r3, r3, #8
 8007cf0:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007cf8:	fb02 f303 	mul.w	r3, r2, r3
 8007cfc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8007d00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007d04:	3380      	adds	r3, #128	; 0x80
 8007d06:	0a1b      	lsrs	r3, r3, #8
 8007d08:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	021b      	lsls	r3, r3, #8
 8007d10:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8007d12:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d002      	beq.n	8007d20 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 8007d1a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8007d1e:	e165      	b.n	8007fec <VL53L0X_calc_sigma_estimate+0x490>
	}

	if (peakSignalRate_kcps == 0) {
 8007d20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d10c      	bne.n	8007d40 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007d2c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007d34:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	e153      	b.n	8007fe8 <VL53L0X_calc_sigma_estimate+0x48c>
	} else {
		if (vcselTotalEventsRtn < 1)
 8007d40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d102      	bne.n	8007d4e <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8007d4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007d52:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8007d54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d56:	041a      	lsls	r2, r3, #16
 8007d58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8007d62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d902      	bls.n	8007d72 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8007d6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8007d72:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007d76:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8007d7a:	fb02 f303 	mul.w	r3, r2, r3
 8007d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8007d82:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007d86:	4613      	mov	r3, r2
 8007d88:	005b      	lsls	r3, r3, #1
 8007d8a:	4413      	add	r3, r2
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f7fe f872 	bl	8005e78 <VL53L0X_isqrt>
 8007d94:	4603      	mov	r3, r0
 8007d96:	005b      	lsls	r3, r3, #1
 8007d98:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	891b      	ldrh	r3, [r3, #8]
 8007d9e:	461a      	mov	r2, r3
 8007da0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007da2:	fb02 f303 	mul.w	r3, r2, r3
 8007da6:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007da8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007daa:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8007dac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007db0:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007db2:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8007db4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007db8:	4a14      	ldr	r2, [pc, #80]	; (8007e0c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007dba:	fba2 2303 	umull	r2, r3, r2, r3
 8007dbe:	099b      	lsrs	r3, r3, #6
 8007dc0:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8007dc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007dc4:	041b      	lsls	r3, r3, #16
 8007dc6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007dca:	4a10      	ldr	r2, [pc, #64]	; (8007e0c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8007dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8007dd0:	099b      	lsrs	r3, r3, #6
 8007dd2:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8007dd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dd6:	021b      	lsls	r3, r3, #8
 8007dd8:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8007dda:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	bfb8      	it	lt
 8007de6:	425b      	neglt	r3, r3
 8007de8:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8007dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dec:	021b      	lsls	r3, r3, #8
 8007dee:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	7e1b      	ldrb	r3, [r3, #24]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d00b      	beq.n	8007e10 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 8007df8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007dfc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007e00:	e035      	b.n	8007e6e <VL53L0X_calc_sigma_estimate+0x312>
 8007e02:	bf00      	nop
 8007e04:	028f87ae 	.word	0x028f87ae
 8007e08:	0006999a 	.word	0x0006999a
 8007e0c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8007e10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8007e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e20:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 8007e24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e28:	fb02 f303 	mul.w	r3, r2, r3
 8007e2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8007e30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007e34:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e36:	4413      	add	r3, r2
 8007e38:	0c1b      	lsrs	r3, r3, #16
 8007e3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8007e3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e42:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007e46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8007e4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e4e:	085b      	lsrs	r3, r3, #1
 8007e50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8007e54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007e5c:	fb02 f303 	mul.w	r3, r2, r3
 8007e60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8007e64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e68:	0b9b      	lsrs	r3, r3, #14
 8007e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8007e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e74:	fb02 f303 	mul.w	r3, r2, r3
 8007e78:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e7c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007e80:	0c1b      	lsrs	r3, r3, #16
 8007e82:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8007e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e88:	fb02 f303 	mul.w	r3, r2, r3
 8007e8c:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 8007e8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007e92:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8007e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e96:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007e9a:	0c1b      	lsrs	r3, r3, #16
 8007e9c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8007e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ea2:	fb02 f303 	mul.w	r3, r2, r3
 8007ea6:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8007ea8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eac:	4413      	add	r3, r2
 8007eae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8007eb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007eb2:	f7fd ffe1 	bl	8005e78 <VL53L0X_isqrt>
 8007eb6:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8007eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eba:	041b      	lsls	r3, r3, #16
 8007ebc:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec0:	3332      	adds	r3, #50	; 0x32
 8007ec2:	4a4c      	ldr	r2, [pc, #304]	; (8007ff4 <VL53L0X_calc_sigma_estimate+0x498>)
 8007ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec8:	095a      	lsrs	r2, r3, #5
 8007eca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ed0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8007ed4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007ed8:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8007edc:	fb02 f303 	mul.w	r3, r2, r3
 8007ee0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8007ee4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007ee8:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8007eec:	3308      	adds	r3, #8
 8007eee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8007ef2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007ef6:	4a40      	ldr	r2, [pc, #256]	; (8007ff8 <VL53L0X_calc_sigma_estimate+0x49c>)
 8007ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8007efc:	0b5b      	lsrs	r3, r3, #13
 8007efe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8007f02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d902      	bls.n	8007f12 <VL53L0X_calc_sigma_estimate+0x3b6>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8007f0c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007f0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8007f12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007f16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8007f20:	4a36      	ldr	r2, [pc, #216]	; (8007ffc <VL53L0X_calc_sigma_estimate+0x4a0>)
 8007f22:	fba2 2303 	umull	r2, r3, r2, r3
 8007f26:	099b      	lsrs	r3, r3, #6
 8007f28:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8007f2a:	6a3b      	ldr	r3, [r7, #32]
 8007f2c:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8007f2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f32:	441a      	add	r2, r3
 8007f34:	6a3b      	ldr	r3, [r7, #32]
 8007f36:	fbb2 f3f3 	udiv	r3, r2, r3
		sigmaEstRef =
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fd ff9c 	bl	8005e78 <VL53L0X_isqrt>
 8007f40:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8007f42:	69fb      	ldr	r3, [r7, #28]
 8007f44:	021b      	lsls	r3, r3, #8
 8007f46:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8007f48:	69fb      	ldr	r3, [r7, #28]
 8007f4a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007f4e:	4a2b      	ldr	r2, [pc, #172]	; (8007ffc <VL53L0X_calc_sigma_estimate+0x4a0>)
 8007f50:	fba2 2303 	umull	r2, r3, r2, r3
 8007f54:	099b      	lsrs	r3, r3, #6
 8007f56:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8007f58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007f5c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f60:	fb02 f303 	mul.w	r3, r2, r3
 8007f64:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8007f66:	69fb      	ldr	r3, [r7, #28]
 8007f68:	69fa      	ldr	r2, [r7, #28]
 8007f6a:	fb02 f303 	mul.w	r3, r2, r3
 8007f6e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8007f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f74:	4413      	add	r3, r2
 8007f76:	4618      	mov	r0, r3
 8007f78:	f7fd ff7e 	bl	8005e78 <VL53L0X_isqrt>
 8007f7c:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8007f7e:	69bb      	ldr	r3, [r7, #24]
 8007f80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007f84:	fb02 f303 	mul.w	r3, r2, r3
 8007f88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8007f8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d009      	beq.n	8007fa6 <VL53L0X_calc_sigma_estimate+0x44a>
 8007f92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d005      	beq.n	8007fa6 <VL53L0X_calc_sigma_estimate+0x44a>
 8007f9a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8007f9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d903      	bls.n	8007fae <VL53L0X_calc_sigma_estimate+0x452>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 8007fa6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007faa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8007fb4:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 8007fc0:	6939      	ldr	r1, [r7, #16]
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	9303      	str	r3, [sp, #12]
 8007fc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007fca:	9302      	str	r3, [sp, #8]
 8007fcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007fd0:	9301      	str	r3, [sp, #4]
 8007fd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fd4:	9300      	str	r3, [sp, #0]
 8007fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007fda:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007fdc:	68f8      	ldr	r0, [r7, #12]
 8007fde:	f7ff fc9d 	bl	800791c <VL53L0X_calc_dmax>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007fe8:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	37c0      	adds	r7, #192	; 0xc0
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}
 8007ff4:	51eb851f 	.word	0x51eb851f
 8007ff8:	d1b71759 	.word	0xd1b71759
 8007ffc:	10624dd3 	.word	0x10624dd3

08008000 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b090      	sub	sp, #64	; 0x40
 8008004:	af00      	add	r7, sp, #0
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	607a      	str	r2, [r7, #4]
 800800a:	461a      	mov	r2, r3
 800800c:	460b      	mov	r3, r1
 800800e:	72fb      	strb	r3, [r7, #11]
 8008010:	4613      	mov	r3, r2
 8008012:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008014:	2300      	movs	r3, #0
 8008016:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800801a:	2300      	movs	r3, #0
 800801c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8008020:	2300      	movs	r3, #0
 8008022:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8008026:	2300      	movs	r3, #0
 8008028:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800802c:	2300      	movs	r3, #0
 800802e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8008032:	2300      	movs	r3, #0
 8008034:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8008038:	2300      	movs	r3, #0
 800803a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800803e:	2300      	movs	r3, #0
 8008040:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8008044:	2300      	movs	r3, #0
 8008046:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800804a:	2300      	movs	r3, #0
 800804c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800804e:	2300      	movs	r3, #0
 8008050:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8008052:	7afb      	ldrb	r3, [r7, #11]
 8008054:	10db      	asrs	r3, r3, #3
 8008056:	b2db      	uxtb	r3, r3
 8008058:	f003 030f 	and.w	r3, r3, #15
 800805c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8008060:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008064:	2b00      	cmp	r3, #0
 8008066:	d017      	beq.n	8008098 <VL53L0X_get_pal_range_status+0x98>
 8008068:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800806c:	2b05      	cmp	r3, #5
 800806e:	d013      	beq.n	8008098 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8008070:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008074:	2b07      	cmp	r3, #7
 8008076:	d00f      	beq.n	8008098 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8008078:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800807c:	2b0c      	cmp	r3, #12
 800807e:	d00b      	beq.n	8008098 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8008080:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008084:	2b0d      	cmp	r3, #13
 8008086:	d007      	beq.n	8008098 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8008088:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800808c:	2b0e      	cmp	r3, #14
 800808e:	d003      	beq.n	8008098 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8008090:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008094:	2b0f      	cmp	r3, #15
 8008096:	d103      	bne.n	80080a0 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8008098:	2301      	movs	r3, #1
 800809a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800809e:	e002      	b.n	80080a6 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 80080a0:	2300      	movs	r3, #0
 80080a2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80080a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d109      	bne.n	80080c2 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80080ae:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80080b2:	461a      	mov	r2, r3
 80080b4:	2100      	movs	r1, #0
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f7fc f9e2 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 80080bc:	4603      	mov	r3, r0
 80080be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 80080c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d02e      	beq.n	8008128 <VL53L0X_get_pal_range_status+0x128>
 80080ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d12a      	bne.n	8008128 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 80080d2:	f107 0310 	add.w	r3, r7, #16
 80080d6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80080da:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f7ff fd3d 	bl	8007b5c <VL53L0X_calc_sigma_estimate>
 80080e2:	4603      	mov	r3, r0
 80080e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 80080e8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d103      	bne.n	80080f8 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080f6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 80080f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d113      	bne.n	8008128 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8008100:	f107 0320 	add.w	r3, r7, #32
 8008104:	461a      	mov	r2, r3
 8008106:	2100      	movs	r1, #0
 8008108:	68f8      	ldr	r0, [r7, #12]
 800810a:	f7fc fa3f 	bl	800458c <VL53L0X_GetLimitCheckValue>
 800810e:	4603      	mov	r3, r0
 8008110:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8008114:	6a3b      	ldr	r3, [r7, #32]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d006      	beq.n	8008128 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800811a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800811c:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800811e:	429a      	cmp	r2, r3
 8008120:	d902      	bls.n	8008128 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 8008122:	2301      	movs	r3, #1
 8008124:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008128:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800812c:	2b00      	cmp	r3, #0
 800812e:	d109      	bne.n	8008144 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008130:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8008134:	461a      	mov	r2, r3
 8008136:	2102      	movs	r1, #2
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f7fc f9a1 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 800813e:	4603      	mov	r3, r0
 8008140:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8008144:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8008148:	2b00      	cmp	r3, #0
 800814a:	d044      	beq.n	80081d6 <VL53L0X_get_pal_range_status+0x1d6>
 800814c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008150:	2b00      	cmp	r3, #0
 8008152:	d140      	bne.n	80081d6 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8008154:	f107 031c 	add.w	r3, r7, #28
 8008158:	461a      	mov	r2, r3
 800815a:	2102      	movs	r1, #2
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f7fc fa15 	bl	800458c <VL53L0X_GetLimitCheckValue>
 8008162:	4603      	mov	r3, r0
 8008164:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8008168:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800816c:	2b00      	cmp	r3, #0
 800816e:	d107      	bne.n	8008180 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008170:	2201      	movs	r2, #1
 8008172:	21ff      	movs	r1, #255	; 0xff
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 f9bb 	bl	80084f0 <VL53L0X_WrByte>
 800817a:	4603      	mov	r3, r0
 800817c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8008180:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008184:	2b00      	cmp	r3, #0
 8008186:	d109      	bne.n	800819c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 8008188:	f107 0316 	add.w	r3, r7, #22
 800818c:	461a      	mov	r2, r3
 800818e:	21b6      	movs	r1, #182	; 0xb6
 8008190:	68f8      	ldr	r0, [r7, #12]
 8008192:	f000 fa59 	bl	8008648 <VL53L0X_RdWord>
 8008196:	4603      	mov	r3, r0
 8008198:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800819c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d107      	bne.n	80081b4 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80081a4:	2200      	movs	r2, #0
 80081a6:	21ff      	movs	r1, #255	; 0xff
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 f9a1 	bl	80084f0 <VL53L0X_WrByte>
 80081ae:	4603      	mov	r3, r0
 80081b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 80081b4:	8afb      	ldrh	r3, [r7, #22]
 80081b6:	025b      	lsls	r3, r3, #9
 80081b8:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081be:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d006      	beq.n	80081d6 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 80081c8:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 80081ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d902      	bls.n	80081d6 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 80081d0:	2301      	movs	r3, #1
 80081d2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80081d6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d109      	bne.n	80081f2 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80081de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80081e2:	461a      	mov	r2, r3
 80081e4:	2103      	movs	r1, #3
 80081e6:	68f8      	ldr	r0, [r7, #12]
 80081e8:	f7fc f94a 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 80081ec:	4603      	mov	r3, r0
 80081ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 80081f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d023      	beq.n	8008242 <VL53L0X_get_pal_range_status+0x242>
 80081fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d11f      	bne.n	8008242 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8008202:	893b      	ldrh	r3, [r7, #8]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d102      	bne.n	800820e <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8008208:	2300      	movs	r3, #0
 800820a:	637b      	str	r3, [r7, #52]	; 0x34
 800820c:	e005      	b.n	800821a <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	021a      	lsls	r2, r3, #8
 8008212:	893b      	ldrh	r3, [r7, #8]
 8008214:	fbb2 f3f3 	udiv	r3, r2, r3
 8008218:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800821a:	f107 0318 	add.w	r3, r7, #24
 800821e:	461a      	mov	r2, r3
 8008220:	2103      	movs	r1, #3
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	f7fc f9b2 	bl	800458c <VL53L0X_GetLimitCheckValue>
 8008228:	4603      	mov	r3, r0
 800822a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800822e:	69bb      	ldr	r3, [r7, #24]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d006      	beq.n	8008242 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8008234:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8008236:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008238:	429a      	cmp	r2, r3
 800823a:	d202      	bcs.n	8008242 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800823c:	2301      	movs	r3, #1
 800823e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008242:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008246:	2b00      	cmp	r3, #0
 8008248:	d14a      	bne.n	80082e0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800824a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800824e:	2b01      	cmp	r3, #1
 8008250:	d103      	bne.n	800825a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 8008252:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008254:	22ff      	movs	r2, #255	; 0xff
 8008256:	701a      	strb	r2, [r3, #0]
 8008258:	e042      	b.n	80082e0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800825a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800825e:	2b01      	cmp	r3, #1
 8008260:	d007      	beq.n	8008272 <VL53L0X_get_pal_range_status+0x272>
 8008262:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008266:	2b02      	cmp	r3, #2
 8008268:	d003      	beq.n	8008272 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800826a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800826e:	2b03      	cmp	r3, #3
 8008270:	d103      	bne.n	800827a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8008272:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008274:	2205      	movs	r2, #5
 8008276:	701a      	strb	r2, [r3, #0]
 8008278:	e032      	b.n	80082e0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800827a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800827e:	2b06      	cmp	r3, #6
 8008280:	d003      	beq.n	800828a <VL53L0X_get_pal_range_status+0x28a>
 8008282:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008286:	2b09      	cmp	r3, #9
 8008288:	d103      	bne.n	8008292 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800828a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800828c:	2204      	movs	r2, #4
 800828e:	701a      	strb	r2, [r3, #0]
 8008290:	e026      	b.n	80082e0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 8008292:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008296:	2b08      	cmp	r3, #8
 8008298:	d007      	beq.n	80082aa <VL53L0X_get_pal_range_status+0x2aa>
 800829a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800829e:	2b0a      	cmp	r3, #10
 80082a0:	d003      	beq.n	80082aa <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 80082a2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d103      	bne.n	80082b2 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 80082aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082ac:	2203      	movs	r2, #3
 80082ae:	701a      	strb	r2, [r3, #0]
 80082b0:	e016      	b.n	80082e0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 80082b2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082b6:	2b04      	cmp	r3, #4
 80082b8:	d003      	beq.n	80082c2 <VL53L0X_get_pal_range_status+0x2c2>
 80082ba:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d103      	bne.n	80082ca <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 80082c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082c4:	2202      	movs	r2, #2
 80082c6:	701a      	strb	r2, [r3, #0]
 80082c8:	e00a      	b.n	80082e0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 80082ca:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d103      	bne.n	80082da <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 80082d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082d4:	2201      	movs	r2, #1
 80082d6:	701a      	strb	r2, [r3, #0]
 80082d8:	e002      	b.n	80082e0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 80082da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082dc:	2200      	movs	r2, #0
 80082de:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 80082e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d102      	bne.n	80082ee <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 80082e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082ea:	2200      	movs	r2, #0
 80082ec:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80082ee:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 80082f2:	461a      	mov	r2, r3
 80082f4:	2101      	movs	r1, #1
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f7fc f8c2 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 80082fc:	4603      	mov	r3, r0
 80082fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8008302:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008306:	2b00      	cmp	r3, #0
 8008308:	d14f      	bne.n	80083aa <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800830a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800830e:	2b00      	cmp	r3, #0
 8008310:	d003      	beq.n	800831a <VL53L0X_get_pal_range_status+0x31a>
 8008312:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8008316:	2b01      	cmp	r3, #1
 8008318:	d103      	bne.n	8008322 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800831a:	2301      	movs	r3, #1
 800831c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008320:	e002      	b.n	8008328 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 8008322:	2300      	movs	r3, #0
 8008324:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800832e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8008332:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008336:	2b04      	cmp	r3, #4
 8008338:	d003      	beq.n	8008342 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800833a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800833e:	2b00      	cmp	r3, #0
 8008340:	d103      	bne.n	800834a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 8008342:	2301      	movs	r3, #1
 8008344:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008348:	e002      	b.n	8008350 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800834a:	2300      	movs	r3, #0
 800834c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8008356:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800835a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <VL53L0X_get_pal_range_status+0x36a>
 8008362:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8008366:	2b01      	cmp	r3, #1
 8008368:	d103      	bne.n	8008372 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800836a:	2301      	movs	r3, #1
 800836c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008370:	e002      	b.n	8008378 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 8008372:	2300      	movs	r3, #0
 8008374:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800837e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8008382:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008386:	2b00      	cmp	r3, #0
 8008388:	d003      	beq.n	8008392 <VL53L0X_get_pal_range_status+0x392>
 800838a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800838e:	2b01      	cmp	r3, #1
 8008390:	d103      	bne.n	800839a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8008392:	2301      	movs	r3, #1
 8008394:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008398:	e002      	b.n	80083a0 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800839a:	2300      	movs	r3, #0
 800839c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80083a6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80083aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3740      	adds	r7, #64	; 0x40
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}

080083b6 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80083b6:	b580      	push	{r7, lr}
 80083b8:	b088      	sub	sp, #32
 80083ba:	af02      	add	r7, sp, #8
 80083bc:	60f8      	str	r0, [r7, #12]
 80083be:	60b9      	str	r1, [r7, #8]
 80083c0:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	330a      	adds	r3, #10
 80083c6:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 80083d4:	b299      	uxth	r1, r3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	b29a      	uxth	r2, r3
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	9300      	str	r3, [sp, #0]
 80083de:	4613      	mov	r3, r2
 80083e0:	68ba      	ldr	r2, [r7, #8]
 80083e2:	f7f8 fef3 	bl	80011cc <HAL_I2C_Master_Transmit>
 80083e6:	4603      	mov	r3, r0
 80083e8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80083ea:	693b      	ldr	r3, [r7, #16]
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3718      	adds	r7, #24
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b088      	sub	sp, #32
 80083f8:	af02      	add	r7, sp, #8
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	330a      	adds	r3, #10
 8008404:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8008412:	f043 0301 	orr.w	r3, r3, #1
 8008416:	b2db      	uxtb	r3, r3
 8008418:	b299      	uxth	r1, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	b29a      	uxth	r2, r3
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	9300      	str	r3, [sp, #0]
 8008422:	4613      	mov	r3, r2
 8008424:	68ba      	ldr	r2, [r7, #8]
 8008426:	f7f8 ffc5 	bl	80013b4 <HAL_I2C_Master_Receive>
 800842a:	4603      	mov	r3, r0
 800842c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800842e:	693b      	ldr	r3, [r7, #16]
}
 8008430:	4618      	mov	r0, r3
 8008432:	3718      	adds	r7, #24
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008438:	b580      	push	{r7, lr}
 800843a:	b086      	sub	sp, #24
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	607a      	str	r2, [r7, #4]
 8008442:	603b      	str	r3, [r7, #0]
 8008444:	460b      	mov	r3, r1
 8008446:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008448:	2300      	movs	r3, #0
 800844a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	2b3f      	cmp	r3, #63	; 0x3f
 8008450:	d902      	bls.n	8008458 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8008452:	f06f 0303 	mvn.w	r3, #3
 8008456:	e016      	b.n	8008486 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 8008458:	4a0d      	ldr	r2, [pc, #52]	; (8008490 <VL53L0X_WriteMulti+0x58>)
 800845a:	7afb      	ldrb	r3, [r7, #11]
 800845c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800845e:	683a      	ldr	r2, [r7, #0]
 8008460:	6879      	ldr	r1, [r7, #4]
 8008462:	480c      	ldr	r0, [pc, #48]	; (8008494 <VL53L0X_WriteMulti+0x5c>)
 8008464:	f000 f99e 	bl	80087a4 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	3301      	adds	r3, #1
 800846c:	461a      	mov	r2, r3
 800846e:	4908      	ldr	r1, [pc, #32]	; (8008490 <VL53L0X_WriteMulti+0x58>)
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f7ff ffa0 	bl	80083b6 <_I2CWrite>
 8008476:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d001      	beq.n	8008482 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800847e:	23ec      	movs	r3, #236	; 0xec
 8008480:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8008482:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008486:	4618      	mov	r0, r3
 8008488:	3718      	adds	r7, #24
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	20000620 	.word	0x20000620
 8008494:	20000621 	.word	0x20000621

08008498 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008498:	b580      	push	{r7, lr}
 800849a:	b086      	sub	sp, #24
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	607a      	str	r2, [r7, #4]
 80084a2:	603b      	str	r3, [r7, #0]
 80084a4:	460b      	mov	r3, r1
 80084a6:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084a8:	2300      	movs	r3, #0
 80084aa:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80084ac:	f107 030b 	add.w	r3, r7, #11
 80084b0:	2201      	movs	r2, #1
 80084b2:	4619      	mov	r1, r3
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f7ff ff7e 	bl	80083b6 <_I2CWrite>
 80084ba:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d002      	beq.n	80084c8 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80084c2:	23ec      	movs	r3, #236	; 0xec
 80084c4:	75fb      	strb	r3, [r7, #23]
        goto done;
 80084c6:	e00c      	b.n	80084e2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 80084c8:	683a      	ldr	r2, [r7, #0]
 80084ca:	6879      	ldr	r1, [r7, #4]
 80084cc:	68f8      	ldr	r0, [r7, #12]
 80084ce:	f7ff ff91 	bl	80083f4 <_I2CRead>
 80084d2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d002      	beq.n	80084e0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80084da:	23ec      	movs	r3, #236	; 0xec
 80084dc:	75fb      	strb	r3, [r7, #23]
 80084de:	e000      	b.n	80084e2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 80084e0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 80084e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3718      	adds	r7, #24
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
	...

080084f0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	460b      	mov	r3, r1
 80084fa:	70fb      	strb	r3, [r7, #3]
 80084fc:	4613      	mov	r3, r2
 80084fe:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008500:	2300      	movs	r3, #0
 8008502:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8008504:	4a0b      	ldr	r2, [pc, #44]	; (8008534 <VL53L0X_WrByte+0x44>)
 8008506:	78fb      	ldrb	r3, [r7, #3]
 8008508:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800850a:	4a0a      	ldr	r2, [pc, #40]	; (8008534 <VL53L0X_WrByte+0x44>)
 800850c:	78bb      	ldrb	r3, [r7, #2]
 800850e:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8008510:	2202      	movs	r2, #2
 8008512:	4908      	ldr	r1, [pc, #32]	; (8008534 <VL53L0X_WrByte+0x44>)
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f7ff ff4e 	bl	80083b6 <_I2CWrite>
 800851a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008522:	23ec      	movs	r3, #236	; 0xec
 8008524:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8008526:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
 8008532:	bf00      	nop
 8008534:	20000620 	.word	0x20000620

08008538 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	460b      	mov	r3, r1
 8008542:	70fb      	strb	r3, [r7, #3]
 8008544:	4613      	mov	r3, r2
 8008546:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008548:	2300      	movs	r3, #0
 800854a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800854c:	4a0e      	ldr	r2, [pc, #56]	; (8008588 <VL53L0X_WrWord+0x50>)
 800854e:	78fb      	ldrb	r3, [r7, #3]
 8008550:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8008552:	883b      	ldrh	r3, [r7, #0]
 8008554:	0a1b      	lsrs	r3, r3, #8
 8008556:	b29b      	uxth	r3, r3
 8008558:	b2da      	uxtb	r2, r3
 800855a:	4b0b      	ldr	r3, [pc, #44]	; (8008588 <VL53L0X_WrWord+0x50>)
 800855c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800855e:	883b      	ldrh	r3, [r7, #0]
 8008560:	b2da      	uxtb	r2, r3
 8008562:	4b09      	ldr	r3, [pc, #36]	; (8008588 <VL53L0X_WrWord+0x50>)
 8008564:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8008566:	2203      	movs	r2, #3
 8008568:	4907      	ldr	r1, [pc, #28]	; (8008588 <VL53L0X_WrWord+0x50>)
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f7ff ff23 	bl	80083b6 <_I2CWrite>
 8008570:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008578:	23ec      	movs	r3, #236	; 0xec
 800857a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800857c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008580:	4618      	mov	r0, r3
 8008582:	3710      	adds	r7, #16
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	20000620 	.word	0x20000620

0800858c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800858c:	b580      	push	{r7, lr}
 800858e:	b084      	sub	sp, #16
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	4608      	mov	r0, r1
 8008596:	4611      	mov	r1, r2
 8008598:	461a      	mov	r2, r3
 800859a:	4603      	mov	r3, r0
 800859c:	70fb      	strb	r3, [r7, #3]
 800859e:	460b      	mov	r3, r1
 80085a0:	70bb      	strb	r3, [r7, #2]
 80085a2:	4613      	mov	r3, r2
 80085a4:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085a6:	2300      	movs	r3, #0
 80085a8:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 80085aa:	f107 020e 	add.w	r2, r7, #14
 80085ae:	78fb      	ldrb	r3, [r7, #3]
 80085b0:	4619      	mov	r1, r3
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 f81e 	bl	80085f4 <VL53L0X_RdByte>
 80085b8:	4603      	mov	r3, r0
 80085ba:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 80085bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d110      	bne.n	80085e6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 80085c4:	7bba      	ldrb	r2, [r7, #14]
 80085c6:	78bb      	ldrb	r3, [r7, #2]
 80085c8:	4013      	ands	r3, r2
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	787b      	ldrb	r3, [r7, #1]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 80085d4:	7bba      	ldrb	r2, [r7, #14]
 80085d6:	78fb      	ldrb	r3, [r7, #3]
 80085d8:	4619      	mov	r1, r3
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f7ff ff88 	bl	80084f0 <VL53L0X_WrByte>
 80085e0:	4603      	mov	r3, r0
 80085e2:	73fb      	strb	r3, [r7, #15]
 80085e4:	e000      	b.n	80085e8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 80085e6:	bf00      	nop
done:
    return Status;
 80085e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3710      	adds	r7, #16
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b086      	sub	sp, #24
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	460b      	mov	r3, r1
 80085fe:	607a      	str	r2, [r7, #4]
 8008600:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008602:	2300      	movs	r3, #0
 8008604:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008606:	f107 030b 	add.w	r3, r7, #11
 800860a:	2201      	movs	r2, #1
 800860c:	4619      	mov	r1, r3
 800860e:	68f8      	ldr	r0, [r7, #12]
 8008610:	f7ff fed1 	bl	80083b6 <_I2CWrite>
 8008614:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d002      	beq.n	8008622 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800861c:	23ec      	movs	r3, #236	; 0xec
 800861e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008620:	e00c      	b.n	800863c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 8008622:	2201      	movs	r2, #1
 8008624:	6879      	ldr	r1, [r7, #4]
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f7ff fee4 	bl	80083f4 <_I2CRead>
 800862c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d002      	beq.n	800863a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008634:	23ec      	movs	r3, #236	; 0xec
 8008636:	75fb      	strb	r3, [r7, #23]
 8008638:	e000      	b.n	800863c <VL53L0X_RdByte+0x48>
    }
done:
 800863a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800863c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008640:	4618      	mov	r0, r3
 8008642:	3718      	adds	r7, #24
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	460b      	mov	r3, r1
 8008652:	607a      	str	r2, [r7, #4]
 8008654:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008656:	2300      	movs	r3, #0
 8008658:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800865a:	f107 030b 	add.w	r3, r7, #11
 800865e:	2201      	movs	r2, #1
 8008660:	4619      	mov	r1, r3
 8008662:	68f8      	ldr	r0, [r7, #12]
 8008664:	f7ff fea7 	bl	80083b6 <_I2CWrite>
 8008668:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d002      	beq.n	8008676 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008670:	23ec      	movs	r3, #236	; 0xec
 8008672:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008674:	e017      	b.n	80086a6 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8008676:	2202      	movs	r2, #2
 8008678:	490e      	ldr	r1, [pc, #56]	; (80086b4 <VL53L0X_RdWord+0x6c>)
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f7ff feba 	bl	80083f4 <_I2CRead>
 8008680:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d002      	beq.n	800868e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008688:	23ec      	movs	r3, #236	; 0xec
 800868a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800868c:	e00b      	b.n	80086a6 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800868e:	4b09      	ldr	r3, [pc, #36]	; (80086b4 <VL53L0X_RdWord+0x6c>)
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	b29b      	uxth	r3, r3
 8008694:	021b      	lsls	r3, r3, #8
 8008696:	b29a      	uxth	r2, r3
 8008698:	4b06      	ldr	r3, [pc, #24]	; (80086b4 <VL53L0X_RdWord+0x6c>)
 800869a:	785b      	ldrb	r3, [r3, #1]
 800869c:	b29b      	uxth	r3, r3
 800869e:	4413      	add	r3, r2
 80086a0:	b29a      	uxth	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 80086a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3718      	adds	r7, #24
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	20000620 	.word	0x20000620

080086b8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b086      	sub	sp, #24
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	460b      	mov	r3, r1
 80086c2:	607a      	str	r2, [r7, #4]
 80086c4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086c6:	2300      	movs	r3, #0
 80086c8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80086ca:	f107 030b 	add.w	r3, r7, #11
 80086ce:	2201      	movs	r2, #1
 80086d0:	4619      	mov	r1, r3
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	f7ff fe6f 	bl	80083b6 <_I2CWrite>
 80086d8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d002      	beq.n	80086e6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80086e0:	23ec      	movs	r3, #236	; 0xec
 80086e2:	75fb      	strb	r3, [r7, #23]
        goto done;
 80086e4:	e01b      	b.n	800871e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 80086e6:	2204      	movs	r2, #4
 80086e8:	4910      	ldr	r1, [pc, #64]	; (800872c <VL53L0X_RdDWord+0x74>)
 80086ea:	68f8      	ldr	r0, [r7, #12]
 80086ec:	f7ff fe82 	bl	80083f4 <_I2CRead>
 80086f0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d002      	beq.n	80086fe <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80086f8:	23ec      	movs	r3, #236	; 0xec
 80086fa:	75fb      	strb	r3, [r7, #23]
        goto done;
 80086fc:	e00f      	b.n	800871e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 80086fe:	4b0b      	ldr	r3, [pc, #44]	; (800872c <VL53L0X_RdDWord+0x74>)
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	061a      	lsls	r2, r3, #24
 8008704:	4b09      	ldr	r3, [pc, #36]	; (800872c <VL53L0X_RdDWord+0x74>)
 8008706:	785b      	ldrb	r3, [r3, #1]
 8008708:	041b      	lsls	r3, r3, #16
 800870a:	441a      	add	r2, r3
 800870c:	4b07      	ldr	r3, [pc, #28]	; (800872c <VL53L0X_RdDWord+0x74>)
 800870e:	789b      	ldrb	r3, [r3, #2]
 8008710:	021b      	lsls	r3, r3, #8
 8008712:	4413      	add	r3, r2
 8008714:	4a05      	ldr	r2, [pc, #20]	; (800872c <VL53L0X_RdDWord+0x74>)
 8008716:	78d2      	ldrb	r2, [r2, #3]
 8008718:	441a      	add	r2, r3
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800871e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008722:	4618      	mov	r0, r3
 8008724:	3718      	adds	r7, #24
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	20000620 	.word	0x20000620

08008730 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008738:	2300      	movs	r3, #0
 800873a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800873c:	2002      	movs	r0, #2
 800873e:	f7f8 f995 	bl	8000a6c <HAL_Delay>
    return status;
 8008742:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008746:	4618      	mov	r0, r3
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
	...

08008750 <__errno>:
 8008750:	4b01      	ldr	r3, [pc, #4]	; (8008758 <__errno+0x8>)
 8008752:	6818      	ldr	r0, [r3, #0]
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	200002cc 	.word	0x200002cc

0800875c <__libc_init_array>:
 800875c:	b570      	push	{r4, r5, r6, lr}
 800875e:	4e0d      	ldr	r6, [pc, #52]	; (8008794 <__libc_init_array+0x38>)
 8008760:	4c0d      	ldr	r4, [pc, #52]	; (8008798 <__libc_init_array+0x3c>)
 8008762:	1ba4      	subs	r4, r4, r6
 8008764:	10a4      	asrs	r4, r4, #2
 8008766:	2500      	movs	r5, #0
 8008768:	42a5      	cmp	r5, r4
 800876a:	d109      	bne.n	8008780 <__libc_init_array+0x24>
 800876c:	4e0b      	ldr	r6, [pc, #44]	; (800879c <__libc_init_array+0x40>)
 800876e:	4c0c      	ldr	r4, [pc, #48]	; (80087a0 <__libc_init_array+0x44>)
 8008770:	f000 fc30 	bl	8008fd4 <_init>
 8008774:	1ba4      	subs	r4, r4, r6
 8008776:	10a4      	asrs	r4, r4, #2
 8008778:	2500      	movs	r5, #0
 800877a:	42a5      	cmp	r5, r4
 800877c:	d105      	bne.n	800878a <__libc_init_array+0x2e>
 800877e:	bd70      	pop	{r4, r5, r6, pc}
 8008780:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008784:	4798      	blx	r3
 8008786:	3501      	adds	r5, #1
 8008788:	e7ee      	b.n	8008768 <__libc_init_array+0xc>
 800878a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800878e:	4798      	blx	r3
 8008790:	3501      	adds	r5, #1
 8008792:	e7f2      	b.n	800877a <__libc_init_array+0x1e>
 8008794:	08009098 	.word	0x08009098
 8008798:	08009098 	.word	0x08009098
 800879c:	08009098 	.word	0x08009098
 80087a0:	0800909c 	.word	0x0800909c

080087a4 <memcpy>:
 80087a4:	b510      	push	{r4, lr}
 80087a6:	1e43      	subs	r3, r0, #1
 80087a8:	440a      	add	r2, r1
 80087aa:	4291      	cmp	r1, r2
 80087ac:	d100      	bne.n	80087b0 <memcpy+0xc>
 80087ae:	bd10      	pop	{r4, pc}
 80087b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087b8:	e7f7      	b.n	80087aa <memcpy+0x6>

080087ba <memset>:
 80087ba:	4402      	add	r2, r0
 80087bc:	4603      	mov	r3, r0
 80087be:	4293      	cmp	r3, r2
 80087c0:	d100      	bne.n	80087c4 <memset+0xa>
 80087c2:	4770      	bx	lr
 80087c4:	f803 1b01 	strb.w	r1, [r3], #1
 80087c8:	e7f9      	b.n	80087be <memset+0x4>
	...

080087cc <siprintf>:
 80087cc:	b40e      	push	{r1, r2, r3}
 80087ce:	b500      	push	{lr}
 80087d0:	b09c      	sub	sp, #112	; 0x70
 80087d2:	ab1d      	add	r3, sp, #116	; 0x74
 80087d4:	9002      	str	r0, [sp, #8]
 80087d6:	9006      	str	r0, [sp, #24]
 80087d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087dc:	4809      	ldr	r0, [pc, #36]	; (8008804 <siprintf+0x38>)
 80087de:	9107      	str	r1, [sp, #28]
 80087e0:	9104      	str	r1, [sp, #16]
 80087e2:	4909      	ldr	r1, [pc, #36]	; (8008808 <siprintf+0x3c>)
 80087e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80087e8:	9105      	str	r1, [sp, #20]
 80087ea:	6800      	ldr	r0, [r0, #0]
 80087ec:	9301      	str	r3, [sp, #4]
 80087ee:	a902      	add	r1, sp, #8
 80087f0:	f000 f86e 	bl	80088d0 <_svfiprintf_r>
 80087f4:	9b02      	ldr	r3, [sp, #8]
 80087f6:	2200      	movs	r2, #0
 80087f8:	701a      	strb	r2, [r3, #0]
 80087fa:	b01c      	add	sp, #112	; 0x70
 80087fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008800:	b003      	add	sp, #12
 8008802:	4770      	bx	lr
 8008804:	200002cc 	.word	0x200002cc
 8008808:	ffff0208 	.word	0xffff0208

0800880c <strcpy>:
 800880c:	4603      	mov	r3, r0
 800880e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008812:	f803 2b01 	strb.w	r2, [r3], #1
 8008816:	2a00      	cmp	r2, #0
 8008818:	d1f9      	bne.n	800880e <strcpy+0x2>
 800881a:	4770      	bx	lr

0800881c <__ssputs_r>:
 800881c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008820:	688e      	ldr	r6, [r1, #8]
 8008822:	429e      	cmp	r6, r3
 8008824:	4682      	mov	sl, r0
 8008826:	460c      	mov	r4, r1
 8008828:	4690      	mov	r8, r2
 800882a:	4699      	mov	r9, r3
 800882c:	d837      	bhi.n	800889e <__ssputs_r+0x82>
 800882e:	898a      	ldrh	r2, [r1, #12]
 8008830:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008834:	d031      	beq.n	800889a <__ssputs_r+0x7e>
 8008836:	6825      	ldr	r5, [r4, #0]
 8008838:	6909      	ldr	r1, [r1, #16]
 800883a:	1a6f      	subs	r7, r5, r1
 800883c:	6965      	ldr	r5, [r4, #20]
 800883e:	2302      	movs	r3, #2
 8008840:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008844:	fb95 f5f3 	sdiv	r5, r5, r3
 8008848:	f109 0301 	add.w	r3, r9, #1
 800884c:	443b      	add	r3, r7
 800884e:	429d      	cmp	r5, r3
 8008850:	bf38      	it	cc
 8008852:	461d      	movcc	r5, r3
 8008854:	0553      	lsls	r3, r2, #21
 8008856:	d530      	bpl.n	80088ba <__ssputs_r+0x9e>
 8008858:	4629      	mov	r1, r5
 800885a:	f000 fb21 	bl	8008ea0 <_malloc_r>
 800885e:	4606      	mov	r6, r0
 8008860:	b950      	cbnz	r0, 8008878 <__ssputs_r+0x5c>
 8008862:	230c      	movs	r3, #12
 8008864:	f8ca 3000 	str.w	r3, [sl]
 8008868:	89a3      	ldrh	r3, [r4, #12]
 800886a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800886e:	81a3      	strh	r3, [r4, #12]
 8008870:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008878:	463a      	mov	r2, r7
 800887a:	6921      	ldr	r1, [r4, #16]
 800887c:	f7ff ff92 	bl	80087a4 <memcpy>
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800888a:	81a3      	strh	r3, [r4, #12]
 800888c:	6126      	str	r6, [r4, #16]
 800888e:	6165      	str	r5, [r4, #20]
 8008890:	443e      	add	r6, r7
 8008892:	1bed      	subs	r5, r5, r7
 8008894:	6026      	str	r6, [r4, #0]
 8008896:	60a5      	str	r5, [r4, #8]
 8008898:	464e      	mov	r6, r9
 800889a:	454e      	cmp	r6, r9
 800889c:	d900      	bls.n	80088a0 <__ssputs_r+0x84>
 800889e:	464e      	mov	r6, r9
 80088a0:	4632      	mov	r2, r6
 80088a2:	4641      	mov	r1, r8
 80088a4:	6820      	ldr	r0, [r4, #0]
 80088a6:	f000 fa93 	bl	8008dd0 <memmove>
 80088aa:	68a3      	ldr	r3, [r4, #8]
 80088ac:	1b9b      	subs	r3, r3, r6
 80088ae:	60a3      	str	r3, [r4, #8]
 80088b0:	6823      	ldr	r3, [r4, #0]
 80088b2:	441e      	add	r6, r3
 80088b4:	6026      	str	r6, [r4, #0]
 80088b6:	2000      	movs	r0, #0
 80088b8:	e7dc      	b.n	8008874 <__ssputs_r+0x58>
 80088ba:	462a      	mov	r2, r5
 80088bc:	f000 fb4a 	bl	8008f54 <_realloc_r>
 80088c0:	4606      	mov	r6, r0
 80088c2:	2800      	cmp	r0, #0
 80088c4:	d1e2      	bne.n	800888c <__ssputs_r+0x70>
 80088c6:	6921      	ldr	r1, [r4, #16]
 80088c8:	4650      	mov	r0, sl
 80088ca:	f000 fa9b 	bl	8008e04 <_free_r>
 80088ce:	e7c8      	b.n	8008862 <__ssputs_r+0x46>

080088d0 <_svfiprintf_r>:
 80088d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d4:	461d      	mov	r5, r3
 80088d6:	898b      	ldrh	r3, [r1, #12]
 80088d8:	061f      	lsls	r7, r3, #24
 80088da:	b09d      	sub	sp, #116	; 0x74
 80088dc:	4680      	mov	r8, r0
 80088de:	460c      	mov	r4, r1
 80088e0:	4616      	mov	r6, r2
 80088e2:	d50f      	bpl.n	8008904 <_svfiprintf_r+0x34>
 80088e4:	690b      	ldr	r3, [r1, #16]
 80088e6:	b96b      	cbnz	r3, 8008904 <_svfiprintf_r+0x34>
 80088e8:	2140      	movs	r1, #64	; 0x40
 80088ea:	f000 fad9 	bl	8008ea0 <_malloc_r>
 80088ee:	6020      	str	r0, [r4, #0]
 80088f0:	6120      	str	r0, [r4, #16]
 80088f2:	b928      	cbnz	r0, 8008900 <_svfiprintf_r+0x30>
 80088f4:	230c      	movs	r3, #12
 80088f6:	f8c8 3000 	str.w	r3, [r8]
 80088fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088fe:	e0c8      	b.n	8008a92 <_svfiprintf_r+0x1c2>
 8008900:	2340      	movs	r3, #64	; 0x40
 8008902:	6163      	str	r3, [r4, #20]
 8008904:	2300      	movs	r3, #0
 8008906:	9309      	str	r3, [sp, #36]	; 0x24
 8008908:	2320      	movs	r3, #32
 800890a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800890e:	2330      	movs	r3, #48	; 0x30
 8008910:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008914:	9503      	str	r5, [sp, #12]
 8008916:	f04f 0b01 	mov.w	fp, #1
 800891a:	4637      	mov	r7, r6
 800891c:	463d      	mov	r5, r7
 800891e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008922:	b10b      	cbz	r3, 8008928 <_svfiprintf_r+0x58>
 8008924:	2b25      	cmp	r3, #37	; 0x25
 8008926:	d13e      	bne.n	80089a6 <_svfiprintf_r+0xd6>
 8008928:	ebb7 0a06 	subs.w	sl, r7, r6
 800892c:	d00b      	beq.n	8008946 <_svfiprintf_r+0x76>
 800892e:	4653      	mov	r3, sl
 8008930:	4632      	mov	r2, r6
 8008932:	4621      	mov	r1, r4
 8008934:	4640      	mov	r0, r8
 8008936:	f7ff ff71 	bl	800881c <__ssputs_r>
 800893a:	3001      	adds	r0, #1
 800893c:	f000 80a4 	beq.w	8008a88 <_svfiprintf_r+0x1b8>
 8008940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008942:	4453      	add	r3, sl
 8008944:	9309      	str	r3, [sp, #36]	; 0x24
 8008946:	783b      	ldrb	r3, [r7, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	f000 809d 	beq.w	8008a88 <_svfiprintf_r+0x1b8>
 800894e:	2300      	movs	r3, #0
 8008950:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008958:	9304      	str	r3, [sp, #16]
 800895a:	9307      	str	r3, [sp, #28]
 800895c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008960:	931a      	str	r3, [sp, #104]	; 0x68
 8008962:	462f      	mov	r7, r5
 8008964:	2205      	movs	r2, #5
 8008966:	f817 1b01 	ldrb.w	r1, [r7], #1
 800896a:	4850      	ldr	r0, [pc, #320]	; (8008aac <_svfiprintf_r+0x1dc>)
 800896c:	f7f7 fc30 	bl	80001d0 <memchr>
 8008970:	9b04      	ldr	r3, [sp, #16]
 8008972:	b9d0      	cbnz	r0, 80089aa <_svfiprintf_r+0xda>
 8008974:	06d9      	lsls	r1, r3, #27
 8008976:	bf44      	itt	mi
 8008978:	2220      	movmi	r2, #32
 800897a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800897e:	071a      	lsls	r2, r3, #28
 8008980:	bf44      	itt	mi
 8008982:	222b      	movmi	r2, #43	; 0x2b
 8008984:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008988:	782a      	ldrb	r2, [r5, #0]
 800898a:	2a2a      	cmp	r2, #42	; 0x2a
 800898c:	d015      	beq.n	80089ba <_svfiprintf_r+0xea>
 800898e:	9a07      	ldr	r2, [sp, #28]
 8008990:	462f      	mov	r7, r5
 8008992:	2000      	movs	r0, #0
 8008994:	250a      	movs	r5, #10
 8008996:	4639      	mov	r1, r7
 8008998:	f811 3b01 	ldrb.w	r3, [r1], #1
 800899c:	3b30      	subs	r3, #48	; 0x30
 800899e:	2b09      	cmp	r3, #9
 80089a0:	d94d      	bls.n	8008a3e <_svfiprintf_r+0x16e>
 80089a2:	b1b8      	cbz	r0, 80089d4 <_svfiprintf_r+0x104>
 80089a4:	e00f      	b.n	80089c6 <_svfiprintf_r+0xf6>
 80089a6:	462f      	mov	r7, r5
 80089a8:	e7b8      	b.n	800891c <_svfiprintf_r+0x4c>
 80089aa:	4a40      	ldr	r2, [pc, #256]	; (8008aac <_svfiprintf_r+0x1dc>)
 80089ac:	1a80      	subs	r0, r0, r2
 80089ae:	fa0b f000 	lsl.w	r0, fp, r0
 80089b2:	4318      	orrs	r0, r3
 80089b4:	9004      	str	r0, [sp, #16]
 80089b6:	463d      	mov	r5, r7
 80089b8:	e7d3      	b.n	8008962 <_svfiprintf_r+0x92>
 80089ba:	9a03      	ldr	r2, [sp, #12]
 80089bc:	1d11      	adds	r1, r2, #4
 80089be:	6812      	ldr	r2, [r2, #0]
 80089c0:	9103      	str	r1, [sp, #12]
 80089c2:	2a00      	cmp	r2, #0
 80089c4:	db01      	blt.n	80089ca <_svfiprintf_r+0xfa>
 80089c6:	9207      	str	r2, [sp, #28]
 80089c8:	e004      	b.n	80089d4 <_svfiprintf_r+0x104>
 80089ca:	4252      	negs	r2, r2
 80089cc:	f043 0302 	orr.w	r3, r3, #2
 80089d0:	9207      	str	r2, [sp, #28]
 80089d2:	9304      	str	r3, [sp, #16]
 80089d4:	783b      	ldrb	r3, [r7, #0]
 80089d6:	2b2e      	cmp	r3, #46	; 0x2e
 80089d8:	d10c      	bne.n	80089f4 <_svfiprintf_r+0x124>
 80089da:	787b      	ldrb	r3, [r7, #1]
 80089dc:	2b2a      	cmp	r3, #42	; 0x2a
 80089de:	d133      	bne.n	8008a48 <_svfiprintf_r+0x178>
 80089e0:	9b03      	ldr	r3, [sp, #12]
 80089e2:	1d1a      	adds	r2, r3, #4
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	9203      	str	r2, [sp, #12]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	bfb8      	it	lt
 80089ec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80089f0:	3702      	adds	r7, #2
 80089f2:	9305      	str	r3, [sp, #20]
 80089f4:	4d2e      	ldr	r5, [pc, #184]	; (8008ab0 <_svfiprintf_r+0x1e0>)
 80089f6:	7839      	ldrb	r1, [r7, #0]
 80089f8:	2203      	movs	r2, #3
 80089fa:	4628      	mov	r0, r5
 80089fc:	f7f7 fbe8 	bl	80001d0 <memchr>
 8008a00:	b138      	cbz	r0, 8008a12 <_svfiprintf_r+0x142>
 8008a02:	2340      	movs	r3, #64	; 0x40
 8008a04:	1b40      	subs	r0, r0, r5
 8008a06:	fa03 f000 	lsl.w	r0, r3, r0
 8008a0a:	9b04      	ldr	r3, [sp, #16]
 8008a0c:	4303      	orrs	r3, r0
 8008a0e:	3701      	adds	r7, #1
 8008a10:	9304      	str	r3, [sp, #16]
 8008a12:	7839      	ldrb	r1, [r7, #0]
 8008a14:	4827      	ldr	r0, [pc, #156]	; (8008ab4 <_svfiprintf_r+0x1e4>)
 8008a16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a1a:	2206      	movs	r2, #6
 8008a1c:	1c7e      	adds	r6, r7, #1
 8008a1e:	f7f7 fbd7 	bl	80001d0 <memchr>
 8008a22:	2800      	cmp	r0, #0
 8008a24:	d038      	beq.n	8008a98 <_svfiprintf_r+0x1c8>
 8008a26:	4b24      	ldr	r3, [pc, #144]	; (8008ab8 <_svfiprintf_r+0x1e8>)
 8008a28:	bb13      	cbnz	r3, 8008a70 <_svfiprintf_r+0x1a0>
 8008a2a:	9b03      	ldr	r3, [sp, #12]
 8008a2c:	3307      	adds	r3, #7
 8008a2e:	f023 0307 	bic.w	r3, r3, #7
 8008a32:	3308      	adds	r3, #8
 8008a34:	9303      	str	r3, [sp, #12]
 8008a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a38:	444b      	add	r3, r9
 8008a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8008a3c:	e76d      	b.n	800891a <_svfiprintf_r+0x4a>
 8008a3e:	fb05 3202 	mla	r2, r5, r2, r3
 8008a42:	2001      	movs	r0, #1
 8008a44:	460f      	mov	r7, r1
 8008a46:	e7a6      	b.n	8008996 <_svfiprintf_r+0xc6>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	3701      	adds	r7, #1
 8008a4c:	9305      	str	r3, [sp, #20]
 8008a4e:	4619      	mov	r1, r3
 8008a50:	250a      	movs	r5, #10
 8008a52:	4638      	mov	r0, r7
 8008a54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a58:	3a30      	subs	r2, #48	; 0x30
 8008a5a:	2a09      	cmp	r2, #9
 8008a5c:	d903      	bls.n	8008a66 <_svfiprintf_r+0x196>
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d0c8      	beq.n	80089f4 <_svfiprintf_r+0x124>
 8008a62:	9105      	str	r1, [sp, #20]
 8008a64:	e7c6      	b.n	80089f4 <_svfiprintf_r+0x124>
 8008a66:	fb05 2101 	mla	r1, r5, r1, r2
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	4607      	mov	r7, r0
 8008a6e:	e7f0      	b.n	8008a52 <_svfiprintf_r+0x182>
 8008a70:	ab03      	add	r3, sp, #12
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	4622      	mov	r2, r4
 8008a76:	4b11      	ldr	r3, [pc, #68]	; (8008abc <_svfiprintf_r+0x1ec>)
 8008a78:	a904      	add	r1, sp, #16
 8008a7a:	4640      	mov	r0, r8
 8008a7c:	f3af 8000 	nop.w
 8008a80:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008a84:	4681      	mov	r9, r0
 8008a86:	d1d6      	bne.n	8008a36 <_svfiprintf_r+0x166>
 8008a88:	89a3      	ldrh	r3, [r4, #12]
 8008a8a:	065b      	lsls	r3, r3, #25
 8008a8c:	f53f af35 	bmi.w	80088fa <_svfiprintf_r+0x2a>
 8008a90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a92:	b01d      	add	sp, #116	; 0x74
 8008a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a98:	ab03      	add	r3, sp, #12
 8008a9a:	9300      	str	r3, [sp, #0]
 8008a9c:	4622      	mov	r2, r4
 8008a9e:	4b07      	ldr	r3, [pc, #28]	; (8008abc <_svfiprintf_r+0x1ec>)
 8008aa0:	a904      	add	r1, sp, #16
 8008aa2:	4640      	mov	r0, r8
 8008aa4:	f000 f882 	bl	8008bac <_printf_i>
 8008aa8:	e7ea      	b.n	8008a80 <_svfiprintf_r+0x1b0>
 8008aaa:	bf00      	nop
 8008aac:	08009064 	.word	0x08009064
 8008ab0:	0800906a 	.word	0x0800906a
 8008ab4:	0800906e 	.word	0x0800906e
 8008ab8:	00000000 	.word	0x00000000
 8008abc:	0800881d 	.word	0x0800881d

08008ac0 <_printf_common>:
 8008ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ac4:	4691      	mov	r9, r2
 8008ac6:	461f      	mov	r7, r3
 8008ac8:	688a      	ldr	r2, [r1, #8]
 8008aca:	690b      	ldr	r3, [r1, #16]
 8008acc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	bfb8      	it	lt
 8008ad4:	4613      	movlt	r3, r2
 8008ad6:	f8c9 3000 	str.w	r3, [r9]
 8008ada:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ade:	4606      	mov	r6, r0
 8008ae0:	460c      	mov	r4, r1
 8008ae2:	b112      	cbz	r2, 8008aea <_printf_common+0x2a>
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	f8c9 3000 	str.w	r3, [r9]
 8008aea:	6823      	ldr	r3, [r4, #0]
 8008aec:	0699      	lsls	r1, r3, #26
 8008aee:	bf42      	ittt	mi
 8008af0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008af4:	3302      	addmi	r3, #2
 8008af6:	f8c9 3000 	strmi.w	r3, [r9]
 8008afa:	6825      	ldr	r5, [r4, #0]
 8008afc:	f015 0506 	ands.w	r5, r5, #6
 8008b00:	d107      	bne.n	8008b12 <_printf_common+0x52>
 8008b02:	f104 0a19 	add.w	sl, r4, #25
 8008b06:	68e3      	ldr	r3, [r4, #12]
 8008b08:	f8d9 2000 	ldr.w	r2, [r9]
 8008b0c:	1a9b      	subs	r3, r3, r2
 8008b0e:	42ab      	cmp	r3, r5
 8008b10:	dc28      	bgt.n	8008b64 <_printf_common+0xa4>
 8008b12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008b16:	6822      	ldr	r2, [r4, #0]
 8008b18:	3300      	adds	r3, #0
 8008b1a:	bf18      	it	ne
 8008b1c:	2301      	movne	r3, #1
 8008b1e:	0692      	lsls	r2, r2, #26
 8008b20:	d42d      	bmi.n	8008b7e <_printf_common+0xbe>
 8008b22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b26:	4639      	mov	r1, r7
 8008b28:	4630      	mov	r0, r6
 8008b2a:	47c0      	blx	r8
 8008b2c:	3001      	adds	r0, #1
 8008b2e:	d020      	beq.n	8008b72 <_printf_common+0xb2>
 8008b30:	6823      	ldr	r3, [r4, #0]
 8008b32:	68e5      	ldr	r5, [r4, #12]
 8008b34:	f8d9 2000 	ldr.w	r2, [r9]
 8008b38:	f003 0306 	and.w	r3, r3, #6
 8008b3c:	2b04      	cmp	r3, #4
 8008b3e:	bf08      	it	eq
 8008b40:	1aad      	subeq	r5, r5, r2
 8008b42:	68a3      	ldr	r3, [r4, #8]
 8008b44:	6922      	ldr	r2, [r4, #16]
 8008b46:	bf0c      	ite	eq
 8008b48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b4c:	2500      	movne	r5, #0
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	bfc4      	itt	gt
 8008b52:	1a9b      	subgt	r3, r3, r2
 8008b54:	18ed      	addgt	r5, r5, r3
 8008b56:	f04f 0900 	mov.w	r9, #0
 8008b5a:	341a      	adds	r4, #26
 8008b5c:	454d      	cmp	r5, r9
 8008b5e:	d11a      	bne.n	8008b96 <_printf_common+0xd6>
 8008b60:	2000      	movs	r0, #0
 8008b62:	e008      	b.n	8008b76 <_printf_common+0xb6>
 8008b64:	2301      	movs	r3, #1
 8008b66:	4652      	mov	r2, sl
 8008b68:	4639      	mov	r1, r7
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	47c0      	blx	r8
 8008b6e:	3001      	adds	r0, #1
 8008b70:	d103      	bne.n	8008b7a <_printf_common+0xba>
 8008b72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b7a:	3501      	adds	r5, #1
 8008b7c:	e7c3      	b.n	8008b06 <_printf_common+0x46>
 8008b7e:	18e1      	adds	r1, r4, r3
 8008b80:	1c5a      	adds	r2, r3, #1
 8008b82:	2030      	movs	r0, #48	; 0x30
 8008b84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b88:	4422      	add	r2, r4
 8008b8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b92:	3302      	adds	r3, #2
 8008b94:	e7c5      	b.n	8008b22 <_printf_common+0x62>
 8008b96:	2301      	movs	r3, #1
 8008b98:	4622      	mov	r2, r4
 8008b9a:	4639      	mov	r1, r7
 8008b9c:	4630      	mov	r0, r6
 8008b9e:	47c0      	blx	r8
 8008ba0:	3001      	adds	r0, #1
 8008ba2:	d0e6      	beq.n	8008b72 <_printf_common+0xb2>
 8008ba4:	f109 0901 	add.w	r9, r9, #1
 8008ba8:	e7d8      	b.n	8008b5c <_printf_common+0x9c>
	...

08008bac <_printf_i>:
 8008bac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008bb0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	7e09      	ldrb	r1, [r1, #24]
 8008bb8:	b085      	sub	sp, #20
 8008bba:	296e      	cmp	r1, #110	; 0x6e
 8008bbc:	4617      	mov	r7, r2
 8008bbe:	4606      	mov	r6, r0
 8008bc0:	4698      	mov	r8, r3
 8008bc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008bc4:	f000 80b3 	beq.w	8008d2e <_printf_i+0x182>
 8008bc8:	d822      	bhi.n	8008c10 <_printf_i+0x64>
 8008bca:	2963      	cmp	r1, #99	; 0x63
 8008bcc:	d036      	beq.n	8008c3c <_printf_i+0x90>
 8008bce:	d80a      	bhi.n	8008be6 <_printf_i+0x3a>
 8008bd0:	2900      	cmp	r1, #0
 8008bd2:	f000 80b9 	beq.w	8008d48 <_printf_i+0x19c>
 8008bd6:	2958      	cmp	r1, #88	; 0x58
 8008bd8:	f000 8083 	beq.w	8008ce2 <_printf_i+0x136>
 8008bdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008be0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008be4:	e032      	b.n	8008c4c <_printf_i+0xa0>
 8008be6:	2964      	cmp	r1, #100	; 0x64
 8008be8:	d001      	beq.n	8008bee <_printf_i+0x42>
 8008bea:	2969      	cmp	r1, #105	; 0x69
 8008bec:	d1f6      	bne.n	8008bdc <_printf_i+0x30>
 8008bee:	6820      	ldr	r0, [r4, #0]
 8008bf0:	6813      	ldr	r3, [r2, #0]
 8008bf2:	0605      	lsls	r5, r0, #24
 8008bf4:	f103 0104 	add.w	r1, r3, #4
 8008bf8:	d52a      	bpl.n	8008c50 <_printf_i+0xa4>
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	6011      	str	r1, [r2, #0]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	da03      	bge.n	8008c0a <_printf_i+0x5e>
 8008c02:	222d      	movs	r2, #45	; 0x2d
 8008c04:	425b      	negs	r3, r3
 8008c06:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008c0a:	486f      	ldr	r0, [pc, #444]	; (8008dc8 <_printf_i+0x21c>)
 8008c0c:	220a      	movs	r2, #10
 8008c0e:	e039      	b.n	8008c84 <_printf_i+0xd8>
 8008c10:	2973      	cmp	r1, #115	; 0x73
 8008c12:	f000 809d 	beq.w	8008d50 <_printf_i+0x1a4>
 8008c16:	d808      	bhi.n	8008c2a <_printf_i+0x7e>
 8008c18:	296f      	cmp	r1, #111	; 0x6f
 8008c1a:	d020      	beq.n	8008c5e <_printf_i+0xb2>
 8008c1c:	2970      	cmp	r1, #112	; 0x70
 8008c1e:	d1dd      	bne.n	8008bdc <_printf_i+0x30>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	f043 0320 	orr.w	r3, r3, #32
 8008c26:	6023      	str	r3, [r4, #0]
 8008c28:	e003      	b.n	8008c32 <_printf_i+0x86>
 8008c2a:	2975      	cmp	r1, #117	; 0x75
 8008c2c:	d017      	beq.n	8008c5e <_printf_i+0xb2>
 8008c2e:	2978      	cmp	r1, #120	; 0x78
 8008c30:	d1d4      	bne.n	8008bdc <_printf_i+0x30>
 8008c32:	2378      	movs	r3, #120	; 0x78
 8008c34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c38:	4864      	ldr	r0, [pc, #400]	; (8008dcc <_printf_i+0x220>)
 8008c3a:	e055      	b.n	8008ce8 <_printf_i+0x13c>
 8008c3c:	6813      	ldr	r3, [r2, #0]
 8008c3e:	1d19      	adds	r1, r3, #4
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6011      	str	r1, [r2, #0]
 8008c44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e08c      	b.n	8008d6a <_printf_i+0x1be>
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	6011      	str	r1, [r2, #0]
 8008c54:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c58:	bf18      	it	ne
 8008c5a:	b21b      	sxthne	r3, r3
 8008c5c:	e7cf      	b.n	8008bfe <_printf_i+0x52>
 8008c5e:	6813      	ldr	r3, [r2, #0]
 8008c60:	6825      	ldr	r5, [r4, #0]
 8008c62:	1d18      	adds	r0, r3, #4
 8008c64:	6010      	str	r0, [r2, #0]
 8008c66:	0628      	lsls	r0, r5, #24
 8008c68:	d501      	bpl.n	8008c6e <_printf_i+0xc2>
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	e002      	b.n	8008c74 <_printf_i+0xc8>
 8008c6e:	0668      	lsls	r0, r5, #25
 8008c70:	d5fb      	bpl.n	8008c6a <_printf_i+0xbe>
 8008c72:	881b      	ldrh	r3, [r3, #0]
 8008c74:	4854      	ldr	r0, [pc, #336]	; (8008dc8 <_printf_i+0x21c>)
 8008c76:	296f      	cmp	r1, #111	; 0x6f
 8008c78:	bf14      	ite	ne
 8008c7a:	220a      	movne	r2, #10
 8008c7c:	2208      	moveq	r2, #8
 8008c7e:	2100      	movs	r1, #0
 8008c80:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c84:	6865      	ldr	r5, [r4, #4]
 8008c86:	60a5      	str	r5, [r4, #8]
 8008c88:	2d00      	cmp	r5, #0
 8008c8a:	f2c0 8095 	blt.w	8008db8 <_printf_i+0x20c>
 8008c8e:	6821      	ldr	r1, [r4, #0]
 8008c90:	f021 0104 	bic.w	r1, r1, #4
 8008c94:	6021      	str	r1, [r4, #0]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d13d      	bne.n	8008d16 <_printf_i+0x16a>
 8008c9a:	2d00      	cmp	r5, #0
 8008c9c:	f040 808e 	bne.w	8008dbc <_printf_i+0x210>
 8008ca0:	4665      	mov	r5, ip
 8008ca2:	2a08      	cmp	r2, #8
 8008ca4:	d10b      	bne.n	8008cbe <_printf_i+0x112>
 8008ca6:	6823      	ldr	r3, [r4, #0]
 8008ca8:	07db      	lsls	r3, r3, #31
 8008caa:	d508      	bpl.n	8008cbe <_printf_i+0x112>
 8008cac:	6923      	ldr	r3, [r4, #16]
 8008cae:	6862      	ldr	r2, [r4, #4]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	bfde      	ittt	le
 8008cb4:	2330      	movle	r3, #48	; 0x30
 8008cb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008cba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008cbe:	ebac 0305 	sub.w	r3, ip, r5
 8008cc2:	6123      	str	r3, [r4, #16]
 8008cc4:	f8cd 8000 	str.w	r8, [sp]
 8008cc8:	463b      	mov	r3, r7
 8008cca:	aa03      	add	r2, sp, #12
 8008ccc:	4621      	mov	r1, r4
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f7ff fef6 	bl	8008ac0 <_printf_common>
 8008cd4:	3001      	adds	r0, #1
 8008cd6:	d14d      	bne.n	8008d74 <_printf_i+0x1c8>
 8008cd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cdc:	b005      	add	sp, #20
 8008cde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ce2:	4839      	ldr	r0, [pc, #228]	; (8008dc8 <_printf_i+0x21c>)
 8008ce4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008ce8:	6813      	ldr	r3, [r2, #0]
 8008cea:	6821      	ldr	r1, [r4, #0]
 8008cec:	1d1d      	adds	r5, r3, #4
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	6015      	str	r5, [r2, #0]
 8008cf2:	060a      	lsls	r2, r1, #24
 8008cf4:	d50b      	bpl.n	8008d0e <_printf_i+0x162>
 8008cf6:	07ca      	lsls	r2, r1, #31
 8008cf8:	bf44      	itt	mi
 8008cfa:	f041 0120 	orrmi.w	r1, r1, #32
 8008cfe:	6021      	strmi	r1, [r4, #0]
 8008d00:	b91b      	cbnz	r3, 8008d0a <_printf_i+0x15e>
 8008d02:	6822      	ldr	r2, [r4, #0]
 8008d04:	f022 0220 	bic.w	r2, r2, #32
 8008d08:	6022      	str	r2, [r4, #0]
 8008d0a:	2210      	movs	r2, #16
 8008d0c:	e7b7      	b.n	8008c7e <_printf_i+0xd2>
 8008d0e:	064d      	lsls	r5, r1, #25
 8008d10:	bf48      	it	mi
 8008d12:	b29b      	uxthmi	r3, r3
 8008d14:	e7ef      	b.n	8008cf6 <_printf_i+0x14a>
 8008d16:	4665      	mov	r5, ip
 8008d18:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d1c:	fb02 3311 	mls	r3, r2, r1, r3
 8008d20:	5cc3      	ldrb	r3, [r0, r3]
 8008d22:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008d26:	460b      	mov	r3, r1
 8008d28:	2900      	cmp	r1, #0
 8008d2a:	d1f5      	bne.n	8008d18 <_printf_i+0x16c>
 8008d2c:	e7b9      	b.n	8008ca2 <_printf_i+0xf6>
 8008d2e:	6813      	ldr	r3, [r2, #0]
 8008d30:	6825      	ldr	r5, [r4, #0]
 8008d32:	6961      	ldr	r1, [r4, #20]
 8008d34:	1d18      	adds	r0, r3, #4
 8008d36:	6010      	str	r0, [r2, #0]
 8008d38:	0628      	lsls	r0, r5, #24
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	d501      	bpl.n	8008d42 <_printf_i+0x196>
 8008d3e:	6019      	str	r1, [r3, #0]
 8008d40:	e002      	b.n	8008d48 <_printf_i+0x19c>
 8008d42:	066a      	lsls	r2, r5, #25
 8008d44:	d5fb      	bpl.n	8008d3e <_printf_i+0x192>
 8008d46:	8019      	strh	r1, [r3, #0]
 8008d48:	2300      	movs	r3, #0
 8008d4a:	6123      	str	r3, [r4, #16]
 8008d4c:	4665      	mov	r5, ip
 8008d4e:	e7b9      	b.n	8008cc4 <_printf_i+0x118>
 8008d50:	6813      	ldr	r3, [r2, #0]
 8008d52:	1d19      	adds	r1, r3, #4
 8008d54:	6011      	str	r1, [r2, #0]
 8008d56:	681d      	ldr	r5, [r3, #0]
 8008d58:	6862      	ldr	r2, [r4, #4]
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	f7f7 fa37 	bl	80001d0 <memchr>
 8008d62:	b108      	cbz	r0, 8008d68 <_printf_i+0x1bc>
 8008d64:	1b40      	subs	r0, r0, r5
 8008d66:	6060      	str	r0, [r4, #4]
 8008d68:	6863      	ldr	r3, [r4, #4]
 8008d6a:	6123      	str	r3, [r4, #16]
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d72:	e7a7      	b.n	8008cc4 <_printf_i+0x118>
 8008d74:	6923      	ldr	r3, [r4, #16]
 8008d76:	462a      	mov	r2, r5
 8008d78:	4639      	mov	r1, r7
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	47c0      	blx	r8
 8008d7e:	3001      	adds	r0, #1
 8008d80:	d0aa      	beq.n	8008cd8 <_printf_i+0x12c>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	079b      	lsls	r3, r3, #30
 8008d86:	d413      	bmi.n	8008db0 <_printf_i+0x204>
 8008d88:	68e0      	ldr	r0, [r4, #12]
 8008d8a:	9b03      	ldr	r3, [sp, #12]
 8008d8c:	4298      	cmp	r0, r3
 8008d8e:	bfb8      	it	lt
 8008d90:	4618      	movlt	r0, r3
 8008d92:	e7a3      	b.n	8008cdc <_printf_i+0x130>
 8008d94:	2301      	movs	r3, #1
 8008d96:	464a      	mov	r2, r9
 8008d98:	4639      	mov	r1, r7
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	47c0      	blx	r8
 8008d9e:	3001      	adds	r0, #1
 8008da0:	d09a      	beq.n	8008cd8 <_printf_i+0x12c>
 8008da2:	3501      	adds	r5, #1
 8008da4:	68e3      	ldr	r3, [r4, #12]
 8008da6:	9a03      	ldr	r2, [sp, #12]
 8008da8:	1a9b      	subs	r3, r3, r2
 8008daa:	42ab      	cmp	r3, r5
 8008dac:	dcf2      	bgt.n	8008d94 <_printf_i+0x1e8>
 8008dae:	e7eb      	b.n	8008d88 <_printf_i+0x1dc>
 8008db0:	2500      	movs	r5, #0
 8008db2:	f104 0919 	add.w	r9, r4, #25
 8008db6:	e7f5      	b.n	8008da4 <_printf_i+0x1f8>
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1ac      	bne.n	8008d16 <_printf_i+0x16a>
 8008dbc:	7803      	ldrb	r3, [r0, #0]
 8008dbe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008dc2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dc6:	e76c      	b.n	8008ca2 <_printf_i+0xf6>
 8008dc8:	08009075 	.word	0x08009075
 8008dcc:	08009086 	.word	0x08009086

08008dd0 <memmove>:
 8008dd0:	4288      	cmp	r0, r1
 8008dd2:	b510      	push	{r4, lr}
 8008dd4:	eb01 0302 	add.w	r3, r1, r2
 8008dd8:	d807      	bhi.n	8008dea <memmove+0x1a>
 8008dda:	1e42      	subs	r2, r0, #1
 8008ddc:	4299      	cmp	r1, r3
 8008dde:	d00a      	beq.n	8008df6 <memmove+0x26>
 8008de0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008de4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008de8:	e7f8      	b.n	8008ddc <memmove+0xc>
 8008dea:	4283      	cmp	r3, r0
 8008dec:	d9f5      	bls.n	8008dda <memmove+0xa>
 8008dee:	1881      	adds	r1, r0, r2
 8008df0:	1ad2      	subs	r2, r2, r3
 8008df2:	42d3      	cmn	r3, r2
 8008df4:	d100      	bne.n	8008df8 <memmove+0x28>
 8008df6:	bd10      	pop	{r4, pc}
 8008df8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dfc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008e00:	e7f7      	b.n	8008df2 <memmove+0x22>
	...

08008e04 <_free_r>:
 8008e04:	b538      	push	{r3, r4, r5, lr}
 8008e06:	4605      	mov	r5, r0
 8008e08:	2900      	cmp	r1, #0
 8008e0a:	d045      	beq.n	8008e98 <_free_r+0x94>
 8008e0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e10:	1f0c      	subs	r4, r1, #4
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	bfb8      	it	lt
 8008e16:	18e4      	addlt	r4, r4, r3
 8008e18:	f000 f8d2 	bl	8008fc0 <__malloc_lock>
 8008e1c:	4a1f      	ldr	r2, [pc, #124]	; (8008e9c <_free_r+0x98>)
 8008e1e:	6813      	ldr	r3, [r2, #0]
 8008e20:	4610      	mov	r0, r2
 8008e22:	b933      	cbnz	r3, 8008e32 <_free_r+0x2e>
 8008e24:	6063      	str	r3, [r4, #4]
 8008e26:	6014      	str	r4, [r2, #0]
 8008e28:	4628      	mov	r0, r5
 8008e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e2e:	f000 b8c8 	b.w	8008fc2 <__malloc_unlock>
 8008e32:	42a3      	cmp	r3, r4
 8008e34:	d90c      	bls.n	8008e50 <_free_r+0x4c>
 8008e36:	6821      	ldr	r1, [r4, #0]
 8008e38:	1862      	adds	r2, r4, r1
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	bf04      	itt	eq
 8008e3e:	681a      	ldreq	r2, [r3, #0]
 8008e40:	685b      	ldreq	r3, [r3, #4]
 8008e42:	6063      	str	r3, [r4, #4]
 8008e44:	bf04      	itt	eq
 8008e46:	1852      	addeq	r2, r2, r1
 8008e48:	6022      	streq	r2, [r4, #0]
 8008e4a:	6004      	str	r4, [r0, #0]
 8008e4c:	e7ec      	b.n	8008e28 <_free_r+0x24>
 8008e4e:	4613      	mov	r3, r2
 8008e50:	685a      	ldr	r2, [r3, #4]
 8008e52:	b10a      	cbz	r2, 8008e58 <_free_r+0x54>
 8008e54:	42a2      	cmp	r2, r4
 8008e56:	d9fa      	bls.n	8008e4e <_free_r+0x4a>
 8008e58:	6819      	ldr	r1, [r3, #0]
 8008e5a:	1858      	adds	r0, r3, r1
 8008e5c:	42a0      	cmp	r0, r4
 8008e5e:	d10b      	bne.n	8008e78 <_free_r+0x74>
 8008e60:	6820      	ldr	r0, [r4, #0]
 8008e62:	4401      	add	r1, r0
 8008e64:	1858      	adds	r0, r3, r1
 8008e66:	4282      	cmp	r2, r0
 8008e68:	6019      	str	r1, [r3, #0]
 8008e6a:	d1dd      	bne.n	8008e28 <_free_r+0x24>
 8008e6c:	6810      	ldr	r0, [r2, #0]
 8008e6e:	6852      	ldr	r2, [r2, #4]
 8008e70:	605a      	str	r2, [r3, #4]
 8008e72:	4401      	add	r1, r0
 8008e74:	6019      	str	r1, [r3, #0]
 8008e76:	e7d7      	b.n	8008e28 <_free_r+0x24>
 8008e78:	d902      	bls.n	8008e80 <_free_r+0x7c>
 8008e7a:	230c      	movs	r3, #12
 8008e7c:	602b      	str	r3, [r5, #0]
 8008e7e:	e7d3      	b.n	8008e28 <_free_r+0x24>
 8008e80:	6820      	ldr	r0, [r4, #0]
 8008e82:	1821      	adds	r1, r4, r0
 8008e84:	428a      	cmp	r2, r1
 8008e86:	bf04      	itt	eq
 8008e88:	6811      	ldreq	r1, [r2, #0]
 8008e8a:	6852      	ldreq	r2, [r2, #4]
 8008e8c:	6062      	str	r2, [r4, #4]
 8008e8e:	bf04      	itt	eq
 8008e90:	1809      	addeq	r1, r1, r0
 8008e92:	6021      	streq	r1, [r4, #0]
 8008e94:	605c      	str	r4, [r3, #4]
 8008e96:	e7c7      	b.n	8008e28 <_free_r+0x24>
 8008e98:	bd38      	pop	{r3, r4, r5, pc}
 8008e9a:	bf00      	nop
 8008e9c:	20000350 	.word	0x20000350

08008ea0 <_malloc_r>:
 8008ea0:	b570      	push	{r4, r5, r6, lr}
 8008ea2:	1ccd      	adds	r5, r1, #3
 8008ea4:	f025 0503 	bic.w	r5, r5, #3
 8008ea8:	3508      	adds	r5, #8
 8008eaa:	2d0c      	cmp	r5, #12
 8008eac:	bf38      	it	cc
 8008eae:	250c      	movcc	r5, #12
 8008eb0:	2d00      	cmp	r5, #0
 8008eb2:	4606      	mov	r6, r0
 8008eb4:	db01      	blt.n	8008eba <_malloc_r+0x1a>
 8008eb6:	42a9      	cmp	r1, r5
 8008eb8:	d903      	bls.n	8008ec2 <_malloc_r+0x22>
 8008eba:	230c      	movs	r3, #12
 8008ebc:	6033      	str	r3, [r6, #0]
 8008ebe:	2000      	movs	r0, #0
 8008ec0:	bd70      	pop	{r4, r5, r6, pc}
 8008ec2:	f000 f87d 	bl	8008fc0 <__malloc_lock>
 8008ec6:	4a21      	ldr	r2, [pc, #132]	; (8008f4c <_malloc_r+0xac>)
 8008ec8:	6814      	ldr	r4, [r2, #0]
 8008eca:	4621      	mov	r1, r4
 8008ecc:	b991      	cbnz	r1, 8008ef4 <_malloc_r+0x54>
 8008ece:	4c20      	ldr	r4, [pc, #128]	; (8008f50 <_malloc_r+0xb0>)
 8008ed0:	6823      	ldr	r3, [r4, #0]
 8008ed2:	b91b      	cbnz	r3, 8008edc <_malloc_r+0x3c>
 8008ed4:	4630      	mov	r0, r6
 8008ed6:	f000 f863 	bl	8008fa0 <_sbrk_r>
 8008eda:	6020      	str	r0, [r4, #0]
 8008edc:	4629      	mov	r1, r5
 8008ede:	4630      	mov	r0, r6
 8008ee0:	f000 f85e 	bl	8008fa0 <_sbrk_r>
 8008ee4:	1c43      	adds	r3, r0, #1
 8008ee6:	d124      	bne.n	8008f32 <_malloc_r+0x92>
 8008ee8:	230c      	movs	r3, #12
 8008eea:	6033      	str	r3, [r6, #0]
 8008eec:	4630      	mov	r0, r6
 8008eee:	f000 f868 	bl	8008fc2 <__malloc_unlock>
 8008ef2:	e7e4      	b.n	8008ebe <_malloc_r+0x1e>
 8008ef4:	680b      	ldr	r3, [r1, #0]
 8008ef6:	1b5b      	subs	r3, r3, r5
 8008ef8:	d418      	bmi.n	8008f2c <_malloc_r+0x8c>
 8008efa:	2b0b      	cmp	r3, #11
 8008efc:	d90f      	bls.n	8008f1e <_malloc_r+0x7e>
 8008efe:	600b      	str	r3, [r1, #0]
 8008f00:	50cd      	str	r5, [r1, r3]
 8008f02:	18cc      	adds	r4, r1, r3
 8008f04:	4630      	mov	r0, r6
 8008f06:	f000 f85c 	bl	8008fc2 <__malloc_unlock>
 8008f0a:	f104 000b 	add.w	r0, r4, #11
 8008f0e:	1d23      	adds	r3, r4, #4
 8008f10:	f020 0007 	bic.w	r0, r0, #7
 8008f14:	1ac3      	subs	r3, r0, r3
 8008f16:	d0d3      	beq.n	8008ec0 <_malloc_r+0x20>
 8008f18:	425a      	negs	r2, r3
 8008f1a:	50e2      	str	r2, [r4, r3]
 8008f1c:	e7d0      	b.n	8008ec0 <_malloc_r+0x20>
 8008f1e:	428c      	cmp	r4, r1
 8008f20:	684b      	ldr	r3, [r1, #4]
 8008f22:	bf16      	itet	ne
 8008f24:	6063      	strne	r3, [r4, #4]
 8008f26:	6013      	streq	r3, [r2, #0]
 8008f28:	460c      	movne	r4, r1
 8008f2a:	e7eb      	b.n	8008f04 <_malloc_r+0x64>
 8008f2c:	460c      	mov	r4, r1
 8008f2e:	6849      	ldr	r1, [r1, #4]
 8008f30:	e7cc      	b.n	8008ecc <_malloc_r+0x2c>
 8008f32:	1cc4      	adds	r4, r0, #3
 8008f34:	f024 0403 	bic.w	r4, r4, #3
 8008f38:	42a0      	cmp	r0, r4
 8008f3a:	d005      	beq.n	8008f48 <_malloc_r+0xa8>
 8008f3c:	1a21      	subs	r1, r4, r0
 8008f3e:	4630      	mov	r0, r6
 8008f40:	f000 f82e 	bl	8008fa0 <_sbrk_r>
 8008f44:	3001      	adds	r0, #1
 8008f46:	d0cf      	beq.n	8008ee8 <_malloc_r+0x48>
 8008f48:	6025      	str	r5, [r4, #0]
 8008f4a:	e7db      	b.n	8008f04 <_malloc_r+0x64>
 8008f4c:	20000350 	.word	0x20000350
 8008f50:	20000354 	.word	0x20000354

08008f54 <_realloc_r>:
 8008f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f56:	4607      	mov	r7, r0
 8008f58:	4614      	mov	r4, r2
 8008f5a:	460e      	mov	r6, r1
 8008f5c:	b921      	cbnz	r1, 8008f68 <_realloc_r+0x14>
 8008f5e:	4611      	mov	r1, r2
 8008f60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008f64:	f7ff bf9c 	b.w	8008ea0 <_malloc_r>
 8008f68:	b922      	cbnz	r2, 8008f74 <_realloc_r+0x20>
 8008f6a:	f7ff ff4b 	bl	8008e04 <_free_r>
 8008f6e:	4625      	mov	r5, r4
 8008f70:	4628      	mov	r0, r5
 8008f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f74:	f000 f826 	bl	8008fc4 <_malloc_usable_size_r>
 8008f78:	42a0      	cmp	r0, r4
 8008f7a:	d20f      	bcs.n	8008f9c <_realloc_r+0x48>
 8008f7c:	4621      	mov	r1, r4
 8008f7e:	4638      	mov	r0, r7
 8008f80:	f7ff ff8e 	bl	8008ea0 <_malloc_r>
 8008f84:	4605      	mov	r5, r0
 8008f86:	2800      	cmp	r0, #0
 8008f88:	d0f2      	beq.n	8008f70 <_realloc_r+0x1c>
 8008f8a:	4631      	mov	r1, r6
 8008f8c:	4622      	mov	r2, r4
 8008f8e:	f7ff fc09 	bl	80087a4 <memcpy>
 8008f92:	4631      	mov	r1, r6
 8008f94:	4638      	mov	r0, r7
 8008f96:	f7ff ff35 	bl	8008e04 <_free_r>
 8008f9a:	e7e9      	b.n	8008f70 <_realloc_r+0x1c>
 8008f9c:	4635      	mov	r5, r6
 8008f9e:	e7e7      	b.n	8008f70 <_realloc_r+0x1c>

08008fa0 <_sbrk_r>:
 8008fa0:	b538      	push	{r3, r4, r5, lr}
 8008fa2:	4c06      	ldr	r4, [pc, #24]	; (8008fbc <_sbrk_r+0x1c>)
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	4605      	mov	r5, r0
 8008fa8:	4608      	mov	r0, r1
 8008faa:	6023      	str	r3, [r4, #0]
 8008fac:	f7f7 fc86 	bl	80008bc <_sbrk>
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	d102      	bne.n	8008fba <_sbrk_r+0x1a>
 8008fb4:	6823      	ldr	r3, [r4, #0]
 8008fb6:	b103      	cbz	r3, 8008fba <_sbrk_r+0x1a>
 8008fb8:	602b      	str	r3, [r5, #0]
 8008fba:	bd38      	pop	{r3, r4, r5, pc}
 8008fbc:	20000660 	.word	0x20000660

08008fc0 <__malloc_lock>:
 8008fc0:	4770      	bx	lr

08008fc2 <__malloc_unlock>:
 8008fc2:	4770      	bx	lr

08008fc4 <_malloc_usable_size_r>:
 8008fc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fc8:	1f18      	subs	r0, r3, #4
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	bfbc      	itt	lt
 8008fce:	580b      	ldrlt	r3, [r1, r0]
 8008fd0:	18c0      	addlt	r0, r0, r3
 8008fd2:	4770      	bx	lr

08008fd4 <_init>:
 8008fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fd6:	bf00      	nop
 8008fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fda:	bc08      	pop	{r3}
 8008fdc:	469e      	mov	lr, r3
 8008fde:	4770      	bx	lr

08008fe0 <_fini>:
 8008fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fe2:	bf00      	nop
 8008fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fe6:	bc08      	pop	{r3}
 8008fe8:	469e      	mov	lr, r3
 8008fea:	4770      	bx	lr
