set_device -fam SmartFusion2
read_verilog  \
    -file {C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.vm}
write_vhdl -file {C:\Creative-Eval-Board-master\SmartFusion2_Fabric\synthesis\Fabric_Top.vhd}
