# Reading D:/altera/90/modelsim_ae/tcl/vsim/pref.tcl 
# do pll_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\90\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\90\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2017/DE2/class/pll {D:/ZXOPEN2017/DE2/class/pll/pll.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2017/DE2/class/pll {D:/ZXOPEN2017/DE2/class/pll/my_pll.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module my_pll
# 
# Top level modules:
# 	my_pll
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2017/DE2/class/pll {D:/ZXOPEN2017/DE2/class/pll/pll_tb.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module pll_tb
# 
# Top level modules:
# 	pll_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" pll_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pll_tb 
# //  ModelSim ALTERA 6.4a Oct 22 2008 
# //
# //  Copyright 1991-2008 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.pll_tb
# Loading work.pll
# ** Warning: (vsim-3009) [TSCALE] - Module 'pll' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pll_tb/dut
# Loading work.my_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.MF_stratix_pll
# Loading altera_mf_ver.stx_m_cntr
# Loading altera_mf_ver.stx_n_cntr
# Loading altera_mf_ver.stx_scale_cntr
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.dffp
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.pll_iobuf
# 
# add wave *
# view structure
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# view signals
# .main_pane.signals.interior.cs
# run -all
# Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
# Time: 0  Instance: pll_tb.dut.my_pll_inst.altpll_component.pll1.n1
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: pll_tb.dut.my_pll_inst.altpll_component.pll1
#  Note : Cyclone II PLL was reset
# Time: 0  Instance: pll_tb.dut.my_pll_inst.altpll_component.pll1
#  Note : Cyclone II PLL locked to incoming clock
# Time: 300000  Instance: pll_tb.dut.my_pll_inst.altpll_component.pll1
# Break in Module pll_tb at D:/ZXOPEN2017/DE2/class/pll/pll_tb.v line 19
# Simulation Breakpoint: Break in Module pll_tb at D:/ZXOPEN2017/DE2/class/pll/pll_tb.v line 19
# MACRO ./pll_run_msim_rtl_verilog.do PAUSED at line 18
