// Seed: 1270338240
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
    , id_6,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  always @(posedge "" + 1'd0) begin
    id_2 <= 1;
  end
  type_11 id_7 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(1)
  );
endmodule
