
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (4 3)  (250 530)  (250 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_horz_r_2 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (6 12)  (360 540)  (360 540)  routing T_7_33.span12_vert_13 <X> T_7_33.lc_trk_g1_5
 (7 12)  (361 540)  (361 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_horz_r_0 <X> T_9_33.span4_horz_l_12
 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (11 6)  (471 535)  (471 535)  routing T_9_33.span4_vert_13 <X> T_9_33.span4_horz_l_14
 (12 6)  (472 535)  (472 535)  routing T_9_33.span4_vert_13 <X> T_9_33.span4_horz_l_14


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (11 0)  (687 528)  (687 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12
 (12 0)  (688 528)  (688 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12
 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 4)  (833 532)  (833 532)  routing T_16_33.span12_vert_5 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (836 532)  (836 532)  routing T_16_33.span12_vert_5 <X> T_16_33.lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span12_vert_5 <X> T_16_33.lc_trk_g0_5
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (13 13)  (963 541)  (963 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3
 (14 13)  (964 541)  (964 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (5 9)  (999 537)  (999 537)  routing T_19_33.span4_vert_16 <X> T_19_33.lc_trk_g1_0
 (6 9)  (1000 537)  (1000 537)  routing T_19_33.span4_vert_16 <X> T_19_33.lc_trk_g1_0
 (7 9)  (1001 537)  (1001 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_0 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span12_vert_11 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0

 (14 13)  (1180 541)  (1180 541)  routing T_22_33.span4_horz_l_15 <X> T_22_33.span4_horz_r_3


IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 14)  (1323 543)  (1323 543)  routing T_25_33.span4_horz_r_15 <X> T_25_33.lc_trk_g1_7
 (7 14)  (1325 543)  (1325 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1326 543)  (1326 543)  routing T_25_33.span4_horz_r_15 <X> T_25_33.lc_trk_g1_7


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_6 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (4 6)  (1418 535)  (1418 535)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (4 7)  (1418 534)  (1418 534)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (5 7)  (1419 534)  (1419 534)  routing T_27_33.span12_vert_6 <X> T_27_33.lc_trk_g0_6
 (7 7)  (1421 534)  (1421 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (4 15)  (1472 542)  (1472 542)  routing T_28_33.span12_vert_22 <X> T_28_33.lc_trk_g1_6
 (6 15)  (1474 542)  (1474 542)  routing T_28_33.span12_vert_22 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_22 lc_trk_g1_6


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_vert_23 <X> T_29_33.lc_trk_g1_7
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_23 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit
 (6 15)  (1528 542)  (1528 542)  routing T_29_33.span12_vert_14 <X> T_29_33.lc_trk_g1_6
 (7 15)  (1529 542)  (1529 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (13 3)  (1653 530)  (1653 530)  routing T_31_33.span4_vert_7 <X> T_31_33.span4_horz_r_1
 (14 3)  (1654 530)  (1654 530)  routing T_31_33.span4_vert_7 <X> T_31_33.span4_horz_r_1
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_vert_36 <X> T_31_33.lc_trk_g0_4
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_vert_36 <X> T_31_33.lc_trk_g0_4
 (6 5)  (1636 533)  (1636 533)  routing T_31_33.span4_vert_36 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_16_32

 (3 12)  (819 524)  (819 524)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1
 (3 13)  (819 525)  (819 525)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1


LogicTile_28_32

 (3 15)  (1459 527)  (1459 527)  routing T_28_32.sp12_h_l_22 <X> T_28_32.sp12_v_t_22


LogicTile_31_32

 (8 3)  (1626 515)  (1626 515)  routing T_31_32.sp4_v_b_10 <X> T_31_32.sp4_v_t_36
 (10 3)  (1628 515)  (1628 515)  routing T_31_32.sp4_v_b_10 <X> T_31_32.sp4_v_t_36


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 12)  (1731 508)  (1731 508)  routing T_33_31.span4_vert_b_13 <X> T_33_31.lc_trk_g1_5
 (7 12)  (1733 508)  (1733 508)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 508)  (1734 508)  routing T_33_31.span4_vert_b_13 <X> T_33_31.lc_trk_g1_5


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 9)  (17 489)  (17 489)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (4 1)  (184 481)  (184 481)  routing T_4_30.sp4_h_l_41 <X> T_4_30.sp4_h_r_0
 (6 1)  (186 481)  (186 481)  routing T_4_30.sp4_h_l_41 <X> T_4_30.sp4_h_r_0


RAM_Tile_8_30

 (6 1)  (402 481)  (402 481)  routing T_8_30.sp4_h_l_37 <X> T_8_30.sp4_h_r_0
 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_30

 (4 2)  (442 482)  (442 482)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_v_t_37


LogicTile_10_30

 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_30

 (6 13)  (552 493)  (552 493)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_9


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0
 (4 8)  (604 488)  (604 488)  routing T_12_30.sp4_h_l_37 <X> T_12_30.sp4_v_b_6
 (6 8)  (606 488)  (606 488)  routing T_12_30.sp4_h_l_37 <X> T_12_30.sp4_v_b_6
 (5 9)  (605 489)  (605 489)  routing T_12_30.sp4_h_l_37 <X> T_12_30.sp4_v_b_6


LogicTile_13_30

 (11 4)  (665 484)  (665 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (13 4)  (667 484)  (667 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (12 5)  (666 485)  (666 485)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_15_30

 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 8)  (768 488)  (768 488)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_6


LogicTile_16_30

 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_30

 (4 10)  (932 490)  (932 490)  routing T_18_30.sp4_v_b_10 <X> T_18_30.sp4_v_t_43
 (6 10)  (934 490)  (934 490)  routing T_18_30.sp4_v_b_10 <X> T_18_30.sp4_v_t_43


LogicTile_19_30

 (13 6)  (995 486)  (995 486)  routing T_19_30.sp4_v_b_5 <X> T_19_30.sp4_v_t_40


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0


RAM_Tile_25_30

 (8 12)  (1314 492)  (1314 492)  routing T_25_30.sp4_v_b_10 <X> T_25_30.sp4_h_r_10
 (9 12)  (1315 492)  (1315 492)  routing T_25_30.sp4_v_b_10 <X> T_25_30.sp4_h_r_10


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_29_30

 (8 15)  (1518 495)  (1518 495)  routing T_29_30.sp4_h_l_47 <X> T_29_30.sp4_v_t_47


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_9_29

 (19 0)  (457 464)  (457 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_29

 (9 3)  (663 467)  (663 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36
 (10 3)  (664 467)  (664 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_16_29

 (8 8)  (824 472)  (824 472)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_r_7
 (9 8)  (825 472)  (825 472)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_r_7


LogicTile_20_29

 (6 2)  (1042 466)  (1042 466)  routing T_20_29.sp4_h_l_42 <X> T_20_29.sp4_v_t_37


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0


LogicTile_31_29

 (9 3)  (1627 467)  (1627 467)  routing T_31_29.sp4_v_b_5 <X> T_31_29.sp4_v_t_36
 (10 3)  (1628 467)  (1628 467)  routing T_31_29.sp4_v_b_5 <X> T_31_29.sp4_v_t_36
 (8 11)  (1626 475)  (1626 475)  routing T_31_29.sp4_v_b_4 <X> T_31_29.sp4_v_t_42
 (10 11)  (1628 475)  (1628 475)  routing T_31_29.sp4_v_b_4 <X> T_31_29.sp4_v_t_42


LogicTile_32_29

 (6 12)  (1678 476)  (1678 476)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_9


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_17_28

 (3 12)  (877 460)  (877 460)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1
 (3 13)  (877 461)  (877 461)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_28_28

 (2 14)  (1458 462)  (1458 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_28

 (3 15)  (1513 463)  (1513 463)  routing T_29_28.sp12_h_l_22 <X> T_29_28.sp12_v_t_22


LogicTile_31_28

 (8 15)  (1626 463)  (1626 463)  routing T_31_28.sp4_h_l_47 <X> T_31_28.sp4_v_t_47


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 442)  (12 442)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g1_3
 (6 10)  (11 442)  (11 442)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (11 445)  (11 445)  routing T_0_27.span12_horz_12 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0
 (5 10)  (131 442)  (131 442)  routing T_3_27.sp4_h_r_3 <X> T_3_27.sp4_h_l_43
 (4 11)  (130 443)  (130 443)  routing T_3_27.sp4_h_r_3 <X> T_3_27.sp4_h_l_43


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_v_b_0


LogicTile_6_27

 (3 3)  (291 435)  (291 435)  routing T_6_27.sp12_v_b_0 <X> T_6_27.sp12_h_l_23


LogicTile_7_27

 (5 6)  (347 438)  (347 438)  routing T_7_27.sp4_v_b_3 <X> T_7_27.sp4_h_l_38
 (3 14)  (345 446)  (345 446)  routing T_7_27.sp12_v_b_1 <X> T_7_27.sp12_v_t_22


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_12_27

 (3 1)  (603 433)  (603 433)  routing T_12_27.sp12_h_l_23 <X> T_12_27.sp12_v_b_0


LogicTile_15_27

 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_h_r_0


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


RAM_Tile_25_27

 (2 12)  (1308 444)  (1308 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_27

 (11 4)  (1467 436)  (1467 436)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_5
 (13 4)  (1469 436)  (1469 436)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_5
 (12 5)  (1468 437)  (1468 437)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_5


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_7_26

 (19 3)  (361 419)  (361 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_11_26

 (3 12)  (549 428)  (549 428)  routing T_11_26.sp12_v_b_1 <X> T_11_26.sp12_h_r_1
 (3 13)  (549 429)  (549 429)  routing T_11_26.sp12_v_b_1 <X> T_11_26.sp12_h_r_1


LogicTile_12_26

 (13 13)  (613 429)  (613 429)  routing T_12_26.sp4_v_t_43 <X> T_12_26.sp4_h_r_11


LogicTile_13_26

 (12 4)  (666 420)  (666 420)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_h_r_5
 (13 4)  (667 420)  (667 420)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_5


LogicTile_15_26

 (26 0)  (788 416)  (788 416)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g1_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 416)  (793 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 416)  (795 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 416)  (796 416)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 416)  (797 416)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.input_2_0
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (43 0)  (805 416)  (805 416)  LC_0 Logic Functioning bit
 (46 0)  (808 416)  (808 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (790 417)  (790 417)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 417)  (793 417)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 417)  (794 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 417)  (795 417)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.input_2_0
 (34 1)  (796 417)  (796 417)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.input_2_0
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (42 1)  (804 417)  (804 417)  LC_0 Logic Functioning bit
 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_3
 (14 4)  (776 420)  (776 420)  routing T_15_26.sp4_v_b_0 <X> T_15_26.lc_trk_g1_0
 (16 5)  (778 421)  (778 421)  routing T_15_26.sp4_v_b_0 <X> T_15_26.lc_trk_g1_0
 (17 5)  (779 421)  (779 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (15 11)  (777 427)  (777 427)  routing T_15_26.sp4_v_t_33 <X> T_15_26.lc_trk_g2_4
 (16 11)  (778 427)  (778 427)  routing T_15_26.sp4_v_t_33 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (6 12)  (768 428)  (768 428)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_9
 (5 13)  (767 429)  (767 429)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_9
 (15 14)  (777 430)  (777 430)  routing T_15_26.sp4_h_l_16 <X> T_15_26.lc_trk_g3_5
 (16 14)  (778 430)  (778 430)  routing T_15_26.sp4_h_l_16 <X> T_15_26.lc_trk_g3_5
 (17 14)  (779 430)  (779 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (787 430)  (787 430)  routing T_15_26.sp4_h_r_46 <X> T_15_26.lc_trk_g3_6
 (18 15)  (780 431)  (780 431)  routing T_15_26.sp4_h_l_16 <X> T_15_26.lc_trk_g3_5
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 431)  (785 431)  routing T_15_26.sp4_h_r_46 <X> T_15_26.lc_trk_g3_6
 (24 15)  (786 431)  (786 431)  routing T_15_26.sp4_h_r_46 <X> T_15_26.lc_trk_g3_6
 (25 15)  (787 431)  (787 431)  routing T_15_26.sp4_h_r_46 <X> T_15_26.lc_trk_g3_6


LogicTile_16_26

 (12 0)  (828 416)  (828 416)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_h_r_2
 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 416)  (843 416)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 416)  (850 416)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (46 0)  (862 416)  (862 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (829 417)  (829 417)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_h_r_2
 (26 1)  (842 417)  (842 417)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 417)  (843 417)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 417)  (846 417)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 417)  (848 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 417)  (849 417)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.input_2_0
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (39 1)  (855 417)  (855 417)  LC_0 Logic Functioning bit
 (43 1)  (859 417)  (859 417)  LC_0 Logic Functioning bit
 (22 5)  (838 421)  (838 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 421)  (839 421)  routing T_16_26.sp4_h_r_2 <X> T_16_26.lc_trk_g1_2
 (24 5)  (840 421)  (840 421)  routing T_16_26.sp4_h_r_2 <X> T_16_26.lc_trk_g1_2
 (25 5)  (841 421)  (841 421)  routing T_16_26.sp4_h_r_2 <X> T_16_26.lc_trk_g1_2
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 424)  (843 424)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (39 8)  (855 424)  (855 424)  LC_4 Logic Functioning bit
 (48 8)  (864 424)  (864 424)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (830 425)  (830 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (16 9)  (832 425)  (832 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 425)  (843 425)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 425)  (844 425)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 425)  (846 425)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 425)  (848 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (849 425)  (849 425)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.input_2_4
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (41 9)  (857 425)  (857 425)  LC_4 Logic Functioning bit
 (43 9)  (859 425)  (859 425)  LC_4 Logic Functioning bit
 (27 10)  (843 426)  (843 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 426)  (844 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 426)  (846 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 426)  (849 426)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 426)  (853 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (42 10)  (858 426)  (858 426)  LC_5 Logic Functioning bit
 (51 10)  (867 426)  (867 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (842 427)  (842 427)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 427)  (843 427)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 427)  (846 427)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 427)  (848 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 427)  (849 427)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.input_2_5
 (34 11)  (850 427)  (850 427)  routing T_16_26.lc_trk_g3_0 <X> T_16_26.input_2_5
 (36 11)  (852 427)  (852 427)  LC_5 Logic Functioning bit
 (39 11)  (855 427)  (855 427)  LC_5 Logic Functioning bit
 (40 11)  (856 427)  (856 427)  LC_5 Logic Functioning bit
 (14 12)  (830 428)  (830 428)  routing T_16_26.sp4_h_r_40 <X> T_16_26.lc_trk_g3_0
 (14 13)  (830 429)  (830 429)  routing T_16_26.sp4_h_r_40 <X> T_16_26.lc_trk_g3_0
 (15 13)  (831 429)  (831 429)  routing T_16_26.sp4_h_r_40 <X> T_16_26.lc_trk_g3_0
 (16 13)  (832 429)  (832 429)  routing T_16_26.sp4_h_r_40 <X> T_16_26.lc_trk_g3_0
 (17 13)  (833 429)  (833 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 430)  (839 430)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g3_7
 (21 15)  (837 431)  (837 431)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g3_7


LogicTile_17_26

 (11 12)  (885 428)  (885 428)  routing T_17_26.sp4_h_l_40 <X> T_17_26.sp4_v_b_11
 (13 12)  (887 428)  (887 428)  routing T_17_26.sp4_h_l_40 <X> T_17_26.sp4_v_b_11
 (12 13)  (886 429)  (886 429)  routing T_17_26.sp4_h_l_40 <X> T_17_26.sp4_v_b_11


LogicTile_18_26

 (10 15)  (938 431)  (938 431)  routing T_18_26.sp4_h_l_40 <X> T_18_26.sp4_v_t_47


LogicTile_19_26

 (12 7)  (994 423)  (994 423)  routing T_19_26.sp4_h_l_40 <X> T_19_26.sp4_v_t_40


LogicTile_20_26

 (3 7)  (1039 423)  (1039 423)  routing T_20_26.sp12_h_l_23 <X> T_20_26.sp12_v_t_23


LogicTile_22_26

 (2 14)  (1146 430)  (1146 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_26

 (8 15)  (1314 431)  (1314 431)  routing T_25_26.sp4_h_l_47 <X> T_25_26.sp4_v_t_47


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0


LogicTile_9_25



LogicTile_10_25

 (2 4)  (494 404)  (494 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_25



LogicTile_12_25

 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25

 (8 1)  (662 401)  (662 401)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_1
 (9 1)  (663 401)  (663 401)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_1
 (10 1)  (664 401)  (664 401)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_1
 (11 6)  (665 406)  (665 406)  routing T_13_25.sp4_h_r_11 <X> T_13_25.sp4_v_t_40
 (13 6)  (667 406)  (667 406)  routing T_13_25.sp4_h_r_11 <X> T_13_25.sp4_v_t_40
 (12 7)  (666 407)  (666 407)  routing T_13_25.sp4_h_r_11 <X> T_13_25.sp4_v_t_40


LogicTile_14_25

 (14 2)  (722 402)  (722 402)  routing T_14_25.sp4_v_b_4 <X> T_14_25.lc_trk_g0_4
 (16 3)  (724 403)  (724 403)  routing T_14_25.sp4_v_b_4 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (8 4)  (716 404)  (716 404)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_h_r_4
 (9 4)  (717 404)  (717 404)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_h_r_4
 (26 6)  (734 406)  (734 406)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 406)  (736 406)  routing T_14_25.lc_trk_g2_0 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 406)  (739 406)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (748 406)  (748 406)  LC_3 Logic Functioning bit
 (42 6)  (750 406)  (750 406)  LC_3 Logic Functioning bit
 (46 6)  (754 406)  (754 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (735 407)  (735 407)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 407)  (736 407)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 407)  (737 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (748 407)  (748 407)  LC_3 Logic Functioning bit
 (41 7)  (749 407)  (749 407)  LC_3 Logic Functioning bit
 (42 7)  (750 407)  (750 407)  LC_3 Logic Functioning bit
 (43 7)  (751 407)  (751 407)  LC_3 Logic Functioning bit
 (16 9)  (724 409)  (724 409)  routing T_14_25.sp12_v_b_8 <X> T_14_25.lc_trk_g2_0
 (17 9)  (725 409)  (725 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_25

 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 15)  (767 415)  (767 415)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_t_44


LogicTile_16_25

 (3 7)  (819 407)  (819 407)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_t_23
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp12_v_b_19 <X> T_16_25.lc_trk_g3_3
 (21 13)  (837 413)  (837 413)  routing T_16_25.sp12_v_b_19 <X> T_16_25.lc_trk_g3_3
 (16 14)  (832 414)  (832 414)  routing T_16_25.sp4_v_t_16 <X> T_16_25.lc_trk_g3_5
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 414)  (834 414)  routing T_16_25.sp4_v_t_16 <X> T_16_25.lc_trk_g3_5
 (26 14)  (842 414)  (842 414)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 414)  (843 414)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 414)  (844 414)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 414)  (845 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 414)  (847 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 414)  (849 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 414)  (850 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 414)  (856 414)  LC_7 Logic Functioning bit
 (41 14)  (857 414)  (857 414)  LC_7 Logic Functioning bit
 (42 14)  (858 414)  (858 414)  LC_7 Logic Functioning bit
 (43 14)  (859 414)  (859 414)  LC_7 Logic Functioning bit
 (52 14)  (868 414)  (868 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (842 415)  (842 415)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 415)  (843 415)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 415)  (844 415)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 415)  (845 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 415)  (846 415)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 415)  (853 415)  LC_7 Logic Functioning bit
 (39 15)  (855 415)  (855 415)  LC_7 Logic Functioning bit
 (40 15)  (856 415)  (856 415)  LC_7 Logic Functioning bit
 (41 15)  (857 415)  (857 415)  LC_7 Logic Functioning bit
 (42 15)  (858 415)  (858 415)  LC_7 Logic Functioning bit
 (43 15)  (859 415)  (859 415)  LC_7 Logic Functioning bit


LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (8 4)  (936 404)  (936 404)  routing T_18_25.sp4_h_l_41 <X> T_18_25.sp4_h_r_4


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (9 8)  (1153 408)  (1153 408)  routing T_22_25.sp4_h_l_41 <X> T_22_25.sp4_h_r_7
 (10 8)  (1154 408)  (1154 408)  routing T_22_25.sp4_h_l_41 <X> T_22_25.sp4_h_r_7


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (4 5)  (1352 405)  (1352 405)  routing T_26_25.sp4_h_l_42 <X> T_26_25.sp4_h_r_3
 (6 5)  (1354 405)  (1354 405)  routing T_26_25.sp4_h_l_42 <X> T_26_25.sp4_h_r_3


LogicTile_27_25



LogicTile_28_25

 (31 0)  (1487 400)  (1487 400)  routing T_28_25.lc_trk_g3_4 <X> T_28_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 400)  (1488 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 400)  (1489 400)  routing T_28_25.lc_trk_g3_4 <X> T_28_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 400)  (1490 400)  routing T_28_25.lc_trk_g3_4 <X> T_28_25.wire_logic_cluster/lc_0/in_3
 (43 0)  (1499 400)  (1499 400)  LC_0 Logic Functioning bit
 (46 0)  (1502 400)  (1502 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1482 401)  (1482 401)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1483 401)  (1483 401)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 401)  (1485 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1488 401)  (1488 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1489 401)  (1489 401)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.input_2_0
 (34 1)  (1490 401)  (1490 401)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.input_2_0
 (35 1)  (1491 401)  (1491 401)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.input_2_0
 (42 1)  (1498 401)  (1498 401)  LC_0 Logic Functioning bit
 (22 4)  (1478 404)  (1478 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1479 404)  (1479 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (24 4)  (1480 404)  (1480 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (21 5)  (1477 405)  (1477 405)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (26 6)  (1482 406)  (1482 406)  routing T_28_25.lc_trk_g2_5 <X> T_28_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (1483 406)  (1483 406)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 406)  (1485 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 406)  (1488 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1489 406)  (1489 406)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 406)  (1490 406)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_3/in_3
 (39 6)  (1495 406)  (1495 406)  LC_3 Logic Functioning bit
 (40 6)  (1496 406)  (1496 406)  LC_3 Logic Functioning bit
 (41 6)  (1497 406)  (1497 406)  LC_3 Logic Functioning bit
 (46 6)  (1502 406)  (1502 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (1484 407)  (1484 407)  routing T_28_25.lc_trk_g2_5 <X> T_28_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 407)  (1485 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 407)  (1486 407)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1487 407)  (1487 407)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (1488 407)  (1488 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1489 407)  (1489 407)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.input_2_3
 (35 7)  (1491 407)  (1491 407)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.input_2_3
 (36 7)  (1492 407)  (1492 407)  LC_3 Logic Functioning bit
 (38 7)  (1494 407)  (1494 407)  LC_3 Logic Functioning bit
 (39 7)  (1495 407)  (1495 407)  LC_3 Logic Functioning bit
 (40 7)  (1496 407)  (1496 407)  LC_3 Logic Functioning bit
 (41 7)  (1497 407)  (1497 407)  LC_3 Logic Functioning bit
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1479 408)  (1479 408)  routing T_28_25.sp4_h_r_27 <X> T_28_25.lc_trk_g2_3
 (24 8)  (1480 408)  (1480 408)  routing T_28_25.sp4_h_r_27 <X> T_28_25.lc_trk_g2_3
 (21 9)  (1477 409)  (1477 409)  routing T_28_25.sp4_h_r_27 <X> T_28_25.lc_trk_g2_3
 (16 10)  (1472 410)  (1472 410)  routing T_28_25.sp4_v_t_16 <X> T_28_25.lc_trk_g2_5
 (17 10)  (1473 410)  (1473 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1474 410)  (1474 410)  routing T_28_25.sp4_v_t_16 <X> T_28_25.lc_trk_g2_5
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3
 (14 15)  (1470 415)  (1470 415)  routing T_28_25.sp12_v_b_20 <X> T_28_25.lc_trk_g3_4
 (16 15)  (1472 415)  (1472 415)  routing T_28_25.sp12_v_b_20 <X> T_28_25.lc_trk_g3_4
 (17 15)  (1473 415)  (1473 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25

 (10 7)  (1628 407)  (1628 407)  routing T_31_25.sp4_h_l_46 <X> T_31_25.sp4_v_t_41
 (12 7)  (1630 407)  (1630 407)  routing T_31_25.sp4_h_l_40 <X> T_31_25.sp4_v_t_40


LogicTile_32_25

 (5 6)  (1677 406)  (1677 406)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (4 7)  (1676 407)  (1676 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (6 7)  (1678 407)  (1678 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 8)  (715 392)  (715 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (12 4)  (774 388)  (774 388)  routing T_15_24.sp4_v_b_5 <X> T_15_24.sp4_h_r_5
 (11 5)  (773 389)  (773 389)  routing T_15_24.sp4_v_b_5 <X> T_15_24.sp4_h_r_5
 (7 8)  (769 392)  (769 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (14 1)  (830 385)  (830 385)  routing T_16_24.sp4_r_v_b_35 <X> T_16_24.lc_trk_g0_0
 (17 1)  (833 385)  (833 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (14 4)  (830 388)  (830 388)  routing T_16_24.sp4_h_l_5 <X> T_16_24.lc_trk_g1_0
 (14 5)  (830 389)  (830 389)  routing T_16_24.sp4_h_l_5 <X> T_16_24.lc_trk_g1_0
 (15 5)  (831 389)  (831 389)  routing T_16_24.sp4_h_l_5 <X> T_16_24.lc_trk_g1_0
 (16 5)  (832 389)  (832 389)  routing T_16_24.sp4_h_l_5 <X> T_16_24.lc_trk_g1_0
 (17 5)  (833 389)  (833 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 394)  (847 394)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (37 10)  (853 394)  (853 394)  LC_5 Logic Functioning bit
 (38 10)  (854 394)  (854 394)  LC_5 Logic Functioning bit
 (39 10)  (855 394)  (855 394)  LC_5 Logic Functioning bit
 (40 10)  (856 394)  (856 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (47 10)  (863 394)  (863 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (830 395)  (830 395)  routing T_16_24.sp12_v_b_20 <X> T_16_24.lc_trk_g2_4
 (16 11)  (832 395)  (832 395)  routing T_16_24.sp12_v_b_20 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (843 395)  (843 395)  routing T_16_24.lc_trk_g1_0 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 395)  (852 395)  LC_5 Logic Functioning bit
 (38 11)  (854 395)  (854 395)  LC_5 Logic Functioning bit
 (41 11)  (857 395)  (857 395)  LC_5 Logic Functioning bit
 (43 11)  (859 395)  (859 395)  LC_5 Logic Functioning bit
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24

 (3 15)  (1405 399)  (1405 399)  routing T_27_24.sp12_h_l_22 <X> T_27_24.sp12_v_t_22


LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0


LogicTile_12_23

 (2 4)  (602 372)  (602 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 6)  (619 374)  (619 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 9)  (608 377)  (608 377)  routing T_12_23.sp4_h_r_7 <X> T_12_23.sp4_v_b_7


LogicTile_13_23

 (2 4)  (656 372)  (656 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 8)  (660 376)  (660 376)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_b_6


LogicTile_14_23

 (14 1)  (722 369)  (722 369)  routing T_14_23.sp4_r_v_b_35 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (708 371)  (708 371)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (14 5)  (722 373)  (722 373)  routing T_14_23.sp12_h_r_16 <X> T_14_23.lc_trk_g1_0
 (16 5)  (724 373)  (724 373)  routing T_14_23.sp12_h_r_16 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 377)  (726 377)  routing T_14_23.sp4_r_v_b_33 <X> T_14_23.lc_trk_g2_1
 (27 12)  (735 380)  (735 380)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 380)  (741 380)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (43 12)  (751 380)  (751 380)  LC_6 Logic Functioning bit
 (45 12)  (753 380)  (753 380)  LC_6 Logic Functioning bit
 (48 12)  (756 380)  (756 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (761 380)  (761 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (46 13)  (754 381)  (754 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_15_23

 (19 5)  (781 373)  (781 373)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (8 9)  (770 377)  (770 377)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_7
 (9 9)  (771 377)  (771 377)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_7


LogicTile_16_23

 (3 5)  (819 373)  (819 373)  routing T_16_23.sp12_h_l_23 <X> T_16_23.sp12_h_r_0
 (11 6)  (827 374)  (827 374)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_v_t_40
 (12 7)  (828 375)  (828 375)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_v_t_40
 (8 9)  (824 377)  (824 377)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_v_b_7
 (9 9)  (825 377)  (825 377)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_v_b_7
 (3 14)  (819 382)  (819 382)  routing T_16_23.sp12_h_r_1 <X> T_16_23.sp12_v_t_22
 (3 15)  (819 383)  (819 383)  routing T_16_23.sp12_h_r_1 <X> T_16_23.sp12_v_t_22


LogicTile_17_23

 (21 6)  (895 374)  (895 374)  routing T_17_23.sp4_h_l_2 <X> T_17_23.lc_trk_g1_7
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 374)  (897 374)  routing T_17_23.sp4_h_l_2 <X> T_17_23.lc_trk_g1_7
 (24 6)  (898 374)  (898 374)  routing T_17_23.sp4_h_l_2 <X> T_17_23.lc_trk_g1_7
 (31 10)  (905 378)  (905 378)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 378)  (908 378)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 378)  (914 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (42 10)  (916 378)  (916 378)  LC_5 Logic Functioning bit
 (43 10)  (917 378)  (917 378)  LC_5 Logic Functioning bit
 (47 10)  (921 378)  (921 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (905 379)  (905 379)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (40 11)  (914 379)  (914 379)  LC_5 Logic Functioning bit
 (41 11)  (915 379)  (915 379)  LC_5 Logic Functioning bit
 (42 11)  (916 379)  (916 379)  LC_5 Logic Functioning bit
 (43 11)  (917 379)  (917 379)  LC_5 Logic Functioning bit


LogicTile_19_23

 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_b_8


LogicTile_20_23

 (11 3)  (1047 371)  (1047 371)  routing T_20_23.sp4_h_r_6 <X> T_20_23.sp4_h_l_39
 (13 3)  (1049 371)  (1049 371)  routing T_20_23.sp4_h_r_6 <X> T_20_23.sp4_h_l_39
 (19 15)  (1055 383)  (1055 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_24_23

 (5 10)  (1257 378)  (1257 378)  routing T_24_23.sp4_v_b_6 <X> T_24_23.sp4_h_l_43


LogicTile_28_23

 (3 7)  (1459 375)  (1459 375)  routing T_28_23.sp12_h_l_23 <X> T_28_23.sp12_v_t_23


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_22

 (2 8)  (494 360)  (494 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (5 0)  (551 352)  (551 352)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0
 (4 1)  (550 353)  (550 353)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0
 (6 13)  (552 365)  (552 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_9


LogicTile_13_22

 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (11 8)  (665 360)  (665 360)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_8
 (12 9)  (666 361)  (666 361)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_8
 (4 12)  (658 364)  (658 364)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9
 (5 13)  (659 365)  (659 365)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9


LogicTile_15_22

 (6 0)  (768 352)  (768 352)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_v_b_0
 (5 1)  (767 353)  (767 353)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_v_b_0
 (5 3)  (767 355)  (767 355)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_t_37
 (4 4)  (766 356)  (766 356)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_v_b_3
 (4 8)  (766 360)  (766 360)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6
 (6 8)  (768 360)  (768 360)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6
 (5 9)  (767 361)  (767 361)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6
 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9


LogicTile_16_22

 (3 7)  (819 359)  (819 359)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_t_23


LogicTile_24_22

 (19 6)  (1271 358)  (1271 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_13_21

 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_v_t_36 <X> T_13_21.sp4_v_b_1


LogicTile_14_21

 (9 7)  (717 343)  (717 343)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_v_t_41
 (10 7)  (718 343)  (718 343)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_v_t_41
 (19 8)  (727 344)  (727 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_15_21

 (4 4)  (766 340)  (766 340)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_v_b_3
 (13 4)  (775 340)  (775 340)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_v_b_5
 (4 14)  (766 350)  (766 350)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_v_t_44
 (6 14)  (768 350)  (768 350)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_v_t_44
 (13 14)  (775 350)  (775 350)  routing T_15_21.sp4_v_b_11 <X> T_15_21.sp4_v_t_46


LogicTile_16_21

 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_v_b_0
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_19_21

 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6
 (11 8)  (993 344)  (993 344)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_b_8


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1055 351)  (1055 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_21

 (9 12)  (1315 348)  (1315 348)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_10
 (10 12)  (1316 348)  (1316 348)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_10


LogicTile_29_21

 (4 9)  (1514 345)  (1514 345)  routing T_29_21.sp4_h_l_47 <X> T_29_21.sp4_h_r_6
 (6 9)  (1516 345)  (1516 345)  routing T_29_21.sp4_h_l_47 <X> T_29_21.sp4_h_r_6


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (13 13)  (1739 349)  (1739 349)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_b_3
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


RAM_Tile_8_20

 (19 8)  (415 328)  (415 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_12_20

 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 320)  (633 320)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (40 0)  (640 320)  (640 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (51 0)  (651 320)  (651 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (618 329)  (618 329)  routing T_12_20.sp4_r_v_b_33 <X> T_12_20.lc_trk_g2_1
 (13 13)  (613 333)  (613 333)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_h_r_11
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_13_20

 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_r_v_b_32 <X> T_13_20.lc_trk_g0_3
 (14 2)  (668 322)  (668 322)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g0_4
 (14 3)  (668 323)  (668 323)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 12)  (668 332)  (668 332)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g3_0
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 332)  (689 332)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_6
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (40 12)  (694 332)  (694 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 333)  (687 333)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_6
 (34 13)  (688 333)  (688 333)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_6
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (52 13)  (706 333)  (706 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_v_t_16 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 334)  (672 334)  routing T_13_20.sp4_v_t_16 <X> T_13_20.lc_trk_g3_5


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_r_v_b_33 <X> T_14_20.lc_trk_g2_1
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (729 332)  (729 332)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 332)  (731 332)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.sp4_h_r_35 <X> T_14_20.lc_trk_g3_3
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (40 12)  (748 332)  (748 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (42 12)  (750 332)  (750 332)  LC_6 Logic Functioning bit
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_6
 (34 13)  (742 333)  (742 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_6
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (41 13)  (749 333)  (749 333)  LC_6 Logic Functioning bit
 (48 13)  (756 333)  (756 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 15)  (722 335)  (722 335)  routing T_14_20.sp12_v_b_20 <X> T_14_20.lc_trk_g3_4
 (16 15)  (724 335)  (724 335)  routing T_14_20.sp12_v_b_20 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_16_20

 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_l_23 <X> T_16_20.sp12_v_b_0


LogicTile_17_20

 (4 4)  (878 324)  (878 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_7_19

 (31 2)  (373 306)  (373 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (382 306)  (382 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (52 2)  (394 306)  (394 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (373 307)  (373 307)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (382 307)  (382 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (21 6)  (363 310)  (363 310)  routing T_7_19.sp12_h_l_4 <X> T_7_19.lc_trk_g1_7
 (22 6)  (364 310)  (364 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 310)  (366 310)  routing T_7_19.sp12_h_l_4 <X> T_7_19.lc_trk_g1_7
 (21 7)  (363 311)  (363 311)  routing T_7_19.sp12_h_l_4 <X> T_7_19.lc_trk_g1_7


LogicTile_11_19

 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_19

 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g0_1
 (18 1)  (618 305)  (618 305)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g0_1
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 308)  (600 308)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 4)  (601 308)  (601 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 309)  (600 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 5)  (601 309)  (601 309)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.bot_op_2 <X> T_12_19.lc_trk_g1_2
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (48 8)  (648 312)  (648 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_v_t_42 <X> T_12_19.sp4_v_b_7
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (44 9)  (644 313)  (644 313)  LC_4 Logic Functioning bit
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g2_4
 (16 11)  (616 315)  (616 315)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (2 4)  (656 308)  (656 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 12)  (656 316)  (656 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (6 12)  (660 316)  (660 316)  routing T_13_19.sp4_v_t_43 <X> T_13_19.sp4_v_b_9
 (5 13)  (659 317)  (659 317)  routing T_13_19.sp4_v_t_43 <X> T_13_19.sp4_v_b_9


LogicTile_14_19

 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (14 1)  (722 305)  (722 305)  routing T_14_19.sp4_r_v_b_35 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (53 6)  (761 310)  (761 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp12_v_b_23 <X> T_14_19.lc_trk_g2_7
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_5
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (14 11)  (722 315)  (722 315)  routing T_14_19.sp12_v_b_20 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp12_v_b_20 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_r_v_b_37 <X> T_14_19.lc_trk_g2_5
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp12_v_b_23 <X> T_14_19.lc_trk_g2_7
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.sp4_r_v_b_38 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 315)  (741 315)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 316)  (743 316)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_6
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_r_v_b_43 <X> T_14_19.lc_trk_g3_3
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_6
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp12_v_b_23 <X> T_14_19.lc_trk_g3_7
 (14 15)  (722 319)  (722 319)  routing T_14_19.sp4_r_v_b_44 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp12_v_b_23 <X> T_14_19.lc_trk_g3_7


LogicTile_15_19

 (8 13)  (770 317)  (770 317)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_10
 (10 13)  (772 317)  (772 317)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_10


LogicTile_16_19

 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (13 2)  (829 306)  (829 306)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_v_t_39
 (4 4)  (820 308)  (820 308)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_v_b_3
 (6 4)  (822 308)  (822 308)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_v_b_3
 (13 12)  (829 316)  (829 316)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_11
 (12 13)  (828 317)  (828 317)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_11


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0


LogicTile_19_19

 (9 5)  (991 309)  (991 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (10 5)  (992 309)  (992 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (11 8)  (993 312)  (993 312)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_8


LogicTile_20_19

 (19 8)  (1055 312)  (1055 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0
 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0


LogicTile_9_18

 (3 6)  (441 294)  (441 294)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_v_t_23
 (3 7)  (441 295)  (441 295)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_v_t_23


LogicTile_10_18

 (3 4)  (495 292)  (495 292)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_r_0
 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_r_0


LogicTile_12_18

 (2 0)  (602 288)  (602 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 0)  (615 288)  (615 288)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 290)  (614 290)  routing T_12_18.bnr_op_4 <X> T_12_18.lc_trk_g0_4
 (15 2)  (615 290)  (615 290)  routing T_12_18.bot_op_5 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (14 3)  (614 291)  (614 291)  routing T_12_18.bnr_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g1_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (50 6)  (650 294)  (650 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (40 9)  (640 297)  (640 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (1 10)  (601 298)  (601 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (1 11)  (601 299)  (601 299)  routing T_12_18.glb_netwk_4 <X> T_12_18.glb2local_2
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (15 12)  (615 300)  (615 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1


LogicTile_13_18

 (25 0)  (679 288)  (679 288)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g0_2
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g0_2
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 290)  (669 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_1
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (44 3)  (698 291)  (698 291)  LC_1 Logic Functioning bit
 (15 4)  (669 292)  (669 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (15 5)  (669 293)  (669 293)  routing T_13_18.bot_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g1_2
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (44 11)  (698 299)  (698 299)  LC_5 Logic Functioning bit
 (51 11)  (705 299)  (705 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (706 299)  (706 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_18

 (2 0)  (710 288)  (710 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 1)  (722 289)  (722 289)  routing T_14_18.sp4_r_v_b_35 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (15 2)  (723 290)  (723 290)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_1
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (47 2)  (755 290)  (755 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (726 291)  (726 291)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g0_5
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_h_r_11 <X> T_14_18.lc_trk_g1_3
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (40 4)  (748 292)  (748 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (51 4)  (759 292)  (759 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_2
 (35 5)  (743 293)  (743 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_2
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (14 6)  (722 294)  (722 294)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g1_4
 (21 6)  (729 294)  (729 294)  routing T_14_18.sp4_v_b_7 <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 294)  (731 294)  routing T_14_18.sp4_v_b_7 <X> T_14_18.lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.input_2_3
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (40 6)  (748 294)  (748 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (47 6)  (755 294)  (755 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g1_6
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 298)  (731 298)  routing T_14_18.sp12_v_b_23 <X> T_14_18.lc_trk_g2_7
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_5
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (52 10)  (760 298)  (760 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (21 11)  (729 299)  (729 299)  routing T_14_18.sp12_v_b_23 <X> T_14_18.lc_trk_g2_7
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (12 12)  (720 300)  (720 300)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_11
 (11 13)  (719 301)  (719 301)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_11
 (13 13)  (721 301)  (721 301)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_11
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g3_4
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g3_4
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp4_v_b_36 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_15_18

 (25 0)  (787 288)  (787 288)  routing T_15_18.bnr_op_2 <X> T_15_18.lc_trk_g0_2
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.bnr_op_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (777 292)  (777 292)  routing T_15_18.bot_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (47 4)  (809 292)  (809 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 293)  (786 293)  routing T_15_18.bot_op_2 <X> T_15_18.lc_trk_g1_2
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (44 5)  (806 293)  (806 293)  LC_2 Logic Functioning bit
 (51 5)  (813 293)  (813 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (776 294)  (776 294)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_4
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_4
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (11 12)  (773 300)  (773 300)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (13 12)  (775 300)  (775 300)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (25 12)  (787 300)  (787 300)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g3_2
 (12 13)  (774 301)  (774 301)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_11
 (15 13)  (777 301)  (777 301)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g3_0
 (16 13)  (778 301)  (778 301)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0


LogicTile_17_18

 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (11 12)  (885 300)  (885 300)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11
 (13 12)  (887 300)  (887 300)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (12 13)  (886 301)  (886 301)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11


LogicTile_18_18

 (19 6)  (947 294)  (947 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_18

 (11 8)  (993 296)  (993 296)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_8
 (3 9)  (985 297)  (985 297)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_v_b_1


LogicTile_20_18

 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_18

 (3 13)  (1093 301)  (1093 301)  routing T_21_18.sp12_h_l_22 <X> T_21_18.sp12_h_r_1


LogicTile_22_18

 (3 0)  (1147 288)  (1147 288)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_v_b_0


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_26_18

 (1 3)  (1349 291)  (1349 291)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_18

 (8 13)  (1518 301)  (1518 301)  routing T_29_18.sp4_h_l_41 <X> T_29_18.sp4_v_b_10
 (9 13)  (1519 301)  (1519 301)  routing T_29_18.sp4_h_l_41 <X> T_29_18.sp4_v_b_10
 (10 13)  (1520 301)  (1520 301)  routing T_29_18.sp4_h_l_41 <X> T_29_18.sp4_v_b_10


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (6 11)  (11 283)  (11 283)  routing T_0_17.span12_horz_10 <X> T_0_17.lc_trk_g1_2
 (7 11)  (10 283)  (10 283)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0


LogicTile_6_17

 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0
 (1 6)  (289 278)  (289 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (303 278)  (303 278)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g1_5
 (16 6)  (304 278)  (304 278)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g1_5
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (306 278)  (306 278)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g1_5
 (1 7)  (289 279)  (289 279)  routing T_6_17.glb_netwk_4 <X> T_6_17.glb2local_0
 (18 7)  (306 279)  (306 279)  routing T_6_17.sp4_h_r_21 <X> T_6_17.lc_trk_g1_5
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 286)  (318 286)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (37 14)  (325 286)  (325 286)  LC_7 Logic Functioning bit
 (38 14)  (326 286)  (326 286)  LC_7 Logic Functioning bit
 (39 14)  (327 286)  (327 286)  LC_7 Logic Functioning bit
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (43 14)  (331 286)  (331 286)  LC_7 Logic Functioning bit
 (48 14)  (336 286)  (336 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit
 (41 15)  (329 287)  (329 287)  LC_7 Logic Functioning bit
 (43 15)  (331 287)  (331 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (12 8)  (408 280)  (408 280)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_h_r_8


LogicTile_9_17

 (12 10)  (450 282)  (450 282)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_h_l_45
 (13 11)  (451 283)  (451 283)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_h_l_45


LogicTile_11_17

 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 274)  (569 274)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g0_7
 (24 2)  (570 274)  (570 274)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g0_7
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.input_2_1
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (52 2)  (598 274)  (598 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (567 275)  (567 275)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g0_7
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp12_h_r_14 <X> T_11_17.lc_trk_g0_6
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 275)  (581 275)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (44 3)  (590 275)  (590 275)  LC_1 Logic Functioning bit
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g2_1
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp4_h_r_31 <X> T_11_17.lc_trk_g3_7
 (24 14)  (570 286)  (570 286)  routing T_11_17.sp4_h_r_31 <X> T_11_17.lc_trk_g3_7
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_h_r_31 <X> T_11_17.lc_trk_g3_7


LogicTile_12_17

 (11 0)  (611 272)  (611 272)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (13 0)  (613 272)  (613 272)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (21 0)  (621 272)  (621 272)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g0_3
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (12 1)  (612 273)  (612 273)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (21 1)  (621 273)  (621 273)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g0_3
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.input_2_0
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (615 275)  (615 275)  routing T_12_17.bot_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_r_5
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.bot_op_7 <X> T_12_17.lc_trk_g1_7
 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g1_4
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.sp4_h_l_15 <X> T_12_17.lc_trk_g2_2
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g2_5
 (25 10)  (625 282)  (625 282)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g2_6
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 282)  (635 282)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.input_2_5
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g2_6
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 283)  (632 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 283)  (633 283)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.input_2_5
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnr_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 285)  (633 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_6
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (611 286)  (611 286)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46
 (13 14)  (613 286)  (613 286)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46
 (15 14)  (615 286)  (615 286)  routing T_12_17.rgt_op_5 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 286)  (618 286)  routing T_12_17.rgt_op_5 <X> T_12_17.lc_trk_g3_5
 (12 15)  (612 287)  (612 287)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_v_b_0 <X> T_13_17.lc_trk_g0_0
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g0_1
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 272)  (694 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_v_b_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_h_r_2 <X> T_13_17.lc_trk_g0_2
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 274)  (679 274)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (15 4)  (669 276)  (669 276)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (675 276)  (675 276)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g1_3
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (14 5)  (668 277)  (668 277)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g1_0
 (16 5)  (670 277)  (670 277)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (672 277)  (672 277)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g1_1
 (21 5)  (675 277)  (675 277)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g1_3
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (14 6)  (668 278)  (668 278)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g1_4
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (679 278)  (679 278)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_h_l_40
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (51 9)  (705 281)  (705 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (662 282)  (662 282)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_h_l_42
 (15 10)  (669 282)  (669 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (8 11)  (662 283)  (662 283)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_t_42
 (9 11)  (663 283)  (663 283)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_t_42
 (10 11)  (664 283)  (664 283)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_t_42
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (48 11)  (702 283)  (702 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (669 284)  (669 284)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g3_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (689 285)  (689 285)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g3_5


LogicTile_14_17

 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 272)  (733 272)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g0_2
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (46 0)  (754 272)  (754 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (726 273)  (726 273)  routing T_14_17.sp4_r_v_b_34 <X> T_14_17.lc_trk_g0_1
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g0_2
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (25 2)  (733 274)  (733 274)  routing T_14_17.bnr_op_6 <X> T_14_17.lc_trk_g0_6
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 274)  (743 274)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.input_2_1
 (46 2)  (754 274)  (754 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (721 275)  (721 275)  routing T_14_17.sp4_v_b_9 <X> T_14_17.sp4_h_l_39
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.bnr_op_6 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.input_2_1
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp12_h_r_8 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (15 6)  (723 278)  (723 278)  routing T_14_17.bot_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (14 7)  (722 279)  (722 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.bot_op_6 <X> T_14_17.lc_trk_g1_6
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (35 7)  (743 279)  (743 279)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_3
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (1 8)  (709 280)  (709 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_1 glb2local_1
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (0 9)  (708 281)  (708 281)  routing T_14_17.glb_netwk_1 <X> T_14_17.glb2local_1
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (11 10)  (719 282)  (719 282)  routing T_14_17.sp4_v_b_5 <X> T_14_17.sp4_v_t_45
 (15 10)  (723 282)  (723 282)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (733 282)  (733 282)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g2_6
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (50 10)  (758 282)  (758 282)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (720 283)  (720 283)  routing T_14_17.sp4_v_b_5 <X> T_14_17.sp4_v_t_45
 (15 11)  (723 283)  (723 283)  routing T_14_17.tnr_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g2_5
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp4_r_v_b_39 <X> T_14_17.lc_trk_g2_7
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g2_6
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (46 11)  (754 283)  (754 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (755 283)  (755 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_6
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 285)  (741 285)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (15 14)  (723 286)  (723 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (21 14)  (729 286)  (729 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (761 286)  (761 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 287)  (731 287)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g3_6
 (24 15)  (732 287)  (732 287)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g3_6
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (21 0)  (783 272)  (783 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (802 272)  (802 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 274)  (783 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (15 4)  (777 276)  (777 276)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 276)  (780 276)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g1_1
 (21 4)  (783 276)  (783 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (40 4)  (802 276)  (802 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (12 5)  (774 277)  (774 277)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_5
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (40 5)  (802 277)  (802 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (1 6)  (763 278)  (763 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_1 glb2local_0
 (15 6)  (777 278)  (777 278)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g1_7
 (0 7)  (762 279)  (762 279)  routing T_15_17.glb_netwk_1 <X> T_15_17.glb2local_0
 (14 7)  (776 279)  (776 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.bot_op_6 <X> T_15_17.lc_trk_g1_6
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (14 10)  (776 282)  (776 282)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g2_4
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g2_5
 (21 10)  (783 282)  (783 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 282)  (785 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (46 10)  (808 282)  (808 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (812 282)  (812 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 283)  (776 283)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (783 283)  (783 283)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (10 13)  (772 285)  (772 285)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_10
 (12 13)  (774 285)  (774 285)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_b_11
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (11 14)  (773 286)  (773 286)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (13 14)  (775 286)  (775 286)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g3_5
 (25 14)  (787 286)  (787 286)  routing T_15_17.bnl_op_6 <X> T_15_17.lc_trk_g3_6
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (48 14)  (810 286)  (810 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (774 287)  (774 287)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.bnl_op_6 <X> T_15_17.lc_trk_g3_6
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (830 272)  (830 272)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g0_0
 (15 1)  (831 273)  (831 273)  routing T_16_17.lft_op_0 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 4)  (841 276)  (841 276)  routing T_16_17.lft_op_2 <X> T_16_17.lc_trk_g1_2
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (47 4)  (863 276)  (863 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.lft_op_2 <X> T_16_17.lc_trk_g1_2
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (44 5)  (860 277)  (860 277)  LC_2 Logic Functioning bit
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_b_11 <X> T_16_17.sp4_h_l_41
 (25 8)  (841 280)  (841 280)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (2 12)  (818 284)  (818 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (841 284)  (841 284)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g3_2
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 285)  (839 285)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g3_2
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_17

 (8 2)  (882 274)  (882 274)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_h_l_36
 (10 2)  (884 274)  (884 274)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_h_l_36
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (13 4)  (887 276)  (887 276)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_b_5
 (12 5)  (886 277)  (886 277)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_b_5
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (52 6)  (926 278)  (926 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_b_9
 (6 12)  (880 284)  (880 284)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_b_9
 (14 12)  (888 284)  (888 284)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_b_9
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_19_17

 (5 5)  (987 277)  (987 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_3
 (4 8)  (986 280)  (986 280)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_6
 (13 8)  (995 280)  (995 280)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_8


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (11 7)  (1101 279)  (1101 279)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_40
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_10


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_23_17

 (4 4)  (1202 276)  (1202 276)  routing T_23_17.sp4_h_l_38 <X> T_23_17.sp4_v_b_3
 (5 5)  (1203 277)  (1203 277)  routing T_23_17.sp4_h_l_38 <X> T_23_17.sp4_v_b_3


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 6)  (1255 278)  (1255 278)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_t_23
 (3 7)  (1255 279)  (1255 279)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_t_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (14 13)  (1740 285)  (1740 285)  routing T_33_17.span4_vert_t_15 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit
 (6 15)  (11 271)  (11 271)  routing T_0_16.span12_horz_14 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_5_16

 (3 10)  (237 266)  (237 266)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22
 (3 11)  (237 267)  (237 267)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22


RAM_Tile_8_16

 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0


LogicTile_12_16

 (3 1)  (603 257)  (603 257)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_v_b_0
 (15 1)  (615 257)  (615 257)  routing T_12_16.bot_op_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 259)  (628 259)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 259)  (633 259)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.input_2_1
 (35 3)  (635 259)  (635 259)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.input_2_1
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_v_b_5 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.sp4_v_b_5 <X> T_12_16.lc_trk_g1_5
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (46 6)  (646 262)  (646 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (614 263)  (614 263)  routing T_12_16.sp4_r_v_b_28 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (40 8)  (640 264)  (640 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 265)  (634 265)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.input_2_4
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (19 10)  (619 266)  (619 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (40 12)  (640 268)  (640 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (50 12)  (650 268)  (650 268)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 269)  (615 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.tnr_op_2 <X> T_12_16.lc_trk_g3_2
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (15 14)  (615 270)  (615 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_7
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp12_v_b_12 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_7
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 256)  (678 256)  routing T_13_16.bot_op_3 <X> T_13_16.lc_trk_g0_3
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.input_2_0
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (42 1)  (696 257)  (696 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (16 4)  (670 260)  (670 260)  routing T_13_16.sp4_v_b_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.sp4_v_b_1 <X> T_13_16.lc_trk_g1_1
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp4_v_b_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_v_b_3 <X> T_13_16.lc_trk_g1_3
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (14 6)  (668 262)  (668 262)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g1_4
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (10 8)  (664 264)  (664 264)  routing T_13_16.sp4_v_t_39 <X> T_13_16.sp4_h_r_7
 (14 8)  (668 264)  (668 264)  routing T_13_16.bnl_op_0 <X> T_13_16.lc_trk_g2_0
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (679 264)  (679 264)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g2_2
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (48 8)  (702 264)  (702 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (704 264)  (704 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 265)  (668 265)  routing T_13_16.bnl_op_0 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 265)  (684 265)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (48 9)  (702 265)  (702 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (679 266)  (679 266)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g2_6
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.input_2_5
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (15 12)  (669 268)  (669 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 269)  (688 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_6
 (35 13)  (689 269)  (689 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (53 14)  (707 270)  (707 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.sp4_v_b_11 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 256)  (731 256)  routing T_14_16.sp4_v_b_11 <X> T_14_16.lc_trk_g0_3
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_0
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (21 1)  (729 257)  (729 257)  routing T_14_16.sp4_v_b_11 <X> T_14_16.lc_trk_g0_3
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (44 3)  (752 259)  (752 259)  LC_1 Logic Functioning bit
 (52 3)  (760 259)  (760 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (44 5)  (752 261)  (752 261)  LC_2 Logic Functioning bit
 (10 6)  (718 262)  (718 262)  routing T_14_16.sp4_v_b_11 <X> T_14_16.sp4_h_l_41
 (16 6)  (724 262)  (724 262)  routing T_14_16.sp4_v_b_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.sp4_v_b_5 <X> T_14_16.lc_trk_g1_5
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 263)  (741 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_3
 (34 7)  (742 263)  (742 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_3
 (35 7)  (743 263)  (743 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (48 9)  (756 265)  (756 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (25 10)  (733 266)  (733 266)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g2_6
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g2_6
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (44 11)  (752 267)  (752 267)  LC_5 Logic Functioning bit
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g3_1
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (40 12)  (748 268)  (748 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 269)  (741 269)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_6
 (34 13)  (742 269)  (742 269)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_6
 (35 13)  (743 269)  (743 269)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_6
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (719 270)  (719 270)  routing T_14_16.sp4_v_b_8 <X> T_14_16.sp4_v_t_46
 (14 14)  (722 270)  (722 270)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g3_4
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (4 15)  (712 271)  (712 271)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_h_l_44
 (12 15)  (720 271)  (720 271)  routing T_14_16.sp4_v_b_8 <X> T_14_16.sp4_v_t_46
 (15 15)  (723 271)  (723 271)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (729 271)  (729 271)  routing T_14_16.sp4_r_v_b_47 <X> T_14_16.lc_trk_g3_7


LogicTile_15_16

 (14 0)  (776 256)  (776 256)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g0_0
 (21 0)  (783 256)  (783 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 258)  (773 258)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_v_t_39
 (13 2)  (775 258)  (775 258)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_v_t_39
 (15 2)  (777 258)  (777 258)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g0_5
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (12 3)  (774 259)  (774 259)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_v_t_39
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (1 6)  (763 262)  (763 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_1 glb2local_0
 (12 6)  (774 262)  (774 262)  routing T_15_16.sp4_v_b_5 <X> T_15_16.sp4_h_l_40
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (40 6)  (802 262)  (802 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (50 6)  (812 262)  (812 262)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 262)  (814 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (0 7)  (762 263)  (762 263)  routing T_15_16.glb_netwk_1 <X> T_15_16.glb2local_0
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (53 7)  (815 263)  (815 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (766 264)  (766 264)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_v_b_6
 (6 8)  (768 264)  (768 264)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_v_b_6
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g2_3
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (21 9)  (783 265)  (783 265)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g2_3
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (44 9)  (806 265)  (806 265)  LC_4 Logic Functioning bit
 (46 9)  (808 265)  (808 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (776 266)  (776 266)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g2_4
 (15 10)  (777 266)  (777 266)  routing T_15_16.tnl_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 266)  (785 266)  routing T_15_16.sp4_h_r_31 <X> T_15_16.lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.sp4_h_r_31 <X> T_15_16.lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g2_6
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (780 267)  (780 267)  routing T_15_16.tnl_op_5 <X> T_15_16.lc_trk_g2_5
 (21 11)  (783 267)  (783 267)  routing T_15_16.sp4_h_r_31 <X> T_15_16.lc_trk_g2_7
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g3_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (21 13)  (783 269)  (783 269)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g3_3
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 269)  (785 269)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g3_2
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (44 13)  (806 269)  (806 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g3_7
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (40 14)  (802 270)  (802 270)  LC_7 Logic Functioning bit
 (12 15)  (774 271)  (774 271)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_t_46
 (21 15)  (783 271)  (783 271)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g3_7
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.sp4_r_v_b_46 <X> T_15_16.lc_trk_g3_6
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 271)  (795 271)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.input_2_7
 (34 15)  (796 271)  (796 271)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.input_2_7
 (35 15)  (797 271)  (797 271)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.input_2_7


LogicTile_16_16

 (16 0)  (832 256)  (832 256)  routing T_16_16.sp4_v_b_9 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.sp4_v_b_9 <X> T_16_16.lc_trk_g0_1
 (10 1)  (826 257)  (826 257)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_v_b_1
 (15 1)  (831 257)  (831 257)  routing T_16_16.bot_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (834 257)  (834 257)  routing T_16_16.sp4_v_b_9 <X> T_16_16.lc_trk_g0_1
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 257)  (840 257)  routing T_16_16.bot_op_2 <X> T_16_16.lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 258)  (831 258)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 3)  (831 259)  (831 259)  routing T_16_16.bot_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.bot_op_6 <X> T_16_16.lc_trk_g0_6
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (831 260)  (831 260)  routing T_16_16.bot_op_1 <X> T_16_16.lc_trk_g1_1
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (19 4)  (835 260)  (835 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (837 260)  (837 260)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 260)  (839 260)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g1_3
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.bot_op_7 <X> T_16_16.lc_trk_g1_7
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (42 8)  (858 264)  (858 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 265)  (850 265)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_4
 (35 9)  (851 265)  (851 265)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_4
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (14 10)  (830 266)  (830 266)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (50 10)  (866 266)  (866 266)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (830 267)  (830 267)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (834 267)  (834 267)  routing T_16_16.sp4_r_v_b_37 <X> T_16_16.lc_trk_g2_5
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (42 12)  (858 268)  (858 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (32 13)  (848 269)  (848 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 269)  (850 269)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.input_2_6
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (47 14)  (863 270)  (863 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (866 270)  (866 270)  Cascade bit: LH_LC07_inmux02_5

 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (3 1)  (877 257)  (877 257)  routing T_17_16.sp12_h_l_23 <X> T_17_16.sp12_v_b_0
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (10 5)  (884 261)  (884 261)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_b_4
 (15 5)  (889 261)  (889 261)  routing T_17_16.sp4_v_t_5 <X> T_17_16.lc_trk_g1_0
 (16 5)  (890 261)  (890 261)  routing T_17_16.sp4_v_t_5 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (895 262)  (895 262)  routing T_17_16.wire_logic_cluster/lc_7/out <X> T_17_16.lc_trk_g1_7
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_t_12 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.sp4_v_t_12 <X> T_17_16.lc_trk_g2_1
 (3 10)  (877 266)  (877 266)  routing T_17_16.sp12_v_t_22 <X> T_17_16.sp12_h_l_22
 (11 12)  (885 268)  (885 268)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_11
 (13 12)  (887 268)  (887 268)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_11
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_r_v_b_43 <X> T_17_16.lc_trk_g3_3
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (27 15)  (901 271)  (901 271)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 271)  (906 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (907 271)  (907 271)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.input_2_7
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (48 15)  (922 271)  (922 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_16

 (0 0)  (928 256)  (928 256)  Negative Clock bit

 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (41 0)  (969 256)  (969 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (47 1)  (975 257)  (975 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_1 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 261)  (928 261)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (22 8)  (950 264)  (950 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 264)  (951 264)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (21 9)  (949 265)  (949 265)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (2 12)  (930 268)  (930 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp12_v_b_8 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_16

 (0 0)  (982 256)  (982 256)  Negative Clock bit

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_1 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (25 3)  (1007 259)  (1007 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 261)  (982 261)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (15 6)  (997 262)  (997 262)  routing T_19_16.sp4_v_b_21 <X> T_19_16.lc_trk_g1_5
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp4_v_b_21 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (15 8)  (997 264)  (997 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (16 8)  (998 264)  (998 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 270)  (1012 270)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (41 14)  (1023 270)  (1023 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (47 15)  (1029 271)  (1029 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (9 5)  (1045 261)  (1045 261)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_v_b_4
 (10 5)  (1046 261)  (1046 261)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_v_b_4
 (11 12)  (1047 268)  (1047 268)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_v_b_11
 (12 13)  (1048 269)  (1048 269)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_v_b_11
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_16

 (19 6)  (1163 262)  (1163 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 10)  (1163 266)  (1163 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_25_16

 (3 9)  (1309 265)  (1309 265)  routing T_25_16.sp12_h_l_22 <X> T_25_16.sp12_v_b_1


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_6_15

 (3 6)  (291 246)  (291 246)  routing T_6_15.sp12_h_r_0 <X> T_6_15.sp12_v_t_23
 (3 7)  (291 247)  (291 247)  routing T_6_15.sp12_h_r_0 <X> T_6_15.sp12_v_t_23


LogicTile_7_15

 (3 14)  (345 254)  (345 254)  routing T_7_15.sp12_h_r_1 <X> T_7_15.sp12_v_t_22
 (3 15)  (345 255)  (345 255)  routing T_7_15.sp12_h_r_1 <X> T_7_15.sp12_v_t_22


RAM_Tile_8_15

 (3 0)  (399 240)  (399 240)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_b_0
 (3 1)  (399 241)  (399 241)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_b_0


LogicTile_9_15

 (2 12)  (440 252)  (440 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_10_15

 (2 4)  (494 244)  (494 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_15

 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (44 0)  (590 240)  (590 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (40 1)  (586 241)  (586 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (45 1)  (591 241)  (591 241)  LC_0 Logic Functioning bit
 (50 1)  (596 241)  (596 241)  Carry_In_Mux bit 

 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (3 2)  (549 242)  (549 242)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_l_23
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (44 2)  (590 242)  (590 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (40 3)  (586 243)  (586 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (45 3)  (591 243)  (591 243)  LC_1 Logic Functioning bit
 (21 4)  (567 244)  (567 244)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 244)  (571 244)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g1_2
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (44 4)  (590 244)  (590 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (45 5)  (591 245)  (591 245)  LC_2 Logic Functioning bit
 (16 6)  (562 246)  (562 246)  routing T_11_15.sp12_h_r_13 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (567 246)  (567 246)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g1_7
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 246)  (571 246)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g1_6
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (44 6)  (590 246)  (590 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 247)  (586 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (45 7)  (591 247)  (591 247)  LC_3 Logic Functioning bit
 (48 7)  (594 247)  (594 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 248)  (576 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (44 8)  (590 248)  (590 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (45 9)  (591 249)  (591 249)  LC_4 Logic Functioning bit
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (44 10)  (590 250)  (590 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (40 11)  (586 251)  (586 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (42 11)  (588 251)  (588 251)  LC_5 Logic Functioning bit
 (43 11)  (589 251)  (589 251)  LC_5 Logic Functioning bit
 (45 11)  (591 251)  (591 251)  LC_5 Logic Functioning bit
 (14 12)  (560 252)  (560 252)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g3_0
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g3_1
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (38 12)  (584 252)  (584 252)  LC_6 Logic Functioning bit
 (39 12)  (585 252)  (585 252)  LC_6 Logic Functioning bit
 (44 12)  (590 252)  (590 252)  LC_6 Logic Functioning bit
 (45 12)  (591 252)  (591 252)  LC_6 Logic Functioning bit
 (12 13)  (558 253)  (558 253)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_b_11
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (586 253)  (586 253)  LC_6 Logic Functioning bit
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (42 13)  (588 253)  (588 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (45 13)  (591 253)  (591 253)  LC_6 Logic Functioning bit
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 254)  (560 254)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g3_4
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 254)  (564 254)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g3_5
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 254)  (576 254)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (0 15)  (546 255)  (546 255)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 255)  (547 255)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 255)  (576 255)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (41 15)  (587 255)  (587 255)  LC_7 Logic Functioning bit
 (43 15)  (589 255)  (589 255)  LC_7 Logic Functioning bit
 (45 15)  (591 255)  (591 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (12 0)  (612 240)  (612 240)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_r_2
 (14 0)  (614 240)  (614 240)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g0_0
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 240)  (635 240)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_0
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (47 0)  (647 240)  (647 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (611 241)  (611 241)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_r_2
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (618 241)  (618 241)  routing T_12_15.sp4_r_v_b_34 <X> T_12_15.lc_trk_g0_1
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.bot_op_2 <X> T_12_15.lc_trk_g0_2
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_0
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (44 1)  (644 241)  (644 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 242)  (615 242)  routing T_12_15.sp4_h_r_13 <X> T_12_15.lc_trk_g0_5
 (16 2)  (616 242)  (616 242)  routing T_12_15.sp4_h_r_13 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (618 242)  (618 242)  routing T_12_15.sp4_h_r_13 <X> T_12_15.lc_trk_g0_5
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.input_2_1
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (47 2)  (647 242)  (647 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (25 3)  (625 243)  (625 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (634 243)  (634 243)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.input_2_1
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (11 4)  (611 244)  (611 244)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_b_5
 (13 4)  (613 244)  (613 244)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_b_5
 (14 4)  (614 244)  (614 244)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 244)  (635 244)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_2
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (47 4)  (647 244)  (647 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (612 245)  (612 245)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_b_5
 (14 5)  (614 245)  (614 245)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (15 5)  (615 245)  (615 245)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g1_2
 (25 5)  (625 245)  (625 245)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g1_2
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (633 245)  (633 245)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_2
 (34 5)  (634 245)  (634 245)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_2
 (35 5)  (635 245)  (635 245)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_2
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (44 5)  (644 245)  (644 245)  LC_2 Logic Functioning bit
 (11 6)  (611 246)  (611 246)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_v_t_40
 (13 6)  (613 246)  (613 246)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_v_t_40
 (15 6)  (615 246)  (615 246)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (46 6)  (646 246)  (646 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (615 247)  (615 247)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g1_4
 (16 7)  (616 247)  (616 247)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (618 247)  (618 247)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g1_5
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp4_v_b_22 <X> T_12_15.lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.sp4_v_b_22 <X> T_12_15.lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (44 7)  (644 247)  (644 247)  LC_3 Logic Functioning bit
 (21 8)  (621 248)  (621 248)  routing T_12_15.sp4_h_r_43 <X> T_12_15.lc_trk_g2_3
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (623 248)  (623 248)  routing T_12_15.sp4_h_r_43 <X> T_12_15.lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.sp4_h_r_43 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g2_2
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (40 8)  (640 248)  (640 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (21 9)  (621 249)  (621 249)  routing T_12_15.sp4_h_r_43 <X> T_12_15.lc_trk_g2_3
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (51 9)  (651 249)  (651 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (25 12)  (625 252)  (625 252)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g3_2
 (8 13)  (608 253)  (608 253)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_v_b_10
 (10 13)  (610 253)  (610 253)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_v_b_10
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 253)  (623 253)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g3_2
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 254)  (621 254)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (21 15)  (621 255)  (621 255)  routing T_12_15.sp4_h_l_34 <X> T_12_15.lc_trk_g3_7
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 255)  (623 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g0_3
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (21 1)  (675 241)  (675 241)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g0_3
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (46 1)  (700 241)  (700 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (702 241)  (702 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g0_4
 (15 2)  (669 242)  (669 242)  routing T_13_15.bot_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (679 242)  (679 242)  routing T_13_15.sp4_v_b_6 <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_1
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (15 3)  (669 243)  (669 243)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (677 243)  (677 243)  routing T_13_15.sp4_v_b_6 <X> T_13_15.lc_trk_g0_6
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.input_2_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (14 4)  (668 244)  (668 244)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g1_0
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp4_r_v_b_26 <X> T_13_15.lc_trk_g1_2
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.bnr_op_4 <X> T_13_15.lc_trk_g1_4
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 247)  (668 247)  routing T_13_15.bnr_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (679 248)  (679 248)  routing T_13_15.sp4_v_b_26 <X> T_13_15.lc_trk_g2_2
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_b_26 <X> T_13_15.lc_trk_g2_2
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 249)  (681 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (46 9)  (700 249)  (700 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (659 250)  (659 250)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_h_l_43
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_v_t_17 <X> T_13_15.lc_trk_g2_4
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (4 11)  (658 251)  (658 251)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_h_l_43
 (6 11)  (660 251)  (660 251)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_h_l_43
 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_t_42
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_v_t_17 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (4 12)  (658 252)  (658 252)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_9
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (15 13)  (669 253)  (669 253)  routing T_13_15.tnr_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (8 14)  (662 254)  (662 254)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_h_l_47
 (10 14)  (664 254)  (664 254)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_h_l_47
 (14 14)  (668 254)  (668 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (21 14)  (675 254)  (675 254)  routing T_13_15.bnl_op_7 <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (47 14)  (701 254)  (701 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 255)  (675 255)  routing T_13_15.bnl_op_7 <X> T_13_15.lc_trk_g3_7
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (40 15)  (694 255)  (694 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (46 15)  (700 255)  (700 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_15

 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 242)  (722 242)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g0_7
 (25 2)  (733 242)  (733 242)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (46 2)  (754 242)  (754 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (723 243)  (723 243)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (729 243)  (729 243)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 243)  (742 243)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.input_2_1
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (0 4)  (708 244)  (708 244)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (712 244)  (712 244)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_v_b_3
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (722 246)  (722 246)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g1_4
 (21 6)  (729 246)  (729 246)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.lft_op_7 <X> T_14_15.lc_trk_g1_7
 (15 7)  (723 247)  (723 247)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (5 10)  (713 250)  (713 250)  routing T_14_15.sp4_v_b_6 <X> T_14_15.sp4_h_l_43
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (48 10)  (756 250)  (756 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (722 251)  (722 251)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g2_4
 (15 11)  (723 251)  (723 251)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.input_2_5
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g3_2
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 254)  (743 254)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_7
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (47 14)  (755 254)  (755 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (722 255)  (722 255)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 255)  (743 255)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_7
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (15 1)  (777 241)  (777 241)  routing T_15_15.bot_op_0 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (5 2)  (767 242)  (767 242)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_h_l_37
 (21 2)  (783 242)  (783 242)  routing T_15_15.sp4_v_b_7 <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp4_v_b_7 <X> T_15_15.lc_trk_g0_7
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_v_b_13 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.sp4_v_b_13 <X> T_15_15.lc_trk_g1_5
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (50 6)  (812 246)  (812 246)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (773 247)  (773 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_40
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp4_v_b_13 <X> T_15_15.lc_trk_g1_5
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_v_b_46 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_v_b_46 <X> T_15_15.lc_trk_g2_6
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 252)  (783 252)  routing T_15_15.sp4_v_t_22 <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_v_t_22 <X> T_15_15.lc_trk_g3_3
 (14 13)  (776 253)  (776 253)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (783 253)  (783 253)  routing T_15_15.sp4_v_t_22 <X> T_15_15.lc_trk_g3_3
 (14 14)  (776 254)  (776 254)  routing T_15_15.sp4_v_t_17 <X> T_15_15.lc_trk_g3_4
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (16 15)  (778 255)  (778 255)  routing T_15_15.sp4_v_t_17 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (46 15)  (808 255)  (808 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_15

 (21 0)  (837 240)  (837 240)  routing T_16_15.sp12_h_r_3 <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.sp12_h_r_3 <X> T_16_15.lc_trk_g0_3
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp12_h_r_3 <X> T_16_15.lc_trk_g0_3
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (4 4)  (820 244)  (820 244)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_b_3
 (19 4)  (835 244)  (835 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (48 4)  (864 244)  (864 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (867 244)  (867 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (868 244)  (868 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (821 245)  (821 245)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_b_3
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (16 6)  (832 246)  (832 246)  routing T_16_15.sp12_h_r_13 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (47 7)  (863 247)  (863 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (830 248)  (830 248)  routing T_16_15.bnl_op_0 <X> T_16_15.lc_trk_g2_0
 (21 8)  (837 248)  (837 248)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 249)  (830 249)  routing T_16_15.bnl_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 249)  (839 249)  routing T_16_15.sp4_h_l_15 <X> T_16_15.lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.sp4_h_l_15 <X> T_16_15.lc_trk_g2_2
 (25 9)  (841 249)  (841 249)  routing T_16_15.sp4_h_l_15 <X> T_16_15.lc_trk_g2_2
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (1 10)  (817 250)  (817 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (15 10)  (831 250)  (831 250)  routing T_16_15.sp4_h_l_24 <X> T_16_15.lc_trk_g2_5
 (16 10)  (832 250)  (832 250)  routing T_16_15.sp4_h_l_24 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.sp4_h_l_24 <X> T_16_15.lc_trk_g2_5
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp12_v_b_7 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.sp12_v_b_7 <X> T_16_15.lc_trk_g2_7
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (46 10)  (862 250)  (862 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (1 11)  (817 251)  (817 251)  routing T_16_15.glb_netwk_4 <X> T_16_15.glb2local_2
 (21 11)  (837 251)  (837 251)  routing T_16_15.sp12_v_b_7 <X> T_16_15.lc_trk_g2_7
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (48 11)  (864 251)  (864 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (824 252)  (824 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (9 12)  (825 252)  (825 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (10 12)  (826 252)  (826 252)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_10
 (14 12)  (830 252)  (830 252)  routing T_16_15.bnl_op_0 <X> T_16_15.lc_trk_g3_0
 (25 12)  (841 252)  (841 252)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (40 12)  (856 252)  (856 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (50 12)  (866 252)  (866 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (830 253)  (830 253)  routing T_16_15.bnl_op_0 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 253)  (839 253)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (24 13)  (840 253)  (840 253)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (25 13)  (841 253)  (841 253)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (8 14)  (824 254)  (824 254)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_h_l_47
 (15 14)  (831 254)  (831 254)  routing T_16_15.sp4_h_r_45 <X> T_16_15.lc_trk_g3_5
 (16 14)  (832 254)  (832 254)  routing T_16_15.sp4_h_r_45 <X> T_16_15.lc_trk_g3_5
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 254)  (834 254)  routing T_16_15.sp4_h_r_45 <X> T_16_15.lc_trk_g3_5
 (21 14)  (837 254)  (837 254)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (18 15)  (834 255)  (834 255)  routing T_16_15.sp4_h_r_45 <X> T_16_15.lc_trk_g3_5
 (21 15)  (837 255)  (837 255)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.sp4_r_v_b_46 <X> T_16_15.lc_trk_g3_6
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.input_2_7
 (35 15)  (851 255)  (851 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.input_2_7
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (4 0)  (878 240)  (878 240)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_b_0
 (14 0)  (888 240)  (888 240)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g0_0
 (25 0)  (899 240)  (899 240)  routing T_17_15.lft_op_2 <X> T_17_15.lc_trk_g0_2
 (5 1)  (879 241)  (879 241)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_b_0
 (16 1)  (890 241)  (890 241)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 241)  (898 241)  routing T_17_15.lft_op_2 <X> T_17_15.lc_trk_g0_2
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 242)  (886 242)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_l_39
 (15 2)  (889 242)  (889 242)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g0_5
 (16 2)  (890 242)  (890 242)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g0_5
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (899 242)  (899 242)  routing T_17_15.bnr_op_6 <X> T_17_15.lc_trk_g0_6
 (5 3)  (879 243)  (879 243)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_t_37
 (18 3)  (892 243)  (892 243)  routing T_17_15.sp4_h_r_5 <X> T_17_15.lc_trk_g0_5
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.bnr_op_6 <X> T_17_15.lc_trk_g0_6
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 244)  (888 244)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g1_0
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (16 5)  (890 245)  (890 245)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 245)  (897 245)  routing T_17_15.sp4_v_b_18 <X> T_17_15.lc_trk_g1_2
 (24 5)  (898 245)  (898 245)  routing T_17_15.sp4_v_b_18 <X> T_17_15.lc_trk_g1_2
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (42 5)  (916 245)  (916 245)  LC_2 Logic Functioning bit
 (14 6)  (888 246)  (888 246)  routing T_17_15.sp4_v_b_4 <X> T_17_15.lc_trk_g1_4
 (15 6)  (889 246)  (889 246)  routing T_17_15.lft_op_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.lft_op_5 <X> T_17_15.lc_trk_g1_5
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (42 6)  (916 246)  (916 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (50 6)  (924 246)  (924 246)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (925 246)  (925 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (16 7)  (890 247)  (890 247)  routing T_17_15.sp4_v_b_4 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (4 8)  (878 248)  (878 248)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_b_6
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_b_6
 (13 8)  (887 248)  (887 248)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_8
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (5 9)  (879 249)  (879 249)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_b_6
 (12 9)  (886 249)  (886 249)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_8
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (25 10)  (899 250)  (899 250)  routing T_17_15.sp4_h_r_38 <X> T_17_15.lc_trk_g2_6
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (50 10)  (924 250)  (924 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (889 251)  (889 251)  routing T_17_15.sp4_v_t_33 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_v_t_33 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp4_h_r_38 <X> T_17_15.lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.sp4_h_r_38 <X> T_17_15.lc_trk_g2_6
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (42 11)  (916 251)  (916 251)  LC_5 Logic Functioning bit
 (43 11)  (917 251)  (917 251)  LC_5 Logic Functioning bit
 (14 13)  (888 253)  (888 253)  routing T_17_15.sp4_r_v_b_40 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 254)  (895 254)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 254)  (898 254)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g3_7


LogicTile_18_15

 (0 0)  (928 240)  (928 240)  Negative Clock bit

 (13 0)  (941 240)  (941 240)  routing T_18_15.sp4_h_l_39 <X> T_18_15.sp4_v_b_2
 (12 1)  (940 241)  (940 241)  routing T_18_15.sp4_h_l_39 <X> T_18_15.sp4_v_b_2
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (21 5)  (949 245)  (949 245)  routing T_18_15.sp4_r_v_b_27 <X> T_18_15.lc_trk_g1_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp12_v_b_11 <X> T_18_15.lc_trk_g3_3
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp12_v_b_8 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 255)  (959 255)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_0
 (15 0)  (997 240)  (997 240)  routing T_19_15.sp4_h_r_9 <X> T_19_15.lc_trk_g0_1
 (16 0)  (998 240)  (998 240)  routing T_19_15.sp4_h_r_9 <X> T_19_15.lc_trk_g0_1
 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 240)  (1000 240)  routing T_19_15.sp4_h_r_9 <X> T_19_15.lc_trk_g0_1
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1005 240)  (1005 240)  routing T_19_15.sp12_h_r_11 <X> T_19_15.lc_trk_g0_3
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (43 0)  (1025 240)  (1025 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (47 0)  (1029 240)  (1029 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1008 241)  (1008 241)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (41 1)  (1023 241)  (1023 241)  LC_0 Logic Functioning bit
 (43 1)  (1025 241)  (1025 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (991 242)  (991 242)  routing T_19_15.sp4_v_b_1 <X> T_19_15.sp4_h_l_36
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 244)  (1006 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (5 5)  (987 245)  (987 245)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_3
 (9 5)  (991 245)  (991 245)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_v_b_4
 (10 5)  (992 245)  (992 245)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_v_b_4
 (21 5)  (1003 245)  (1003 245)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (12 6)  (994 246)  (994 246)  routing T_19_15.sp4_v_b_5 <X> T_19_15.sp4_h_l_40
 (21 8)  (1003 248)  (1003 248)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g2_3
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 248)  (1005 248)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g2_3
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 248)  (1010 248)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (48 8)  (1030 248)  (1030 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 249)  (1012 249)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (40 9)  (1022 249)  (1022 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (11 12)  (993 252)  (993 252)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_v_b_11
 (4 13)  (986 253)  (986 253)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_h_r_9
 (12 13)  (994 253)  (994 253)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_v_b_11
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 254)  (997 254)  routing T_19_15.sp4_v_t_32 <X> T_19_15.lc_trk_g3_5
 (16 14)  (998 254)  (998 254)  routing T_19_15.sp4_v_t_32 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_20_15

 (0 0)  (1036 240)  (1036 240)  Negative Clock bit

 (17 0)  (1053 240)  (1053 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (1054 241)  (1054 241)  routing T_20_15.sp4_r_v_b_34 <X> T_20_15.lc_trk_g0_1
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_1 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (1036 245)  (1036 245)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (16 7)  (1052 247)  (1052 247)  routing T_20_15.sp12_h_r_12 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 248)  (1067 248)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 248)  (1070 248)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 248)  (1072 248)  LC_4 Logic Functioning bit
 (37 8)  (1073 248)  (1073 248)  LC_4 Logic Functioning bit
 (38 8)  (1074 248)  (1074 248)  LC_4 Logic Functioning bit
 (39 8)  (1075 248)  (1075 248)  LC_4 Logic Functioning bit
 (41 8)  (1077 248)  (1077 248)  LC_4 Logic Functioning bit
 (43 8)  (1079 248)  (1079 248)  LC_4 Logic Functioning bit
 (45 8)  (1081 248)  (1081 248)  LC_4 Logic Functioning bit
 (26 9)  (1062 249)  (1062 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 249)  (1073 249)  LC_4 Logic Functioning bit
 (39 9)  (1075 249)  (1075 249)  LC_4 Logic Functioning bit
 (47 9)  (1083 249)  (1083 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 12)  (1057 252)  (1057 252)  routing T_20_15.sp12_v_t_0 <X> T_20_15.lc_trk_g3_3
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp12_v_t_0 <X> T_20_15.lc_trk_g3_3
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp12_v_t_0 <X> T_20_15.lc_trk_g3_3
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_15

 (3 9)  (1201 249)  (1201 249)  routing T_23_15.sp12_h_l_22 <X> T_23_15.sp12_v_b_1


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_11_14

 (14 1)  (560 225)  (560 225)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g0_0
 (15 1)  (561 225)  (561 225)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 226)  (570 226)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g0_7
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (567 227)  (567 227)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g0_7
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.top_op_6 <X> T_11_14.lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.top_op_6 <X> T_11_14.lc_trk_g0_6
 (15 4)  (561 228)  (561 228)  routing T_11_14.top_op_1 <X> T_11_14.lc_trk_g1_1
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (564 229)  (564 229)  routing T_11_14.top_op_1 <X> T_11_14.lc_trk_g1_1
 (22 5)  (568 229)  (568 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 229)  (570 229)  routing T_11_14.top_op_2 <X> T_11_14.lc_trk_g1_2
 (25 5)  (571 229)  (571 229)  routing T_11_14.top_op_2 <X> T_11_14.lc_trk_g1_2
 (1 6)  (547 230)  (547 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (561 230)  (561 230)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (567 230)  (567 230)  routing T_11_14.bnr_op_7 <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 230)  (586 230)  LC_3 Logic Functioning bit
 (42 6)  (588 230)  (588 230)  LC_3 Logic Functioning bit
 (46 6)  (592 230)  (592 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (547 231)  (547 231)  routing T_11_14.glb_netwk_4 <X> T_11_14.glb2local_0
 (14 7)  (560 231)  (560 231)  routing T_11_14.top_op_4 <X> T_11_14.lc_trk_g1_4
 (15 7)  (561 231)  (561 231)  routing T_11_14.top_op_4 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (564 231)  (564 231)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (21 7)  (567 231)  (567 231)  routing T_11_14.bnr_op_7 <X> T_11_14.lc_trk_g1_7
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 234)  (576 234)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (39 10)  (585 234)  (585 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (41 11)  (587 235)  (587 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (53 11)  (599 235)  (599 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 238)  (581 238)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.input_2_7
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (40 14)  (586 238)  (586 238)  LC_7 Logic Functioning bit
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (42 14)  (588 238)  (588 238)  LC_7 Logic Functioning bit
 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 239)  (573 239)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 239)  (578 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (580 239)  (580 239)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.input_2_7
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (40 15)  (586 239)  (586 239)  LC_7 Logic Functioning bit
 (41 15)  (587 239)  (587 239)  LC_7 Logic Functioning bit
 (43 15)  (589 239)  (589 239)  LC_7 Logic Functioning bit
 (51 15)  (597 239)  (597 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_14

 (5 0)  (605 224)  (605 224)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_r_0
 (21 0)  (621 224)  (621 224)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (4 1)  (604 225)  (604 225)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_r_0
 (6 1)  (606 225)  (606 225)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_r_0
 (21 1)  (621 225)  (621 225)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g0_3
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 3)  (614 227)  (614 227)  routing T_12_14.sp4_h_r_4 <X> T_12_14.lc_trk_g0_4
 (15 3)  (615 227)  (615 227)  routing T_12_14.sp4_h_r_4 <X> T_12_14.lc_trk_g0_4
 (16 3)  (616 227)  (616 227)  routing T_12_14.sp4_h_r_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (25 4)  (625 228)  (625 228)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g1_2
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 229)  (625 229)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g1_2
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (15 7)  (615 231)  (615 231)  routing T_12_14.bot_op_4 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (618 231)  (618 231)  routing T_12_14.sp4_r_v_b_29 <X> T_12_14.lc_trk_g1_5
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 232)  (623 232)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g2_3
 (14 9)  (614 233)  (614 233)  routing T_12_14.sp12_v_b_16 <X> T_12_14.lc_trk_g2_0
 (16 9)  (616 233)  (616 233)  routing T_12_14.sp12_v_b_16 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (621 233)  (621 233)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g2_3
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (21 11)  (621 235)  (621 235)  routing T_12_14.sp4_r_v_b_39 <X> T_12_14.lc_trk_g2_7
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (46 11)  (646 235)  (646 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (614 236)  (614 236)  routing T_12_14.bnl_op_0 <X> T_12_14.lc_trk_g3_0
 (15 12)  (615 236)  (615 236)  routing T_12_14.sp4_h_r_25 <X> T_12_14.lc_trk_g3_1
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_h_r_25 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (40 12)  (640 236)  (640 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (14 13)  (614 237)  (614 237)  routing T_12_14.bnl_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_h_r_25 <X> T_12_14.lc_trk_g3_1
 (21 13)  (621 237)  (621 237)  routing T_12_14.sp4_r_v_b_43 <X> T_12_14.lc_trk_g3_3
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (14 14)  (614 238)  (614 238)  routing T_12_14.sp12_v_t_3 <X> T_12_14.lc_trk_g3_4
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 238)  (623 238)  routing T_12_14.sp4_v_b_47 <X> T_12_14.lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.sp4_v_b_47 <X> T_12_14.lc_trk_g3_7
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (40 14)  (640 238)  (640 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (50 14)  (650 238)  (650 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 239)  (614 239)  routing T_12_14.sp12_v_t_3 <X> T_12_14.lc_trk_g3_4
 (15 15)  (615 239)  (615 239)  routing T_12_14.sp12_v_t_3 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g0_3
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (40 0)  (694 224)  (694 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (15 1)  (669 225)  (669 225)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.bot_op_2 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (40 1)  (694 225)  (694 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.sp4_v_t_1 <X> T_13_14.lc_trk_g0_4
 (15 2)  (669 226)  (669 226)  routing T_13_14.bot_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (40 2)  (694 226)  (694 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (47 2)  (701 226)  (701 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (704 226)  (704 226)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 227)  (668 227)  routing T_13_14.sp4_v_t_1 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_v_t_1 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.bot_op_6 <X> T_13_14.lc_trk_g0_6
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (44 3)  (698 227)  (698 227)  LC_1 Logic Functioning bit
 (14 4)  (668 228)  (668 228)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g1_0
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g1_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.input_2_2
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (48 4)  (702 228)  (702 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (668 229)  (668 229)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g1_0
 (16 5)  (670 229)  (670 229)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.bot_op_2 <X> T_13_14.lc_trk_g1_2
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.input_2_2
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (51 5)  (705 229)  (705 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.bot_op_7 <X> T_13_14.lc_trk_g1_7
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (663 231)  (663 231)  routing T_13_14.sp4_v_b_4 <X> T_13_14.sp4_v_t_41
 (15 7)  (669 231)  (669 231)  routing T_13_14.bot_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 231)  (677 231)  routing T_13_14.sp4_v_b_22 <X> T_13_14.lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.sp4_v_b_22 <X> T_13_14.lc_trk_g1_6
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (51 7)  (705 231)  (705 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 231)  (707 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (668 232)  (668 232)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g2_0
 (25 8)  (679 232)  (679 232)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 233)  (669 233)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (21 10)  (675 234)  (675 234)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 234)  (677 234)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g2_7
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 235)  (668 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (15 11)  (669 235)  (669 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (675 235)  (675 235)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g2_7
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g3_1
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 237)  (688 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_6
 (35 13)  (689 237)  (689 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_6
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 238)  (669 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (679 238)  (679 238)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g3_6
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g3_6


LogicTile_14_14

 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.bot_op_3 <X> T_14_14.lc_trk_g0_3
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.bot_op_2 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (718 226)  (718 226)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_l_36
 (14 2)  (722 226)  (722 226)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g0_4
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (14 3)  (722 227)  (722 227)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.input_2_1
 (35 3)  (743 227)  (743 227)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.input_2_1
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (719 228)  (719 228)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_b_5
 (13 4)  (721 228)  (721 228)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_b_5
 (25 4)  (733 228)  (733 228)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (50 4)  (758 228)  (758 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 229)  (708 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (12 5)  (720 229)  (720 229)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_b_5
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (5 6)  (713 230)  (713 230)  routing T_14_14.sp4_v_b_3 <X> T_14_14.sp4_h_l_38
 (13 6)  (721 230)  (721 230)  routing T_14_14.sp4_h_r_5 <X> T_14_14.sp4_v_t_40
 (14 6)  (722 230)  (722 230)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g1_4
 (15 6)  (723 230)  (723 230)  routing T_14_14.bot_op_5 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.bot_op_7 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (12 7)  (720 231)  (720 231)  routing T_14_14.sp4_h_r_5 <X> T_14_14.sp4_v_t_40
 (14 7)  (722 231)  (722 231)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (48 7)  (756 231)  (756 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (729 232)  (729 232)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g2_3
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (21 9)  (729 233)  (729 233)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g2_3
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (14 12)  (722 236)  (722 236)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 236)  (731 236)  routing T_14_14.sp12_v_b_11 <X> T_14_14.lc_trk_g3_3
 (25 12)  (733 236)  (733 236)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g3_2
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.input_2_6
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (46 12)  (754 236)  (754 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (759 236)  (759 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (718 237)  (718 237)  routing T_14_14.sp4_h_r_5 <X> T_14_14.sp4_v_b_10
 (14 13)  (722 237)  (722 237)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g3_2
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 237)  (742 237)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.input_2_6
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (51 13)  (759 237)  (759 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 238)  (733 238)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g3_6
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (40 14)  (748 238)  (748 238)  LC_7 Logic Functioning bit
 (42 14)  (750 238)  (750 238)  LC_7 Logic Functioning bit
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_r_v_b_47 <X> T_14_14.lc_trk_g3_7
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (46 0)  (808 224)  (808 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (53 1)  (815 225)  (815 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g1_3
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (15 7)  (777 231)  (777 231)  routing T_15_14.bot_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (15 10)  (777 234)  (777 234)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g2_5
 (16 10)  (778 234)  (778 234)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.sp4_h_l_24 <X> T_15_14.lc_trk_g2_5
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (780 239)  (780 239)  routing T_15_14.sp4_r_v_b_45 <X> T_15_14.lc_trk_g3_5


LogicTile_16_14

 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 224)  (851 224)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_0
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (47 0)  (863 224)  (863 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 225)  (840 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (25 1)  (841 225)  (841 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 225)  (846 225)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 225)  (850 225)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_0
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (829 226)  (829 226)  routing T_16_14.sp4_h_r_2 <X> T_16_14.sp4_v_t_39
 (12 3)  (828 227)  (828 227)  routing T_16_14.sp4_h_r_2 <X> T_16_14.sp4_v_t_39
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (15 6)  (831 230)  (831 230)  routing T_16_14.top_op_5 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (841 230)  (841 230)  routing T_16_14.sp4_h_r_14 <X> T_16_14.lc_trk_g1_6
 (18 7)  (834 231)  (834 231)  routing T_16_14.top_op_5 <X> T_16_14.lc_trk_g1_5
 (21 7)  (837 231)  (837 231)  routing T_16_14.sp4_r_v_b_31 <X> T_16_14.lc_trk_g1_7
 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 231)  (839 231)  routing T_16_14.sp4_h_r_14 <X> T_16_14.lc_trk_g1_6
 (24 7)  (840 231)  (840 231)  routing T_16_14.sp4_h_r_14 <X> T_16_14.lc_trk_g1_6
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (21 9)  (837 233)  (837 233)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (8 13)  (824 237)  (824 237)  routing T_16_14.sp4_h_l_47 <X> T_16_14.sp4_v_b_10
 (9 13)  (825 237)  (825 237)  routing T_16_14.sp4_h_l_47 <X> T_16_14.sp4_v_b_10
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_14

 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 226)  (889 226)  routing T_17_14.top_op_5 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (19 2)  (893 226)  (893 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (895 226)  (895 226)  routing T_17_14.sp12_h_l_4 <X> T_17_14.lc_trk_g0_7
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.sp12_h_l_4 <X> T_17_14.lc_trk_g0_7
 (18 3)  (892 227)  (892 227)  routing T_17_14.top_op_5 <X> T_17_14.lc_trk_g0_5
 (21 3)  (895 227)  (895 227)  routing T_17_14.sp12_h_l_4 <X> T_17_14.lc_trk_g0_7
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 227)  (897 227)  routing T_17_14.sp4_v_b_22 <X> T_17_14.lc_trk_g0_6
 (24 3)  (898 227)  (898 227)  routing T_17_14.sp4_v_b_22 <X> T_17_14.lc_trk_g0_6
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (52 4)  (926 228)  (926 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 229)  (906 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 229)  (907 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_2
 (34 5)  (908 229)  (908 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_2
 (35 5)  (909 229)  (909 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_2
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (15 6)  (889 230)  (889 230)  routing T_17_14.bot_op_5 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 230)  (909 230)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_3
 (37 6)  (911 230)  (911 230)  LC_3 Logic Functioning bit
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (51 6)  (925 230)  (925 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (907 231)  (907 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_3
 (35 7)  (909 231)  (909 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (43 7)  (917 231)  (917 231)  LC_3 Logic Functioning bit
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 233)  (898 233)  routing T_17_14.tnl_op_2 <X> T_17_14.lc_trk_g2_2
 (25 9)  (899 233)  (899 233)  routing T_17_14.tnl_op_2 <X> T_17_14.lc_trk_g2_2
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_v_t_17 <X> T_17_14.lc_trk_g2_4
 (15 10)  (889 234)  (889 234)  routing T_17_14.tnl_op_5 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (895 234)  (895 234)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g2_7
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_v_t_17 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (892 235)  (892 235)  routing T_17_14.tnl_op_5 <X> T_17_14.lc_trk_g2_5
 (14 12)  (888 236)  (888 236)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.tnl_op_3 <X> T_17_14.lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 236)  (909 236)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_6
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (39 12)  (913 236)  (913 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (52 12)  (926 236)  (926 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (888 237)  (888 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (16 13)  (890 237)  (890 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (895 237)  (895 237)  routing T_17_14.tnl_op_3 <X> T_17_14.lc_trk_g3_3
 (27 13)  (901 237)  (901 237)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (907 237)  (907 237)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_6
 (34 13)  (908 237)  (908 237)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_6
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 238)  (888 238)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (15 14)  (889 238)  (889 238)  routing T_17_14.tnl_op_5 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (15 15)  (889 239)  (889 239)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (892 239)  (892 239)  routing T_17_14.tnl_op_5 <X> T_17_14.lc_trk_g3_5


LogicTile_18_14

 (11 0)  (939 224)  (939 224)  routing T_18_14.sp4_h_r_9 <X> T_18_14.sp4_v_b_2
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (13 4)  (941 228)  (941 228)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_b_5
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (12 5)  (940 229)  (940 229)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_b_5
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (12 7)  (940 231)  (940 231)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_t_40
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (47 7)  (975 231)  (975 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 232)  (961 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (26 9)  (954 233)  (954 233)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 233)  (955 233)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (46 10)  (974 234)  (974 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (27 11)  (955 235)  (955 235)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp4_r_v_b_43 <X> T_18_14.lc_trk_g3_3
 (27 13)  (955 237)  (955 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (41 13)  (969 237)  (969 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (16 15)  (944 239)  (944 239)  routing T_18_14.sp12_v_b_12 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (946 239)  (946 239)  routing T_18_14.sp4_r_v_b_45 <X> T_18_14.lc_trk_g3_5
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (40 15)  (968 239)  (968 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 224)  (1012 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 224)  (1013 224)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 224)  (1016 224)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (26 1)  (1008 225)  (1008 225)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 225)  (1012 225)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (40 1)  (1022 225)  (1022 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (48 1)  (1030 225)  (1030 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 227)  (1005 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 228)  (996 228)  routing T_19_14.sp4_h_r_8 <X> T_19_14.lc_trk_g1_0
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 228)  (1009 228)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 228)  (1010 228)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 228)  (1012 228)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 228)  (1016 228)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (41 4)  (1023 228)  (1023 228)  LC_2 Logic Functioning bit
 (43 4)  (1025 228)  (1025 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (46 4)  (1028 228)  (1028 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (15 5)  (997 229)  (997 229)  routing T_19_14.sp4_h_r_8 <X> T_19_14.lc_trk_g1_0
 (16 5)  (998 229)  (998 229)  routing T_19_14.sp4_h_r_8 <X> T_19_14.lc_trk_g1_0
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (27 5)  (1009 229)  (1009 229)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (1019 229)  (1019 229)  LC_2 Logic Functioning bit
 (39 5)  (1021 229)  (1021 229)  LC_2 Logic Functioning bit
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (14 7)  (996 231)  (996 231)  routing T_19_14.sp4_r_v_b_28 <X> T_19_14.lc_trk_g1_4
 (17 7)  (999 231)  (999 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 231)  (1005 231)  routing T_19_14.sp4_v_b_22 <X> T_19_14.lc_trk_g1_6
 (24 7)  (1006 231)  (1006 231)  routing T_19_14.sp4_v_b_22 <X> T_19_14.lc_trk_g1_6
 (12 8)  (994 232)  (994 232)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_h_r_8
 (16 8)  (998 232)  (998 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1000 232)  (1000 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 235)  (1005 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (25 11)  (1007 235)  (1007 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (39 13)  (1021 237)  (1021 237)  LC_6 Logic Functioning bit
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (43 13)  (1025 237)  (1025 237)  LC_6 Logic Functioning bit
 (48 13)  (1030 237)  (1030 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 238)  (1007 238)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (25 15)  (1007 239)  (1007 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6


LogicTile_20_14

 (3 13)  (1039 237)  (1039 237)  routing T_20_14.sp12_h_l_22 <X> T_20_14.sp12_h_r_1


LogicTile_22_14

 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 227)  (1144 227)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1158 228)  (1158 228)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g1_0
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.glb_netwk_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (14 5)  (1158 229)  (1158 229)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g1_0
 (15 5)  (1159 229)  (1159 229)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g1_0
 (17 5)  (1161 229)  (1161 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 8)  (1170 232)  (1170 232)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 232)  (1171 232)  routing T_22_14.lc_trk_g1_0 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 232)  (1178 232)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 232)  (1180 232)  LC_4 Logic Functioning bit
 (38 8)  (1182 232)  (1182 232)  LC_4 Logic Functioning bit
 (45 8)  (1189 232)  (1189 232)  LC_4 Logic Functioning bit
 (48 8)  (1192 232)  (1192 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1170 233)  (1170 233)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 233)  (1172 233)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 233)  (1180 233)  LC_4 Logic Functioning bit
 (37 9)  (1181 233)  (1181 233)  LC_4 Logic Functioning bit
 (38 9)  (1182 233)  (1182 233)  LC_4 Logic Functioning bit
 (39 9)  (1183 233)  (1183 233)  LC_4 Logic Functioning bit
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 235)  (1169 235)  routing T_22_14.sp4_r_v_b_38 <X> T_22_14.lc_trk_g2_6
 (16 13)  (1160 237)  (1160 237)  routing T_22_14.sp12_v_b_8 <X> T_22_14.lc_trk_g3_0
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_14

 (3 1)  (1255 225)  (1255 225)  routing T_24_14.sp12_h_l_23 <X> T_24_14.sp12_v_b_0


LogicTile_27_14

 (2 6)  (1404 230)  (1404 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_14

 (8 1)  (1518 225)  (1518 225)  routing T_29_14.sp4_v_t_47 <X> T_29_14.sp4_v_b_1
 (10 1)  (1520 225)  (1520 225)  routing T_29_14.sp4_v_t_47 <X> T_29_14.sp4_v_b_1


LogicTile_30_14

 (4 0)  (1568 224)  (1568 224)  routing T_30_14.sp4_h_l_43 <X> T_30_14.sp4_v_b_0
 (6 0)  (1570 224)  (1570 224)  routing T_30_14.sp4_h_l_43 <X> T_30_14.sp4_v_b_0
 (5 1)  (1569 225)  (1569 225)  routing T_30_14.sp4_h_l_43 <X> T_30_14.sp4_v_b_0


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0


LogicTile_11_13

 (25 0)  (571 208)  (571 208)  routing T_11_13.bnr_op_2 <X> T_11_13.lc_trk_g0_2
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (46 0)  (592 208)  (592 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 209)  (571 209)  routing T_11_13.bnr_op_2 <X> T_11_13.lc_trk_g0_2
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (53 1)  (599 209)  (599 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (546 212)  (546 212)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 213)  (546 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (569 213)  (569 213)  routing T_11_13.sp12_h_r_10 <X> T_11_13.lc_trk_g1_2
 (21 12)  (567 220)  (567 220)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g3_3
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g3_3
 (24 12)  (570 220)  (570 220)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g3_3
 (21 13)  (567 221)  (567 221)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g3_3
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 222)  (560 222)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (15 15)  (561 223)  (561 223)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_12_13

 (2 0)  (602 208)  (602 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (605 208)  (605 208)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_h_r_0
 (14 0)  (614 208)  (614 208)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 208)  (635 208)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.input_2_0
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (15 1)  (615 209)  (615 209)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.bot_op_2 <X> T_12_13.lc_trk_g0_2
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (40 1)  (640 209)  (640 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 210)  (614 210)  routing T_12_13.sp4_h_l_9 <X> T_12_13.lc_trk_g0_4
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 210)  (623 210)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g0_7
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (653 210)  (653 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (614 211)  (614 211)  routing T_12_13.sp4_h_l_9 <X> T_12_13.lc_trk_g0_4
 (15 3)  (615 211)  (615 211)  routing T_12_13.sp4_h_l_9 <X> T_12_13.lc_trk_g0_4
 (16 3)  (616 211)  (616 211)  routing T_12_13.sp4_h_l_9 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (621 211)  (621 211)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g0_7
 (28 3)  (628 211)  (628 211)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (5 4)  (605 212)  (605 212)  routing T_12_13.sp4_v_b_3 <X> T_12_13.sp4_h_r_3
 (15 4)  (615 212)  (615 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (21 4)  (621 212)  (621 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_2
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (40 4)  (640 212)  (640 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (46 4)  (646 212)  (646 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (606 213)  (606 213)  routing T_12_13.sp4_v_b_3 <X> T_12_13.sp4_h_r_3
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_2
 (34 5)  (634 213)  (634 213)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (40 5)  (640 213)  (640 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (14 6)  (614 214)  (614 214)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g1_4
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.bnr_op_5 <X> T_12_13.lc_trk_g1_5
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 214)  (624 214)  routing T_12_13.bot_op_7 <X> T_12_13.lc_trk_g1_7
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 214)  (628 214)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 214)  (630 214)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 215)  (618 215)  routing T_12_13.bnr_op_5 <X> T_12_13.lc_trk_g1_5
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g2_1
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 216)  (623 216)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g2_3
 (25 8)  (625 216)  (625 216)  routing T_12_13.rgt_op_2 <X> T_12_13.lc_trk_g2_2
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (51 8)  (651 216)  (651 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (653 216)  (653 216)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (621 217)  (621 217)  routing T_12_13.sp4_h_r_27 <X> T_12_13.lc_trk_g2_3
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.rgt_op_2 <X> T_12_13.lc_trk_g2_2
 (26 9)  (626 217)  (626 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 217)  (630 217)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_4
 (34 9)  (634 217)  (634 217)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_4
 (35 9)  (635 217)  (635 217)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_4
 (46 9)  (646 217)  (646 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (653 217)  (653 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (605 218)  (605 218)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_l_43
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 218)  (623 218)  routing T_12_13.sp12_v_t_12 <X> T_12_13.lc_trk_g2_7
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (6 11)  (606 219)  (606 219)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_l_43
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 219)  (624 219)  routing T_12_13.tnr_op_6 <X> T_12_13.lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (2 12)  (602 220)  (602 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (621 220)  (621 220)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g3_3
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 220)  (651 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.tnr_op_2 <X> T_12_13.lc_trk_g3_2
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 222)  (615 222)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g3_5
 (16 14)  (616 222)  (616 222)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g3_5
 (25 14)  (625 222)  (625 222)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g3_6
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 222)  (651 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (618 223)  (618 223)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g3_5
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 223)  (623 223)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g3_6
 (24 15)  (624 223)  (624 223)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g3_6
 (25 15)  (625 223)  (625 223)  routing T_12_13.sp4_h_r_46 <X> T_12_13.lc_trk_g3_6
 (26 15)  (626 223)  (626 223)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 223)  (628 223)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (9 0)  (663 208)  (663 208)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_1
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (44 0)  (698 208)  (698 208)  LC_0 Logic Functioning bit
 (14 1)  (668 209)  (668 209)  routing T_13_13.sp4_h_r_0 <X> T_13_13.lc_trk_g0_0
 (15 1)  (669 209)  (669 209)  routing T_13_13.sp4_h_r_0 <X> T_13_13.lc_trk_g0_0
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_h_r_0 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (50 1)  (704 209)  (704 209)  Carry_In_Mux bit 

 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 210)  (658 210)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_37
 (13 2)  (667 210)  (667 210)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_39
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (44 2)  (698 210)  (698 210)  LC_1 Logic Functioning bit
 (47 2)  (701 210)  (701 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (659 211)  (659 211)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_37
 (12 3)  (666 211)  (666 211)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_39
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (665 212)  (665 212)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_v_b_5
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 212)  (677 212)  routing T_13_13.sp12_h_l_16 <X> T_13_13.lc_trk_g1_3
 (25 4)  (679 212)  (679 212)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g1_2
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (44 4)  (698 212)  (698 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (12 5)  (666 213)  (666 213)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_v_b_5
 (21 5)  (675 213)  (675 213)  routing T_13_13.sp12_h_l_16 <X> T_13_13.lc_trk_g1_3
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (46 5)  (700 213)  (700 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (705 213)  (705 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (707 213)  (707 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g1_5
 (21 6)  (675 214)  (675 214)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 214)  (679 214)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g1_6
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (44 6)  (698 214)  (698 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (8 7)  (662 215)  (662 215)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_41
 (9 7)  (663 215)  (663 215)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_41
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (46 7)  (700 215)  (700 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (705 215)  (705 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 215)  (707 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (675 216)  (675 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (44 8)  (698 216)  (698 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (4 10)  (658 218)  (658 218)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (6 10)  (660 218)  (660 218)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (44 10)  (698 218)  (698 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (5 11)  (659 219)  (659 219)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (11 11)  (665 219)  (665 219)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_h_l_45
 (13 11)  (667 219)  (667 219)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_h_l_45
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 219)  (679 219)  routing T_13_13.sp4_r_v_b_38 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (21 12)  (675 220)  (675 220)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (44 12)  (698 220)  (698 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (5 13)  (659 221)  (659 221)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_b_9
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (41 13)  (695 221)  (695 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (14 14)  (668 222)  (668 222)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g3_4
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (11 15)  (665 223)  (665 223)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_h_l_46
 (13 15)  (667 223)  (667 223)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_h_l_46
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.tnr_op_6 <X> T_13_13.lc_trk_g3_6
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (21 0)  (729 208)  (729 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (51 1)  (759 209)  (759 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 210)  (722 210)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g0_4
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 211)  (729 211)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (25 3)  (733 211)  (733 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (12 4)  (720 212)  (720 212)  routing T_14_13.sp4_v_b_5 <X> T_14_13.sp4_h_r_5
 (14 4)  (722 212)  (722 212)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g1_0
 (25 4)  (733 212)  (733 212)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (40 4)  (748 212)  (748 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (11 5)  (719 213)  (719 213)  routing T_14_13.sp4_v_b_5 <X> T_14_13.sp4_h_r_5
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (5 6)  (713 214)  (713 214)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_h_l_38
 (13 6)  (721 214)  (721 214)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_t_40
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (712 215)  (712 215)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_h_l_38
 (6 7)  (714 215)  (714 215)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_h_l_38
 (12 7)  (720 215)  (720 215)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_t_40
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (51 7)  (759 215)  (759 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (722 216)  (722 216)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (21 8)  (729 216)  (729 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (15 9)  (723 217)  (723 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (21 9)  (729 217)  (729 217)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g2_2
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (50 10)  (758 218)  (758 218)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (2 12)  (710 220)  (710 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (40 12)  (748 220)  (748 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (48 12)  (756 220)  (756 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (760 220)  (760 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_h_r_24 <X> T_14_13.lc_trk_g3_0
 (15 13)  (723 221)  (723 221)  routing T_14_13.sp4_h_r_24 <X> T_14_13.lc_trk_g3_0
 (16 13)  (724 221)  (724 221)  routing T_14_13.sp4_h_r_24 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp4_v_b_42 <X> T_14_13.lc_trk_g3_2
 (24 13)  (732 221)  (732 221)  routing T_14_13.sp4_v_b_42 <X> T_14_13.lc_trk_g3_2
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (15 14)  (723 222)  (723 222)  routing T_14_13.rgt_op_5 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 222)  (726 222)  routing T_14_13.rgt_op_5 <X> T_14_13.lc_trk_g3_5
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (46 14)  (754 222)  (754 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (10 15)  (718 223)  (718 223)  routing T_14_13.sp4_h_l_40 <X> T_14_13.sp4_v_t_47
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (48 15)  (756 223)  (756 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (759 223)  (759 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_13

 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (25 0)  (787 208)  (787 208)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g0_2
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 209)  (785 209)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g0_2
 (24 1)  (786 209)  (786 209)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g0_2
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 210)  (776 210)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g0_4
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g0_5
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (785 211)  (785 211)  routing T_15_13.sp12_h_r_14 <X> T_15_13.lc_trk_g0_6
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 212)  (776 212)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g1_0
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (15 5)  (777 213)  (777 213)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (21 6)  (783 214)  (783 214)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g1_7
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (50 6)  (812 214)  (812 214)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (772 215)  (772 215)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_v_t_41
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 216)  (797 216)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.input_2_4
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (46 8)  (808 216)  (808 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 216)  (813 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (788 217)  (788 217)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (797 217)  (797 217)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.input_2_4
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (51 9)  (813 217)  (813 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (777 218)  (777 218)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (25 10)  (787 218)  (787 218)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g2_6
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (46 10)  (808 218)  (808 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (810 218)  (810 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (766 219)  (766 219)  routing T_15_13.sp4_h_r_10 <X> T_15_13.sp4_h_l_43
 (6 11)  (768 219)  (768 219)  routing T_15_13.sp4_h_r_10 <X> T_15_13.sp4_h_l_43
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g2_5
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g2_6
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (47 11)  (809 219)  (809 219)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (1 12)  (763 220)  (763 220)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (9 12)  (771 220)  (771 220)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_r_10
 (11 12)  (773 220)  (773 220)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_b_11
 (13 12)  (775 220)  (775 220)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_b_11
 (14 12)  (776 220)  (776 220)  routing T_15_13.bnl_op_0 <X> T_15_13.lc_trk_g3_0
 (15 12)  (777 220)  (777 220)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g3_1
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (783 220)  (783 220)  routing T_15_13.sp4_h_r_35 <X> T_15_13.lc_trk_g3_3
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 220)  (785 220)  routing T_15_13.sp4_h_r_35 <X> T_15_13.lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.sp4_h_r_35 <X> T_15_13.lc_trk_g3_3
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (50 12)  (812 220)  (812 220)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (763 221)  (763 221)  routing T_15_13.glb_netwk_4 <X> T_15_13.glb2local_3
 (12 13)  (774 221)  (774 221)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_b_11
 (14 13)  (776 221)  (776 221)  routing T_15_13.bnl_op_0 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (780 221)  (780 221)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g3_1
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 221)  (785 221)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g3_2
 (24 13)  (786 221)  (786 221)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g3_2
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (47 13)  (809 221)  (809 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (15 14)  (777 222)  (777 222)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g3_5
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 223)  (786 223)  routing T_15_13.tnl_op_6 <X> T_15_13.lc_trk_g3_6
 (25 15)  (787 223)  (787 223)  routing T_15_13.tnl_op_6 <X> T_15_13.lc_trk_g3_6


LogicTile_16_13

 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp12_h_r_8 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (50 2)  (866 210)  (866 210)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 211)  (841 211)  routing T_16_13.sp4_r_v_b_30 <X> T_16_13.lc_trk_g0_6
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (3 4)  (819 212)  (819 212)  routing T_16_13.sp12_v_t_23 <X> T_16_13.sp12_h_r_0
 (14 4)  (830 212)  (830 212)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g1_0
 (16 5)  (832 213)  (832 213)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (15 6)  (831 214)  (831 214)  routing T_16_13.lft_op_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 214)  (834 214)  routing T_16_13.lft_op_5 <X> T_16_13.lc_trk_g1_5
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 214)  (839 214)  routing T_16_13.sp4_v_b_23 <X> T_16_13.lc_trk_g1_7
 (24 6)  (840 214)  (840 214)  routing T_16_13.sp4_v_b_23 <X> T_16_13.lc_trk_g1_7
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (22 7)  (838 215)  (838 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 215)  (841 215)  routing T_16_13.sp4_r_v_b_30 <X> T_16_13.lc_trk_g1_6
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (41 7)  (857 215)  (857 215)  LC_3 Logic Functioning bit
 (15 8)  (831 216)  (831 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (16 8)  (832 216)  (832 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 216)  (834 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (14 9)  (830 217)  (830 217)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g2_0
 (15 9)  (831 217)  (831 217)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (834 217)  (834 217)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (15 10)  (831 218)  (831 218)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (16 10)  (832 218)  (832 218)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 218)  (844 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (12 11)  (828 219)  (828 219)  routing T_16_13.sp4_h_l_45 <X> T_16_13.sp4_v_t_45
 (18 11)  (834 219)  (834 219)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 219)  (848 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 219)  (849 219)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.input_2_5
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (21 12)  (837 220)  (837 220)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (24 12)  (840 220)  (840 220)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (14 13)  (830 221)  (830 221)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g3_0
 (15 13)  (831 221)  (831 221)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (11 14)  (827 222)  (827 222)  routing T_16_13.sp4_h_l_43 <X> T_16_13.sp4_v_t_46
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g3_7
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g3_7
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 223)  (841 223)  routing T_16_13.sp4_r_v_b_46 <X> T_16_13.lc_trk_g3_6


LogicTile_17_13

 (21 0)  (895 208)  (895 208)  routing T_17_13.lft_op_3 <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 208)  (898 208)  routing T_17_13.lft_op_3 <X> T_17_13.lc_trk_g0_3
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 212)  (895 212)  routing T_17_13.sp12_h_r_3 <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.sp12_h_r_3 <X> T_17_13.lc_trk_g1_3
 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (21 5)  (895 213)  (895 213)  routing T_17_13.sp12_h_r_3 <X> T_17_13.lc_trk_g1_3
 (5 6)  (879 214)  (879 214)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_l_38
 (6 7)  (880 215)  (880 215)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_l_38
 (22 7)  (896 215)  (896 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 215)  (897 215)  routing T_17_13.sp4_h_r_6 <X> T_17_13.lc_trk_g1_6
 (24 7)  (898 215)  (898 215)  routing T_17_13.sp4_h_r_6 <X> T_17_13.lc_trk_g1_6
 (25 7)  (899 215)  (899 215)  routing T_17_13.sp4_h_r_6 <X> T_17_13.lc_trk_g1_6
 (14 8)  (888 216)  (888 216)  routing T_17_13.sp4_v_b_24 <X> T_17_13.lc_trk_g2_0
 (16 9)  (890 217)  (890 217)  routing T_17_13.sp4_v_b_24 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (51 10)  (925 218)  (925 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 220)  (904 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (50 12)  (924 220)  (924 220)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 221)  (904 221)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit
 (53 13)  (927 221)  (927 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 222)  (879 222)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_44
 (6 15)  (880 223)  (880 223)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_44


LogicTile_18_13

 (0 0)  (928 208)  (928 208)  Negative Clock bit

 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (27 1)  (955 209)  (955 209)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (40 1)  (968 209)  (968 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (47 1)  (975 209)  (975 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 222)  (943 222)  routing T_18_13.sp4_h_l_24 <X> T_18_13.lc_trk_g3_5
 (16 14)  (944 222)  (944 222)  routing T_18_13.sp4_h_l_24 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.sp4_h_l_24 <X> T_18_13.lc_trk_g3_5


LogicTile_19_13

 (15 0)  (997 208)  (997 208)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g0_1
 (16 0)  (998 208)  (998 208)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g0_1
 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 208)  (1000 208)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g0_1
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (987 210)  (987 210)  routing T_19_13.sp4_v_t_43 <X> T_19_13.sp4_h_l_37
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (4 3)  (986 211)  (986 211)  routing T_19_13.sp4_v_t_43 <X> T_19_13.sp4_h_l_37
 (6 3)  (988 211)  (988 211)  routing T_19_13.sp4_v_t_43 <X> T_19_13.sp4_h_l_37
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 212)  (996 212)  routing T_19_13.sp4_h_r_8 <X> T_19_13.lc_trk_g1_0
 (15 4)  (997 212)  (997 212)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g1_1
 (16 4)  (998 212)  (998 212)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1000 212)  (1000 212)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g1_1
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 212)  (1005 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (15 5)  (997 213)  (997 213)  routing T_19_13.sp4_h_r_8 <X> T_19_13.lc_trk_g1_0
 (16 5)  (998 213)  (998 213)  routing T_19_13.sp4_h_r_8 <X> T_19_13.lc_trk_g1_0
 (17 5)  (999 213)  (999 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (21 6)  (1003 214)  (1003 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 214)  (1005 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (24 6)  (1006 214)  (1006 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (21 7)  (1003 215)  (1003 215)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (12 8)  (994 216)  (994 216)  routing T_19_13.sp4_v_t_45 <X> T_19_13.sp4_h_r_8
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 220)  (1016 220)  routing T_19_13.lc_trk_g1_0 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (51 12)  (1033 220)  (1033 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1008 221)  (1008 221)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 221)  (1019 221)  LC_6 Logic Functioning bit
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 222)  (1008 222)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 222)  (1013 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 222)  (1016 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 222)  (1018 222)  LC_7 Logic Functioning bit
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (38 14)  (1020 222)  (1020 222)  LC_7 Logic Functioning bit
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (41 14)  (1023 222)  (1023 222)  LC_7 Logic Functioning bit
 (43 14)  (1025 222)  (1025 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (46 14)  (1028 222)  (1028 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 223)  (1007 223)  routing T_19_13.sp4_r_v_b_46 <X> T_19_13.lc_trk_g3_6
 (26 15)  (1008 223)  (1008 223)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 223)  (1009 223)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 223)  (1010 223)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 223)  (1013 223)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 223)  (1019 223)  LC_7 Logic Functioning bit
 (39 15)  (1021 223)  (1021 223)  LC_7 Logic Functioning bit


LogicTile_20_13

 (0 0)  (1036 208)  (1036 208)  Negative Clock bit

 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_1 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (14 6)  (1050 214)  (1050 214)  routing T_20_13.sp12_h_l_3 <X> T_20_13.lc_trk_g1_4
 (14 7)  (1050 215)  (1050 215)  routing T_20_13.sp12_h_l_3 <X> T_20_13.lc_trk_g1_4
 (15 7)  (1051 215)  (1051 215)  routing T_20_13.sp12_h_l_3 <X> T_20_13.lc_trk_g1_4
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 8)  (1062 216)  (1062 216)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 216)  (1063 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 216)  (1066 216)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 216)  (1070 216)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 216)  (1072 216)  LC_4 Logic Functioning bit
 (38 8)  (1074 216)  (1074 216)  LC_4 Logic Functioning bit
 (45 8)  (1081 216)  (1081 216)  LC_4 Logic Functioning bit
 (48 8)  (1084 216)  (1084 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1062 217)  (1062 217)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 217)  (1064 217)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 217)  (1065 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 217)  (1067 217)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (37 9)  (1073 217)  (1073 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (39 9)  (1075 217)  (1075 217)  LC_4 Logic Functioning bit
 (40 9)  (1076 217)  (1076 217)  LC_4 Logic Functioning bit
 (42 9)  (1078 217)  (1078 217)  LC_4 Logic Functioning bit
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 219)  (1059 219)  routing T_20_13.sp4_h_r_30 <X> T_20_13.lc_trk_g2_6
 (24 11)  (1060 219)  (1060 219)  routing T_20_13.sp4_h_r_30 <X> T_20_13.lc_trk_g2_6
 (25 11)  (1061 219)  (1061 219)  routing T_20_13.sp4_h_r_30 <X> T_20_13.lc_trk_g2_6
 (25 12)  (1061 220)  (1061 220)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g3_2
 (22 13)  (1058 221)  (1058 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 221)  (1059 221)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g3_2
 (24 13)  (1060 221)  (1060 221)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g3_2
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_13

 (5 10)  (1149 218)  (1149 218)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43
 (6 11)  (1150 219)  (1150 219)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43
 (8 14)  (1152 222)  (1152 222)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_47
 (9 14)  (1153 222)  (1153 222)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_47


LogicTile_23_13

 (5 14)  (1203 222)  (1203 222)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_44
 (4 15)  (1202 223)  (1202 223)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_44
 (6 15)  (1204 223)  (1204 223)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_44


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_11_12

 (5 8)  (551 200)  (551 200)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_h_r_6
 (12 12)  (558 204)  (558 204)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_r_11


LogicTile_12_12

 (11 0)  (611 192)  (611 192)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_v_b_2
 (25 0)  (625 192)  (625 192)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g0_2
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 194)  (614 194)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g0_4
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 196)  (623 196)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (46 4)  (646 196)  (646 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 196)  (650 196)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (652 196)  (652 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (621 197)  (621 197)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (37 5)  (637 197)  (637 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (40 5)  (640 197)  (640 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (15 6)  (615 198)  (615 198)  routing T_12_12.sp4_h_r_13 <X> T_12_12.lc_trk_g1_5
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_h_r_13 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.sp4_h_r_13 <X> T_12_12.lc_trk_g1_5
 (25 6)  (625 198)  (625 198)  routing T_12_12.sp4_h_r_14 <X> T_12_12.lc_trk_g1_6
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 199)  (623 199)  routing T_12_12.sp4_h_r_14 <X> T_12_12.lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.sp4_h_r_14 <X> T_12_12.lc_trk_g1_6
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (21 8)  (621 200)  (621 200)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g2_3
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 200)  (624 200)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g2_3
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (46 8)  (646 200)  (646 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 200)  (650 200)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (615 201)  (615 201)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g2_0
 (16 9)  (616 201)  (616 201)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 201)  (630 201)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 202)  (623 202)  routing T_12_12.sp4_v_b_47 <X> T_12_12.lc_trk_g2_7
 (24 10)  (624 202)  (624 202)  routing T_12_12.sp4_v_b_47 <X> T_12_12.lc_trk_g2_7
 (25 10)  (625 202)  (625 202)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g2_6
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 202)  (640 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (46 10)  (646 202)  (646 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 203)  (626 203)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (53 11)  (653 203)  (653 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 204)  (634 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (14 13)  (614 205)  (614 205)  routing T_12_12.tnl_op_0 <X> T_12_12.lc_trk_g3_0
 (15 13)  (615 205)  (615 205)  routing T_12_12.tnl_op_0 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 205)  (637 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 206)  (631 206)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 206)  (635 206)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_7
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 207)  (634 207)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_7
 (35 15)  (635 207)  (635 207)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.input_2_7
 (48 15)  (648 207)  (648 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (651 207)  (651 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_12

 (10 0)  (664 192)  (664 192)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_r_1
 (21 0)  (675 192)  (675 192)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g0_3
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 192)  (679 192)  routing T_13_12.lft_op_2 <X> T_13_12.lc_trk_g0_2
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.lft_op_2 <X> T_13_12.lc_trk_g0_2
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (51 1)  (705 193)  (705 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (15 3)  (669 195)  (669 195)  routing T_13_12.sp4_v_t_9 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_v_t_9 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (672 195)  (672 195)  routing T_13_12.sp4_r_v_b_29 <X> T_13_12.lc_trk_g0_5
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 196)  (694 196)  LC_2 Logic Functioning bit
 (42 4)  (696 196)  (696 196)  LC_2 Logic Functioning bit
 (46 4)  (700 196)  (700 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (669 197)  (669 197)  routing T_13_12.sp4_v_t_5 <X> T_13_12.lc_trk_g1_0
 (16 5)  (670 197)  (670 197)  routing T_13_12.sp4_v_t_5 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 197)  (678 197)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g1_2
 (25 5)  (679 197)  (679 197)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g1_2
 (26 5)  (680 197)  (680 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (14 6)  (668 198)  (668 198)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 198)  (684 198)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 198)  (689 198)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.input_2_3
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (15 7)  (669 199)  (669 199)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (21 8)  (675 200)  (675 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 200)  (677 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (24 8)  (678 200)  (678 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 201)  (679 201)  routing T_13_12.sp4_r_v_b_34 <X> T_13_12.lc_trk_g2_2
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 201)  (682 201)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.tnr_op_7 <X> T_13_12.lc_trk_g2_7
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (46 10)  (700 202)  (700 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (704 202)  (704 202)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 203)  (668 203)  routing T_13_12.tnl_op_4 <X> T_13_12.lc_trk_g2_4
 (15 11)  (669 203)  (669 203)  routing T_13_12.tnl_op_4 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 203)  (677 203)  routing T_13_12.sp4_h_r_30 <X> T_13_12.lc_trk_g2_6
 (24 11)  (678 203)  (678 203)  routing T_13_12.sp4_h_r_30 <X> T_13_12.lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.sp4_h_r_30 <X> T_13_12.lc_trk_g2_6
 (27 11)  (681 203)  (681 203)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 203)  (691 203)  LC_5 Logic Functioning bit
 (1 12)  (655 204)  (655 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (10 12)  (664 204)  (664 204)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_r_10
 (14 12)  (668 204)  (668 204)  routing T_13_12.rgt_op_0 <X> T_13_12.lc_trk_g3_0
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g3_3
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (46 12)  (700 204)  (700 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (704 204)  (704 204)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (655 205)  (655 205)  routing T_13_12.glb_netwk_4 <X> T_13_12.glb2local_3
 (15 13)  (669 205)  (669 205)  routing T_13_12.rgt_op_0 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g3_3
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (11 14)  (665 206)  (665 206)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (13 14)  (667 206)  (667 206)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (51 14)  (705 206)  (705 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (666 207)  (666 207)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (15 15)  (669 207)  (669 207)  routing T_13_12.sp4_v_t_33 <X> T_13_12.lc_trk_g3_4
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp4_v_t_33 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 207)  (685 207)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 207)  (687 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7


LogicTile_14_12

 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (40 0)  (748 192)  (748 192)  LC_0 Logic Functioning bit
 (42 0)  (750 192)  (750 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (46 0)  (754 192)  (754 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (734 193)  (734 193)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (48 1)  (756 193)  (756 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (759 193)  (759 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (11 6)  (719 198)  (719 198)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_v_t_40
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (25 10)  (733 202)  (733 202)  routing T_14_12.sp4_v_b_38 <X> T_14_12.lc_trk_g2_6
 (10 11)  (718 203)  (718 203)  routing T_14_12.sp4_h_l_39 <X> T_14_12.sp4_v_t_42
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 203)  (731 203)  routing T_14_12.sp4_v_b_38 <X> T_14_12.lc_trk_g2_6
 (25 11)  (733 203)  (733 203)  routing T_14_12.sp4_v_b_38 <X> T_14_12.lc_trk_g2_6
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 206)  (722 206)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (14 15)  (722 207)  (722 207)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (15 15)  (723 207)  (723 207)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (16 15)  (724 207)  (724 207)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_12

 (5 2)  (767 194)  (767 194)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_h_l_37
 (6 2)  (768 194)  (768 194)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_37
 (4 3)  (766 195)  (766 195)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_h_l_37
 (6 3)  (768 195)  (768 195)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_h_l_37
 (10 5)  (772 197)  (772 197)  routing T_15_12.sp4_h_r_11 <X> T_15_12.sp4_v_b_4
 (5 6)  (767 198)  (767 198)  routing T_15_12.sp4_v_t_38 <X> T_15_12.sp4_h_l_38
 (6 7)  (768 199)  (768 199)  routing T_15_12.sp4_v_t_38 <X> T_15_12.sp4_h_l_38
 (10 11)  (772 203)  (772 203)  routing T_15_12.sp4_h_l_39 <X> T_15_12.sp4_v_t_42
 (8 13)  (770 205)  (770 205)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_b_10
 (9 13)  (771 205)  (771 205)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_b_10
 (10 13)  (772 205)  (772 205)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_b_10


LogicTile_16_12

 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 194)  (830 194)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.input_2_1
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (51 2)  (867 194)  (867 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (830 195)  (830 195)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (15 3)  (831 195)  (831 195)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (16 3)  (832 195)  (832 195)  routing T_16_12.sp4_h_l_9 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.input_2_1
 (34 3)  (850 195)  (850 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.input_2_1
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 196)  (831 196)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (18 5)  (834 197)  (834 197)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (5 6)  (821 198)  (821 198)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_h_l_38
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 198)  (851 198)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_3
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (46 6)  (862 198)  (862 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23
 (4 7)  (820 199)  (820 199)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_h_l_38
 (6 7)  (822 199)  (822 199)  routing T_16_12.sp4_v_t_44 <X> T_16_12.sp4_h_l_38
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 199)  (849 199)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_3
 (35 7)  (851 199)  (851 199)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_3
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (15 10)  (831 202)  (831 202)  routing T_16_12.tnr_op_5 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 202)  (839 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp12_v_b_11 <X> T_16_12.lc_trk_g3_3
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 206)  (830 206)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (837 206)  (837 206)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (25 14)  (841 206)  (841 206)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6
 (15 15)  (831 207)  (831 207)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (834 207)  (834 207)  routing T_16_12.sp4_r_v_b_45 <X> T_16_12.lc_trk_g3_5
 (21 15)  (837 207)  (837 207)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 207)  (839 207)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6


LogicTile_17_12

 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (3 4)  (877 196)  (877 196)  routing T_17_12.sp12_v_t_23 <X> T_17_12.sp12_h_r_0
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (892 199)  (892 199)  routing T_17_12.sp4_r_v_b_29 <X> T_17_12.lc_trk_g1_5
 (16 10)  (890 202)  (890 202)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 202)  (892 202)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (18 11)  (892 203)  (892 203)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 204)  (907 204)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (43 12)  (917 204)  (917 204)  LC_6 Logic Functioning bit
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 205)  (911 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (26 14)  (900 206)  (900 206)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (43 14)  (917 206)  (917 206)  LC_7 Logic Functioning bit
 (50 14)  (924 206)  (924 206)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (925 206)  (925 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (902 207)  (902 207)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 207)  (905 207)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (37 15)  (911 207)  (911 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (10 0)  (938 192)  (938 192)  routing T_18_12.sp4_v_t_45 <X> T_18_12.sp4_h_r_1
 (19 4)  (947 196)  (947 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_19_12

 (5 14)  (987 206)  (987 206)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_h_l_44
 (6 15)  (988 207)  (988 207)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_h_l_44


LogicTile_22_12

 (8 9)  (1152 201)  (1152 201)  routing T_22_12.sp4_h_l_36 <X> T_22_12.sp4_v_b_7
 (9 9)  (1153 201)  (1153 201)  routing T_22_12.sp4_h_l_36 <X> T_22_12.sp4_v_b_7
 (10 9)  (1154 201)  (1154 201)  routing T_22_12.sp4_h_l_36 <X> T_22_12.sp4_v_b_7


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_11

 (13 12)  (559 188)  (559 188)  routing T_11_11.sp4_v_t_46 <X> T_11_11.sp4_v_b_11


LogicTile_12_11

 (2 4)  (602 180)  (602 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_11

 (11 13)  (665 189)  (665 189)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_h_r_11


LogicTile_14_11

 (3 12)  (711 188)  (711 188)  routing T_14_11.sp12_v_t_22 <X> T_14_11.sp12_h_r_1


LogicTile_15_11

 (8 11)  (770 187)  (770 187)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_42


LogicTile_16_11

 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 8)  (822 184)  (822 184)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_v_b_6
 (5 9)  (821 185)  (821 185)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_v_b_6
 (15 10)  (831 186)  (831 186)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (16 10)  (832 186)  (832 186)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 186)  (834 186)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (18 11)  (834 187)  (834 187)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (31 12)  (847 188)  (847 188)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (39 12)  (855 188)  (855 188)  LC_6 Logic Functioning bit
 (45 12)  (861 188)  (861 188)  LC_6 Logic Functioning bit
 (47 12)  (863 188)  (863 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (37 13)  (853 189)  (853 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (39 13)  (855 189)  (855 189)  LC_6 Logic Functioning bit
 (44 13)  (860 189)  (860 189)  LC_6 Logic Functioning bit
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_11

 (4 0)  (878 176)  (878 176)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_v_b_0
 (10 7)  (884 183)  (884 183)  routing T_17_11.sp4_h_l_46 <X> T_17_11.sp4_v_t_41
 (12 10)  (886 186)  (886 186)  routing T_17_11.sp4_v_t_45 <X> T_17_11.sp4_h_l_45
 (11 11)  (885 187)  (885 187)  routing T_17_11.sp4_v_t_45 <X> T_17_11.sp4_h_l_45


LogicTile_18_11

 (19 4)  (947 180)  (947 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_26_11

 (3 1)  (1351 177)  (1351 177)  routing T_26_11.sp12_h_l_23 <X> T_26_11.sp12_v_b_0
 (3 9)  (1351 185)  (1351 185)  routing T_26_11.sp12_h_l_22 <X> T_26_11.sp12_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_13_10

 (13 13)  (667 173)  (667 173)  routing T_13_10.sp4_v_t_43 <X> T_13_10.sp4_h_r_11


LogicTile_17_10

 (31 0)  (905 160)  (905 160)  routing T_17_10.lc_trk_g0_5 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (37 0)  (911 160)  (911 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (47 0)  (921 160)  (921 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (37 1)  (911 161)  (911 161)  LC_0 Logic Functioning bit
 (38 1)  (912 161)  (912 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (44 1)  (918 161)  (918 161)  LC_0 Logic Functioning bit
 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (890 162)  (890 162)  routing T_17_10.sp4_v_b_13 <X> T_17_10.lc_trk_g0_5
 (17 2)  (891 162)  (891 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 162)  (892 162)  routing T_17_10.sp4_v_b_13 <X> T_17_10.lc_trk_g0_5
 (18 3)  (892 163)  (892 163)  routing T_17_10.sp4_v_b_13 <X> T_17_10.lc_trk_g0_5
 (11 4)  (885 164)  (885 164)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_5
 (13 4)  (887 164)  (887 164)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_5
 (12 5)  (886 165)  (886 165)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_5
 (0 14)  (874 174)  (874 174)  routing T_17_10.glb_netwk_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_10

 (3 1)  (1309 161)  (1309 161)  routing T_25_10.sp12_h_l_23 <X> T_25_10.sp12_v_b_0


LogicTile_29_10

 (9 0)  (1519 160)  (1519 160)  routing T_29_10.sp4_v_t_36 <X> T_29_10.sp4_h_r_1


LogicTile_30_10

 (4 0)  (1568 160)  (1568 160)  routing T_30_10.sp4_v_t_37 <X> T_30_10.sp4_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 172)  (1730 172)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (5 13)  (1731 173)  (1731 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (6 13)  (1732 173)  (1732 173)  routing T_33_10.span4_horz_36 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 8)  (553 152)  (553 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 8)  (819 152)  (819 152)  routing T_16_9.sp12_v_t_22 <X> T_16_9.sp12_v_b_1
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9

 (7 8)  (1043 152)  (1043 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_21_9



LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1151 158)  (1151 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (19 2)  (1529 146)  (1529 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (13 0)  (613 128)  (613 128)  routing T_12_8.sp4_v_t_39 <X> T_12_8.sp4_v_b_2


LogicTile_13_8



LogicTile_14_8

 (3 0)  (711 128)  (711 128)  routing T_14_8.sp12_v_t_23 <X> T_14_8.sp12_v_b_0


LogicTile_15_8

 (4 0)  (766 128)  (766 128)  routing T_15_8.sp4_v_t_41 <X> T_15_8.sp4_v_b_0
 (6 0)  (768 128)  (768 128)  routing T_15_8.sp4_v_t_41 <X> T_15_8.sp4_v_b_0


LogicTile_16_8



LogicTile_17_8

 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (875 130)  (875 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (877 132)  (877 132)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_r_0
 (14 9)  (888 137)  (888 137)  routing T_17_8.sp12_v_b_16 <X> T_17_8.lc_trk_g2_0
 (16 9)  (890 137)  (890 137)  routing T_17_8.sp12_v_b_16 <X> T_17_8.lc_trk_g2_0
 (17 9)  (891 137)  (891 137)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (32 10)  (906 138)  (906 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 138)  (907 138)  routing T_17_8.lc_trk_g2_0 <X> T_17_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 138)  (910 138)  LC_5 Logic Functioning bit
 (37 10)  (911 138)  (911 138)  LC_5 Logic Functioning bit
 (38 10)  (912 138)  (912 138)  LC_5 Logic Functioning bit
 (39 10)  (913 138)  (913 138)  LC_5 Logic Functioning bit
 (45 10)  (919 138)  (919 138)  LC_5 Logic Functioning bit
 (47 10)  (921 138)  (921 138)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (910 139)  (910 139)  LC_5 Logic Functioning bit
 (37 11)  (911 139)  (911 139)  LC_5 Logic Functioning bit
 (38 11)  (912 139)  (912 139)  LC_5 Logic Functioning bit
 (39 11)  (913 139)  (913 139)  LC_5 Logic Functioning bit
 (44 11)  (918 139)  (918 139)  LC_5 Logic Functioning bit
 (7 13)  (881 141)  (881 141)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (874 142)  (874 142)  routing T_17_8.glb_netwk_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 142)  (875 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (1 3)  (1091 131)  (1091 131)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_22_8

 (8 13)  (1152 141)  (1152 141)  routing T_22_8.sp4_v_t_42 <X> T_22_8.sp4_v_b_10
 (10 13)  (1154 141)  (1154 141)  routing T_22_8.sp4_v_t_42 <X> T_22_8.sp4_v_b_10


LogicTile_23_8



LogicTile_24_8

 (8 5)  (1260 133)  (1260 133)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_4
 (9 5)  (1261 133)  (1261 133)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_4


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (3 1)  (1513 129)  (1513 129)  routing T_29_8.sp12_h_l_23 <X> T_29_8.sp12_v_b_0


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (31 6)  (319 118)  (319 118)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 118)  (320 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (328 118)  (328 118)  LC_3 Logic Functioning bit
 (41 6)  (329 118)  (329 118)  LC_3 Logic Functioning bit
 (42 6)  (330 118)  (330 118)  LC_3 Logic Functioning bit
 (43 6)  (331 118)  (331 118)  LC_3 Logic Functioning bit
 (53 6)  (341 118)  (341 118)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (40 7)  (328 119)  (328 119)  LC_3 Logic Functioning bit
 (41 7)  (329 119)  (329 119)  LC_3 Logic Functioning bit
 (42 7)  (330 119)  (330 119)  LC_3 Logic Functioning bit
 (43 7)  (331 119)  (331 119)  LC_3 Logic Functioning bit


LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


LogicTile_11_7

 (11 0)  (557 112)  (557 112)  routing T_11_7.sp4_v_t_46 <X> T_11_7.sp4_v_b_2
 (12 1)  (558 113)  (558 113)  routing T_11_7.sp4_v_t_46 <X> T_11_7.sp4_v_b_2


LogicTile_16_7

 (5 8)  (821 120)  (821 120)  routing T_16_7.sp4_v_t_43 <X> T_16_7.sp4_h_r_6
 (36 14)  (852 126)  (852 126)  LC_7 Logic Functioning bit
 (37 14)  (853 126)  (853 126)  LC_7 Logic Functioning bit
 (38 14)  (854 126)  (854 126)  LC_7 Logic Functioning bit
 (39 14)  (855 126)  (855 126)  LC_7 Logic Functioning bit
 (40 14)  (856 126)  (856 126)  LC_7 Logic Functioning bit
 (41 14)  (857 126)  (857 126)  LC_7 Logic Functioning bit
 (42 14)  (858 126)  (858 126)  LC_7 Logic Functioning bit
 (43 14)  (859 126)  (859 126)  LC_7 Logic Functioning bit
 (36 15)  (852 127)  (852 127)  LC_7 Logic Functioning bit
 (37 15)  (853 127)  (853 127)  LC_7 Logic Functioning bit
 (38 15)  (854 127)  (854 127)  LC_7 Logic Functioning bit
 (39 15)  (855 127)  (855 127)  LC_7 Logic Functioning bit
 (40 15)  (856 127)  (856 127)  LC_7 Logic Functioning bit
 (41 15)  (857 127)  (857 127)  LC_7 Logic Functioning bit
 (42 15)  (858 127)  (858 127)  LC_7 Logic Functioning bit
 (43 15)  (859 127)  (859 127)  LC_7 Logic Functioning bit
 (48 15)  (864 127)  (864 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_7

 (0 2)  (874 114)  (874 114)  routing T_17_7.glb_netwk_6 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (1 2)  (875 114)  (875 114)  routing T_17_7.glb_netwk_6 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (2 2)  (876 114)  (876 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (895 116)  (895 116)  routing T_17_7.sp4_h_r_19 <X> T_17_7.lc_trk_g1_3
 (22 4)  (896 116)  (896 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 116)  (897 116)  routing T_17_7.sp4_h_r_19 <X> T_17_7.lc_trk_g1_3
 (24 4)  (898 116)  (898 116)  routing T_17_7.sp4_h_r_19 <X> T_17_7.lc_trk_g1_3
 (21 5)  (895 117)  (895 117)  routing T_17_7.sp4_h_r_19 <X> T_17_7.lc_trk_g1_3
 (32 6)  (906 118)  (906 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 118)  (908 118)  routing T_17_7.lc_trk_g1_3 <X> T_17_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 118)  (910 118)  LC_3 Logic Functioning bit
 (37 6)  (911 118)  (911 118)  LC_3 Logic Functioning bit
 (38 6)  (912 118)  (912 118)  LC_3 Logic Functioning bit
 (39 6)  (913 118)  (913 118)  LC_3 Logic Functioning bit
 (45 6)  (919 118)  (919 118)  LC_3 Logic Functioning bit
 (31 7)  (905 119)  (905 119)  routing T_17_7.lc_trk_g1_3 <X> T_17_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 119)  (910 119)  LC_3 Logic Functioning bit
 (37 7)  (911 119)  (911 119)  LC_3 Logic Functioning bit
 (38 7)  (912 119)  (912 119)  LC_3 Logic Functioning bit
 (39 7)  (913 119)  (913 119)  LC_3 Logic Functioning bit
 (44 7)  (918 119)  (918 119)  LC_3 Logic Functioning bit
 (46 7)  (920 119)  (920 119)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (0 14)  (874 126)  (874 126)  routing T_17_7.glb_netwk_4 <X> T_17_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 126)  (875 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_7

 (11 1)  (1101 113)  (1101 113)  routing T_21_7.sp4_h_l_43 <X> T_21_7.sp4_h_r_2
 (13 1)  (1103 113)  (1103 113)  routing T_21_7.sp4_h_l_43 <X> T_21_7.sp4_h_r_2


RAM_Tile_25_7

 (11 8)  (1317 120)  (1317 120)  routing T_25_7.sp4_h_l_39 <X> T_25_7.sp4_v_b_8
 (13 8)  (1319 120)  (1319 120)  routing T_25_7.sp4_h_l_39 <X> T_25_7.sp4_v_b_8
 (12 9)  (1318 121)  (1318 121)  routing T_25_7.sp4_h_l_39 <X> T_25_7.sp4_v_b_8


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 98)  (0 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


RAM_Tile_8_6

 (3 7)  (399 103)  (399 103)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_v_t_23


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23


LogicTile_17_6

 (9 1)  (883 97)  (883 97)  routing T_17_6.sp4_v_t_40 <X> T_17_6.sp4_v_b_1
 (10 1)  (884 97)  (884 97)  routing T_17_6.sp4_v_t_40 <X> T_17_6.sp4_v_b_1
 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1


LogicTile_19_6

 (3 12)  (985 108)  (985 108)  routing T_19_6.sp12_v_t_22 <X> T_19_6.sp12_h_r_1


LogicTile_28_6

 (2 14)  (1458 110)  (1458 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_6

 (10 8)  (1520 104)  (1520 104)  routing T_29_6.sp4_v_t_39 <X> T_29_6.sp4_h_r_7


LogicTile_30_6

 (13 5)  (1577 101)  (1577 101)  routing T_30_6.sp4_v_t_37 <X> T_30_6.sp4_h_r_5


LogicTile_31_6

 (3 9)  (1621 105)  (1621 105)  routing T_31_6.sp12_h_l_22 <X> T_31_6.sp12_v_b_1
 (4 9)  (1622 105)  (1622 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6
 (6 9)  (1624 105)  (1624 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (4 3)  (1730 99)  (1730 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_5

 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23
 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1


LogicTile_18_5

 (3 7)  (931 87)  (931 87)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_v_t_23


LogicTile_26_5

 (19 7)  (1367 87)  (1367 87)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_5

 (3 13)  (1513 93)  (1513 93)  routing T_29_5.sp12_h_l_22 <X> T_29_5.sp12_h_r_1


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 82)  (1734 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 86)  (1730 86)  routing T_33_5.span12_horz_6 <X> T_33_5.lc_trk_g0_6
 (4 7)  (1730 87)  (1730 87)  routing T_33_5.span12_horz_6 <X> T_33_5.lc_trk_g0_6
 (5 7)  (1731 87)  (1731 87)  routing T_33_5.span12_horz_6 <X> T_33_5.lc_trk_g0_6
 (7 7)  (1733 87)  (1733 87)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


LogicTile_7_4

 (4 8)  (346 72)  (346 72)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_v_b_6
 (6 8)  (348 72)  (348 72)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_v_b_6


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_12_4

 (11 4)  (611 68)  (611 68)  routing T_12_4.sp4_v_t_39 <X> T_12_4.sp4_v_b_5
 (12 5)  (612 69)  (612 69)  routing T_12_4.sp4_v_t_39 <X> T_12_4.sp4_v_b_5


LogicTile_15_4

 (4 0)  (766 64)  (766 64)  routing T_15_4.sp4_v_t_37 <X> T_15_4.sp4_v_b_0


LogicTile_16_4

 (13 9)  (829 73)  (829 73)  routing T_16_4.sp4_v_t_38 <X> T_16_4.sp4_h_r_8


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_20_4

 (11 0)  (1047 64)  (1047 64)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2
 (13 0)  (1049 64)  (1049 64)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2
 (12 1)  (1048 65)  (1048 65)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6
 (6 8)  (1150 72)  (1150 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6


LogicTile_24_4

 (9 5)  (1261 69)  (1261 69)  routing T_24_4.sp4_v_t_41 <X> T_24_4.sp4_v_b_4


RAM_Tile_25_4

 (3 12)  (1309 76)  (1309 76)  routing T_25_4.sp12_v_t_22 <X> T_25_4.sp12_h_r_1


LogicTile_26_4

 (19 6)  (1367 70)  (1367 70)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_31_4

 (19 3)  (1637 67)  (1637 67)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_6 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_6 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (6 7)  (1732 71)  (1732 71)  routing T_33_4.span12_horz_14 <X> T_33_4.lc_trk_g0_6
 (7 7)  (1733 71)  (1733 71)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_3

 (3 0)  (399 48)  (399 48)  routing T_8_3.sp12_v_t_23 <X> T_8_3.sp12_v_b_0


LogicTile_11_3

 (11 4)  (557 52)  (557 52)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5
 (12 5)  (558 53)  (558 53)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5


LogicTile_23_3

 (3 12)  (1201 60)  (1201 60)  routing T_23_3.sp12_v_t_22 <X> T_23_3.sp12_h_r_1


RAM_Tile_25_3

 (19 6)  (1325 54)  (1325 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (13 8)  (1319 56)  (1319 56)  routing T_25_3.sp4_v_t_45 <X> T_25_3.sp4_v_b_8


LogicTile_30_3

 (2 6)  (1566 54)  (1566 54)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 60)  (1738 60)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_t_15
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_17_2

 (9 1)  (883 33)  (883 33)  routing T_17_2.sp4_v_t_36 <X> T_17_2.sp4_v_b_1


LogicTile_24_2

 (3 4)  (1255 36)  (1255 36)  routing T_24_2.sp12_v_t_23 <X> T_24_2.sp12_h_r_0


LogicTile_26_2

 (4 1)  (1352 33)  (1352 33)  routing T_26_2.sp4_v_t_42 <X> T_26_2.sp4_h_r_0


LogicTile_30_2

 (6 1)  (1570 33)  (1570 33)  routing T_30_2.sp4_h_l_37 <X> T_30_2.sp4_h_r_0


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 33)  (1730 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (5 1)  (1731 33)  (1731 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (6 1)  (1732 33)  (1732 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (7 1)  (1733 33)  (1733 33)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_24 lc_trk_g0_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (4 9)  (1730 41)  (1730 41)  routing T_33_2.span12_horz_16 <X> T_33_2.lc_trk_g1_0
 (6 9)  (1732 41)  (1732 41)  routing T_33_2.span12_horz_16 <X> T_33_2.lc_trk_g1_0
 (7 9)  (1733 41)  (1733 41)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_0 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_14_1

 (19 6)  (727 22)  (727 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_1

 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_21_1

 (1 3)  (1091 19)  (1091 19)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_1

 (8 13)  (1260 29)  (1260 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (9 13)  (1261 29)  (1261 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (10 13)  (1262 29)  (1262 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10


LogicTile_26_1

 (13 13)  (1361 29)  (1361 29)  routing T_26_1.sp4_v_t_43 <X> T_26_1.sp4_h_r_11


LogicTile_29_1

 (19 6)  (1529 22)  (1529 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_1

 (11 13)  (1575 29)  (1575 29)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_11


LogicTile_31_1

 (13 9)  (1631 25)  (1631 25)  routing T_31_1.sp4_v_t_38 <X> T_31_1.sp4_h_r_8


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (5 4)  (1731 20)  (1731 20)  routing T_33_1.span4_horz_21 <X> T_33_1.lc_trk_g0_5
 (6 4)  (1732 20)  (1732 20)  routing T_33_1.span4_horz_21 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_21 lc_trk_g0_5
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_horz_35 <X> T_33_1.lc_trk_g1_3
 (6 10)  (1732 26)  (1732 26)  routing T_33_1.span4_horz_35 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 26)  (1734 26)  routing T_33_1.span4_horz_35 <X> T_33_1.lc_trk_g1_3
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (5 6)  (197 8)  (197 8)  routing T_4_0.span4_horz_r_7 <X> T_4_0.lc_trk_g0_7
 (7 6)  (199 8)  (199 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (200 9)  (200 9)  routing T_4_0.span4_horz_r_7 <X> T_4_0.lc_trk_g0_7
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g0_7 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_7 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 12)  (376 3)  (376 3)  routing T_7_0.span4_vert_43 <X> T_7_0.span4_horz_l_15
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (4 4)  (412 11)  (412 11)  routing T_8_0.span12_vert_4 <X> T_8_0.lc_trk_g0_4
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g0_4 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (4 5)  (412 10)  (412 10)  routing T_8_0.span12_vert_4 <X> T_8_0.lc_trk_g0_4
 (5 5)  (413 10)  (413 10)  routing T_8_0.span12_vert_4 <X> T_8_0.lc_trk_g0_4
 (7 5)  (415 10)  (415 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (6 4)  (564 11)  (564 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (4 0)  (616 15)  (616 15)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (4 1)  (616 14)  (616 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (5 1)  (617 14)  (617 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (6 1)  (618 14)  (618 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (7 1)  (619 14)  (619 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (5 2)  (617 12)  (617 12)  routing T_12_0.span4_horz_r_11 <X> T_12_0.lc_trk_g0_3
 (7 2)  (619 12)  (619 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (620 12)  (620 12)  routing T_12_0.span4_horz_r_11 <X> T_12_0.lc_trk_g0_3
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_3 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0

 (11 12)  (741 3)  (741 3)  routing T_14_0.span4_vert_19 <X> T_14_0.span4_horz_l_15
 (12 12)  (742 3)  (742 3)  routing T_14_0.span4_vert_19 <X> T_14_0.span4_horz_l_15


IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (5 4)  (779 11)  (779 11)  routing T_15_0.span4_vert_37 <X> T_15_0.lc_trk_g0_5
 (6 4)  (780 11)  (780 11)  routing T_15_0.span4_vert_37 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (782 11)  (782 11)  routing T_15_0.span4_vert_37 <X> T_15_0.lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_1 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (6 8)  (834 7)  (834 7)  routing T_16_0.span12_vert_17 <X> T_16_0.lc_trk_g1_1
 (7 8)  (835 7)  (835 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (836 6)  (836 6)  routing T_16_0.span12_vert_17 <X> T_16_0.lc_trk_g1_1
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_12 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (4 5)  (890 10)  (890 10)  routing T_17_0.span4_vert_12 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_12 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (5 0)  (1269 15)  (1269 15)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g0_1
 (6 0)  (1270 15)  (1270 15)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g0_1
 (7 0)  (1271 15)  (1271 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1272 15)  (1272 15)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g0_1
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (8 1)  (1272 14)  (1272 14)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g0_1
 (4 2)  (1268 12)  (1268 12)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (4 0)  (1322 15)  (1322 15)  routing T_25_0.span4_vert_32 <X> T_25_0.lc_trk_g0_0
 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (5 1)  (1323 14)  (1323 14)  routing T_25_0.span4_vert_32 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_32 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1341 2)  (1341 2)  routing T_25_0.span4_vert_43 <X> T_25_0.span4_horz_r_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1473 0)  (1473 0)  routing T_28_0.span4_horz_r_15 <X> T_28_0.lc_trk_g1_7
 (7 14)  (1475 0)  (1475 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1476 0)  (1476 0)  routing T_28_0.span4_horz_r_15 <X> T_28_0.lc_trk_g1_7


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1545 2)  (1545 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (14 13)  (1546 2)  (1546 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


