$date
	Sun Oct 23 05:16:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#891570
b1001 &
b1001 %
1$
b1001 !
1"
#891571
0"
#891574
b11100 &
b11100 %
#891578
b1110 &
b1110 %
#891582
b111 &
b111 %
#891586
b10110 &
b10110 %
#891590
b1011 &
b1011 %
#891594
b100010 &
b100010 %
#891598
b10001 &
b10001 %
#891602
b110100 &
b110100 %
#891606
b11010 &
b11010 %
#891610
b1101 &
b1101 %
#891614
b101000 &
b101000 %
#891618
b10100 &
b10100 %
#891622
b1010 &
b1010 %
#891626
b101 &
b101 %
#891630
b10000 &
b10000 %
#891634
b1000 &
b1000 %
#891638
b100 &
b100 %
#891642
b10 &
b10 %
#891646
b1 &
1#
b1 %
#891650
b0 &
b0 %
0#
0$
#1948574
b11 &
b11 %
1$
b11 !
1"
#1948575
0"
#1948578
b1010 &
b1010 %
#1948582
b101 &
b101 %
#1948586
b10000 &
b10000 %
#1948590
b1000 &
b1000 %
#1948594
b100 &
b100 %
#1948598
b10 &
b10 %
#1948602
b1 &
b1 %
1#
#1948606
b0 &
0#
b0 %
0$
#2886502
b101 &
b101 %
1$
b101 !
1"
#2886503
0"
#2886506
b10000 &
b10000 %
#2886510
b1000 &
b1000 %
#2886514
b100 &
b100 %
#2886518
b10 &
b10 %
#2886522
b1 &
b1 %
1#
#2886526
b0 &
0#
b0 %
0$
#4500012
