12:54:42 **** Build of configuration Debug for project processor_pherificals_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 55702 D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/zynq_ejemplo_wrapper.xpfm standalone_ps7_cortexa9_0 D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals_system/Debug/system.bif
sdcard_gen --xpfm D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/zynq_ejemplo_wrapper/export/zynq_ejemplo_wrapper/zynq_ejemplo_wrapper.xpfm --sys_config zynq_ejemplo_wrapper --bif D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals_system/Debug/system.bif --bitstream D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit --elf D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/Debug/processor_pherificals.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals/_ide/bitstream/zynq_ejemplo_wrapper.bit
Running D:/programas/vivado/Vitis/2023.1/bin/bootgen  -image D:/Ing_electronica_unal/7_semestre/digital_electronics_2/digital-2-lab/project/vitis/processor_pherificals_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

12:54:51 Build Finished (took 9s.167ms)

