<profile>

<section name = "Vivado HLS Report for 'l2_trigger'" level="0">
<item name = "Date">Fri Apr 13 14:50:13 2018
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">l2_trigger</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">6.76</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 32767, 1, -, -, 0 ~ 32767, no</column>
<column name="- Loop 2">16, 262152, 2 ~ 32769, -, -, 8, no</column>
<column name=" + Loop 2.1">0, 32767, 1, -, -, 0 ~ 32767, no</column>
<column name="- Loop 3">?, ?, 260 ~ 84014849, -, -, ?, no</column>
<column name=" + Loop 3.1">0, 65535, 1, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 3.2">256, 83883776, 2 ~ 655342, -, -, 128, no</column>
<column name="  ++ Loop 3.2.1">0, 655340, 18 ~ 20, -, -, 0 ~ 32767, no</column>
<column name="   +++ Loop 3.2.1.1">14, 14, 2, -, -, 7, no</column>
<column name=" + Loop 3.3">0, 65534, 2, -, -, 0 ~ 32767, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 418</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 58, 72</column>
<column name="Memory">58, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 524</column>
<column name="Register">-, -, 506, -</column>
<specialColumn name="Available">530, 400, 157200, 78600</specialColumn>
<specialColumn name="Utilization (%)">10, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="l2_trigger_CTRL_BUS_s_axi_U">l2_trigger_CTRL_BUS_s_axi, 0, 0, 58, 72</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_shift1_U">l2_trigger_data_shift1, 17, 0, 0, 9216, 17, 1, 156672</column>
<column name="data_shift2_U">l2_trigger_data_shift1, 17, 0, 0, 9216, 17, 1, 156672</column>
<column name="sum_overP1_U">l2_trigger_sum_overP1, 4, 0, 0, 1152, 32, 1, 36864</column>
<column name="sum_overP2_U">l2_trigger_sum_overP1, 4, 0, 0, 1152, 32, 1, 36864</column>
<column name="sum_pix1_U">l2_trigger_sum_overP1, 4, 0, 0, 1152, 32, 1, 36864</column>
<column name="sum_pix2_U">l2_trigger_sum_overP1, 4, 0, 0, 1152, 32, 1, 36864</column>
<column name="thresh1_U">l2_trigger_thresh1, 4, 0, 0, 1152, 31, 1, 35712</column>
<column name="thresh2_U">l2_trigger_thresh1, 4, 0, 0, 1152, 31, 1, 35712</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_5_fu_620_p2">+, 0, 0, 15, 15, 1</column>
<column name="i_6_fu_681_p2">+, 0, 0, 15, 15, 1</column>
<column name="i_7_fu_703_p2">+, 0, 0, 16, 16, 1</column>
<column name="i_8_fu_958_p2">+, 0, 0, 15, 15, 1</column>
<column name="i_9_fu_732_p2">+, 0, 0, 15, 15, 1</column>
<column name="kk_2_fu_640_p2">+, 0, 0, 4, 4, 1</column>
<column name="kk_3_fu_876_p2">+, 0, 0, 4, 4, 2</column>
<column name="tmp_16_fu_766_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_18_fu_777_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_20_fu_917_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_21_fu_923_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_23_fu_834_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp_25_fu_903_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_26_fu_910_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_28_fu_816_p2">+, 0, 0, 7, 15, 15</column>
<column name="tmp_29_fu_822_p2">+, 0, 0, 7, 15, 15</column>
<column name="tmp_34_fu_864_p2">+, 0, 0, 7, 15, 15</column>
<column name="tmp_35_fu_870_p2">+, 0, 0, 7, 15, 15</column>
<column name="tmp_6_fu_670_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_7_fu_721_p2">+, 0, 0, 8, 8, 1</column>
<column name="tmp_8_fu_687_p2">+, 0, 0, 15, 15, 15</column>
<column name="or_cond_fu_948_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_nbreadreq_fu_196_p9">and, 0, 0, 1, 1, 0</column>
<column name="exitcond1_fu_634_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond2_fu_698_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond6_fu_953_p2">icmp, 0, 0, 6, 15, 15</column>
<column name="exitcond7_fu_727_p2">icmp, 0, 0, 6, 15, 15</column>
<column name="exitcond8_fu_676_p2">icmp, 0, 0, 6, 15, 15</column>
<column name="exitcond9_fu_615_p2">icmp, 0, 0, 6, 15, 15</column>
<column name="exitcond_fu_715_p2">icmp, 0, 0, 3, 8, 9</column>
<column name="grp_fu_599_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="tmp_22_fu_933_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_30_fu_943_p2">icmp, 0, 0, 11, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 17, 1, 17</column>
<column name="ap_sig_ioackin_out_stream_TREADY">1, 2, 1, 2</column>
<column name="data_shift1_address0">14, 5, 14, 70</column>
<column name="data_shift1_d0">17, 4, 17, 68</column>
<column name="data_shift2_address0">14, 5, 14, 70</column>
<column name="data_shift2_d0">17, 4, 17, 68</column>
<column name="i_1_reg_496">15, 2, 15, 30</column>
<column name="i_2_reg_507">16, 2, 16, 32</column>
<column name="i_3_reg_541">15, 2, 15, 30</column>
<column name="i_4_reg_588">15, 2, 15, 30</column>
<column name="i_reg_474">15, 2, 15, 30</column>
<column name="in_stream_TDATA_blk_n">1, 2, 1, 2</column>
<column name="itrig_1_reg_557">32, 3, 32, 96</column>
<column name="itrig_reg_529">32, 2, 32, 64</column>
<column name="k_reg_518">8, 2, 8, 16</column>
<column name="kk_1_reg_577">4, 2, 4, 8</column>
<column name="kk_reg_485">4, 2, 4, 8</column>
<column name="out_stream_TDATA_blk_n">1, 2, 1, 2</column>
<column name="sum_overP1_address0">11, 3, 11, 33</column>
<column name="sum_overP1_d0">32, 4, 32, 128</column>
<column name="sum_overP2_address0">11, 3, 11, 33</column>
<column name="sum_overP2_d0">32, 4, 32, 128</column>
<column name="sum_pix1_address0">11, 6, 11, 66</column>
<column name="sum_pix1_d0">32, 3, 32, 96</column>
<column name="sum_pix2_address0">11, 6, 11, 66</column>
<column name="sum_pix2_d0">32, 3, 32, 96</column>
<column name="thresh1_address0">11, 4, 11, 44</column>
<column name="thresh1_d0">31, 3, 31, 93</column>
<column name="thresh2_address0">11, 4, 11, 44</column>
<column name="thresh2_d0">31, 3, 31, 93</column>
<column name="trig_data">32, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_reg_ioackin_out_stream_TREADY">1, 0, 1, 0</column>
<column name="data_shift1_addr_1_reg_1116">14, 0, 14, 0</column>
<column name="data_shift2_addr_1_reg_1121">14, 0, 14, 0</column>
<column name="i_1_reg_496">15, 0, 15, 0</column>
<column name="i_2_reg_507">16, 0, 16, 0</column>
<column name="i_3_reg_541">15, 0, 15, 0</column>
<column name="i_4_reg_588">15, 0, 15, 0</column>
<column name="i_8_reg_1213">15, 0, 15, 0</column>
<column name="i_9_reg_1089">15, 0, 15, 0</column>
<column name="i_reg_474">15, 0, 15, 0</column>
<column name="itrig_1_reg_557">32, 0, 32, 0</column>
<column name="itrig_reg_529">32, 0, 32, 0</column>
<column name="k_reg_518">8, 0, 8, 0</column>
<column name="kk_1_reg_577">4, 0, 4, 0</column>
<column name="kk_2_reg_1049">4, 0, 4, 0</column>
<column name="kk_3_reg_1174">4, 0, 4, 0</column>
<column name="kk_reg_485">4, 0, 4, 0</column>
<column name="n_pixels_in_bus_read_reg_1025">16, 0, 16, 0</column>
<column name="p_old_reg_1203">1, 0, 1, 0</column>
<column name="phitmp_reg_1131">16, 0, 16, 0</column>
<column name="sum_overP1_addr_reg_1146">11, 0, 11, 0</column>
<column name="sum_overP2_addr_reg_1151">11, 0, 11, 0</column>
<column name="sum_pix1_addr_3_reg_1106">11, 0, 11, 0</column>
<column name="sum_pix2_addr_3_reg_1111">11, 0, 11, 0</column>
<column name="tmp_13_reg_1096">15, 0, 64, 49</column>
<column name="tmp_14_reg_1126">16, 0, 16, 0</column>
<column name="tmp_15_reg_1136">32, 0, 32, 0</column>
<column name="tmp_17_reg_1141">32, 0, 32, 0</column>
<column name="tmp_1_reg_1030">15, 0, 15, 0</column>
<column name="tmp_21_reg_1184">32, 0, 32, 0</column>
<column name="tmp_22_reg_1189">1, 0, 1, 0</column>
<column name="tmp_31_reg_1198">1, 0, 1, 0</column>
<column name="tmp_35_reg_1169">15, 0, 15, 0</column>
<column name="tmp_4_reg_1218">15, 0, 64, 49</column>
<column name="tmp_6_reg_1054">8, 0, 15, 7</column>
<column name="tmp_7_reg_1081">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 5, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 5, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, l2_trigger, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, l2_trigger, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, l2_trigger, return value</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 6, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 2, axis, in_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 5, axis, in_stream_V_id_V, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 6, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 8, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 8, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 2, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 5, axis, out_stream_V_id_V, pointer</column>
<column name="trig_data">out, 32, ap_ovld, trig_data, pointer</column>
<column name="trig_data_ap_vld">out, 1, ap_ovld, trig_data, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.76</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'sum_pix1_load_1', l2_trigger/cpp_code/v10/l2_trigger.cpp:79">load, 2.38, 2.38, -, -, -, -, -, -, &apos;sum_pix1&apos;, l2_trigger/cpp_code/v10/l2_trigger.cpp:35, -, -, -, -</column>
<column name="'tmp_16', l2_trigger/cpp_code/v10/l2_trigger.cpp:79">add, 2.00, 4.38, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="l2_trigger/cpp_code/v10/l2_trigger.cpp:79">store, 2.38, 6.76, &apos;tmp_16&apos;, l2_trigger/cpp_code/v10/l2_trigger.cpp:79, -, -, -, -, -, &apos;sum_pix1&apos;, l2_trigger/cpp_code/v10/l2_trigger.cpp:35, -, -, -, -</column>
</table>
</item>
</section>
</profile>
