// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module accelerator_accelerator_Pipeline_VITIS_LOOP_323_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        biases_l1_load,
        weights_l1_address0,
        weights_l1_ce0,
        weights_l1_we0,
        weights_l1_d0,
        weights_l1_q0,
        update_temp_mat_64_address0,
        update_temp_mat_64_ce0,
        update_temp_mat_64_q0,
        update_temp_mat_65_address0,
        update_temp_mat_65_ce0,
        update_temp_mat_65_q0,
        update_temp_mat_66_address0,
        update_temp_mat_66_ce0,
        update_temp_mat_66_q0,
        update_temp_mat_67_address0,
        update_temp_mat_67_ce0,
        update_temp_mat_67_q0,
        update_temp_mat_68_address0,
        update_temp_mat_68_ce0,
        update_temp_mat_68_q0,
        update_temp_mat_69_address0,
        update_temp_mat_69_ce0,
        update_temp_mat_69_q0,
        update_temp_mat_70_address0,
        update_temp_mat_70_ce0,
        update_temp_mat_70_q0,
        update_temp_mat_71_address0,
        update_temp_mat_71_ce0,
        update_temp_mat_71_q0,
        update_temp_mat_72_address0,
        update_temp_mat_72_ce0,
        update_temp_mat_72_q0,
        update_temp_mat_73_address0,
        update_temp_mat_73_ce0,
        update_temp_mat_73_q0,
        update_temp_mat_74_address0,
        update_temp_mat_74_ce0,
        update_temp_mat_74_q0,
        update_temp_mat_75_address0,
        update_temp_mat_75_ce0,
        update_temp_mat_75_q0,
        update_temp_mat_76_address0,
        update_temp_mat_76_ce0,
        update_temp_mat_76_q0,
        update_temp_mat_77_address0,
        update_temp_mat_77_ce0,
        update_temp_mat_77_q0,
        update_temp_mat_78_address0,
        update_temp_mat_78_ce0,
        update_temp_mat_78_q0,
        update_temp_mat_79_address0,
        update_temp_mat_79_ce0,
        update_temp_mat_79_q0,
        update_temp_mat_80_address0,
        update_temp_mat_80_ce0,
        update_temp_mat_80_q0,
        update_temp_mat_81_address0,
        update_temp_mat_81_ce0,
        update_temp_mat_81_q0,
        update_temp_mat_82_address0,
        update_temp_mat_82_ce0,
        update_temp_mat_82_q0,
        update_temp_mat_83_address0,
        update_temp_mat_83_ce0,
        update_temp_mat_83_q0,
        update_temp_mat_84_address0,
        update_temp_mat_84_ce0,
        update_temp_mat_84_q0,
        update_temp_mat_85_address0,
        update_temp_mat_85_ce0,
        update_temp_mat_85_q0,
        update_temp_mat_86_address0,
        update_temp_mat_86_ce0,
        update_temp_mat_86_q0,
        update_temp_mat_87_address0,
        update_temp_mat_87_ce0,
        update_temp_mat_87_q0,
        update_temp_mat_88_address0,
        update_temp_mat_88_ce0,
        update_temp_mat_88_q0,
        update_temp_mat_89_address0,
        update_temp_mat_89_ce0,
        update_temp_mat_89_q0,
        update_temp_mat_90_address0,
        update_temp_mat_90_ce0,
        update_temp_mat_90_q0,
        update_temp_mat_91_address0,
        update_temp_mat_91_ce0,
        update_temp_mat_91_q0,
        update_temp_mat_92_address0,
        update_temp_mat_92_ce0,
        update_temp_mat_92_q0,
        update_temp_mat_93_address0,
        update_temp_mat_93_ce0,
        update_temp_mat_93_q0,
        update_temp_mat_94_address0,
        update_temp_mat_94_ce0,
        update_temp_mat_94_q0,
        update_temp_mat_95_address0,
        update_temp_mat_95_ce0,
        update_temp_mat_95_q0,
        update_temp_mat_96_address0,
        update_temp_mat_96_ce0,
        update_temp_mat_96_q0,
        update_temp_mat_97_address0,
        update_temp_mat_97_ce0,
        update_temp_mat_97_q0,
        update_temp_mat_98_address0,
        update_temp_mat_98_ce0,
        update_temp_mat_98_q0,
        update_temp_mat_99_address0,
        update_temp_mat_99_ce0,
        update_temp_mat_99_q0,
        update_temp_mat_100_address0,
        update_temp_mat_100_ce0,
        update_temp_mat_100_q0,
        update_temp_mat_101_address0,
        update_temp_mat_101_ce0,
        update_temp_mat_101_q0,
        update_temp_mat_102_address0,
        update_temp_mat_102_ce0,
        update_temp_mat_102_q0,
        update_temp_mat_103_address0,
        update_temp_mat_103_ce0,
        update_temp_mat_103_q0,
        update_temp_mat_104_address0,
        update_temp_mat_104_ce0,
        update_temp_mat_104_q0,
        update_temp_mat_105_address0,
        update_temp_mat_105_ce0,
        update_temp_mat_105_q0,
        update_temp_mat_106_address0,
        update_temp_mat_106_ce0,
        update_temp_mat_106_q0,
        update_temp_mat_107_address0,
        update_temp_mat_107_ce0,
        update_temp_mat_107_q0,
        update_temp_mat_108_address0,
        update_temp_mat_108_ce0,
        update_temp_mat_108_q0,
        update_temp_mat_109_address0,
        update_temp_mat_109_ce0,
        update_temp_mat_109_q0,
        update_temp_mat_110_address0,
        update_temp_mat_110_ce0,
        update_temp_mat_110_q0,
        update_temp_mat_111_address0,
        update_temp_mat_111_ce0,
        update_temp_mat_111_q0,
        update_temp_mat_112_address0,
        update_temp_mat_112_ce0,
        update_temp_mat_112_q0,
        update_temp_mat_113_address0,
        update_temp_mat_113_ce0,
        update_temp_mat_113_q0,
        update_temp_mat_114_address0,
        update_temp_mat_114_ce0,
        update_temp_mat_114_q0,
        update_temp_mat_115_address0,
        update_temp_mat_115_ce0,
        update_temp_mat_115_q0,
        update_temp_mat_116_address0,
        update_temp_mat_116_ce0,
        update_temp_mat_116_q0,
        update_temp_mat_117_address0,
        update_temp_mat_117_ce0,
        update_temp_mat_117_q0,
        update_temp_mat_118_address0,
        update_temp_mat_118_ce0,
        update_temp_mat_118_q0,
        update_temp_mat_119_address0,
        update_temp_mat_119_ce0,
        update_temp_mat_119_q0,
        update_temp_mat_120_address0,
        update_temp_mat_120_ce0,
        update_temp_mat_120_q0,
        update_temp_mat_121_address0,
        update_temp_mat_121_ce0,
        update_temp_mat_121_q0,
        update_temp_mat_122_address0,
        update_temp_mat_122_ce0,
        update_temp_mat_122_q0,
        update_temp_mat_123_address0,
        update_temp_mat_123_ce0,
        update_temp_mat_123_q0,
        update_temp_mat_124_address0,
        update_temp_mat_124_ce0,
        update_temp_mat_124_q0,
        update_temp_mat_125_address0,
        update_temp_mat_125_ce0,
        update_temp_mat_125_q0,
        update_temp_mat_126_address0,
        update_temp_mat_126_ce0,
        update_temp_mat_126_q0,
        update_temp_mat_127_address0,
        update_temp_mat_127_ce0,
        update_temp_mat_127_q0,
        d_l1_0_load_2,
        d_l1_0_1_load_2,
        d_l1_0_2_load_2,
        d_l1_0_3_load_2,
        d_l1_0_4_load_2,
        d_l1_0_5_load_2,
        d_l1_0_6_load_2,
        d_l1_0_7_load_2,
        p_out,
        p_out_ap_vld,
        grp_fu_8485_p_din0,
        grp_fu_8485_p_din1,
        grp_fu_8485_p_opcode,
        grp_fu_8485_p_dout0,
        grp_fu_8485_p_ce,
        grp_fu_8493_p_din0,
        grp_fu_8493_p_din1,
        grp_fu_8493_p_opcode,
        grp_fu_8493_p_dout0,
        grp_fu_8493_p_ce,
        grp_fu_8497_p_din0,
        grp_fu_8497_p_din1,
        grp_fu_8497_p_opcode,
        grp_fu_8497_p_dout0,
        grp_fu_8497_p_ce,
        grp_fu_8501_p_din0,
        grp_fu_8501_p_din1,
        grp_fu_8501_p_opcode,
        grp_fu_8501_p_dout0,
        grp_fu_8501_p_ce,
        grp_fu_8505_p_din0,
        grp_fu_8505_p_din1,
        grp_fu_8505_p_opcode,
        grp_fu_8505_p_dout0,
        grp_fu_8505_p_ce,
        grp_fu_8509_p_din0,
        grp_fu_8509_p_din1,
        grp_fu_8509_p_opcode,
        grp_fu_8509_p_dout0,
        grp_fu_8509_p_ce,
        grp_fu_8513_p_din0,
        grp_fu_8513_p_din1,
        grp_fu_8513_p_opcode,
        grp_fu_8513_p_dout0,
        grp_fu_8513_p_ce,
        grp_fu_8517_p_din0,
        grp_fu_8517_p_din1,
        grp_fu_8517_p_opcode,
        grp_fu_8517_p_dout0,
        grp_fu_8517_p_ce,
        grp_fu_8521_p_din0,
        grp_fu_8521_p_din1,
        grp_fu_8521_p_opcode,
        grp_fu_8521_p_dout0,
        grp_fu_8521_p_ce,
        grp_fu_8525_p_din0,
        grp_fu_8525_p_din1,
        grp_fu_8525_p_opcode,
        grp_fu_8525_p_dout0,
        grp_fu_8525_p_ce,
        grp_fu_8529_p_din0,
        grp_fu_8529_p_din1,
        grp_fu_8529_p_opcode,
        grp_fu_8529_p_dout0,
        grp_fu_8529_p_ce,
        grp_fu_8581_p_din0,
        grp_fu_8581_p_din1,
        grp_fu_8581_p_dout0,
        grp_fu_8581_p_ce,
        grp_fu_8585_p_din0,
        grp_fu_8585_p_din1,
        grp_fu_8585_p_dout0,
        grp_fu_8585_p_ce,
        grp_fu_8589_p_din0,
        grp_fu_8589_p_din1,
        grp_fu_8589_p_dout0,
        grp_fu_8589_p_ce,
        grp_fu_8593_p_din0,
        grp_fu_8593_p_din1,
        grp_fu_8593_p_dout0,
        grp_fu_8593_p_ce,
        grp_fu_8597_p_din0,
        grp_fu_8597_p_din1,
        grp_fu_8597_p_dout0,
        grp_fu_8597_p_ce,
        grp_fu_8601_p_din0,
        grp_fu_8601_p_din1,
        grp_fu_8601_p_dout0,
        grp_fu_8601_p_ce,
        grp_fu_8605_p_din0,
        grp_fu_8605_p_din1,
        grp_fu_8605_p_dout0,
        grp_fu_8605_p_ce,
        grp_fu_8609_p_din0,
        grp_fu_8609_p_din1,
        grp_fu_8609_p_dout0,
        grp_fu_8609_p_ce,
        grp_fu_8613_p_din0,
        grp_fu_8613_p_din1,
        grp_fu_8613_p_dout0,
        grp_fu_8613_p_ce,
        grp_fu_8617_p_din0,
        grp_fu_8617_p_din1,
        grp_fu_8617_p_dout0,
        grp_fu_8617_p_ce,
        grp_fu_8621_p_din0,
        grp_fu_8621_p_din1,
        grp_fu_8621_p_dout0,
        grp_fu_8621_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] biases_l1_load;
output  [2:0] weights_l1_address0;
output   weights_l1_ce0;
output   weights_l1_we0;
output  [4095:0] weights_l1_d0;
input  [4095:0] weights_l1_q0;
output  [2:0] update_temp_mat_64_address0;
output   update_temp_mat_64_ce0;
input  [63:0] update_temp_mat_64_q0;
output  [2:0] update_temp_mat_65_address0;
output   update_temp_mat_65_ce0;
input  [63:0] update_temp_mat_65_q0;
output  [2:0] update_temp_mat_66_address0;
output   update_temp_mat_66_ce0;
input  [63:0] update_temp_mat_66_q0;
output  [2:0] update_temp_mat_67_address0;
output   update_temp_mat_67_ce0;
input  [63:0] update_temp_mat_67_q0;
output  [2:0] update_temp_mat_68_address0;
output   update_temp_mat_68_ce0;
input  [63:0] update_temp_mat_68_q0;
output  [2:0] update_temp_mat_69_address0;
output   update_temp_mat_69_ce0;
input  [63:0] update_temp_mat_69_q0;
output  [2:0] update_temp_mat_70_address0;
output   update_temp_mat_70_ce0;
input  [63:0] update_temp_mat_70_q0;
output  [2:0] update_temp_mat_71_address0;
output   update_temp_mat_71_ce0;
input  [63:0] update_temp_mat_71_q0;
output  [2:0] update_temp_mat_72_address0;
output   update_temp_mat_72_ce0;
input  [63:0] update_temp_mat_72_q0;
output  [2:0] update_temp_mat_73_address0;
output   update_temp_mat_73_ce0;
input  [63:0] update_temp_mat_73_q0;
output  [2:0] update_temp_mat_74_address0;
output   update_temp_mat_74_ce0;
input  [63:0] update_temp_mat_74_q0;
output  [2:0] update_temp_mat_75_address0;
output   update_temp_mat_75_ce0;
input  [63:0] update_temp_mat_75_q0;
output  [2:0] update_temp_mat_76_address0;
output   update_temp_mat_76_ce0;
input  [63:0] update_temp_mat_76_q0;
output  [2:0] update_temp_mat_77_address0;
output   update_temp_mat_77_ce0;
input  [63:0] update_temp_mat_77_q0;
output  [2:0] update_temp_mat_78_address0;
output   update_temp_mat_78_ce0;
input  [63:0] update_temp_mat_78_q0;
output  [2:0] update_temp_mat_79_address0;
output   update_temp_mat_79_ce0;
input  [63:0] update_temp_mat_79_q0;
output  [2:0] update_temp_mat_80_address0;
output   update_temp_mat_80_ce0;
input  [63:0] update_temp_mat_80_q0;
output  [2:0] update_temp_mat_81_address0;
output   update_temp_mat_81_ce0;
input  [63:0] update_temp_mat_81_q0;
output  [2:0] update_temp_mat_82_address0;
output   update_temp_mat_82_ce0;
input  [63:0] update_temp_mat_82_q0;
output  [2:0] update_temp_mat_83_address0;
output   update_temp_mat_83_ce0;
input  [63:0] update_temp_mat_83_q0;
output  [2:0] update_temp_mat_84_address0;
output   update_temp_mat_84_ce0;
input  [63:0] update_temp_mat_84_q0;
output  [2:0] update_temp_mat_85_address0;
output   update_temp_mat_85_ce0;
input  [63:0] update_temp_mat_85_q0;
output  [2:0] update_temp_mat_86_address0;
output   update_temp_mat_86_ce0;
input  [63:0] update_temp_mat_86_q0;
output  [2:0] update_temp_mat_87_address0;
output   update_temp_mat_87_ce0;
input  [63:0] update_temp_mat_87_q0;
output  [2:0] update_temp_mat_88_address0;
output   update_temp_mat_88_ce0;
input  [63:0] update_temp_mat_88_q0;
output  [2:0] update_temp_mat_89_address0;
output   update_temp_mat_89_ce0;
input  [63:0] update_temp_mat_89_q0;
output  [2:0] update_temp_mat_90_address0;
output   update_temp_mat_90_ce0;
input  [63:0] update_temp_mat_90_q0;
output  [2:0] update_temp_mat_91_address0;
output   update_temp_mat_91_ce0;
input  [63:0] update_temp_mat_91_q0;
output  [2:0] update_temp_mat_92_address0;
output   update_temp_mat_92_ce0;
input  [63:0] update_temp_mat_92_q0;
output  [2:0] update_temp_mat_93_address0;
output   update_temp_mat_93_ce0;
input  [63:0] update_temp_mat_93_q0;
output  [2:0] update_temp_mat_94_address0;
output   update_temp_mat_94_ce0;
input  [63:0] update_temp_mat_94_q0;
output  [2:0] update_temp_mat_95_address0;
output   update_temp_mat_95_ce0;
input  [63:0] update_temp_mat_95_q0;
output  [2:0] update_temp_mat_96_address0;
output   update_temp_mat_96_ce0;
input  [63:0] update_temp_mat_96_q0;
output  [2:0] update_temp_mat_97_address0;
output   update_temp_mat_97_ce0;
input  [63:0] update_temp_mat_97_q0;
output  [2:0] update_temp_mat_98_address0;
output   update_temp_mat_98_ce0;
input  [63:0] update_temp_mat_98_q0;
output  [2:0] update_temp_mat_99_address0;
output   update_temp_mat_99_ce0;
input  [63:0] update_temp_mat_99_q0;
output  [2:0] update_temp_mat_100_address0;
output   update_temp_mat_100_ce0;
input  [63:0] update_temp_mat_100_q0;
output  [2:0] update_temp_mat_101_address0;
output   update_temp_mat_101_ce0;
input  [63:0] update_temp_mat_101_q0;
output  [2:0] update_temp_mat_102_address0;
output   update_temp_mat_102_ce0;
input  [63:0] update_temp_mat_102_q0;
output  [2:0] update_temp_mat_103_address0;
output   update_temp_mat_103_ce0;
input  [63:0] update_temp_mat_103_q0;
output  [2:0] update_temp_mat_104_address0;
output   update_temp_mat_104_ce0;
input  [63:0] update_temp_mat_104_q0;
output  [2:0] update_temp_mat_105_address0;
output   update_temp_mat_105_ce0;
input  [63:0] update_temp_mat_105_q0;
output  [2:0] update_temp_mat_106_address0;
output   update_temp_mat_106_ce0;
input  [63:0] update_temp_mat_106_q0;
output  [2:0] update_temp_mat_107_address0;
output   update_temp_mat_107_ce0;
input  [63:0] update_temp_mat_107_q0;
output  [2:0] update_temp_mat_108_address0;
output   update_temp_mat_108_ce0;
input  [63:0] update_temp_mat_108_q0;
output  [2:0] update_temp_mat_109_address0;
output   update_temp_mat_109_ce0;
input  [63:0] update_temp_mat_109_q0;
output  [2:0] update_temp_mat_110_address0;
output   update_temp_mat_110_ce0;
input  [63:0] update_temp_mat_110_q0;
output  [2:0] update_temp_mat_111_address0;
output   update_temp_mat_111_ce0;
input  [63:0] update_temp_mat_111_q0;
output  [2:0] update_temp_mat_112_address0;
output   update_temp_mat_112_ce0;
input  [63:0] update_temp_mat_112_q0;
output  [2:0] update_temp_mat_113_address0;
output   update_temp_mat_113_ce0;
input  [63:0] update_temp_mat_113_q0;
output  [2:0] update_temp_mat_114_address0;
output   update_temp_mat_114_ce0;
input  [63:0] update_temp_mat_114_q0;
output  [2:0] update_temp_mat_115_address0;
output   update_temp_mat_115_ce0;
input  [63:0] update_temp_mat_115_q0;
output  [2:0] update_temp_mat_116_address0;
output   update_temp_mat_116_ce0;
input  [63:0] update_temp_mat_116_q0;
output  [2:0] update_temp_mat_117_address0;
output   update_temp_mat_117_ce0;
input  [63:0] update_temp_mat_117_q0;
output  [2:0] update_temp_mat_118_address0;
output   update_temp_mat_118_ce0;
input  [63:0] update_temp_mat_118_q0;
output  [2:0] update_temp_mat_119_address0;
output   update_temp_mat_119_ce0;
input  [63:0] update_temp_mat_119_q0;
output  [2:0] update_temp_mat_120_address0;
output   update_temp_mat_120_ce0;
input  [63:0] update_temp_mat_120_q0;
output  [2:0] update_temp_mat_121_address0;
output   update_temp_mat_121_ce0;
input  [63:0] update_temp_mat_121_q0;
output  [2:0] update_temp_mat_122_address0;
output   update_temp_mat_122_ce0;
input  [63:0] update_temp_mat_122_q0;
output  [2:0] update_temp_mat_123_address0;
output   update_temp_mat_123_ce0;
input  [63:0] update_temp_mat_123_q0;
output  [2:0] update_temp_mat_124_address0;
output   update_temp_mat_124_ce0;
input  [63:0] update_temp_mat_124_q0;
output  [2:0] update_temp_mat_125_address0;
output   update_temp_mat_125_ce0;
input  [63:0] update_temp_mat_125_q0;
output  [2:0] update_temp_mat_126_address0;
output   update_temp_mat_126_ce0;
input  [63:0] update_temp_mat_126_q0;
output  [2:0] update_temp_mat_127_address0;
output   update_temp_mat_127_ce0;
input  [63:0] update_temp_mat_127_q0;
input  [63:0] d_l1_0_load_2;
input  [63:0] d_l1_0_1_load_2;
input  [63:0] d_l1_0_2_load_2;
input  [63:0] d_l1_0_3_load_2;
input  [63:0] d_l1_0_4_load_2;
input  [63:0] d_l1_0_5_load_2;
input  [63:0] d_l1_0_6_load_2;
input  [63:0] d_l1_0_7_load_2;
output  [511:0] p_out;
output   p_out_ap_vld;
output  [63:0] grp_fu_8485_p_din0;
output  [63:0] grp_fu_8485_p_din1;
output  [0:0] grp_fu_8485_p_opcode;
input  [63:0] grp_fu_8485_p_dout0;
output   grp_fu_8485_p_ce;
output  [63:0] grp_fu_8493_p_din0;
output  [63:0] grp_fu_8493_p_din1;
output  [0:0] grp_fu_8493_p_opcode;
input  [63:0] grp_fu_8493_p_dout0;
output   grp_fu_8493_p_ce;
output  [63:0] grp_fu_8497_p_din0;
output  [63:0] grp_fu_8497_p_din1;
output  [0:0] grp_fu_8497_p_opcode;
input  [63:0] grp_fu_8497_p_dout0;
output   grp_fu_8497_p_ce;
output  [63:0] grp_fu_8501_p_din0;
output  [63:0] grp_fu_8501_p_din1;
output  [0:0] grp_fu_8501_p_opcode;
input  [63:0] grp_fu_8501_p_dout0;
output   grp_fu_8501_p_ce;
output  [63:0] grp_fu_8505_p_din0;
output  [63:0] grp_fu_8505_p_din1;
output  [0:0] grp_fu_8505_p_opcode;
input  [63:0] grp_fu_8505_p_dout0;
output   grp_fu_8505_p_ce;
output  [63:0] grp_fu_8509_p_din0;
output  [63:0] grp_fu_8509_p_din1;
output  [0:0] grp_fu_8509_p_opcode;
input  [63:0] grp_fu_8509_p_dout0;
output   grp_fu_8509_p_ce;
output  [63:0] grp_fu_8513_p_din0;
output  [63:0] grp_fu_8513_p_din1;
output  [0:0] grp_fu_8513_p_opcode;
input  [63:0] grp_fu_8513_p_dout0;
output   grp_fu_8513_p_ce;
output  [63:0] grp_fu_8517_p_din0;
output  [63:0] grp_fu_8517_p_din1;
output  [0:0] grp_fu_8517_p_opcode;
input  [63:0] grp_fu_8517_p_dout0;
output   grp_fu_8517_p_ce;
output  [63:0] grp_fu_8521_p_din0;
output  [63:0] grp_fu_8521_p_din1;
output  [0:0] grp_fu_8521_p_opcode;
input  [63:0] grp_fu_8521_p_dout0;
output   grp_fu_8521_p_ce;
output  [63:0] grp_fu_8525_p_din0;
output  [63:0] grp_fu_8525_p_din1;
output  [0:0] grp_fu_8525_p_opcode;
input  [63:0] grp_fu_8525_p_dout0;
output   grp_fu_8525_p_ce;
output  [63:0] grp_fu_8529_p_din0;
output  [63:0] grp_fu_8529_p_din1;
output  [0:0] grp_fu_8529_p_opcode;
input  [63:0] grp_fu_8529_p_dout0;
output   grp_fu_8529_p_ce;
output  [63:0] grp_fu_8581_p_din0;
output  [63:0] grp_fu_8581_p_din1;
input  [63:0] grp_fu_8581_p_dout0;
output   grp_fu_8581_p_ce;
output  [63:0] grp_fu_8585_p_din0;
output  [63:0] grp_fu_8585_p_din1;
input  [63:0] grp_fu_8585_p_dout0;
output   grp_fu_8585_p_ce;
output  [63:0] grp_fu_8589_p_din0;
output  [63:0] grp_fu_8589_p_din1;
input  [63:0] grp_fu_8589_p_dout0;
output   grp_fu_8589_p_ce;
output  [63:0] grp_fu_8593_p_din0;
output  [63:0] grp_fu_8593_p_din1;
input  [63:0] grp_fu_8593_p_dout0;
output   grp_fu_8593_p_ce;
output  [63:0] grp_fu_8597_p_din0;
output  [63:0] grp_fu_8597_p_din1;
input  [63:0] grp_fu_8597_p_dout0;
output   grp_fu_8597_p_ce;
output  [63:0] grp_fu_8601_p_din0;
output  [63:0] grp_fu_8601_p_din1;
input  [63:0] grp_fu_8601_p_dout0;
output   grp_fu_8601_p_ce;
output  [63:0] grp_fu_8605_p_din0;
output  [63:0] grp_fu_8605_p_din1;
input  [63:0] grp_fu_8605_p_dout0;
output   grp_fu_8605_p_ce;
output  [63:0] grp_fu_8609_p_din0;
output  [63:0] grp_fu_8609_p_din1;
input  [63:0] grp_fu_8609_p_dout0;
output   grp_fu_8609_p_ce;
output  [63:0] grp_fu_8613_p_din0;
output  [63:0] grp_fu_8613_p_din1;
input  [63:0] grp_fu_8613_p_dout0;
output   grp_fu_8613_p_ce;
output  [63:0] grp_fu_8617_p_din0;
output  [63:0] grp_fu_8617_p_din1;
input  [63:0] grp_fu_8617_p_dout0;
output   grp_fu_8617_p_ce;
output  [63:0] grp_fu_8621_p_din0;
output  [63:0] grp_fu_8621_p_din1;
input  [63:0] grp_fu_8621_p_dout0;
output   grp_fu_8621_p_ce;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln323_reg_2941;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln323_fu_1509_p2;
reg   [0:0] icmp_ln323_reg_2941_pp0_iter1_reg;
reg   [2:0] weights_l1_addr_reg_2945;
reg   [2:0] weights_l1_addr_reg_2945_pp0_iter1_reg;
reg   [2:0] weights_l1_addr_reg_2945_pp0_iter2_reg;
wire   [511:0] zext_ln327_fu_1602_p1;
reg   [511:0] zext_ln327_reg_3270;
reg   [511:0] zext_ln327_reg_3270_pp0_iter1_reg;
wire   [63:0] tmp_s_fu_1606_p19;
wire   [511:0] shl_ln327_fu_1647_p2;
reg   [511:0] shl_ln327_reg_3281;
reg   [511:0] shl_ln327_reg_3281_pp0_iter1_reg;
wire   [63:0] trunc_ln325_fu_1658_p1;
reg   [63:0] trunc_ln325_reg_3286;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [63:0] trunc_ln325_s_reg_3296;
reg   [63:0] trunc_ln325_10_reg_3306;
reg   [63:0] trunc_ln325_11_reg_3316;
reg   [63:0] trunc_ln325_12_reg_3326;
reg   [63:0] trunc_ln325_13_reg_3336;
reg   [63:0] trunc_ln325_14_reg_3346;
reg   [63:0] trunc_ln325_15_reg_3356;
reg   [63:0] trunc_ln325_16_reg_3366;
reg   [63:0] trunc_ln325_17_reg_3376;
reg   [63:0] trunc_ln325_18_reg_3386;
reg   [63:0] trunc_ln325_19_reg_3396;
reg   [63:0] trunc_ln325_19_reg_3396_pp0_iter1_reg;
reg   [63:0] update_temp_mat_75_load_reg_3401;
reg   [63:0] trunc_ln325_20_reg_3406;
reg   [63:0] trunc_ln325_20_reg_3406_pp0_iter1_reg;
reg   [63:0] update_temp_mat_76_load_reg_3411;
reg   [63:0] trunc_ln325_21_reg_3416;
reg   [63:0] trunc_ln325_21_reg_3416_pp0_iter1_reg;
reg   [63:0] update_temp_mat_77_load_reg_3421;
reg   [63:0] trunc_ln325_22_reg_3426;
reg   [63:0] trunc_ln325_22_reg_3426_pp0_iter1_reg;
reg   [63:0] update_temp_mat_78_load_reg_3431;
reg   [63:0] trunc_ln325_23_reg_3436;
reg   [63:0] trunc_ln325_23_reg_3436_pp0_iter1_reg;
reg   [63:0] update_temp_mat_79_load_reg_3441;
reg   [63:0] trunc_ln325_24_reg_3446;
reg   [63:0] trunc_ln325_24_reg_3446_pp0_iter1_reg;
reg   [63:0] update_temp_mat_80_load_reg_3451;
reg   [63:0] trunc_ln325_25_reg_3456;
reg   [63:0] trunc_ln325_25_reg_3456_pp0_iter1_reg;
reg   [63:0] update_temp_mat_81_load_reg_3461;
reg   [63:0] trunc_ln325_26_reg_3466;
reg   [63:0] trunc_ln325_26_reg_3466_pp0_iter1_reg;
reg   [63:0] update_temp_mat_82_load_reg_3471;
reg   [63:0] trunc_ln325_27_reg_3476;
reg   [63:0] trunc_ln325_27_reg_3476_pp0_iter1_reg;
reg   [63:0] update_temp_mat_83_load_reg_3481;
reg   [63:0] trunc_ln325_28_reg_3486;
reg   [63:0] trunc_ln325_28_reg_3486_pp0_iter1_reg;
reg   [63:0] update_temp_mat_84_load_reg_3491;
reg   [63:0] trunc_ln325_29_reg_3496;
reg   [63:0] trunc_ln325_29_reg_3496_pp0_iter1_reg;
reg   [63:0] update_temp_mat_85_load_reg_3501;
reg   [63:0] trunc_ln325_30_reg_3506;
reg   [63:0] trunc_ln325_30_reg_3506_pp0_iter1_reg;
reg   [63:0] update_temp_mat_86_load_reg_3511;
reg   [63:0] trunc_ln325_31_reg_3516;
reg   [63:0] trunc_ln325_31_reg_3516_pp0_iter1_reg;
reg   [63:0] update_temp_mat_87_load_reg_3521;
reg   [63:0] trunc_ln325_32_reg_3526;
reg   [63:0] trunc_ln325_32_reg_3526_pp0_iter1_reg;
reg   [63:0] update_temp_mat_88_load_reg_3531;
reg   [63:0] trunc_ln325_33_reg_3536;
reg   [63:0] trunc_ln325_33_reg_3536_pp0_iter1_reg;
reg   [63:0] update_temp_mat_89_load_reg_3541;
reg   [63:0] trunc_ln325_34_reg_3546;
reg   [63:0] trunc_ln325_34_reg_3546_pp0_iter1_reg;
reg   [63:0] update_temp_mat_90_load_reg_3551;
reg   [63:0] trunc_ln325_35_reg_3556;
reg   [63:0] trunc_ln325_35_reg_3556_pp0_iter1_reg;
reg   [63:0] update_temp_mat_91_load_reg_3561;
reg   [63:0] trunc_ln325_36_reg_3566;
reg   [63:0] trunc_ln325_36_reg_3566_pp0_iter1_reg;
reg   [63:0] update_temp_mat_92_load_reg_3571;
reg   [63:0] trunc_ln325_37_reg_3576;
reg   [63:0] trunc_ln325_37_reg_3576_pp0_iter1_reg;
reg   [63:0] update_temp_mat_93_load_reg_3581;
reg   [63:0] trunc_ln325_38_reg_3586;
reg   [63:0] trunc_ln325_38_reg_3586_pp0_iter1_reg;
reg   [63:0] update_temp_mat_94_load_reg_3591;
reg   [63:0] trunc_ln325_39_reg_3596;
reg   [63:0] trunc_ln325_39_reg_3596_pp0_iter1_reg;
reg   [63:0] update_temp_mat_95_load_reg_3601;
reg   [63:0] trunc_ln325_40_reg_3606;
reg   [63:0] trunc_ln325_40_reg_3606_pp0_iter1_reg;
reg   [63:0] update_temp_mat_96_load_reg_3611;
reg   [63:0] trunc_ln325_41_reg_3616;
reg   [63:0] trunc_ln325_41_reg_3616_pp0_iter1_reg;
reg   [63:0] update_temp_mat_97_load_reg_3621;
reg   [63:0] trunc_ln325_42_reg_3626;
reg   [63:0] trunc_ln325_42_reg_3626_pp0_iter1_reg;
reg   [63:0] update_temp_mat_98_load_reg_3631;
reg   [63:0] trunc_ln325_43_reg_3636;
reg   [63:0] trunc_ln325_43_reg_3636_pp0_iter1_reg;
reg   [63:0] update_temp_mat_99_load_reg_3641;
reg   [63:0] trunc_ln325_44_reg_3646;
reg   [63:0] trunc_ln325_44_reg_3646_pp0_iter1_reg;
reg   [63:0] update_temp_mat_100_load_reg_3651;
reg   [63:0] trunc_ln325_45_reg_3656;
reg   [63:0] trunc_ln325_45_reg_3656_pp0_iter1_reg;
reg   [63:0] update_temp_mat_101_load_reg_3661;
reg   [63:0] trunc_ln325_46_reg_3666;
reg   [63:0] trunc_ln325_46_reg_3666_pp0_iter1_reg;
reg   [63:0] update_temp_mat_102_load_reg_3671;
reg   [63:0] trunc_ln325_47_reg_3676;
reg   [63:0] trunc_ln325_47_reg_3676_pp0_iter1_reg;
reg   [63:0] update_temp_mat_103_load_reg_3681;
reg   [63:0] trunc_ln325_48_reg_3686;
reg   [63:0] trunc_ln325_48_reg_3686_pp0_iter1_reg;
reg   [63:0] update_temp_mat_104_load_reg_3691;
reg   [63:0] trunc_ln325_49_reg_3696;
reg   [63:0] trunc_ln325_49_reg_3696_pp0_iter1_reg;
reg   [63:0] update_temp_mat_105_load_reg_3701;
reg   [63:0] trunc_ln325_50_reg_3706;
reg   [63:0] trunc_ln325_50_reg_3706_pp0_iter1_reg;
reg   [63:0] update_temp_mat_106_load_reg_3711;
reg   [63:0] trunc_ln325_51_reg_3716;
reg   [63:0] trunc_ln325_51_reg_3716_pp0_iter1_reg;
reg   [63:0] update_temp_mat_107_load_reg_3721;
reg   [63:0] trunc_ln325_52_reg_3726;
reg   [63:0] trunc_ln325_52_reg_3726_pp0_iter1_reg;
reg   [63:0] update_temp_mat_108_load_reg_3731;
reg   [63:0] trunc_ln325_53_reg_3736;
reg   [63:0] trunc_ln325_53_reg_3736_pp0_iter1_reg;
reg   [63:0] update_temp_mat_109_load_reg_3741;
reg   [63:0] trunc_ln325_54_reg_3746;
reg   [63:0] trunc_ln325_54_reg_3746_pp0_iter1_reg;
reg   [63:0] update_temp_mat_110_load_reg_3751;
reg   [63:0] trunc_ln325_55_reg_3756;
reg   [63:0] trunc_ln325_55_reg_3756_pp0_iter1_reg;
reg   [63:0] update_temp_mat_111_load_reg_3761;
reg   [63:0] trunc_ln325_56_reg_3766;
reg   [63:0] trunc_ln325_56_reg_3766_pp0_iter1_reg;
reg   [63:0] update_temp_mat_112_load_reg_3771;
reg   [63:0] trunc_ln325_57_reg_3776;
reg   [63:0] trunc_ln325_57_reg_3776_pp0_iter1_reg;
reg   [63:0] update_temp_mat_113_load_reg_3781;
reg   [63:0] trunc_ln325_58_reg_3786;
reg   [63:0] trunc_ln325_58_reg_3786_pp0_iter1_reg;
reg   [63:0] update_temp_mat_114_load_reg_3791;
reg   [63:0] trunc_ln325_59_reg_3796;
reg   [63:0] trunc_ln325_59_reg_3796_pp0_iter1_reg;
reg   [63:0] update_temp_mat_115_load_reg_3801;
reg   [63:0] trunc_ln325_60_reg_3806;
reg   [63:0] trunc_ln325_60_reg_3806_pp0_iter1_reg;
reg   [63:0] update_temp_mat_116_load_reg_3811;
reg   [63:0] trunc_ln325_61_reg_3816;
reg   [63:0] trunc_ln325_61_reg_3816_pp0_iter1_reg;
reg   [63:0] update_temp_mat_117_load_reg_3821;
reg   [63:0] trunc_ln325_62_reg_3826;
reg   [63:0] trunc_ln325_62_reg_3826_pp0_iter1_reg;
reg   [63:0] update_temp_mat_118_load_reg_3831;
reg   [63:0] trunc_ln325_63_reg_3836;
reg   [63:0] trunc_ln325_63_reg_3836_pp0_iter1_reg;
reg   [63:0] update_temp_mat_119_load_reg_3841;
reg   [63:0] trunc_ln325_64_reg_3846;
reg   [63:0] trunc_ln325_64_reg_3846_pp0_iter1_reg;
reg   [63:0] update_temp_mat_120_load_reg_3851;
reg   [63:0] trunc_ln325_65_reg_3856;
reg   [63:0] trunc_ln325_65_reg_3856_pp0_iter1_reg;
reg   [63:0] update_temp_mat_121_load_reg_3861;
reg   [63:0] trunc_ln325_66_reg_3866;
reg   [63:0] trunc_ln325_66_reg_3866_pp0_iter1_reg;
reg   [63:0] update_temp_mat_122_load_reg_3871;
reg   [63:0] trunc_ln325_67_reg_3876;
reg   [63:0] trunc_ln325_67_reg_3876_pp0_iter1_reg;
reg   [63:0] update_temp_mat_123_load_reg_3881;
reg   [63:0] trunc_ln325_68_reg_3886;
reg   [63:0] trunc_ln325_68_reg_3886_pp0_iter1_reg;
reg   [63:0] update_temp_mat_124_load_reg_3891;
reg   [63:0] trunc_ln325_69_reg_3896;
reg   [63:0] trunc_ln325_69_reg_3896_pp0_iter1_reg;
reg   [63:0] update_temp_mat_125_load_reg_3901;
reg   [63:0] trunc_ln325_70_reg_3906;
reg   [63:0] trunc_ln325_70_reg_3906_pp0_iter1_reg;
reg   [63:0] update_temp_mat_126_load_reg_3911;
reg   [63:0] trunc_ln325_71_reg_3916;
reg   [63:0] trunc_ln325_71_reg_3916_pp0_iter1_reg;
reg   [63:0] update_temp_mat_127_load_reg_3921;
reg   [511:0] p_load_reg_3926;
wire    ap_block_pp0_stage5_11001;
wire   [63:0] trunc_ln327_fu_2300_p1;
reg   [63:0] trunc_ln327_reg_3931;
reg   [63:0] mul29_i2_reg_3936;
reg   [63:0] mul_i4_reg_3941;
reg   [63:0] mul_i82_1_reg_3946;
reg   [63:0] mul_i82_2_reg_3951;
reg   [63:0] mul_i82_3_reg_3956;
reg   [63:0] mul_i82_4_reg_3961;
reg   [63:0] mul_i82_5_reg_3966;
reg   [63:0] mul_i82_6_reg_3971;
reg   [63:0] mul_i82_7_reg_3976;
reg   [63:0] mul_i82_8_reg_3981;
reg   [63:0] mul_i82_9_reg_3986;
reg   [63:0] mul_i82_s_reg_3991;
wire   [63:0] bitcast_ln327_fu_2304_p1;
wire   [63:0] bitcast_ln325_18_fu_2308_p1;
wire   [63:0] bitcast_ln325_20_fu_2312_p1;
wire   [63:0] bitcast_ln325_22_fu_2316_p1;
wire   [63:0] bitcast_ln325_24_fu_2320_p1;
wire   [63:0] bitcast_ln325_26_fu_2324_p1;
wire   [63:0] bitcast_ln325_28_fu_2328_p1;
wire   [63:0] bitcast_ln325_30_fu_2332_p1;
wire   [63:0] bitcast_ln325_32_fu_2336_p1;
wire   [63:0] bitcast_ln325_34_fu_2340_p1;
wire   [63:0] bitcast_ln325_36_fu_2344_p1;
wire   [63:0] bitcast_ln325_38_fu_2348_p1;
reg   [63:0] mul_i82_10_reg_4056;
reg   [63:0] mul_i82_11_reg_4061;
reg   [63:0] mul_i82_12_reg_4066;
reg   [63:0] mul_i82_13_reg_4071;
reg   [63:0] mul_i82_14_reg_4076;
reg   [63:0] mul_i82_15_reg_4081;
reg   [63:0] mul_i82_16_reg_4086;
reg   [63:0] mul_i82_17_reg_4091;
reg   [63:0] mul_i82_18_reg_4096;
reg   [63:0] mul_i82_19_reg_4101;
reg   [63:0] mul_i82_20_reg_4106;
wire   [63:0] bitcast_ln325_40_fu_2352_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [63:0] bitcast_ln325_42_fu_2356_p1;
wire   [63:0] bitcast_ln325_44_fu_2360_p1;
wire   [63:0] bitcast_ln325_46_fu_2364_p1;
wire   [63:0] bitcast_ln325_48_fu_2368_p1;
wire   [63:0] bitcast_ln325_50_fu_2372_p1;
wire   [63:0] bitcast_ln325_52_fu_2376_p1;
wire   [63:0] bitcast_ln325_54_fu_2380_p1;
wire   [63:0] bitcast_ln325_56_fu_2384_p1;
wire   [63:0] bitcast_ln325_58_fu_2388_p1;
wire   [63:0] bitcast_ln325_60_fu_2392_p1;
reg   [63:0] mul_i82_21_reg_4166;
reg   [63:0] mul_i82_22_reg_4171;
reg   [63:0] mul_i82_23_reg_4176;
reg   [63:0] mul_i82_24_reg_4181;
reg   [63:0] mul_i82_25_reg_4186;
reg   [63:0] mul_i82_26_reg_4191;
reg   [63:0] mul_i82_27_reg_4196;
reg   [63:0] mul_i82_28_reg_4201;
reg   [63:0] mul_i82_29_reg_4206;
reg   [63:0] mul_i82_30_reg_4211;
reg   [63:0] mul_i82_31_reg_4216;
wire   [63:0] bitcast_ln325_62_fu_2396_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] bitcast_ln325_64_fu_2400_p1;
wire   [63:0] bitcast_ln325_66_fu_2404_p1;
wire   [63:0] bitcast_ln325_68_fu_2408_p1;
wire   [63:0] bitcast_ln325_70_fu_2412_p1;
wire   [63:0] bitcast_ln325_72_fu_2416_p1;
wire   [63:0] bitcast_ln325_74_fu_2420_p1;
wire   [63:0] bitcast_ln325_76_fu_2424_p1;
wire   [63:0] bitcast_ln325_78_fu_2428_p1;
wire   [63:0] bitcast_ln325_80_fu_2432_p1;
wire   [63:0] bitcast_ln325_82_fu_2436_p1;
reg   [63:0] mul_i82_32_reg_4276;
reg   [63:0] mul_i82_33_reg_4281;
reg   [63:0] mul_i82_34_reg_4286;
reg   [63:0] mul_i82_35_reg_4291;
reg   [63:0] mul_i82_36_reg_4296;
reg   [63:0] mul_i82_37_reg_4301;
reg   [63:0] mul_i82_38_reg_4306;
reg   [63:0] mul_i82_39_reg_4311;
reg   [63:0] mul_i82_40_reg_4316;
reg   [63:0] mul_i82_41_reg_4321;
reg   [63:0] mul_i82_42_reg_4326;
wire   [63:0] bitcast_ln325_84_fu_2440_p1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [63:0] bitcast_ln325_86_fu_2444_p1;
wire   [63:0] bitcast_ln325_88_fu_2448_p1;
wire   [63:0] bitcast_ln325_90_fu_2452_p1;
wire   [63:0] bitcast_ln325_92_fu_2456_p1;
wire   [63:0] bitcast_ln325_94_fu_2460_p1;
wire   [63:0] bitcast_ln325_96_fu_2464_p1;
wire   [63:0] bitcast_ln325_98_fu_2468_p1;
wire   [63:0] bitcast_ln325_100_fu_2472_p1;
wire   [63:0] bitcast_ln325_102_fu_2476_p1;
wire   [63:0] bitcast_ln325_104_fu_2480_p1;
reg   [63:0] mul_i82_43_reg_4386;
reg   [63:0] mul_i82_44_reg_4391;
reg   [63:0] mul_i82_45_reg_4396;
reg   [63:0] mul_i82_46_reg_4401;
reg   [63:0] mul_i82_47_reg_4406;
reg   [63:0] mul_i82_48_reg_4411;
reg   [63:0] mul_i82_49_reg_4416;
reg   [63:0] mul_i82_50_reg_4421;
reg   [63:0] mul_i82_51_reg_4426;
reg   [63:0] mul_i82_52_reg_4431;
reg   [63:0] mul_i82_53_reg_4436;
reg   [63:0] sub30_i2_reg_4441;
reg   [63:0] sub_i2_reg_4446;
reg   [63:0] sub_i83_1_reg_4451;
reg   [63:0] sub_i83_2_reg_4456;
reg   [63:0] sub_i83_3_reg_4461;
reg   [63:0] sub_i83_4_reg_4466;
reg   [63:0] sub_i83_5_reg_4471;
reg   [63:0] sub_i83_6_reg_4476;
reg   [63:0] sub_i83_7_reg_4481;
reg   [63:0] sub_i83_8_reg_4486;
reg   [63:0] sub_i83_9_reg_4491;
reg   [63:0] sub_i83_s_reg_4496;
wire   [63:0] bitcast_ln325_106_fu_2484_p1;
wire   [63:0] bitcast_ln325_108_fu_2488_p1;
wire   [63:0] bitcast_ln325_110_fu_2492_p1;
wire   [63:0] bitcast_ln325_112_fu_2496_p1;
wire   [63:0] bitcast_ln325_114_fu_2500_p1;
wire   [63:0] bitcast_ln325_116_fu_2504_p1;
wire   [63:0] bitcast_ln325_118_fu_2508_p1;
wire   [63:0] bitcast_ln325_120_fu_2512_p1;
wire   [63:0] bitcast_ln325_122_fu_2516_p1;
wire   [63:0] bitcast_ln325_124_fu_2520_p1;
wire   [63:0] bitcast_ln325_126_fu_2524_p1;
reg   [63:0] mul_i82_54_reg_4556;
reg   [63:0] mul_i82_55_reg_4561;
reg   [63:0] mul_i82_56_reg_4566;
reg   [63:0] mul_i82_57_reg_4571;
reg   [63:0] mul_i82_58_reg_4576;
reg   [63:0] mul_i82_59_reg_4581;
reg   [63:0] mul_i82_60_reg_4586;
reg   [63:0] mul_i82_61_reg_4591;
reg   [63:0] mul_i82_62_reg_4596;
reg   [63:0] sub_i83_10_reg_4601;
reg   [63:0] sub_i83_11_reg_4606;
reg   [63:0] sub_i83_12_reg_4611;
reg   [63:0] sub_i83_13_reg_4616;
reg   [63:0] sub_i83_14_reg_4621;
reg   [63:0] sub_i83_15_reg_4626;
reg   [63:0] sub_i83_16_reg_4631;
reg   [63:0] sub_i83_17_reg_4636;
reg   [63:0] sub_i83_18_reg_4641;
reg   [63:0] sub_i83_19_reg_4646;
reg   [63:0] sub_i83_20_reg_4651;
wire   [63:0] bitcast_ln325_128_fu_2561_p1;
wire   [63:0] bitcast_ln325_129_fu_2565_p1;
wire   [63:0] bitcast_ln325_131_fu_2569_p1;
wire   [63:0] bitcast_ln325_133_fu_2573_p1;
wire   [63:0] bitcast_ln325_135_fu_2577_p1;
wire   [63:0] bitcast_ln325_137_fu_2581_p1;
wire   [63:0] bitcast_ln325_139_fu_2585_p1;
wire   [63:0] bitcast_ln325_141_fu_2589_p1;
wire   [63:0] bitcast_ln325_143_fu_2593_p1;
reg   [63:0] sub_i83_21_reg_4701;
reg   [63:0] sub_i83_22_reg_4706;
reg   [63:0] sub_i83_23_reg_4711;
reg   [63:0] sub_i83_24_reg_4716;
reg   [63:0] sub_i83_25_reg_4721;
reg   [63:0] sub_i83_26_reg_4726;
reg   [63:0] sub_i83_27_reg_4731;
reg   [63:0] sub_i83_28_reg_4736;
reg   [63:0] sub_i83_29_reg_4741;
reg   [63:0] sub_i83_30_reg_4746;
reg   [63:0] sub_i83_31_reg_4751;
reg   [63:0] sub_i83_32_reg_4756;
reg   [63:0] sub_i83_33_reg_4761;
reg   [63:0] sub_i83_34_reg_4766;
reg   [63:0] sub_i83_35_reg_4771;
reg   [63:0] sub_i83_36_reg_4776;
reg   [63:0] sub_i83_37_reg_4781;
reg   [63:0] sub_i83_38_reg_4786;
reg   [63:0] sub_i83_39_reg_4791;
reg   [63:0] sub_i83_40_reg_4796;
reg   [63:0] sub_i83_41_reg_4801;
reg   [63:0] sub_i83_42_reg_4806;
reg   [63:0] sub_i83_43_reg_4811;
reg   [63:0] sub_i83_44_reg_4816;
reg   [63:0] sub_i83_45_reg_4821;
reg   [63:0] sub_i83_46_reg_4826;
reg   [63:0] sub_i83_47_reg_4831;
reg   [63:0] sub_i83_48_reg_4836;
reg   [63:0] sub_i83_49_reg_4841;
reg   [63:0] sub_i83_50_reg_4846;
reg   [63:0] sub_i83_51_reg_4851;
reg   [63:0] sub_i83_52_reg_4856;
reg   [63:0] sub_i83_53_reg_4861;
reg   [63:0] sub_i83_54_reg_4866;
reg   [63:0] sub_i83_55_reg_4871;
reg   [63:0] sub_i83_56_reg_4876;
reg   [63:0] sub_i83_57_reg_4881;
reg   [63:0] sub_i83_58_reg_4886;
reg   [63:0] sub_i83_59_reg_4891;
reg   [63:0] sub_i83_60_reg_4896;
reg   [63:0] sub_i83_61_reg_4901;
reg   [63:0] sub_i83_62_reg_4906;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln323_fu_1521_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] i_51_fu_472;
wire   [3:0] add_ln323_fu_1515_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i;
reg   [511:0] empty_fu_476;
wire   [511:0] or_ln327_fu_2550_p2;
reg   [511:0] ap_sig_allocacmp_p_load;
wire    ap_block_pp0_stage5;
reg    ap_loop_exit_ready_pp0_iter1_reg;
wire    ap_block_pp0_stage5_01001;
reg    weights_l1_ce0_local;
reg   [2:0] weights_l1_address0_local;
reg    weights_l1_we0_local;
wire   [4095:0] or_ln325_s_fu_2789_p65;
reg    update_temp_mat_64_ce0_local;
reg    update_temp_mat_65_ce0_local;
reg    update_temp_mat_66_ce0_local;
reg    update_temp_mat_67_ce0_local;
reg    update_temp_mat_68_ce0_local;
reg    update_temp_mat_69_ce0_local;
reg    update_temp_mat_70_ce0_local;
reg    update_temp_mat_71_ce0_local;
reg    update_temp_mat_72_ce0_local;
reg    update_temp_mat_73_ce0_local;
reg    update_temp_mat_74_ce0_local;
reg    update_temp_mat_75_ce0_local;
reg    update_temp_mat_76_ce0_local;
reg    update_temp_mat_77_ce0_local;
reg    update_temp_mat_78_ce0_local;
reg    update_temp_mat_79_ce0_local;
reg    update_temp_mat_80_ce0_local;
reg    update_temp_mat_81_ce0_local;
reg    update_temp_mat_82_ce0_local;
reg    update_temp_mat_83_ce0_local;
reg    update_temp_mat_84_ce0_local;
reg    update_temp_mat_85_ce0_local;
reg    update_temp_mat_86_ce0_local;
reg    update_temp_mat_87_ce0_local;
reg    update_temp_mat_88_ce0_local;
reg    update_temp_mat_89_ce0_local;
reg    update_temp_mat_90_ce0_local;
reg    update_temp_mat_91_ce0_local;
reg    update_temp_mat_92_ce0_local;
reg    update_temp_mat_93_ce0_local;
reg    update_temp_mat_94_ce0_local;
reg    update_temp_mat_95_ce0_local;
reg    update_temp_mat_96_ce0_local;
reg    update_temp_mat_97_ce0_local;
reg    update_temp_mat_98_ce0_local;
reg    update_temp_mat_99_ce0_local;
reg    update_temp_mat_100_ce0_local;
reg    update_temp_mat_101_ce0_local;
reg    update_temp_mat_102_ce0_local;
reg    update_temp_mat_103_ce0_local;
reg    update_temp_mat_104_ce0_local;
reg    update_temp_mat_105_ce0_local;
reg    update_temp_mat_106_ce0_local;
reg    update_temp_mat_107_ce0_local;
reg    update_temp_mat_108_ce0_local;
reg    update_temp_mat_109_ce0_local;
reg    update_temp_mat_110_ce0_local;
reg    update_temp_mat_111_ce0_local;
reg    update_temp_mat_112_ce0_local;
reg    update_temp_mat_113_ce0_local;
reg    update_temp_mat_114_ce0_local;
reg    update_temp_mat_115_ce0_local;
reg    update_temp_mat_116_ce0_local;
reg    update_temp_mat_117_ce0_local;
reg    update_temp_mat_118_ce0_local;
reg    update_temp_mat_119_ce0_local;
reg    update_temp_mat_120_ce0_local;
reg    update_temp_mat_121_ce0_local;
reg    update_temp_mat_122_ce0_local;
reg    update_temp_mat_123_ce0_local;
reg    update_temp_mat_124_ce0_local;
reg    update_temp_mat_125_ce0_local;
reg    update_temp_mat_126_ce0_local;
reg    update_temp_mat_127_ce0_local;
reg   [63:0] grp_fu_1386_p0;
reg   [63:0] grp_fu_1386_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
reg   [63:0] grp_fu_1390_p0;
reg   [63:0] grp_fu_1390_p1;
reg   [63:0] grp_fu_1394_p0;
reg   [63:0] grp_fu_1394_p1;
reg   [63:0] grp_fu_1398_p0;
reg   [63:0] grp_fu_1398_p1;
reg   [63:0] grp_fu_1402_p0;
reg   [63:0] grp_fu_1402_p1;
reg   [63:0] grp_fu_1406_p0;
reg   [63:0] grp_fu_1406_p1;
reg   [63:0] grp_fu_1410_p0;
reg   [63:0] grp_fu_1410_p1;
reg   [63:0] grp_fu_1414_p0;
reg   [63:0] grp_fu_1414_p1;
reg   [63:0] grp_fu_1418_p0;
reg   [63:0] grp_fu_1418_p1;
reg   [63:0] grp_fu_1422_p0;
reg   [63:0] grp_fu_1422_p1;
reg   [63:0] grp_fu_1426_p0;
reg   [63:0] grp_fu_1426_p1;
reg   [63:0] grp_fu_1430_p0;
reg   [63:0] grp_fu_1436_p0;
reg   [63:0] grp_fu_1442_p0;
reg   [63:0] grp_fu_1448_p0;
reg   [63:0] grp_fu_1454_p0;
reg   [63:0] grp_fu_1460_p0;
reg   [63:0] grp_fu_1466_p0;
reg   [63:0] grp_fu_1472_p0;
reg   [63:0] grp_fu_1478_p0;
reg   [63:0] grp_fu_1484_p0;
reg   [63:0] grp_fu_1490_p0;
wire   [2:0] trunc_ln323_fu_1590_p1;
wire   [8:0] shl_ln56_3_fu_1594_p3;
wire   [63:0] tmp_s_fu_1606_p17;
wire   [511:0] lshr_ln327_fu_2295_p2;
wire   [63:0] bitcast_ln327_3_fu_2528_p1;
wire   [511:0] zext_ln327_3_fu_2531_p1;
wire   [511:0] xor_ln327_fu_2540_p2;
wire   [511:0] shl_ln327_3_fu_2535_p2;
wire   [511:0] and_ln327_fu_2545_p2;
wire   [63:0] bitcast_ln325_144_fu_2786_p1;
wire   [63:0] bitcast_ln325_142_fu_2783_p1;
wire   [63:0] bitcast_ln325_140_fu_2780_p1;
wire   [63:0] bitcast_ln325_138_fu_2777_p1;
wire   [63:0] bitcast_ln325_136_fu_2774_p1;
wire   [63:0] bitcast_ln325_134_fu_2771_p1;
wire   [63:0] bitcast_ln325_132_fu_2768_p1;
wire   [63:0] bitcast_ln325_130_fu_2765_p1;
wire   [63:0] bitcast_ln325_fu_2762_p1;
wire   [63:0] bitcast_ln325_127_fu_2759_p1;
wire   [63:0] bitcast_ln325_125_fu_2756_p1;
wire   [63:0] bitcast_ln325_123_fu_2753_p1;
wire   [63:0] bitcast_ln325_121_fu_2750_p1;
wire   [63:0] bitcast_ln325_119_fu_2747_p1;
wire   [63:0] bitcast_ln325_117_fu_2744_p1;
wire   [63:0] bitcast_ln325_115_fu_2741_p1;
wire   [63:0] bitcast_ln325_113_fu_2738_p1;
wire   [63:0] bitcast_ln325_111_fu_2735_p1;
wire   [63:0] bitcast_ln325_109_fu_2732_p1;
wire   [63:0] bitcast_ln325_107_fu_2729_p1;
wire   [63:0] bitcast_ln325_105_fu_2726_p1;
wire   [63:0] bitcast_ln325_103_fu_2723_p1;
wire   [63:0] bitcast_ln325_101_fu_2720_p1;
wire   [63:0] bitcast_ln325_99_fu_2717_p1;
wire   [63:0] bitcast_ln325_97_fu_2714_p1;
wire   [63:0] bitcast_ln325_95_fu_2711_p1;
wire   [63:0] bitcast_ln325_93_fu_2708_p1;
wire   [63:0] bitcast_ln325_91_fu_2705_p1;
wire   [63:0] bitcast_ln325_89_fu_2702_p1;
wire   [63:0] bitcast_ln325_87_fu_2699_p1;
wire   [63:0] bitcast_ln325_85_fu_2696_p1;
wire   [63:0] bitcast_ln325_83_fu_2693_p1;
wire   [63:0] bitcast_ln325_81_fu_2690_p1;
wire   [63:0] bitcast_ln325_79_fu_2687_p1;
wire   [63:0] bitcast_ln325_77_fu_2684_p1;
wire   [63:0] bitcast_ln325_75_fu_2681_p1;
wire   [63:0] bitcast_ln325_73_fu_2678_p1;
wire   [63:0] bitcast_ln325_71_fu_2675_p1;
wire   [63:0] bitcast_ln325_69_fu_2672_p1;
wire   [63:0] bitcast_ln325_67_fu_2669_p1;
wire   [63:0] bitcast_ln325_65_fu_2666_p1;
wire   [63:0] bitcast_ln325_63_fu_2663_p1;
wire   [63:0] bitcast_ln325_61_fu_2660_p1;
wire   [63:0] bitcast_ln325_59_fu_2657_p1;
wire   [63:0] bitcast_ln325_57_fu_2654_p1;
wire   [63:0] bitcast_ln325_55_fu_2651_p1;
wire   [63:0] bitcast_ln325_53_fu_2648_p1;
wire   [63:0] bitcast_ln325_51_fu_2645_p1;
wire   [63:0] bitcast_ln325_49_fu_2642_p1;
wire   [63:0] bitcast_ln325_47_fu_2639_p1;
wire   [63:0] bitcast_ln325_45_fu_2636_p1;
wire   [63:0] bitcast_ln325_43_fu_2633_p1;
wire   [63:0] bitcast_ln325_41_fu_2630_p1;
wire   [63:0] bitcast_ln325_39_fu_2627_p1;
wire   [63:0] bitcast_ln325_37_fu_2624_p1;
wire   [63:0] bitcast_ln325_35_fu_2621_p1;
wire   [63:0] bitcast_ln325_33_fu_2618_p1;
wire   [63:0] bitcast_ln325_31_fu_2615_p1;
wire   [63:0] bitcast_ln325_29_fu_2612_p1;
wire   [63:0] bitcast_ln325_27_fu_2609_p1;
wire   [63:0] bitcast_ln325_25_fu_2606_p1;
wire   [63:0] bitcast_ln325_23_fu_2603_p1;
wire   [63:0] bitcast_ln325_21_fu_2600_p1;
wire   [63:0] bitcast_ln325_19_fu_2597_p1;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_s_fu_1606_p1;
wire   [2:0] tmp_s_fu_1606_p3;
wire   [2:0] tmp_s_fu_1606_p5;
wire   [2:0] tmp_s_fu_1606_p7;
wire  signed [2:0] tmp_s_fu_1606_p9;
wire  signed [2:0] tmp_s_fu_1606_p11;
wire  signed [2:0] tmp_s_fu_1606_p13;
wire  signed [2:0] tmp_s_fu_1606_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_51_fu_472 = 4'd0;
#0 empty_fu_476 = 512'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) accelerator_sparsemux_17_3_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 64 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 64 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 64 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 64 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 64 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 64 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 64 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
sparsemux_17_3_64_1_1_U3771(
    .din0(d_l1_0_load_2),
    .din1(d_l1_0_1_load_2),
    .din2(d_l1_0_2_load_2),
    .din3(d_l1_0_3_load_2),
    .din4(d_l1_0_4_load_2),
    .din5(d_l1_0_5_load_2),
    .din6(d_l1_0_6_load_2),
    .din7(d_l1_0_7_load_2),
    .def(tmp_s_fu_1606_p17),
    .sel(trunc_ln323_fu_1590_p1),
    .dout(tmp_s_fu_1606_p19)
);

accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_fu_476 <= biases_l1_load;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        empty_fu_476 <= or_ln327_fu_2550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln323_fu_1509_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_51_fu_472 <= add_ln323_fu_1515_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_51_fu_472 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        p_load_reg_3926 <= ap_sig_allocacmp_p_load;
        trunc_ln327_reg_3931 <= trunc_ln327_fu_2300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln323_reg_2941 <= icmp_ln323_fu_1509_p2;
        icmp_ln323_reg_2941_pp0_iter1_reg <= icmp_ln323_reg_2941;
        shl_ln327_reg_3281 <= shl_ln327_fu_1647_p2;
        shl_ln327_reg_3281_pp0_iter1_reg <= shl_ln327_reg_3281;
        weights_l1_addr_reg_2945 <= zext_ln323_fu_1521_p1;
        weights_l1_addr_reg_2945_pp0_iter1_reg <= weights_l1_addr_reg_2945;
        weights_l1_addr_reg_2945_pp0_iter2_reg <= weights_l1_addr_reg_2945_pp0_iter1_reg;
        zext_ln327_reg_3270[8 : 6] <= zext_ln327_fu_1602_p1[8 : 6];
        zext_ln327_reg_3270_pp0_iter1_reg[8 : 6] <= zext_ln327_reg_3270[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul29_i2_reg_3936 <= grp_fu_8581_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_i4_reg_3941 <= grp_fu_8581_p_dout0;
        mul_i82_1_reg_3946 <= grp_fu_8585_p_dout0;
        mul_i82_2_reg_3951 <= grp_fu_8589_p_dout0;
        mul_i82_3_reg_3956 <= grp_fu_8593_p_dout0;
        mul_i82_4_reg_3961 <= grp_fu_8597_p_dout0;
        mul_i82_5_reg_3966 <= grp_fu_8601_p_dout0;
        mul_i82_6_reg_3971 <= grp_fu_8605_p_dout0;
        mul_i82_7_reg_3976 <= grp_fu_8609_p_dout0;
        mul_i82_8_reg_3981 <= grp_fu_8613_p_dout0;
        mul_i82_9_reg_3986 <= grp_fu_8617_p_dout0;
        mul_i82_s_reg_3991 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_i82_10_reg_4056 <= grp_fu_8581_p_dout0;
        mul_i82_11_reg_4061 <= grp_fu_8585_p_dout0;
        mul_i82_12_reg_4066 <= grp_fu_8589_p_dout0;
        mul_i82_13_reg_4071 <= grp_fu_8593_p_dout0;
        mul_i82_14_reg_4076 <= grp_fu_8597_p_dout0;
        mul_i82_15_reg_4081 <= grp_fu_8601_p_dout0;
        mul_i82_16_reg_4086 <= grp_fu_8605_p_dout0;
        mul_i82_17_reg_4091 <= grp_fu_8609_p_dout0;
        mul_i82_18_reg_4096 <= grp_fu_8613_p_dout0;
        mul_i82_19_reg_4101 <= grp_fu_8617_p_dout0;
        mul_i82_20_reg_4106 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_i82_21_reg_4166 <= grp_fu_8581_p_dout0;
        mul_i82_22_reg_4171 <= grp_fu_8585_p_dout0;
        mul_i82_23_reg_4176 <= grp_fu_8589_p_dout0;
        mul_i82_24_reg_4181 <= grp_fu_8593_p_dout0;
        mul_i82_25_reg_4186 <= grp_fu_8597_p_dout0;
        mul_i82_26_reg_4191 <= grp_fu_8601_p_dout0;
        mul_i82_27_reg_4196 <= grp_fu_8605_p_dout0;
        mul_i82_28_reg_4201 <= grp_fu_8609_p_dout0;
        mul_i82_29_reg_4206 <= grp_fu_8613_p_dout0;
        mul_i82_30_reg_4211 <= grp_fu_8617_p_dout0;
        mul_i82_31_reg_4216 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_i82_32_reg_4276 <= grp_fu_8581_p_dout0;
        mul_i82_33_reg_4281 <= grp_fu_8585_p_dout0;
        mul_i82_34_reg_4286 <= grp_fu_8589_p_dout0;
        mul_i82_35_reg_4291 <= grp_fu_8593_p_dout0;
        mul_i82_36_reg_4296 <= grp_fu_8597_p_dout0;
        mul_i82_37_reg_4301 <= grp_fu_8601_p_dout0;
        mul_i82_38_reg_4306 <= grp_fu_8605_p_dout0;
        mul_i82_39_reg_4311 <= grp_fu_8609_p_dout0;
        mul_i82_40_reg_4316 <= grp_fu_8613_p_dout0;
        mul_i82_41_reg_4321 <= grp_fu_8617_p_dout0;
        mul_i82_42_reg_4326 <= grp_fu_8621_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_i82_43_reg_4386 <= grp_fu_8581_p_dout0;
        mul_i82_44_reg_4391 <= grp_fu_8585_p_dout0;
        mul_i82_45_reg_4396 <= grp_fu_8589_p_dout0;
        mul_i82_46_reg_4401 <= grp_fu_8593_p_dout0;
        mul_i82_47_reg_4406 <= grp_fu_8597_p_dout0;
        mul_i82_48_reg_4411 <= grp_fu_8601_p_dout0;
        mul_i82_49_reg_4416 <= grp_fu_8605_p_dout0;
        mul_i82_50_reg_4421 <= grp_fu_8609_p_dout0;
        mul_i82_51_reg_4426 <= grp_fu_8613_p_dout0;
        mul_i82_52_reg_4431 <= grp_fu_8617_p_dout0;
        mul_i82_53_reg_4436 <= grp_fu_8621_p_dout0;
        sub30_i2_reg_4441 <= grp_fu_8485_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_i82_54_reg_4556 <= grp_fu_8585_p_dout0;
        mul_i82_55_reg_4561 <= grp_fu_8589_p_dout0;
        mul_i82_56_reg_4566 <= grp_fu_8593_p_dout0;
        mul_i82_57_reg_4571 <= grp_fu_8597_p_dout0;
        mul_i82_58_reg_4576 <= grp_fu_8601_p_dout0;
        mul_i82_59_reg_4581 <= grp_fu_8605_p_dout0;
        mul_i82_60_reg_4586 <= grp_fu_8609_p_dout0;
        mul_i82_61_reg_4591 <= grp_fu_8613_p_dout0;
        mul_i82_62_reg_4596 <= grp_fu_8617_p_dout0;
        sub_i2_reg_4446 <= grp_fu_8485_p_dout0;
        sub_i83_1_reg_4451 <= grp_fu_8493_p_dout0;
        sub_i83_2_reg_4456 <= grp_fu_8497_p_dout0;
        sub_i83_3_reg_4461 <= grp_fu_8501_p_dout0;
        sub_i83_4_reg_4466 <= grp_fu_8505_p_dout0;
        sub_i83_5_reg_4471 <= grp_fu_8509_p_dout0;
        sub_i83_6_reg_4476 <= grp_fu_8513_p_dout0;
        sub_i83_7_reg_4481 <= grp_fu_8517_p_dout0;
        sub_i83_8_reg_4486 <= grp_fu_8521_p_dout0;
        sub_i83_9_reg_4491 <= grp_fu_8525_p_dout0;
        sub_i83_s_reg_4496 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_i83_10_reg_4601 <= grp_fu_8485_p_dout0;
        sub_i83_11_reg_4606 <= grp_fu_8493_p_dout0;
        sub_i83_12_reg_4611 <= grp_fu_8497_p_dout0;
        sub_i83_13_reg_4616 <= grp_fu_8501_p_dout0;
        sub_i83_14_reg_4621 <= grp_fu_8505_p_dout0;
        sub_i83_15_reg_4626 <= grp_fu_8509_p_dout0;
        sub_i83_16_reg_4631 <= grp_fu_8513_p_dout0;
        sub_i83_17_reg_4636 <= grp_fu_8517_p_dout0;
        sub_i83_18_reg_4641 <= grp_fu_8521_p_dout0;
        sub_i83_19_reg_4646 <= grp_fu_8525_p_dout0;
        sub_i83_20_reg_4651 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_i83_21_reg_4701 <= grp_fu_8485_p_dout0;
        sub_i83_22_reg_4706 <= grp_fu_8493_p_dout0;
        sub_i83_23_reg_4711 <= grp_fu_8497_p_dout0;
        sub_i83_24_reg_4716 <= grp_fu_8501_p_dout0;
        sub_i83_25_reg_4721 <= grp_fu_8505_p_dout0;
        sub_i83_26_reg_4726 <= grp_fu_8509_p_dout0;
        sub_i83_27_reg_4731 <= grp_fu_8513_p_dout0;
        sub_i83_28_reg_4736 <= grp_fu_8517_p_dout0;
        sub_i83_29_reg_4741 <= grp_fu_8521_p_dout0;
        sub_i83_30_reg_4746 <= grp_fu_8525_p_dout0;
        sub_i83_31_reg_4751 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sub_i83_32_reg_4756 <= grp_fu_8485_p_dout0;
        sub_i83_33_reg_4761 <= grp_fu_8493_p_dout0;
        sub_i83_34_reg_4766 <= grp_fu_8497_p_dout0;
        sub_i83_35_reg_4771 <= grp_fu_8501_p_dout0;
        sub_i83_36_reg_4776 <= grp_fu_8505_p_dout0;
        sub_i83_37_reg_4781 <= grp_fu_8509_p_dout0;
        sub_i83_38_reg_4786 <= grp_fu_8513_p_dout0;
        sub_i83_39_reg_4791 <= grp_fu_8517_p_dout0;
        sub_i83_40_reg_4796 <= grp_fu_8521_p_dout0;
        sub_i83_41_reg_4801 <= grp_fu_8525_p_dout0;
        sub_i83_42_reg_4806 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sub_i83_43_reg_4811 <= grp_fu_8485_p_dout0;
        sub_i83_44_reg_4816 <= grp_fu_8493_p_dout0;
        sub_i83_45_reg_4821 <= grp_fu_8497_p_dout0;
        sub_i83_46_reg_4826 <= grp_fu_8501_p_dout0;
        sub_i83_47_reg_4831 <= grp_fu_8505_p_dout0;
        sub_i83_48_reg_4836 <= grp_fu_8509_p_dout0;
        sub_i83_49_reg_4841 <= grp_fu_8513_p_dout0;
        sub_i83_50_reg_4846 <= grp_fu_8517_p_dout0;
        sub_i83_51_reg_4851 <= grp_fu_8521_p_dout0;
        sub_i83_52_reg_4856 <= grp_fu_8525_p_dout0;
        sub_i83_53_reg_4861 <= grp_fu_8529_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sub_i83_54_reg_4866 <= grp_fu_8493_p_dout0;
        sub_i83_55_reg_4871 <= grp_fu_8497_p_dout0;
        sub_i83_56_reg_4876 <= grp_fu_8501_p_dout0;
        sub_i83_57_reg_4881 <= grp_fu_8505_p_dout0;
        sub_i83_58_reg_4886 <= grp_fu_8509_p_dout0;
        sub_i83_59_reg_4891 <= grp_fu_8513_p_dout0;
        sub_i83_60_reg_4896 <= grp_fu_8517_p_dout0;
        sub_i83_61_reg_4901 <= grp_fu_8521_p_dout0;
        sub_i83_62_reg_4906 <= grp_fu_8525_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln325_10_reg_3306 <= {{weights_l1_q0[191:128]}};
        trunc_ln325_11_reg_3316 <= {{weights_l1_q0[255:192]}};
        trunc_ln325_12_reg_3326 <= {{weights_l1_q0[319:256]}};
        trunc_ln325_13_reg_3336 <= {{weights_l1_q0[383:320]}};
        trunc_ln325_14_reg_3346 <= {{weights_l1_q0[447:384]}};
        trunc_ln325_15_reg_3356 <= {{weights_l1_q0[511:448]}};
        trunc_ln325_16_reg_3366 <= {{weights_l1_q0[575:512]}};
        trunc_ln325_17_reg_3376 <= {{weights_l1_q0[639:576]}};
        trunc_ln325_18_reg_3386 <= {{weights_l1_q0[703:640]}};
        trunc_ln325_19_reg_3396 <= {{weights_l1_q0[767:704]}};
        trunc_ln325_19_reg_3396_pp0_iter1_reg <= trunc_ln325_19_reg_3396;
        trunc_ln325_20_reg_3406 <= {{weights_l1_q0[831:768]}};
        trunc_ln325_20_reg_3406_pp0_iter1_reg <= trunc_ln325_20_reg_3406;
        trunc_ln325_21_reg_3416 <= {{weights_l1_q0[895:832]}};
        trunc_ln325_21_reg_3416_pp0_iter1_reg <= trunc_ln325_21_reg_3416;
        trunc_ln325_22_reg_3426 <= {{weights_l1_q0[959:896]}};
        trunc_ln325_22_reg_3426_pp0_iter1_reg <= trunc_ln325_22_reg_3426;
        trunc_ln325_23_reg_3436 <= {{weights_l1_q0[1023:960]}};
        trunc_ln325_23_reg_3436_pp0_iter1_reg <= trunc_ln325_23_reg_3436;
        trunc_ln325_24_reg_3446 <= {{weights_l1_q0[1087:1024]}};
        trunc_ln325_24_reg_3446_pp0_iter1_reg <= trunc_ln325_24_reg_3446;
        trunc_ln325_25_reg_3456 <= {{weights_l1_q0[1151:1088]}};
        trunc_ln325_25_reg_3456_pp0_iter1_reg <= trunc_ln325_25_reg_3456;
        trunc_ln325_26_reg_3466 <= {{weights_l1_q0[1215:1152]}};
        trunc_ln325_26_reg_3466_pp0_iter1_reg <= trunc_ln325_26_reg_3466;
        trunc_ln325_27_reg_3476 <= {{weights_l1_q0[1279:1216]}};
        trunc_ln325_27_reg_3476_pp0_iter1_reg <= trunc_ln325_27_reg_3476;
        trunc_ln325_28_reg_3486 <= {{weights_l1_q0[1343:1280]}};
        trunc_ln325_28_reg_3486_pp0_iter1_reg <= trunc_ln325_28_reg_3486;
        trunc_ln325_29_reg_3496 <= {{weights_l1_q0[1407:1344]}};
        trunc_ln325_29_reg_3496_pp0_iter1_reg <= trunc_ln325_29_reg_3496;
        trunc_ln325_30_reg_3506 <= {{weights_l1_q0[1471:1408]}};
        trunc_ln325_30_reg_3506_pp0_iter1_reg <= trunc_ln325_30_reg_3506;
        trunc_ln325_31_reg_3516 <= {{weights_l1_q0[1535:1472]}};
        trunc_ln325_31_reg_3516_pp0_iter1_reg <= trunc_ln325_31_reg_3516;
        trunc_ln325_32_reg_3526 <= {{weights_l1_q0[1599:1536]}};
        trunc_ln325_32_reg_3526_pp0_iter1_reg <= trunc_ln325_32_reg_3526;
        trunc_ln325_33_reg_3536 <= {{weights_l1_q0[1663:1600]}};
        trunc_ln325_33_reg_3536_pp0_iter1_reg <= trunc_ln325_33_reg_3536;
        trunc_ln325_34_reg_3546 <= {{weights_l1_q0[1727:1664]}};
        trunc_ln325_34_reg_3546_pp0_iter1_reg <= trunc_ln325_34_reg_3546;
        trunc_ln325_35_reg_3556 <= {{weights_l1_q0[1791:1728]}};
        trunc_ln325_35_reg_3556_pp0_iter1_reg <= trunc_ln325_35_reg_3556;
        trunc_ln325_36_reg_3566 <= {{weights_l1_q0[1855:1792]}};
        trunc_ln325_36_reg_3566_pp0_iter1_reg <= trunc_ln325_36_reg_3566;
        trunc_ln325_37_reg_3576 <= {{weights_l1_q0[1919:1856]}};
        trunc_ln325_37_reg_3576_pp0_iter1_reg <= trunc_ln325_37_reg_3576;
        trunc_ln325_38_reg_3586 <= {{weights_l1_q0[1983:1920]}};
        trunc_ln325_38_reg_3586_pp0_iter1_reg <= trunc_ln325_38_reg_3586;
        trunc_ln325_39_reg_3596 <= {{weights_l1_q0[2047:1984]}};
        trunc_ln325_39_reg_3596_pp0_iter1_reg <= trunc_ln325_39_reg_3596;
        trunc_ln325_40_reg_3606 <= {{weights_l1_q0[2111:2048]}};
        trunc_ln325_40_reg_3606_pp0_iter1_reg <= trunc_ln325_40_reg_3606;
        trunc_ln325_41_reg_3616 <= {{weights_l1_q0[2175:2112]}};
        trunc_ln325_41_reg_3616_pp0_iter1_reg <= trunc_ln325_41_reg_3616;
        trunc_ln325_42_reg_3626 <= {{weights_l1_q0[2239:2176]}};
        trunc_ln325_42_reg_3626_pp0_iter1_reg <= trunc_ln325_42_reg_3626;
        trunc_ln325_43_reg_3636 <= {{weights_l1_q0[2303:2240]}};
        trunc_ln325_43_reg_3636_pp0_iter1_reg <= trunc_ln325_43_reg_3636;
        trunc_ln325_44_reg_3646 <= {{weights_l1_q0[2367:2304]}};
        trunc_ln325_44_reg_3646_pp0_iter1_reg <= trunc_ln325_44_reg_3646;
        trunc_ln325_45_reg_3656 <= {{weights_l1_q0[2431:2368]}};
        trunc_ln325_45_reg_3656_pp0_iter1_reg <= trunc_ln325_45_reg_3656;
        trunc_ln325_46_reg_3666 <= {{weights_l1_q0[2495:2432]}};
        trunc_ln325_46_reg_3666_pp0_iter1_reg <= trunc_ln325_46_reg_3666;
        trunc_ln325_47_reg_3676 <= {{weights_l1_q0[2559:2496]}};
        trunc_ln325_47_reg_3676_pp0_iter1_reg <= trunc_ln325_47_reg_3676;
        trunc_ln325_48_reg_3686 <= {{weights_l1_q0[2623:2560]}};
        trunc_ln325_48_reg_3686_pp0_iter1_reg <= trunc_ln325_48_reg_3686;
        trunc_ln325_49_reg_3696 <= {{weights_l1_q0[2687:2624]}};
        trunc_ln325_49_reg_3696_pp0_iter1_reg <= trunc_ln325_49_reg_3696;
        trunc_ln325_50_reg_3706 <= {{weights_l1_q0[2751:2688]}};
        trunc_ln325_50_reg_3706_pp0_iter1_reg <= trunc_ln325_50_reg_3706;
        trunc_ln325_51_reg_3716 <= {{weights_l1_q0[2815:2752]}};
        trunc_ln325_51_reg_3716_pp0_iter1_reg <= trunc_ln325_51_reg_3716;
        trunc_ln325_52_reg_3726 <= {{weights_l1_q0[2879:2816]}};
        trunc_ln325_52_reg_3726_pp0_iter1_reg <= trunc_ln325_52_reg_3726;
        trunc_ln325_53_reg_3736 <= {{weights_l1_q0[2943:2880]}};
        trunc_ln325_53_reg_3736_pp0_iter1_reg <= trunc_ln325_53_reg_3736;
        trunc_ln325_54_reg_3746 <= {{weights_l1_q0[3007:2944]}};
        trunc_ln325_54_reg_3746_pp0_iter1_reg <= trunc_ln325_54_reg_3746;
        trunc_ln325_55_reg_3756 <= {{weights_l1_q0[3071:3008]}};
        trunc_ln325_55_reg_3756_pp0_iter1_reg <= trunc_ln325_55_reg_3756;
        trunc_ln325_56_reg_3766 <= {{weights_l1_q0[3135:3072]}};
        trunc_ln325_56_reg_3766_pp0_iter1_reg <= trunc_ln325_56_reg_3766;
        trunc_ln325_57_reg_3776 <= {{weights_l1_q0[3199:3136]}};
        trunc_ln325_57_reg_3776_pp0_iter1_reg <= trunc_ln325_57_reg_3776;
        trunc_ln325_58_reg_3786 <= {{weights_l1_q0[3263:3200]}};
        trunc_ln325_58_reg_3786_pp0_iter1_reg <= trunc_ln325_58_reg_3786;
        trunc_ln325_59_reg_3796 <= {{weights_l1_q0[3327:3264]}};
        trunc_ln325_59_reg_3796_pp0_iter1_reg <= trunc_ln325_59_reg_3796;
        trunc_ln325_60_reg_3806 <= {{weights_l1_q0[3391:3328]}};
        trunc_ln325_60_reg_3806_pp0_iter1_reg <= trunc_ln325_60_reg_3806;
        trunc_ln325_61_reg_3816 <= {{weights_l1_q0[3455:3392]}};
        trunc_ln325_61_reg_3816_pp0_iter1_reg <= trunc_ln325_61_reg_3816;
        trunc_ln325_62_reg_3826 <= {{weights_l1_q0[3519:3456]}};
        trunc_ln325_62_reg_3826_pp0_iter1_reg <= trunc_ln325_62_reg_3826;
        trunc_ln325_63_reg_3836 <= {{weights_l1_q0[3583:3520]}};
        trunc_ln325_63_reg_3836_pp0_iter1_reg <= trunc_ln325_63_reg_3836;
        trunc_ln325_64_reg_3846 <= {{weights_l1_q0[3647:3584]}};
        trunc_ln325_64_reg_3846_pp0_iter1_reg <= trunc_ln325_64_reg_3846;
        trunc_ln325_65_reg_3856 <= {{weights_l1_q0[3711:3648]}};
        trunc_ln325_65_reg_3856_pp0_iter1_reg <= trunc_ln325_65_reg_3856;
        trunc_ln325_66_reg_3866 <= {{weights_l1_q0[3775:3712]}};
        trunc_ln325_66_reg_3866_pp0_iter1_reg <= trunc_ln325_66_reg_3866;
        trunc_ln325_67_reg_3876 <= {{weights_l1_q0[3839:3776]}};
        trunc_ln325_67_reg_3876_pp0_iter1_reg <= trunc_ln325_67_reg_3876;
        trunc_ln325_68_reg_3886 <= {{weights_l1_q0[3903:3840]}};
        trunc_ln325_68_reg_3886_pp0_iter1_reg <= trunc_ln325_68_reg_3886;
        trunc_ln325_69_reg_3896 <= {{weights_l1_q0[3967:3904]}};
        trunc_ln325_69_reg_3896_pp0_iter1_reg <= trunc_ln325_69_reg_3896;
        trunc_ln325_70_reg_3906 <= {{weights_l1_q0[4031:3968]}};
        trunc_ln325_70_reg_3906_pp0_iter1_reg <= trunc_ln325_70_reg_3906;
        trunc_ln325_71_reg_3916 <= {{weights_l1_q0[4095:4032]}};
        trunc_ln325_71_reg_3916_pp0_iter1_reg <= trunc_ln325_71_reg_3916;
        trunc_ln325_reg_3286 <= trunc_ln325_fu_1658_p1;
        trunc_ln325_s_reg_3296 <= {{weights_l1_q0[127:64]}};
        update_temp_mat_100_load_reg_3651 <= update_temp_mat_100_q0;
        update_temp_mat_101_load_reg_3661 <= update_temp_mat_101_q0;
        update_temp_mat_102_load_reg_3671 <= update_temp_mat_102_q0;
        update_temp_mat_103_load_reg_3681 <= update_temp_mat_103_q0;
        update_temp_mat_104_load_reg_3691 <= update_temp_mat_104_q0;
        update_temp_mat_105_load_reg_3701 <= update_temp_mat_105_q0;
        update_temp_mat_106_load_reg_3711 <= update_temp_mat_106_q0;
        update_temp_mat_107_load_reg_3721 <= update_temp_mat_107_q0;
        update_temp_mat_108_load_reg_3731 <= update_temp_mat_108_q0;
        update_temp_mat_109_load_reg_3741 <= update_temp_mat_109_q0;
        update_temp_mat_110_load_reg_3751 <= update_temp_mat_110_q0;
        update_temp_mat_111_load_reg_3761 <= update_temp_mat_111_q0;
        update_temp_mat_112_load_reg_3771 <= update_temp_mat_112_q0;
        update_temp_mat_113_load_reg_3781 <= update_temp_mat_113_q0;
        update_temp_mat_114_load_reg_3791 <= update_temp_mat_114_q0;
        update_temp_mat_115_load_reg_3801 <= update_temp_mat_115_q0;
        update_temp_mat_116_load_reg_3811 <= update_temp_mat_116_q0;
        update_temp_mat_117_load_reg_3821 <= update_temp_mat_117_q0;
        update_temp_mat_118_load_reg_3831 <= update_temp_mat_118_q0;
        update_temp_mat_119_load_reg_3841 <= update_temp_mat_119_q0;
        update_temp_mat_120_load_reg_3851 <= update_temp_mat_120_q0;
        update_temp_mat_121_load_reg_3861 <= update_temp_mat_121_q0;
        update_temp_mat_122_load_reg_3871 <= update_temp_mat_122_q0;
        update_temp_mat_123_load_reg_3881 <= update_temp_mat_123_q0;
        update_temp_mat_124_load_reg_3891 <= update_temp_mat_124_q0;
        update_temp_mat_125_load_reg_3901 <= update_temp_mat_125_q0;
        update_temp_mat_126_load_reg_3911 <= update_temp_mat_126_q0;
        update_temp_mat_127_load_reg_3921 <= update_temp_mat_127_q0;
        update_temp_mat_75_load_reg_3401 <= update_temp_mat_75_q0;
        update_temp_mat_76_load_reg_3411 <= update_temp_mat_76_q0;
        update_temp_mat_77_load_reg_3421 <= update_temp_mat_77_q0;
        update_temp_mat_78_load_reg_3431 <= update_temp_mat_78_q0;
        update_temp_mat_79_load_reg_3441 <= update_temp_mat_79_q0;
        update_temp_mat_80_load_reg_3451 <= update_temp_mat_80_q0;
        update_temp_mat_81_load_reg_3461 <= update_temp_mat_81_q0;
        update_temp_mat_82_load_reg_3471 <= update_temp_mat_82_q0;
        update_temp_mat_83_load_reg_3481 <= update_temp_mat_83_q0;
        update_temp_mat_84_load_reg_3491 <= update_temp_mat_84_q0;
        update_temp_mat_85_load_reg_3501 <= update_temp_mat_85_q0;
        update_temp_mat_86_load_reg_3511 <= update_temp_mat_86_q0;
        update_temp_mat_87_load_reg_3521 <= update_temp_mat_87_q0;
        update_temp_mat_88_load_reg_3531 <= update_temp_mat_88_q0;
        update_temp_mat_89_load_reg_3541 <= update_temp_mat_89_q0;
        update_temp_mat_90_load_reg_3551 <= update_temp_mat_90_q0;
        update_temp_mat_91_load_reg_3561 <= update_temp_mat_91_q0;
        update_temp_mat_92_load_reg_3571 <= update_temp_mat_92_q0;
        update_temp_mat_93_load_reg_3581 <= update_temp_mat_93_q0;
        update_temp_mat_94_load_reg_3591 <= update_temp_mat_94_q0;
        update_temp_mat_95_load_reg_3601 <= update_temp_mat_95_q0;
        update_temp_mat_96_load_reg_3611 <= update_temp_mat_96_q0;
        update_temp_mat_97_load_reg_3621 <= update_temp_mat_97_q0;
        update_temp_mat_98_load_reg_3631 <= update_temp_mat_98_q0;
        update_temp_mat_99_load_reg_3641 <= update_temp_mat_99_q0;
    end
end

always @ (*) begin
    if (((icmp_ln323_reg_2941 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_51_fu_472;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_sig_allocacmp_p_load = or_ln327_fu_2550_p2;
    end else begin
        ap_sig_allocacmp_p_load = empty_fu_476;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1386_p0 = bitcast_ln325_106_fu_2484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1386_p0 = bitcast_ln325_84_fu_2440_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1386_p0 = bitcast_ln325_62_fu_2396_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1386_p0 = bitcast_ln325_40_fu_2352_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1386_p0 = bitcast_ln325_18_fu_2308_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1386_p0 = bitcast_ln327_fu_2304_p1;
        end else begin
            grp_fu_1386_p0 = 'bx;
        end
    end else begin
        grp_fu_1386_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1386_p1 = mul_i82_43_reg_4386;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1386_p1 = mul_i82_32_reg_4276;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1386_p1 = mul_i82_21_reg_4166;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1386_p1 = mul_i82_10_reg_4056;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1386_p1 = mul_i4_reg_3941;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1386_p1 = mul29_i2_reg_3936;
        end else begin
            grp_fu_1386_p1 = 'bx;
        end
    end else begin
        grp_fu_1386_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1390_p0 = bitcast_ln325_128_fu_2561_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1390_p0 = bitcast_ln325_108_fu_2488_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1390_p0 = bitcast_ln325_86_fu_2444_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1390_p0 = bitcast_ln325_64_fu_2400_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1390_p0 = bitcast_ln325_42_fu_2356_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1390_p0 = bitcast_ln325_20_fu_2312_p1;
    end else begin
        grp_fu_1390_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1390_p1 = mul_i82_54_reg_4556;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1390_p1 = mul_i82_44_reg_4391;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1390_p1 = mul_i82_33_reg_4281;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1390_p1 = mul_i82_22_reg_4171;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1390_p1 = mul_i82_11_reg_4061;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1390_p1 = mul_i82_1_reg_3946;
    end else begin
        grp_fu_1390_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_p0 = bitcast_ln325_129_fu_2565_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1394_p0 = bitcast_ln325_110_fu_2492_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1394_p0 = bitcast_ln325_88_fu_2448_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1394_p0 = bitcast_ln325_66_fu_2404_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1394_p0 = bitcast_ln325_44_fu_2360_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p0 = bitcast_ln325_22_fu_2316_p1;
    end else begin
        grp_fu_1394_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_p1 = mul_i82_55_reg_4561;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1394_p1 = mul_i82_45_reg_4396;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1394_p1 = mul_i82_34_reg_4286;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1394_p1 = mul_i82_23_reg_4176;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1394_p1 = mul_i82_12_reg_4066;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p1 = mul_i82_2_reg_3951;
    end else begin
        grp_fu_1394_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1398_p0 = bitcast_ln325_131_fu_2569_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1398_p0 = bitcast_ln325_112_fu_2496_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1398_p0 = bitcast_ln325_90_fu_2452_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1398_p0 = bitcast_ln325_68_fu_2408_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1398_p0 = bitcast_ln325_46_fu_2364_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1398_p0 = bitcast_ln325_24_fu_2320_p1;
    end else begin
        grp_fu_1398_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1398_p1 = mul_i82_56_reg_4566;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1398_p1 = mul_i82_46_reg_4401;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1398_p1 = mul_i82_35_reg_4291;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1398_p1 = mul_i82_24_reg_4181;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1398_p1 = mul_i82_13_reg_4071;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1398_p1 = mul_i82_3_reg_3956;
    end else begin
        grp_fu_1398_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1402_p0 = bitcast_ln325_133_fu_2573_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1402_p0 = bitcast_ln325_114_fu_2500_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1402_p0 = bitcast_ln325_92_fu_2456_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1402_p0 = bitcast_ln325_70_fu_2412_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1402_p0 = bitcast_ln325_48_fu_2368_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1402_p0 = bitcast_ln325_26_fu_2324_p1;
    end else begin
        grp_fu_1402_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1402_p1 = mul_i82_57_reg_4571;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1402_p1 = mul_i82_47_reg_4406;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1402_p1 = mul_i82_36_reg_4296;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1402_p1 = mul_i82_25_reg_4186;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1402_p1 = mul_i82_14_reg_4076;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1402_p1 = mul_i82_4_reg_3961;
    end else begin
        grp_fu_1402_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1406_p0 = bitcast_ln325_135_fu_2577_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1406_p0 = bitcast_ln325_116_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1406_p0 = bitcast_ln325_94_fu_2460_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1406_p0 = bitcast_ln325_72_fu_2416_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1406_p0 = bitcast_ln325_50_fu_2372_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1406_p0 = bitcast_ln325_28_fu_2328_p1;
    end else begin
        grp_fu_1406_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1406_p1 = mul_i82_58_reg_4576;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1406_p1 = mul_i82_48_reg_4411;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1406_p1 = mul_i82_37_reg_4301;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1406_p1 = mul_i82_26_reg_4191;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1406_p1 = mul_i82_15_reg_4081;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1406_p1 = mul_i82_5_reg_3966;
    end else begin
        grp_fu_1406_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1410_p0 = bitcast_ln325_137_fu_2581_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1410_p0 = bitcast_ln325_118_fu_2508_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1410_p0 = bitcast_ln325_96_fu_2464_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1410_p0 = bitcast_ln325_74_fu_2420_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1410_p0 = bitcast_ln325_52_fu_2376_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1410_p0 = bitcast_ln325_30_fu_2332_p1;
    end else begin
        grp_fu_1410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1410_p1 = mul_i82_59_reg_4581;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1410_p1 = mul_i82_49_reg_4416;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1410_p1 = mul_i82_38_reg_4306;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1410_p1 = mul_i82_27_reg_4196;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1410_p1 = mul_i82_16_reg_4086;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1410_p1 = mul_i82_6_reg_3971;
    end else begin
        grp_fu_1410_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1414_p0 = bitcast_ln325_139_fu_2585_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1414_p0 = bitcast_ln325_120_fu_2512_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1414_p0 = bitcast_ln325_98_fu_2468_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1414_p0 = bitcast_ln325_76_fu_2424_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1414_p0 = bitcast_ln325_54_fu_2380_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1414_p0 = bitcast_ln325_32_fu_2336_p1;
    end else begin
        grp_fu_1414_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1414_p1 = mul_i82_60_reg_4586;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1414_p1 = mul_i82_50_reg_4421;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1414_p1 = mul_i82_39_reg_4311;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1414_p1 = mul_i82_28_reg_4201;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1414_p1 = mul_i82_17_reg_4091;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1414_p1 = mul_i82_7_reg_3976;
    end else begin
        grp_fu_1414_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1418_p0 = bitcast_ln325_141_fu_2589_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1418_p0 = bitcast_ln325_122_fu_2516_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1418_p0 = bitcast_ln325_100_fu_2472_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1418_p0 = bitcast_ln325_78_fu_2428_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1418_p0 = bitcast_ln325_56_fu_2384_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1418_p0 = bitcast_ln325_34_fu_2340_p1;
    end else begin
        grp_fu_1418_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1418_p1 = mul_i82_61_reg_4591;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1418_p1 = mul_i82_51_reg_4426;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1418_p1 = mul_i82_40_reg_4316;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1418_p1 = mul_i82_29_reg_4206;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1418_p1 = mul_i82_18_reg_4096;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1418_p1 = mul_i82_8_reg_3981;
    end else begin
        grp_fu_1418_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1422_p0 = bitcast_ln325_143_fu_2593_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1422_p0 = bitcast_ln325_124_fu_2520_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1422_p0 = bitcast_ln325_102_fu_2476_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1422_p0 = bitcast_ln325_80_fu_2432_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1422_p0 = bitcast_ln325_58_fu_2388_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1422_p0 = bitcast_ln325_36_fu_2344_p1;
    end else begin
        grp_fu_1422_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1422_p1 = mul_i82_62_reg_4596;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1422_p1 = mul_i82_52_reg_4431;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1422_p1 = mul_i82_41_reg_4321;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1422_p1 = mul_i82_30_reg_4211;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1422_p1 = mul_i82_19_reg_4101;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1422_p1 = mul_i82_9_reg_3986;
    end else begin
        grp_fu_1422_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1426_p0 = bitcast_ln325_126_fu_2524_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1426_p0 = bitcast_ln325_104_fu_2480_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1426_p0 = bitcast_ln325_82_fu_2436_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1426_p0 = bitcast_ln325_60_fu_2392_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1426_p0 = bitcast_ln325_38_fu_2348_p1;
        end else begin
            grp_fu_1426_p0 = 'bx;
        end
    end else begin
        grp_fu_1426_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1426_p1 = mul_i82_53_reg_4436;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1426_p1 = mul_i82_42_reg_4326;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1426_p1 = mul_i82_31_reg_4216;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1426_p1 = mul_i82_20_reg_4106;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1426_p1 = mul_i82_s_reg_3991;
        end else begin
            grp_fu_1426_p1 = 'bx;
        end
    end else begin
        grp_fu_1426_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1430_p0 = update_temp_mat_108_load_reg_3731;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1430_p0 = update_temp_mat_97_load_reg_3621;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1430_p0 = update_temp_mat_86_load_reg_3511;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1430_p0 = update_temp_mat_75_load_reg_3401;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1430_p0 = update_temp_mat_64_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1430_p0 = tmp_s_fu_1606_p19;
        end else begin
            grp_fu_1430_p0 = 'bx;
        end
    end else begin
        grp_fu_1430_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1436_p0 = update_temp_mat_119_load_reg_3841;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1436_p0 = update_temp_mat_109_load_reg_3741;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1436_p0 = update_temp_mat_98_load_reg_3631;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1436_p0 = update_temp_mat_87_load_reg_3521;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1436_p0 = update_temp_mat_76_load_reg_3411;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1436_p0 = update_temp_mat_65_q0;
    end else begin
        grp_fu_1436_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1442_p0 = update_temp_mat_120_load_reg_3851;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1442_p0 = update_temp_mat_110_load_reg_3751;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1442_p0 = update_temp_mat_99_load_reg_3641;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1442_p0 = update_temp_mat_88_load_reg_3531;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1442_p0 = update_temp_mat_77_load_reg_3421;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1442_p0 = update_temp_mat_66_q0;
    end else begin
        grp_fu_1442_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1448_p0 = update_temp_mat_121_load_reg_3861;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1448_p0 = update_temp_mat_111_load_reg_3761;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1448_p0 = update_temp_mat_100_load_reg_3651;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1448_p0 = update_temp_mat_89_load_reg_3541;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1448_p0 = update_temp_mat_78_load_reg_3431;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1448_p0 = update_temp_mat_67_q0;
    end else begin
        grp_fu_1448_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1454_p0 = update_temp_mat_122_load_reg_3871;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1454_p0 = update_temp_mat_112_load_reg_3771;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1454_p0 = update_temp_mat_101_load_reg_3661;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1454_p0 = update_temp_mat_90_load_reg_3551;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1454_p0 = update_temp_mat_79_load_reg_3441;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1454_p0 = update_temp_mat_68_q0;
    end else begin
        grp_fu_1454_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1460_p0 = update_temp_mat_123_load_reg_3881;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1460_p0 = update_temp_mat_113_load_reg_3781;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1460_p0 = update_temp_mat_102_load_reg_3671;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1460_p0 = update_temp_mat_91_load_reg_3561;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1460_p0 = update_temp_mat_80_load_reg_3451;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1460_p0 = update_temp_mat_69_q0;
    end else begin
        grp_fu_1460_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1466_p0 = update_temp_mat_124_load_reg_3891;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1466_p0 = update_temp_mat_114_load_reg_3791;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1466_p0 = update_temp_mat_103_load_reg_3681;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1466_p0 = update_temp_mat_92_load_reg_3571;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1466_p0 = update_temp_mat_81_load_reg_3461;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1466_p0 = update_temp_mat_70_q0;
    end else begin
        grp_fu_1466_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1472_p0 = update_temp_mat_125_load_reg_3901;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1472_p0 = update_temp_mat_115_load_reg_3801;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1472_p0 = update_temp_mat_104_load_reg_3691;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1472_p0 = update_temp_mat_93_load_reg_3581;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1472_p0 = update_temp_mat_82_load_reg_3471;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1472_p0 = update_temp_mat_71_q0;
    end else begin
        grp_fu_1472_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1478_p0 = update_temp_mat_126_load_reg_3911;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1478_p0 = update_temp_mat_116_load_reg_3811;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1478_p0 = update_temp_mat_105_load_reg_3701;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1478_p0 = update_temp_mat_94_load_reg_3591;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1478_p0 = update_temp_mat_83_load_reg_3481;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1478_p0 = update_temp_mat_72_q0;
    end else begin
        grp_fu_1478_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1484_p0 = update_temp_mat_127_load_reg_3921;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1484_p0 = update_temp_mat_117_load_reg_3821;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1484_p0 = update_temp_mat_106_load_reg_3711;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1484_p0 = update_temp_mat_95_load_reg_3601;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1484_p0 = update_temp_mat_84_load_reg_3491;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1484_p0 = update_temp_mat_73_q0;
    end else begin
        grp_fu_1484_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1490_p0 = update_temp_mat_118_load_reg_3831;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1490_p0 = update_temp_mat_107_load_reg_3721;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1490_p0 = update_temp_mat_96_load_reg_3611;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1490_p0 = update_temp_mat_85_load_reg_3501;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1490_p0 = update_temp_mat_74_q0;
        end else begin
            grp_fu_1490_p0 = 'bx;
        end
    end else begin
        grp_fu_1490_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln323_reg_2941_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_100_ce0_local = 1'b1;
    end else begin
        update_temp_mat_100_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_101_ce0_local = 1'b1;
    end else begin
        update_temp_mat_101_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_102_ce0_local = 1'b1;
    end else begin
        update_temp_mat_102_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_103_ce0_local = 1'b1;
    end else begin
        update_temp_mat_103_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_104_ce0_local = 1'b1;
    end else begin
        update_temp_mat_104_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_105_ce0_local = 1'b1;
    end else begin
        update_temp_mat_105_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_106_ce0_local = 1'b1;
    end else begin
        update_temp_mat_106_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_107_ce0_local = 1'b1;
    end else begin
        update_temp_mat_107_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_108_ce0_local = 1'b1;
    end else begin
        update_temp_mat_108_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_109_ce0_local = 1'b1;
    end else begin
        update_temp_mat_109_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_110_ce0_local = 1'b1;
    end else begin
        update_temp_mat_110_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_111_ce0_local = 1'b1;
    end else begin
        update_temp_mat_111_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_112_ce0_local = 1'b1;
    end else begin
        update_temp_mat_112_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_113_ce0_local = 1'b1;
    end else begin
        update_temp_mat_113_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_114_ce0_local = 1'b1;
    end else begin
        update_temp_mat_114_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_115_ce0_local = 1'b1;
    end else begin
        update_temp_mat_115_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_116_ce0_local = 1'b1;
    end else begin
        update_temp_mat_116_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_117_ce0_local = 1'b1;
    end else begin
        update_temp_mat_117_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_118_ce0_local = 1'b1;
    end else begin
        update_temp_mat_118_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_119_ce0_local = 1'b1;
    end else begin
        update_temp_mat_119_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_120_ce0_local = 1'b1;
    end else begin
        update_temp_mat_120_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_121_ce0_local = 1'b1;
    end else begin
        update_temp_mat_121_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_122_ce0_local = 1'b1;
    end else begin
        update_temp_mat_122_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_123_ce0_local = 1'b1;
    end else begin
        update_temp_mat_123_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_124_ce0_local = 1'b1;
    end else begin
        update_temp_mat_124_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_125_ce0_local = 1'b1;
    end else begin
        update_temp_mat_125_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_126_ce0_local = 1'b1;
    end else begin
        update_temp_mat_126_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_127_ce0_local = 1'b1;
    end else begin
        update_temp_mat_127_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_64_ce0_local = 1'b1;
    end else begin
        update_temp_mat_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_65_ce0_local = 1'b1;
    end else begin
        update_temp_mat_65_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_66_ce0_local = 1'b1;
    end else begin
        update_temp_mat_66_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_67_ce0_local = 1'b1;
    end else begin
        update_temp_mat_67_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_68_ce0_local = 1'b1;
    end else begin
        update_temp_mat_68_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_69_ce0_local = 1'b1;
    end else begin
        update_temp_mat_69_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_70_ce0_local = 1'b1;
    end else begin
        update_temp_mat_70_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_71_ce0_local = 1'b1;
    end else begin
        update_temp_mat_71_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_72_ce0_local = 1'b1;
    end else begin
        update_temp_mat_72_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_73_ce0_local = 1'b1;
    end else begin
        update_temp_mat_73_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_74_ce0_local = 1'b1;
    end else begin
        update_temp_mat_74_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_75_ce0_local = 1'b1;
    end else begin
        update_temp_mat_75_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_76_ce0_local = 1'b1;
    end else begin
        update_temp_mat_76_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_77_ce0_local = 1'b1;
    end else begin
        update_temp_mat_77_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_78_ce0_local = 1'b1;
    end else begin
        update_temp_mat_78_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_79_ce0_local = 1'b1;
    end else begin
        update_temp_mat_79_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_80_ce0_local = 1'b1;
    end else begin
        update_temp_mat_80_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_81_ce0_local = 1'b1;
    end else begin
        update_temp_mat_81_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_82_ce0_local = 1'b1;
    end else begin
        update_temp_mat_82_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_83_ce0_local = 1'b1;
    end else begin
        update_temp_mat_83_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_84_ce0_local = 1'b1;
    end else begin
        update_temp_mat_84_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_85_ce0_local = 1'b1;
    end else begin
        update_temp_mat_85_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_86_ce0_local = 1'b1;
    end else begin
        update_temp_mat_86_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_87_ce0_local = 1'b1;
    end else begin
        update_temp_mat_87_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_88_ce0_local = 1'b1;
    end else begin
        update_temp_mat_88_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_89_ce0_local = 1'b1;
    end else begin
        update_temp_mat_89_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_90_ce0_local = 1'b1;
    end else begin
        update_temp_mat_90_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_91_ce0_local = 1'b1;
    end else begin
        update_temp_mat_91_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_92_ce0_local = 1'b1;
    end else begin
        update_temp_mat_92_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_93_ce0_local = 1'b1;
    end else begin
        update_temp_mat_93_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_94_ce0_local = 1'b1;
    end else begin
        update_temp_mat_94_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_95_ce0_local = 1'b1;
    end else begin
        update_temp_mat_95_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_96_ce0_local = 1'b1;
    end else begin
        update_temp_mat_96_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_97_ce0_local = 1'b1;
    end else begin
        update_temp_mat_97_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_98_ce0_local = 1'b1;
    end else begin
        update_temp_mat_98_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_99_ce0_local = 1'b1;
    end else begin
        update_temp_mat_99_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        weights_l1_address0_local = weights_l1_addr_reg_2945_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_l1_address0_local = zext_ln323_fu_1521_p1;
    end else begin
        weights_l1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        weights_l1_ce0_local = 1'b1;
    end else begin
        weights_l1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        weights_l1_we0_local = 1'b1;
    end else begin
        weights_l1_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln323_fu_1515_p2 = (ap_sig_allocacmp_i + 4'd1);

assign and_ln327_fu_2545_p2 = (xor_ln327_fu_2540_p2 & p_load_reg_3926);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ap_ready = ap_ready_sig;

assign bitcast_ln325_100_fu_2472_p1 = trunc_ln325_49_reg_3696_pp0_iter1_reg;

assign bitcast_ln325_101_fu_2720_p1 = sub_i83_40_reg_4796;

assign bitcast_ln325_102_fu_2476_p1 = trunc_ln325_50_reg_3706_pp0_iter1_reg;

assign bitcast_ln325_103_fu_2723_p1 = sub_i83_41_reg_4801;

assign bitcast_ln325_104_fu_2480_p1 = trunc_ln325_51_reg_3716_pp0_iter1_reg;

assign bitcast_ln325_105_fu_2726_p1 = sub_i83_42_reg_4806;

assign bitcast_ln325_106_fu_2484_p1 = trunc_ln325_52_reg_3726_pp0_iter1_reg;

assign bitcast_ln325_107_fu_2729_p1 = sub_i83_43_reg_4811;

assign bitcast_ln325_108_fu_2488_p1 = trunc_ln325_53_reg_3736_pp0_iter1_reg;

assign bitcast_ln325_109_fu_2732_p1 = sub_i83_44_reg_4816;

assign bitcast_ln325_110_fu_2492_p1 = trunc_ln325_54_reg_3746_pp0_iter1_reg;

assign bitcast_ln325_111_fu_2735_p1 = sub_i83_45_reg_4821;

assign bitcast_ln325_112_fu_2496_p1 = trunc_ln325_55_reg_3756_pp0_iter1_reg;

assign bitcast_ln325_113_fu_2738_p1 = sub_i83_46_reg_4826;

assign bitcast_ln325_114_fu_2500_p1 = trunc_ln325_56_reg_3766_pp0_iter1_reg;

assign bitcast_ln325_115_fu_2741_p1 = sub_i83_47_reg_4831;

assign bitcast_ln325_116_fu_2504_p1 = trunc_ln325_57_reg_3776_pp0_iter1_reg;

assign bitcast_ln325_117_fu_2744_p1 = sub_i83_48_reg_4836;

assign bitcast_ln325_118_fu_2508_p1 = trunc_ln325_58_reg_3786_pp0_iter1_reg;

assign bitcast_ln325_119_fu_2747_p1 = sub_i83_49_reg_4841;

assign bitcast_ln325_120_fu_2512_p1 = trunc_ln325_59_reg_3796_pp0_iter1_reg;

assign bitcast_ln325_121_fu_2750_p1 = sub_i83_50_reg_4846;

assign bitcast_ln325_122_fu_2516_p1 = trunc_ln325_60_reg_3806_pp0_iter1_reg;

assign bitcast_ln325_123_fu_2753_p1 = sub_i83_51_reg_4851;

assign bitcast_ln325_124_fu_2520_p1 = trunc_ln325_61_reg_3816_pp0_iter1_reg;

assign bitcast_ln325_125_fu_2756_p1 = sub_i83_52_reg_4856;

assign bitcast_ln325_126_fu_2524_p1 = trunc_ln325_62_reg_3826_pp0_iter1_reg;

assign bitcast_ln325_127_fu_2759_p1 = sub_i83_53_reg_4861;

assign bitcast_ln325_128_fu_2561_p1 = trunc_ln325_63_reg_3836_pp0_iter1_reg;

assign bitcast_ln325_129_fu_2565_p1 = trunc_ln325_64_reg_3846_pp0_iter1_reg;

assign bitcast_ln325_130_fu_2765_p1 = sub_i83_55_reg_4871;

assign bitcast_ln325_131_fu_2569_p1 = trunc_ln325_65_reg_3856_pp0_iter1_reg;

assign bitcast_ln325_132_fu_2768_p1 = sub_i83_56_reg_4876;

assign bitcast_ln325_133_fu_2573_p1 = trunc_ln325_66_reg_3866_pp0_iter1_reg;

assign bitcast_ln325_134_fu_2771_p1 = sub_i83_57_reg_4881;

assign bitcast_ln325_135_fu_2577_p1 = trunc_ln325_67_reg_3876_pp0_iter1_reg;

assign bitcast_ln325_136_fu_2774_p1 = sub_i83_58_reg_4886;

assign bitcast_ln325_137_fu_2581_p1 = trunc_ln325_68_reg_3886_pp0_iter1_reg;

assign bitcast_ln325_138_fu_2777_p1 = sub_i83_59_reg_4891;

assign bitcast_ln325_139_fu_2585_p1 = trunc_ln325_69_reg_3896_pp0_iter1_reg;

assign bitcast_ln325_140_fu_2780_p1 = sub_i83_60_reg_4896;

assign bitcast_ln325_141_fu_2589_p1 = trunc_ln325_70_reg_3906_pp0_iter1_reg;

assign bitcast_ln325_142_fu_2783_p1 = sub_i83_61_reg_4901;

assign bitcast_ln325_143_fu_2593_p1 = trunc_ln325_71_reg_3916_pp0_iter1_reg;

assign bitcast_ln325_144_fu_2786_p1 = sub_i83_62_reg_4906;

assign bitcast_ln325_18_fu_2308_p1 = trunc_ln325_reg_3286;

assign bitcast_ln325_19_fu_2597_p1 = sub_i2_reg_4446;

assign bitcast_ln325_20_fu_2312_p1 = trunc_ln325_s_reg_3296;

assign bitcast_ln325_21_fu_2600_p1 = sub_i83_1_reg_4451;

assign bitcast_ln325_22_fu_2316_p1 = trunc_ln325_10_reg_3306;

assign bitcast_ln325_23_fu_2603_p1 = sub_i83_2_reg_4456;

assign bitcast_ln325_24_fu_2320_p1 = trunc_ln325_11_reg_3316;

assign bitcast_ln325_25_fu_2606_p1 = sub_i83_3_reg_4461;

assign bitcast_ln325_26_fu_2324_p1 = trunc_ln325_12_reg_3326;

assign bitcast_ln325_27_fu_2609_p1 = sub_i83_4_reg_4466;

assign bitcast_ln325_28_fu_2328_p1 = trunc_ln325_13_reg_3336;

assign bitcast_ln325_29_fu_2612_p1 = sub_i83_5_reg_4471;

assign bitcast_ln325_30_fu_2332_p1 = trunc_ln325_14_reg_3346;

assign bitcast_ln325_31_fu_2615_p1 = sub_i83_6_reg_4476;

assign bitcast_ln325_32_fu_2336_p1 = trunc_ln325_15_reg_3356;

assign bitcast_ln325_33_fu_2618_p1 = sub_i83_7_reg_4481;

assign bitcast_ln325_34_fu_2340_p1 = trunc_ln325_16_reg_3366;

assign bitcast_ln325_35_fu_2621_p1 = sub_i83_8_reg_4486;

assign bitcast_ln325_36_fu_2344_p1 = trunc_ln325_17_reg_3376;

assign bitcast_ln325_37_fu_2624_p1 = sub_i83_9_reg_4491;

assign bitcast_ln325_38_fu_2348_p1 = trunc_ln325_18_reg_3386;

assign bitcast_ln325_39_fu_2627_p1 = sub_i83_s_reg_4496;

assign bitcast_ln325_40_fu_2352_p1 = trunc_ln325_19_reg_3396_pp0_iter1_reg;

assign bitcast_ln325_41_fu_2630_p1 = sub_i83_10_reg_4601;

assign bitcast_ln325_42_fu_2356_p1 = trunc_ln325_20_reg_3406_pp0_iter1_reg;

assign bitcast_ln325_43_fu_2633_p1 = sub_i83_11_reg_4606;

assign bitcast_ln325_44_fu_2360_p1 = trunc_ln325_21_reg_3416_pp0_iter1_reg;

assign bitcast_ln325_45_fu_2636_p1 = sub_i83_12_reg_4611;

assign bitcast_ln325_46_fu_2364_p1 = trunc_ln325_22_reg_3426_pp0_iter1_reg;

assign bitcast_ln325_47_fu_2639_p1 = sub_i83_13_reg_4616;

assign bitcast_ln325_48_fu_2368_p1 = trunc_ln325_23_reg_3436_pp0_iter1_reg;

assign bitcast_ln325_49_fu_2642_p1 = sub_i83_14_reg_4621;

assign bitcast_ln325_50_fu_2372_p1 = trunc_ln325_24_reg_3446_pp0_iter1_reg;

assign bitcast_ln325_51_fu_2645_p1 = sub_i83_15_reg_4626;

assign bitcast_ln325_52_fu_2376_p1 = trunc_ln325_25_reg_3456_pp0_iter1_reg;

assign bitcast_ln325_53_fu_2648_p1 = sub_i83_16_reg_4631;

assign bitcast_ln325_54_fu_2380_p1 = trunc_ln325_26_reg_3466_pp0_iter1_reg;

assign bitcast_ln325_55_fu_2651_p1 = sub_i83_17_reg_4636;

assign bitcast_ln325_56_fu_2384_p1 = trunc_ln325_27_reg_3476_pp0_iter1_reg;

assign bitcast_ln325_57_fu_2654_p1 = sub_i83_18_reg_4641;

assign bitcast_ln325_58_fu_2388_p1 = trunc_ln325_28_reg_3486_pp0_iter1_reg;

assign bitcast_ln325_59_fu_2657_p1 = sub_i83_19_reg_4646;

assign bitcast_ln325_60_fu_2392_p1 = trunc_ln325_29_reg_3496_pp0_iter1_reg;

assign bitcast_ln325_61_fu_2660_p1 = sub_i83_20_reg_4651;

assign bitcast_ln325_62_fu_2396_p1 = trunc_ln325_30_reg_3506_pp0_iter1_reg;

assign bitcast_ln325_63_fu_2663_p1 = sub_i83_21_reg_4701;

assign bitcast_ln325_64_fu_2400_p1 = trunc_ln325_31_reg_3516_pp0_iter1_reg;

assign bitcast_ln325_65_fu_2666_p1 = sub_i83_22_reg_4706;

assign bitcast_ln325_66_fu_2404_p1 = trunc_ln325_32_reg_3526_pp0_iter1_reg;

assign bitcast_ln325_67_fu_2669_p1 = sub_i83_23_reg_4711;

assign bitcast_ln325_68_fu_2408_p1 = trunc_ln325_33_reg_3536_pp0_iter1_reg;

assign bitcast_ln325_69_fu_2672_p1 = sub_i83_24_reg_4716;

assign bitcast_ln325_70_fu_2412_p1 = trunc_ln325_34_reg_3546_pp0_iter1_reg;

assign bitcast_ln325_71_fu_2675_p1 = sub_i83_25_reg_4721;

assign bitcast_ln325_72_fu_2416_p1 = trunc_ln325_35_reg_3556_pp0_iter1_reg;

assign bitcast_ln325_73_fu_2678_p1 = sub_i83_26_reg_4726;

assign bitcast_ln325_74_fu_2420_p1 = trunc_ln325_36_reg_3566_pp0_iter1_reg;

assign bitcast_ln325_75_fu_2681_p1 = sub_i83_27_reg_4731;

assign bitcast_ln325_76_fu_2424_p1 = trunc_ln325_37_reg_3576_pp0_iter1_reg;

assign bitcast_ln325_77_fu_2684_p1 = sub_i83_28_reg_4736;

assign bitcast_ln325_78_fu_2428_p1 = trunc_ln325_38_reg_3586_pp0_iter1_reg;

assign bitcast_ln325_79_fu_2687_p1 = sub_i83_29_reg_4741;

assign bitcast_ln325_80_fu_2432_p1 = trunc_ln325_39_reg_3596_pp0_iter1_reg;

assign bitcast_ln325_81_fu_2690_p1 = sub_i83_30_reg_4746;

assign bitcast_ln325_82_fu_2436_p1 = trunc_ln325_40_reg_3606_pp0_iter1_reg;

assign bitcast_ln325_83_fu_2693_p1 = sub_i83_31_reg_4751;

assign bitcast_ln325_84_fu_2440_p1 = trunc_ln325_41_reg_3616_pp0_iter1_reg;

assign bitcast_ln325_85_fu_2696_p1 = sub_i83_32_reg_4756;

assign bitcast_ln325_86_fu_2444_p1 = trunc_ln325_42_reg_3626_pp0_iter1_reg;

assign bitcast_ln325_87_fu_2699_p1 = sub_i83_33_reg_4761;

assign bitcast_ln325_88_fu_2448_p1 = trunc_ln325_43_reg_3636_pp0_iter1_reg;

assign bitcast_ln325_89_fu_2702_p1 = sub_i83_34_reg_4766;

assign bitcast_ln325_90_fu_2452_p1 = trunc_ln325_44_reg_3646_pp0_iter1_reg;

assign bitcast_ln325_91_fu_2705_p1 = sub_i83_35_reg_4771;

assign bitcast_ln325_92_fu_2456_p1 = trunc_ln325_45_reg_3656_pp0_iter1_reg;

assign bitcast_ln325_93_fu_2708_p1 = sub_i83_36_reg_4776;

assign bitcast_ln325_94_fu_2460_p1 = trunc_ln325_46_reg_3666_pp0_iter1_reg;

assign bitcast_ln325_95_fu_2711_p1 = sub_i83_37_reg_4781;

assign bitcast_ln325_96_fu_2464_p1 = trunc_ln325_47_reg_3676_pp0_iter1_reg;

assign bitcast_ln325_97_fu_2714_p1 = sub_i83_38_reg_4786;

assign bitcast_ln325_98_fu_2468_p1 = trunc_ln325_48_reg_3686_pp0_iter1_reg;

assign bitcast_ln325_99_fu_2717_p1 = sub_i83_39_reg_4791;

assign bitcast_ln325_fu_2762_p1 = sub_i83_54_reg_4866;

assign bitcast_ln327_3_fu_2528_p1 = sub30_i2_reg_4441;

assign bitcast_ln327_fu_2304_p1 = trunc_ln327_reg_3931;

assign grp_fu_8485_p_ce = 1'b1;

assign grp_fu_8485_p_din0 = grp_fu_1386_p0;

assign grp_fu_8485_p_din1 = grp_fu_1386_p1;

assign grp_fu_8485_p_opcode = 2'd1;

assign grp_fu_8493_p_ce = 1'b1;

assign grp_fu_8493_p_din0 = grp_fu_1390_p0;

assign grp_fu_8493_p_din1 = grp_fu_1390_p1;

assign grp_fu_8493_p_opcode = 2'd1;

assign grp_fu_8497_p_ce = 1'b1;

assign grp_fu_8497_p_din0 = grp_fu_1394_p0;

assign grp_fu_8497_p_din1 = grp_fu_1394_p1;

assign grp_fu_8497_p_opcode = 2'd1;

assign grp_fu_8501_p_ce = 1'b1;

assign grp_fu_8501_p_din0 = grp_fu_1398_p0;

assign grp_fu_8501_p_din1 = grp_fu_1398_p1;

assign grp_fu_8501_p_opcode = 2'd1;

assign grp_fu_8505_p_ce = 1'b1;

assign grp_fu_8505_p_din0 = grp_fu_1402_p0;

assign grp_fu_8505_p_din1 = grp_fu_1402_p1;

assign grp_fu_8505_p_opcode = 2'd1;

assign grp_fu_8509_p_ce = 1'b1;

assign grp_fu_8509_p_din0 = grp_fu_1406_p0;

assign grp_fu_8509_p_din1 = grp_fu_1406_p1;

assign grp_fu_8509_p_opcode = 2'd1;

assign grp_fu_8513_p_ce = 1'b1;

assign grp_fu_8513_p_din0 = grp_fu_1410_p0;

assign grp_fu_8513_p_din1 = grp_fu_1410_p1;

assign grp_fu_8513_p_opcode = 2'd1;

assign grp_fu_8517_p_ce = 1'b1;

assign grp_fu_8517_p_din0 = grp_fu_1414_p0;

assign grp_fu_8517_p_din1 = grp_fu_1414_p1;

assign grp_fu_8517_p_opcode = 2'd1;

assign grp_fu_8521_p_ce = 1'b1;

assign grp_fu_8521_p_din0 = grp_fu_1418_p0;

assign grp_fu_8521_p_din1 = grp_fu_1418_p1;

assign grp_fu_8521_p_opcode = 2'd1;

assign grp_fu_8525_p_ce = 1'b1;

assign grp_fu_8525_p_din0 = grp_fu_1422_p0;

assign grp_fu_8525_p_din1 = grp_fu_1422_p1;

assign grp_fu_8525_p_opcode = 2'd1;

assign grp_fu_8529_p_ce = 1'b1;

assign grp_fu_8529_p_din0 = grp_fu_1426_p0;

assign grp_fu_8529_p_din1 = grp_fu_1426_p1;

assign grp_fu_8529_p_opcode = 2'd1;

assign grp_fu_8581_p_ce = 1'b1;

assign grp_fu_8581_p_din0 = grp_fu_1430_p0;

assign grp_fu_8581_p_din1 = 64'd4562254508917369340;

assign grp_fu_8585_p_ce = 1'b1;

assign grp_fu_8585_p_din0 = grp_fu_1436_p0;

assign grp_fu_8585_p_din1 = 64'd4562254508917369340;

assign grp_fu_8589_p_ce = 1'b1;

assign grp_fu_8589_p_din0 = grp_fu_1442_p0;

assign grp_fu_8589_p_din1 = 64'd4562254508917369340;

assign grp_fu_8593_p_ce = 1'b1;

assign grp_fu_8593_p_din0 = grp_fu_1448_p0;

assign grp_fu_8593_p_din1 = 64'd4562254508917369340;

assign grp_fu_8597_p_ce = 1'b1;

assign grp_fu_8597_p_din0 = grp_fu_1454_p0;

assign grp_fu_8597_p_din1 = 64'd4562254508917369340;

assign grp_fu_8601_p_ce = 1'b1;

assign grp_fu_8601_p_din0 = grp_fu_1460_p0;

assign grp_fu_8601_p_din1 = 64'd4562254508917369340;

assign grp_fu_8605_p_ce = 1'b1;

assign grp_fu_8605_p_din0 = grp_fu_1466_p0;

assign grp_fu_8605_p_din1 = 64'd4562254508917369340;

assign grp_fu_8609_p_ce = 1'b1;

assign grp_fu_8609_p_din0 = grp_fu_1472_p0;

assign grp_fu_8609_p_din1 = 64'd4562254508917369340;

assign grp_fu_8613_p_ce = 1'b1;

assign grp_fu_8613_p_din0 = grp_fu_1478_p0;

assign grp_fu_8613_p_din1 = 64'd4562254508917369340;

assign grp_fu_8617_p_ce = 1'b1;

assign grp_fu_8617_p_din0 = grp_fu_1484_p0;

assign grp_fu_8617_p_din1 = 64'd4562254508917369340;

assign grp_fu_8621_p_ce = 1'b1;

assign grp_fu_8621_p_din0 = grp_fu_1490_p0;

assign grp_fu_8621_p_din1 = 64'd4562254508917369340;

assign icmp_ln323_fu_1509_p2 = ((ap_sig_allocacmp_i == 4'd8) ? 1'b1 : 1'b0);

assign lshr_ln327_fu_2295_p2 = ap_sig_allocacmp_p_load >> zext_ln327_reg_3270;

assign or_ln325_s_fu_2789_p65 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{bitcast_ln325_144_fu_2786_p1}, {bitcast_ln325_142_fu_2783_p1}}, {bitcast_ln325_140_fu_2780_p1}}, {bitcast_ln325_138_fu_2777_p1}}, {bitcast_ln325_136_fu_2774_p1}}, {bitcast_ln325_134_fu_2771_p1}}, {bitcast_ln325_132_fu_2768_p1}}, {bitcast_ln325_130_fu_2765_p1}}, {bitcast_ln325_fu_2762_p1}}, {bitcast_ln325_127_fu_2759_p1}}, {bitcast_ln325_125_fu_2756_p1}}, {bitcast_ln325_123_fu_2753_p1}}, {bitcast_ln325_121_fu_2750_p1}}, {bitcast_ln325_119_fu_2747_p1}}, {bitcast_ln325_117_fu_2744_p1}}, {bitcast_ln325_115_fu_2741_p1}}, {bitcast_ln325_113_fu_2738_p1}}, {bitcast_ln325_111_fu_2735_p1}}, {bitcast_ln325_109_fu_2732_p1}}, {bitcast_ln325_107_fu_2729_p1}}, {bitcast_ln325_105_fu_2726_p1}}, {bitcast_ln325_103_fu_2723_p1}}, {bitcast_ln325_101_fu_2720_p1}}, {bitcast_ln325_99_fu_2717_p1}}, {bitcast_ln325_97_fu_2714_p1}}, {bitcast_ln325_95_fu_2711_p1}}, {bitcast_ln325_93_fu_2708_p1}}, {bitcast_ln325_91_fu_2705_p1}}, {bitcast_ln325_89_fu_2702_p1}}, {bitcast_ln325_87_fu_2699_p1}}, 
    {bitcast_ln325_85_fu_2696_p1}}, {bitcast_ln325_83_fu_2693_p1}}, {bitcast_ln325_81_fu_2690_p1}}, {bitcast_ln325_79_fu_2687_p1}}, {bitcast_ln325_77_fu_2684_p1}}, {bitcast_ln325_75_fu_2681_p1}}, {bitcast_ln325_73_fu_2678_p1}}, {bitcast_ln325_71_fu_2675_p1}}, {bitcast_ln325_69_fu_2672_p1}}, {bitcast_ln325_67_fu_2669_p1}}, {bitcast_ln325_65_fu_2666_p1}}, {bitcast_ln325_63_fu_2663_p1}}, {bitcast_ln325_61_fu_2660_p1}}, {bitcast_ln325_59_fu_2657_p1}}, {bitcast_ln325_57_fu_2654_p1}}, {bitcast_ln325_55_fu_2651_p1}}, {bitcast_ln325_53_fu_2648_p1}}, {bitcast_ln325_51_fu_2645_p1}}, {bitcast_ln325_49_fu_2642_p1}}, {bitcast_ln325_47_fu_2639_p1}}, {bitcast_ln325_45_fu_2636_p1}}, {bitcast_ln325_43_fu_2633_p1}}, {bitcast_ln325_41_fu_2630_p1}}, {bitcast_ln325_39_fu_2627_p1}}, {bitcast_ln325_37_fu_2624_p1}}, {bitcast_ln325_35_fu_2621_p1}}, {bitcast_ln325_33_fu_2618_p1}}, {bitcast_ln325_31_fu_2615_p1}}, {bitcast_ln325_29_fu_2612_p1}}, {bitcast_ln325_27_fu_2609_p1}}, {bitcast_ln325_25_fu_2606_p1}}, {bitcast_ln325_23_fu_2603_p1}}, {bitcast_ln325_21_fu_2600_p1}}, 
    {bitcast_ln325_19_fu_2597_p1}};

assign or_ln327_fu_2550_p2 = (shl_ln327_3_fu_2535_p2 | and_ln327_fu_2545_p2);

assign p_out = empty_fu_476;

assign shl_ln327_3_fu_2535_p2 = zext_ln327_3_fu_2531_p1 << zext_ln327_reg_3270_pp0_iter1_reg;

assign shl_ln327_fu_1647_p2 = 512'd18446744073709551615 << zext_ln327_fu_1602_p1;

assign shl_ln56_3_fu_1594_p3 = {{trunc_ln323_fu_1590_p1}, {6'd0}};

assign tmp_s_fu_1606_p17 = 'bx;

assign trunc_ln323_fu_1590_p1 = ap_sig_allocacmp_i[2:0];

assign trunc_ln325_fu_1658_p1 = weights_l1_q0[63:0];

assign trunc_ln327_fu_2300_p1 = lshr_ln327_fu_2295_p2[63:0];

assign update_temp_mat_100_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_100_ce0 = update_temp_mat_100_ce0_local;

assign update_temp_mat_101_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_101_ce0 = update_temp_mat_101_ce0_local;

assign update_temp_mat_102_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_102_ce0 = update_temp_mat_102_ce0_local;

assign update_temp_mat_103_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_103_ce0 = update_temp_mat_103_ce0_local;

assign update_temp_mat_104_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_104_ce0 = update_temp_mat_104_ce0_local;

assign update_temp_mat_105_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_105_ce0 = update_temp_mat_105_ce0_local;

assign update_temp_mat_106_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_106_ce0 = update_temp_mat_106_ce0_local;

assign update_temp_mat_107_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_107_ce0 = update_temp_mat_107_ce0_local;

assign update_temp_mat_108_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_108_ce0 = update_temp_mat_108_ce0_local;

assign update_temp_mat_109_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_109_ce0 = update_temp_mat_109_ce0_local;

assign update_temp_mat_110_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_110_ce0 = update_temp_mat_110_ce0_local;

assign update_temp_mat_111_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_111_ce0 = update_temp_mat_111_ce0_local;

assign update_temp_mat_112_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_112_ce0 = update_temp_mat_112_ce0_local;

assign update_temp_mat_113_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_113_ce0 = update_temp_mat_113_ce0_local;

assign update_temp_mat_114_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_114_ce0 = update_temp_mat_114_ce0_local;

assign update_temp_mat_115_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_115_ce0 = update_temp_mat_115_ce0_local;

assign update_temp_mat_116_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_116_ce0 = update_temp_mat_116_ce0_local;

assign update_temp_mat_117_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_117_ce0 = update_temp_mat_117_ce0_local;

assign update_temp_mat_118_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_118_ce0 = update_temp_mat_118_ce0_local;

assign update_temp_mat_119_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_119_ce0 = update_temp_mat_119_ce0_local;

assign update_temp_mat_120_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_120_ce0 = update_temp_mat_120_ce0_local;

assign update_temp_mat_121_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_121_ce0 = update_temp_mat_121_ce0_local;

assign update_temp_mat_122_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_122_ce0 = update_temp_mat_122_ce0_local;

assign update_temp_mat_123_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_123_ce0 = update_temp_mat_123_ce0_local;

assign update_temp_mat_124_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_124_ce0 = update_temp_mat_124_ce0_local;

assign update_temp_mat_125_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_125_ce0 = update_temp_mat_125_ce0_local;

assign update_temp_mat_126_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_126_ce0 = update_temp_mat_126_ce0_local;

assign update_temp_mat_127_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_127_ce0 = update_temp_mat_127_ce0_local;

assign update_temp_mat_64_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_64_ce0 = update_temp_mat_64_ce0_local;

assign update_temp_mat_65_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_65_ce0 = update_temp_mat_65_ce0_local;

assign update_temp_mat_66_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_66_ce0 = update_temp_mat_66_ce0_local;

assign update_temp_mat_67_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_67_ce0 = update_temp_mat_67_ce0_local;

assign update_temp_mat_68_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_68_ce0 = update_temp_mat_68_ce0_local;

assign update_temp_mat_69_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_69_ce0 = update_temp_mat_69_ce0_local;

assign update_temp_mat_70_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_70_ce0 = update_temp_mat_70_ce0_local;

assign update_temp_mat_71_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_71_ce0 = update_temp_mat_71_ce0_local;

assign update_temp_mat_72_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_72_ce0 = update_temp_mat_72_ce0_local;

assign update_temp_mat_73_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_73_ce0 = update_temp_mat_73_ce0_local;

assign update_temp_mat_74_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_74_ce0 = update_temp_mat_74_ce0_local;

assign update_temp_mat_75_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_75_ce0 = update_temp_mat_75_ce0_local;

assign update_temp_mat_76_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_76_ce0 = update_temp_mat_76_ce0_local;

assign update_temp_mat_77_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_77_ce0 = update_temp_mat_77_ce0_local;

assign update_temp_mat_78_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_78_ce0 = update_temp_mat_78_ce0_local;

assign update_temp_mat_79_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_79_ce0 = update_temp_mat_79_ce0_local;

assign update_temp_mat_80_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_80_ce0 = update_temp_mat_80_ce0_local;

assign update_temp_mat_81_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_81_ce0 = update_temp_mat_81_ce0_local;

assign update_temp_mat_82_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_82_ce0 = update_temp_mat_82_ce0_local;

assign update_temp_mat_83_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_83_ce0 = update_temp_mat_83_ce0_local;

assign update_temp_mat_84_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_84_ce0 = update_temp_mat_84_ce0_local;

assign update_temp_mat_85_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_85_ce0 = update_temp_mat_85_ce0_local;

assign update_temp_mat_86_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_86_ce0 = update_temp_mat_86_ce0_local;

assign update_temp_mat_87_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_87_ce0 = update_temp_mat_87_ce0_local;

assign update_temp_mat_88_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_88_ce0 = update_temp_mat_88_ce0_local;

assign update_temp_mat_89_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_89_ce0 = update_temp_mat_89_ce0_local;

assign update_temp_mat_90_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_90_ce0 = update_temp_mat_90_ce0_local;

assign update_temp_mat_91_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_91_ce0 = update_temp_mat_91_ce0_local;

assign update_temp_mat_92_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_92_ce0 = update_temp_mat_92_ce0_local;

assign update_temp_mat_93_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_93_ce0 = update_temp_mat_93_ce0_local;

assign update_temp_mat_94_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_94_ce0 = update_temp_mat_94_ce0_local;

assign update_temp_mat_95_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_95_ce0 = update_temp_mat_95_ce0_local;

assign update_temp_mat_96_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_96_ce0 = update_temp_mat_96_ce0_local;

assign update_temp_mat_97_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_97_ce0 = update_temp_mat_97_ce0_local;

assign update_temp_mat_98_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_98_ce0 = update_temp_mat_98_ce0_local;

assign update_temp_mat_99_address0 = zext_ln323_fu_1521_p1;

assign update_temp_mat_99_ce0 = update_temp_mat_99_ce0_local;

assign weights_l1_address0 = weights_l1_address0_local;

assign weights_l1_ce0 = weights_l1_ce0_local;

assign weights_l1_d0 = or_ln325_s_fu_2789_p65;

assign weights_l1_we0 = weights_l1_we0_local;

assign xor_ln327_fu_2540_p2 = (shl_ln327_reg_3281_pp0_iter1_reg ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign zext_ln323_fu_1521_p1 = ap_sig_allocacmp_i;

assign zext_ln327_3_fu_2531_p1 = bitcast_ln327_3_fu_2528_p1;

assign zext_ln327_fu_1602_p1 = shl_ln56_3_fu_1594_p3;

always @ (posedge ap_clk) begin
    zext_ln327_reg_3270[5:0] <= 6'b000000;
    zext_ln327_reg_3270[511:9] <= 503'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln327_reg_3270_pp0_iter1_reg[5:0] <= 6'b000000;
    zext_ln327_reg_3270_pp0_iter1_reg[511:9] <= 503'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //accelerator_accelerator_Pipeline_VITIS_LOOP_323_16
