// Seed: 109731186
module module_0;
  logic id_1, id_2, id_3, id_4;
  assign module_1.id_4 = 0;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd73
) (
    input wand id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input wand id_4,
    output supply0 id_5,
    input tri1 _id_6,
    input wor id_7,
    input wor id_8,
    output tri id_9,
    output tri1 id_10,
    input supply1 id_11[-1 : -1],
    input wand id_12,
    input wand id_13,
    input uwire id_14[id_6  +  1 : 'b0]
);
  assign id_5 = -1'h0 * 1;
  module_0 modCall_1 ();
endmodule
