From bf7bbf27dda9ca13c07c82bd8496dad03e0632e4 Mon Sep 17 00:00:00 2001
From: Xing Zheng <zhengxing@rock-chips.com>
Date: Tue, 22 Mar 2016 20:30:38 +0800
Subject: [PATCH] clk: rockchip: fix pclk_pmu_src clock for rk3399

Change-Id: I1e9c04366af370664d864d2877fa87a385da44a6
Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk3399.c | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
index d122be35bb56..e6bfb4982a7a 100644
--- a/drivers/clk/rockchip/clk-rk3399.c
+++ b/drivers/clk/rockchip/clk-rk3399.c
@@ -1388,6 +1388,9 @@ static struct rockchip_clk_branch rk3399_clk_pmu_branches[] __initdata = {
 			RK3399_CLKGATE_CON(0), 6, GFLAGS,
 			&rk3399_uart4_pmu_fracmux),
 
+	DIV(0, "pclk_pmu_src", "ppll", CLK_IGNORE_UNUSED,
+			RK3399_CLKSEL_CON(0), 0, 5, DFLAGS),
+
 	/* pmu clock gates */
 	GATE(SCLK_TIMER12_PMU, "clk_timer0_pmu", "clk_timer_src_pmu", CLK_IGNORE_UNUSED, RK3399_CLKGATE_CON(0), 3, GFLAGS),
 	GATE(SCLK_TIMER13_PMU, "clk_timer1_pmu", "clk_timer_src_pmu", CLK_IGNORE_UNUSED, RK3399_CLKGATE_CON(0), 4, GFLAGS),
@@ -1508,7 +1511,7 @@ static void __init rk3399_pmu_clk_init(struct device_node *np)
 		return;
 	}
 
-	/* enable pclk_pmc_src gate */
+	/* enable gate for pclk_pmu_src */
 	regmap_write(grf, RK3399_PMUGRF_SOC_CON0,
 			  HIWORD_UPDATE(0, RK3399_PMUCRU_PCLK_GATE_MASK,
 					RK3399_PMUCRU_PCLK_GATE_SHIFT));
-- 
2.35.3

