#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 20 15:22:48 2022
# Process ID: 2428
# Current directory: C:/Users/shrey/Desktop/AES_SV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2452 C:\Users\shrey\Desktop\AES_SV\AES_SV.xpr
# Log file: C:/Users/shrey/Desktop/AES_SV/vivado.log
# Journal file: C:/Users/shrey/Desktop/AES_SV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrey/Desktop/AES_SV/AES_SV.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/vivek/Desktop/AES_SV' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 727.023 ; gain = 109.516
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:69]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:71]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:76]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 69, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 76, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/vivek/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 744.875 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:69]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:71]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:76]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/vivek/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 15:26:20 2022...
