SCHM0104

HEADER
{
 FREEID 85772
 VARIABLES
 {
  #ARCHITECTURE="SCH"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #CHECK_CF="1"
  #DEFAULT_RANGE0="<range<name=\"ch0_data_n\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<name=\"ch0_data_p\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE10="<range<name=\"ch1_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE11="<range<name=\"ch1_edges\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE12="<range<name=\"ch1_even_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE13="<range<name=\"ch1_odd_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE14="<range<name=\"ch2_data_n\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE15="<range<name=\"ch2_data_p\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE16="<range<name=\"ch2_delay\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE17="<range<name=\"ch2_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE18="<range<name=\"ch2_edges\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE19="<range<name=\"ch3_data_n\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<name=\"ch0_delay\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE20="<range<name=\"ch3_data_p\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE21="<range<name=\"ch3_delay\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE22="<range<name=\"ch3_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE23="<range<name=\"ch3_edges\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE24="<range<name=\"err\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE25="<range<name=\"even_data\"><left=\"71\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE26="<range<name=\"even_data_i\"><left=\"71\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE27="<range<name=\"even_err\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE28="<range<name=\"odd_data\"><left=\"71\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE29="<range<name=\"odd_data_i\"><left=\"71\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<name=\"ch0_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE30="<range<name=\"odd_err\"><left=\"1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<name=\"ch0_edges\"><left=\"31\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<name=\"ch0_even_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<name=\"ch0_odd_dual_data\"><left=\"35\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<name=\"ch1_data_n\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<name=\"ch1_data_p\"><left=\"3\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<name=\"ch1_delay\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="bb1920_deserializer"
  #LANGUAGE="VHDL"
  #UPDATE_BDE="0"
  #UPDATE_BDE_ASK="1"
  AUTHOR="Telops"
  COMPANY="Telops"
  CREATIONDATE="9/25/2013"
  PAGECOUNT="2"
  TITLE="serdes_top"
 }
 SYMBOL "#default" "IDELAYCTRL" "IDELAYCTRL"
 {
  HEADER
  {
   VARIABLES
   {
    #BLACK_BOX="0"
    #CUSTOM_NAME=""
    #DESCRIPTION="IDELAY tap delay value control"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1604631743"
    #NO_SYMBOL_NAME="1"
    #NO_SYMBOL_REFERENCE="1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5b49cdb9-3c4f-42fb-8396-4658f0f787e4"
    LEVEL="XILINX"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-40,280,140)
    FREEID 13
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     OUTLINE 0,1, (57,60,156)
     AREA (40,0,240,120)
     FILL (1,(255,255,180),0)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (45,30,124,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (193,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (45,70,86,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  12, 0, 0
    {
     TEXT "IDELAYCTRL"
     RECT (89,-24,209,-2)
     ALIGN 9
     COLOR (191,0,191)
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="40"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="REFCLK"
      #NUMBER="0"
      #VHDL_TYPE="std_ulogic"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (40,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="40"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RDY"
      #NUMBER="0"
      #VHDL_TYPE="std_ulogic"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-40,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="40"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RST"
      #NUMBER="0"
      #VHDL_TYPE="std_ulogic"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (40,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "scd_proxy2_dsync" "scd_proxy2_dsync"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="EOF_TO_FSYNC_DLY:INTEGER range 1 to 200:=16"
    #LANGUAGE="VHDL"
    #MODIFIED="1629287441"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e5f6d817-eb56-421c-b461-4ca5e60d2bcb"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (-40,-20,340,380)
    FREEID 74
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (-20,-10,320,367)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (-6,28,74,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,90,88,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,210,88,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (195,150,315,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 50
     ORIENTATION 2
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,130,200,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,110,149,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,250,200,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,230,149,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,190,315,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,170,315,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (233,230,315,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,150,129,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,270,129,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (-15,310,131,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,30,315,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    PIN  2, 0, 0
    {
     COORD (-40,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (-40,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH0_DCLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (-40,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH1_DCLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (340,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="QUAD_DCLK"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (-40,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH0_DUAL_DATA(35:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (-40,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH0_DUAL_DVAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (-40,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH1_DUAL_DATA(35:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (-40,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH1_DUAL_DVAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (340,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LABEL="Bus Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="QUAD_DATA(71:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (0,0,128)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (340,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="QUAD_DVAL"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (340,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ERR(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (-40,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH0_SUCCESS"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (-40,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CH1_SUCCESS"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (-40,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="FPA_INTF_CFG"
      #NUMBER="0"
      #VHDL_TYPE="FPA_INTF_CFG_TYPE"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="INIT_IN_PROGRESS"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "scd_proxy2_serdes" "scd_proxy2_serdes"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="RESET200ms:boolean:=true"
    #GENERIC1="CLK_PERIOD_NS:real:=12.5"
    #GENERIC2="FRAME_RATE_MIN:real:=0.1-- Hz"
    #GENERIC3="DATA_WIDTH:integer:=7-- largeur des donnees du serdes"
    #GENERIC4="IODELAY_GROUP_NAME:string:=\"name\""
    #GENERIC5="MASTER:boolean:=true"
    #HDL_ENTRIES=
"library STD,IEEE,WORK;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,work.Proxy_define.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1613057420"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="34f2b943-175c-4780-aba3-68795617e559"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,500,460)
    FREEID 52
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-7,480,449)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,105,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (418,210,475,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,89,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,89,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (360,150,475,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,142,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (380,230,475,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,142,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (371,250,475,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,171,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (309,170,475,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (355,270,475,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,153,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,330,226,354)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,181,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (330,310,475,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (257,330,475,354)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (302,350,475,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (433,390,475,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (435,70,475,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 50
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (500,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DONE"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_N"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_ULOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_P"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_ULOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (500,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DUAL_DVAL"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATA_N(3:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (500,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SUCCESS"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATA_P(3:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (500,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LABEL="Bus Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DELAY(4:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (0,0,128)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="FPA_INTF_CFG"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="fpa_intf_cfg_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (500,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LABEL="Bus Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DUAL_DATA(35:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (0,0,128)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (500,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LABEL="Bus Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="EDGES(31:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (0,0,128)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SLAVE_DCLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SLAVE_DCLK_MULT8"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SLAVE_LOCKED"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (500,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MASTER_DCLK"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (500,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MASTER_DCLK_MULT8"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (500,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MASTER_LOCKED"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (500,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RDY"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (500,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (5200,5600)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  68134, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.numeric_std.all;\n"+
"library work;\n"+
"use work.proxy_define.all;\n"+
"use work.fpa_define.all;\n"+
"use work.fpa_serdes_define.all;\n"+
"\n"+
""
   RECT (400,240,860,640)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(239,235,255),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  68135, 0, 0
  {
   VARIABLES
   {
    #NAME="ARESET"
   }
  }
  GENERIC  68141, 0, 0
  {
   LABEL "Generic"
   TEXT 
"RESET200ms : boolean := true;\n"+
"CLK_PERIOD_NS : real := 12.5;\n"+
"FRAME_RATE_MIN : real := 0.1;-- Hz\n"+
"DATA_WIDTH : integer := 8;-- largeur des donnees du serdes\n"+
"G_FPA_PIX_NUM_PER_PCLK : integer := 8;\n"+
""
   RECT (1400,380,2280,680)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,219,179),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  68142, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="REF_CLK_RESET"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (2060,1060)
   VERTEXES ( (2,85710) )
  }
  TEXT  68144, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1755,1043,2000,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68142
  }
  INSTANCE  68145, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IDELAYCTRL"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="idelayctrl_b13"
    #SYMBOL="IDELAYCTRL"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5b49cdb9-3c4f-42fb-8396-4658f0f787e4"
    %IODELAY_GROUP="\"iodelay_b13\""
   }
   COORD (2300,980)
   VERTEXES ( (2,85705), (6,85709), (4,85700) )
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  68149, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2340,907,2519,940)
   ALIGN 8
   PARENT 68145
  }
  TEXT  68150, 0, 0
  {
   TEXT "@ATTRIBUTES"
   RECT (2220,1100,2675,1133)
   PARENT 68145
  }
  INSTANCE  68153, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="IDELAYCTRL_RDY"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (3200,1020)
   VERTEXES ( (2,85711) )
  }
  TEXT  68155, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3260,1003,3517,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 68153
  }
  INSTANCE  68156, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="REFCLK"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2060,1020)
   VERTEXES ( (2,85706) )
  }
  TEXT  68158, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1884,1003,2000,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68156
  }
  RECT  68159, 0, 0
  {
   OUTLINE 0,4, (0,4,255)
   AREA (740,860,4640,1580)
   FILL (1,(255,255,156),0)
  }
  NET WIRE  68160, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_done"
   }
  }
  NET WIRE  68162, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_success"
   }
  }
  RECT  68174, 0, 0
  {
   OUTLINE 0,4, (0,4,255)
   AREA (720,1760,2260,2560)
   FILL (1,(255,255,156),0)
  }
  TEXT  68175, 0, 0
  {
   OUTLINE 5,1, (255,4,0)
   TEXT "CH0 DESERIALIZER"
   RECT (720,1720,1095,1766)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (16,0,0,700,1,0,0,"Arial")
   FILL (1,(255,255,156),0)
  }
  NET BUS  68176, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch0_delay(4:0)"
   }
  }
  INSTANCE  68178, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="FPA_INTF_CFG"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="fpa_intf_cfg_type"
   }
   COORD (1120,1480)
   VERTEXES ( (2,85696) )
  }
  TEXT  68180, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (843,1463,1060,1498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68178
  }
  INSTANCE  68181, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="STAT"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="fpa_serdes_stat_type"
   }
   COORD (3220,1380)
   VERTEXES ( (2,85715) )
  }
  TEXT  68183, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3280,1363,3358,1398)
   ALIGN 4
   MARGINS (1,1)
   PARENT 68181
  }
  TEXT  68184, 0, 0
  {
   TEXT "$#NAME"
   RECT (3140,1350,3181,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85735
  }
  NET RECORD  68186, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="stat"
    #VHDL_TYPE="fpa_serdes_stat_type"
    FPA_SERDES_STAT_TYPE=""
    RECORD=""
   }
  }
  SIGNALASSIGN  68187, 0, 0
  {
   LABEL "SignalAssignments_6"
   TEXT 
"stat.done <= (0 => ch0_done, 1 => ch1_done, others => '0');\n"+
"stat.success <= (0 => ch0_success, 1 => ch1_success, others => '0');\n"+
"stat.delay <= (0 => ch0_delay, 1 => ch1_delay, others => (others => '0'));\n"+
"stat.edges <= (0 => ch0_edges, 1 => ch1_edges, others => (others => '0'));\n"+
"err(1 downto 0) <= even_err(1 downto 0);\n"+
"err(3 downto 2) <= (others => '0');"
   RECT (2360,2600,3400,2840)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  68188, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"attribute IODELAY_GROUP : string;\n"+
"attribute dont_touch : string;"
   RECT (2500,380,3380,580)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(203,215,255),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  68189, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ARESETN"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1080,980)
   VERTEXES ( (2,85663) )
  }
  TEXT  68191, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (881,963,1020,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68189
  }
  NET WIRE  68192, 0, 0
  INSTANCE  68194, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="RST_CLINK_N"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1080,1020)
   VERTEXES ( (2,85664) )
  }
  TEXT  68196, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (822,1003,1020,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68194
  }
  NET WIRE  68197, 0, 0
  TEXT  68199, 0, 0
  {
   TEXT "$#NAME"
   RECT (1332,991,1428,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85670
  }
  NET BUS  68212, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch0_edges(31:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  INSTANCE  68214, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="SERDES_TRIG"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (3220,1500)
   VERTEXES ( (2,85719) )
  }
  TEXT  68216, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3272,1483,3478,1518)
   ALIGN 4
   MARGINS (1,1)
   PARENT 68214
  }
  SIGNALASSIGN  68217, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT "serdes_trig_i <= not (ch0_done and ch1_done and ch2_done and ch3_done and not init_in_progress_i) and ch_rdy ; -- en combinatoire mais pas grave."
   RECT (2380,4820,4000,4940)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  68218, 0, 0
  {
   VARIABLES
   {
    #NAME="serdes_trig_i"
   }
  }
  TEXT  68220, 0, 0
  {
   TEXT "$#NAME"
   RECT (3041,1470,3180,1499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85737
  }
  INSTANCE  68233, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or3b3"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U76"
    #SYMBOL="or3b3"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1120,960)
   VERTEXES ( (8,85662), (6,85665), (2,85666), (4,85660) )
  }
  TEXT  68239, 0, 0
  {
   TEXT "$#NAME"
   RECT (1343,1251,1418,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85695
  }
  TEXT  68241, 0, 0
  {
   TEXT "$#NAME"
   RECT (942,1191,1094,1220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85691
  }
  TEXT  68242, 0, 0
  {
   TEXT "$#NAME"
   RECT (944,1231,1096,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85692
  }
  TEXT  68273, 0, 0
  {
   TEXT "$#NAME"
   RECT (1142,1450,1319,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85698
  }
  NET RECORD  68275, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="FPA_INTF_CFG"
    #VHDL_TYPE="fpa_intf_cfg_type"
    FPA_INTF_CFG_TYPE=""
    RECORD=""
   }
  }
  TEXT  68301, 0, 0
  {
   TEXT "$#NAME"
   RECT (970,1931,1147,1960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75140
  }
  TEXT  68303, 0, 0
  {
   TEXT "$#NAME"
   RECT (1000,1871,1096,1900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75132
  }
  INSTANCE  68305, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH0_CLK_P"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (1080,2020)
   VERTEXES ( (2,75036) )
  }
  TEXT  68307, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (853,2003,1020,2038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68305
  }
  INSTANCE  68308, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH0_CLK_N"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (1080,2040)
   VERTEXES ( (2,75034) )
  }
  TEXT  68310, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (851,2023,1020,2058)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68308
  }
  NET WIRE  68311, 0, 0
  NET WIRE  68313, 0, 0
  INSTANCE  68315, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH0_DATA_P(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,2080)
   VERTEXES ( (2,75042) )
  }
  TEXT  68317, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (771,2063,1020,2098)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68315
  }
  INSTANCE  68318, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH0_DATA_N(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,2100)
   VERTEXES ( (2,75038) )
  }
  TEXT  68320, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (769,2083,1020,2118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 68318
  }
  NET BUS  68321, 0, 0
  NET BUS  68323, 0, 0
  TEXT  68325, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,2050,1740,2079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75133
  }
  TEXT  68326, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,2071,1773,2100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75137
  }
  TEXT  68327, 1, 0
  {
   TEXT "$#NAME"
   RECT (1632,2111,1814,2140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75141
  }
  TEXT  68328, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,2091,1793,2120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75139
  }
  NET WIRE  68563, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_master_dclk"
   }
  }
  TEXT  68567, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,2150,1816,2179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75142
  }
  NET WIRE  68573, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_master_locked"
   }
  }
  TEXT  68577, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,2191,1842,2220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75143
  }
  RECT  69924, 0, 0
  {
   OUTLINE 0,4, (0,4,255)
   AREA (720,2600,2260,3400)
   FILL (1,(255,255,156),0)
  }
  TEXT  69925, 0, 0
  {
   OUTLINE 5,1, (255,4,0)
   TEXT "CH1 DESERIALIZER"
   RECT (720,2560,1095,2606)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (16,0,0,700,1,0,0,"Arial")
   FILL (1,(255,255,156),0)
  }
  TEXT  69951, 0, 0
  {
   TEXT "$#NAME"
   RECT (952,2771,1129,2800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77665
  }
  TEXT  69955, 0, 0
  {
   TEXT "$#NAME"
   RECT (977,2711,1073,2740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77666
  }
  INSTANCE  69959, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH1_CLK_P"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (1080,2860)
   VERTEXES ( (2,77568) )
  }
  TEXT  69961, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (853,2843,1020,2878)
   ALIGN 6
   MARGINS (1,1)
   PARENT 69959
  }
  INSTANCE  69962, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH1_CLK_N"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (1080,2880)
   VERTEXES ( (2,77570) )
  }
  TEXT  69964, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (851,2863,1020,2898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 69962
  }
  NET WIRE  69965, 0, 0
  NET WIRE  69967, 0, 0
  INSTANCE  69969, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH1_DATA_P(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,2920)
   VERTEXES ( (2,77572) )
  }
  TEXT  69971, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (771,2903,1020,2938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 69969
  }
  INSTANCE  69972, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH1_DATA_N(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,2940)
   VERTEXES ( (2,77574) )
  }
  TEXT  69974, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (769,2923,1020,2958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 69972
  }
  NET BUS  69975, 0, 0
  NET BUS  69977, 0, 0
  TEXT  69979, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,2890,1759,2919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77671
  }
  TEXT  69981, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,2911,1792,2940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77672
  }
  TEXT  69983, 1, 0
  {
   TEXT "$#NAME"
   RECT (1651,2951,1833,2980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77673
  }
  TEXT  69985, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,2931,1812,2960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77674
  }
  NET WIRE  70094, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_done"
   }
  }
  NET WIRE  70095, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_success"
   }
  }
  NET BUS  70096, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch1_delay(4:0)"
   }
  }
  NET BUS  70097, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch1_edges(31:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET WIRE  70415, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_master_dclk_mult8"
   }
  }
  TEXT  70451, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,2990,1076,3019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77675
  }
  TEXT  70453, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,3011,1149,3040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77676
  }
  TEXT  70455, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,3030,1102,3059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77677
  }
  INSTANCE  70990, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="scd_proxy2_serdes"
    #CUSTOM_NAME=""
    #GENERIC0="MASTER : BOOLEAN := true"
    #GENERIC1="IODELAY_GROUP_NAME : STRING := \"iodelay_b13\""
    #GENERIC2="FRAME_RATE_MIN : REAL := FRAME_RATE_MIN"
    #GENERIC3="DATA_WIDTH : INTEGER := DATA_WIDTH"
    #GENERIC4="RESET200ms : BOOLEAN := RESET200ms"
    #GENERIC5="CLK_PERIOD_NS : REAL := CLK_PERIOD_NS"
    #IMPL="SCH"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="CH0"
    #SYMBOL="scd_proxy2_serdes"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="34f2b943-175c-4780-aba3-68795617e559"
   }
   COORD (1120,1860)
   VERTEXES ( (50,75058), (44,75096), (42,75052), (40,75060), (38,75051), (30,75049), (28,75054), (26,75047), (24,75045), (22,75043), (20,75041), (18,75039), (16,75056), (10,75037), (6,75035), (4,75033), (2,75031) )
  }
  TEXT  70991, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1120,1804,1180,1839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 70990
  }
  TEXT  70995, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1120,2320,1372,2355)
   MARGINS (1,1)
   PARENT 70990
  }
  TEXT  70999, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1120,2356,1692,2554)
   PARENT 70990
  }
  INSTANCE  71003, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="scd_proxy2_serdes"
    #CUSTOM_NAME=""
    #GENERIC0="DATA_WIDTH : INTEGER := DATA_WIDTH"
    #GENERIC1="IODELAY_GROUP_NAME : STRING := \"iodelay_b13\""
    #GENERIC2="CLK_PERIOD_NS : REAL := CLK_PERIOD_NS"
    #GENERIC3="FRAME_RATE_MIN : REAL := FRAME_RATE_MIN"
    #GENERIC4="MASTER : BOOLEAN := false"
    #GENERIC5="RESET200ms : BOOLEAN := RESET200ms"
    #IMPL="SCH"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="CH1"
    #SYMBOL="scd_proxy2_serdes"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="34f2b943-175c-4780-aba3-68795617e559"
   }
   COORD (1140,2700)
   VERTEXES ( (2,77565), (26,77563), (10,77567), (6,77569), (22,77571), (18,77573), (32,77584), (34,77585), (36,77587), (50,77593), (16,77589), (28,77591), (4,77575), (20,77578), (24,77582), (30,77579), (44,77595) )
  }
  TEXT  71004, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,2644,1200,2679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 71003
  }
  TEXT  71005, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1160,3160,1412,3195)
   MARGINS (1,1)
   PARENT 71003
  }
  TEXT  71006, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1140,3196,1712,3394)
   PARENT 71003
  }
  TEXT  71106, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,1991,1790,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75145
  }
  TEXT  71111, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,2011,1855,2040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75144
  }
  TEXT  71122, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,2831,1809,2860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77678
  }
  TEXT  71126, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,2851,1874,2880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77679
  }
  INSTANCE  72317, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="scd_proxy2_dsync"
    #CUSTOM_NAME=""
    #GENERIC0="EOF_TO_FSYNC_DLY : INTEGER range 1 to 200 := 16"
    #IMPL="rtl"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U2"
    #SYMBOL="scd_proxy2_dsync"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e5f6d817-eb56-421c-b461-4ca5e60d2bcb"
   }
   COORD (4020,2200)
   VERTEXES ( (2,83746), (46,83763), (54,83765), (52,83767), (66,83769), (48,83773), (58,83771), (56,83775), (68,83777), (70,83755), (72,83756), (50,83758), (64,83761), (62,84166), (60,84169) )
  }
  TEXT  72318, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4003,2165,4042,2200)
   ALIGN 8
   MARGINS (1,1)
   PARENT 72317
  }
  TEXT  72322, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4000,2560,4239,2595)
   MARGINS (1,1)
   PARENT 72317
  }
  TEXT  72637, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,1911,1730,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75146
  }
  TEXT  72665, 0, 0
  {
   TEXT "$#NAME"
   RECT (1632,2171,1889,2200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75147
  }
  NET WIRE  72789, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_dual_dval"
   }
  }
  NET WIRE  72790, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_dual_dval"
   }
  }
  NET WIRE  72827, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_dclk"
   }
  }
  TEXT  72828, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,2751,1749,2780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77680
  }
  NET WIRE  72838, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_dclk"
   }
  }
  RECT  73274, 0, 0
  {
   OUTLINE 0,4, (0,4,255)
   AREA (3660,2120,4640,2640)
   FILL (1,(255,255,156),0)
  }
  TEXT  73275, 0, 0
  {
   OUTLINE 5,1, (255,4,0)
   TEXT "DATA_MERGER (EVEN LINE)"
   RECT (3660,2080,4203,2126)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (16,0,0,700,1,0,0,"Arial")
   FILL (1,(255,255,156),0)
  }
  TEXT  73276, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,3071,1739,3100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 77681
  }
  NET WIRE  73283, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_rdy"
   }
  }
  TEXT  73318, 0, 0
  {
   TEXT "$#NAME"
   RECT (3664,2231,3816,2260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83778
  }
  TEXT  73364, 0, 0
  {
   TEXT "$#NAME"
   RECT (1633,2231,1721,2260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 75165
  }
  NET WIRE  73371, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_rdy"
   }
  }
  TEXT  73409, 0, 0
  {
   TEXT "$#NAME"
   RECT (3664,2191,3816,2220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83780
  }
  INSTANCE  73425, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nand2"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U3"
    #SYMBOL="nand2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (3820,2200)
   VERTEXES ( (6,83749), (2,83745), (4,83747) )
  }
  INSTANCE  73471, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="DOUT_CLK"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1120,1520)
   ORIENTATION 3
  }
  TEXT  73473, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (903,1502,1061,1537)
   ALIGN 6
   MARGINS (1,1)
   PARENT 73471
   ORIENTATION 4
  }
  INSTANCE  73474, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="EVEN_DATA(71:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE=""
   }
   COORD (4740,2400)
   VERTEXES ( (2,84170) )
  }
  TEXT  73476, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4800,2383,5050,2418)
   ALIGN 4
   MARGINS (1,1)
   PARENT 73474
  }
  INSTANCE  73477, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="EVEN_DVAL"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (4740,2380)
   VERTEXES ( (2,84167) )
  }
  TEXT  73479, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4792,2363,4963,2398)
   ALIGN 4
   MARGINS (1,1)
   PARENT 73477
  }
  NET WIRE  73490, 0, 0
  NET WIRE  73803, 0, 0
  {
   VARIABLES
   {
    #NAME="ch_rdy"
   }
  }
  NET BUS  73855, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch0_dual_data(35:0)"
   }
  }
  NET BUS  73856, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch1_dual_data(35:0)"
   }
  }
  TEXT  73891, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (4000,2600,4386,2633)
   PARENT 72317
  }
  INSTANCE  74005, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1020,1140)
   VERTEXES ( (2,85667) )
  }
  TEXT  74006, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1031,1093,1094,1128)
   ALIGN 4
   MARGINS (1,1)
   PARENT 74005
  }
  NET WIRE  74020, 0, 0
  TEXT  74096, 0, 0
  {
   TEXT "$#NAME"
   RECT (4352,2371,4545,2400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84171
  }
  TEXT  74219, 0, 0
  {
   TEXT "$#NAME"
   RECT (4420,2351,4548,2380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84168
  }
  TEXT  74427, 0, 0
  {
   TEXT "$#NAME"
   RECT (3792,2491,3969,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83783
  }
  TEXT  74521, 0, 0
  {
   TEXT "$#NAME"
   RECT (2985,1051,3175,1080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85734
  }
  NET WIRE  74525, 0, 0
  {
   VARIABLES
   {
    #NAME="init_in_progress_i"
   }
  }
  INSTANCE  74851, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="INIT_IN_PROGRESS"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (3200,1080)
   VERTEXES ( (2,85713) )
  }
  TEXT  74852, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3252,1063,3532,1098)
   ALIGN 4
   MARGINS (1,1)
   PARENT 74851
  }
  RECT  74896, 0, 0
  {
   OUTLINE 0,4, (0,4,255)
   AREA (720,3560,2260,4360)
   FILL (1,(255,255,156),0)
  }
  TEXT  74897, 0, 0
  {
   OUTLINE 5,1, (255,4,0)
   TEXT "CH2 DESERIALIZER"
   RECT (720,3520,1095,3566)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (16,0,0,700,1,0,0,"Arial")
   FILL (1,(255,255,156),0)
  }
  TEXT  74898, 0, 0
  {
   TEXT "$#NAME"
   RECT (952,3731,1129,3760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78399
  }
  TEXT  74900, 0, 0
  {
   TEXT "$#NAME"
   RECT (977,3671,1073,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78400
  }
  INSTANCE  74902, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH2_CLK_P"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (580,3820)
  }
  TEXT  74904, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (353,3803,520,3838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 74902
  }
  INSTANCE  74905, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH2_CLK_N"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (580,3840)
  }
  TEXT  74907, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (351,3823,520,3858)
   ALIGN 6
   MARGINS (1,1)
   PARENT 74905
  }
  INSTANCE  74912, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH2_DATA_P(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (580,3880)
  }
  TEXT  74914, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (271,3863,520,3898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 74912
  }
  INSTANCE  74915, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH2_DATA_N(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (580,3900)
  }
  TEXT  74917, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (269,3883,520,3918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 74915
  }
  TEXT  74922, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,3850,1759,3879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78401
  }
  TEXT  74924, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,3871,1792,3900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78402
  }
  TEXT  74926, 1, 0
  {
   TEXT "$#NAME"
   RECT (1651,3911,1833,3940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78403
  }
  TEXT  74928, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,3891,1812,3920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78404
  }
  TEXT  74930, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,3950,1076,3979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78405
  }
  TEXT  74932, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,3971,1149,4000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78406
  }
  TEXT  74934, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,3990,1102,4019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78407
  }
  INSTANCE  74936, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="scd_proxy2_serdes"
    #CUSTOM_NAME=""
    #GENERIC0="DATA_WIDTH : INTEGER := DATA_WIDTH"
    #GENERIC1="IODELAY_GROUP_NAME : STRING := \"iodelay_b13\""
    #GENERIC2="CLK_PERIOD_NS : REAL := CLK_PERIOD_NS"
    #GENERIC3="FRAME_RATE_MIN : REAL := FRAME_RATE_MIN"
    #GENERIC4="MASTER : BOOLEAN := false"
    #GENERIC5="RESET200ms : BOOLEAN := RESET200ms"
    #IMPL="SCH"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U5"
    #SYMBOL="scd_proxy2_serdes"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="34f2b943-175c-4780-aba3-68795617e559"
   }
   COORD (1140,3660)
   VERTEXES ( (2,78333), (26,78331), (32,78344), (34,78345), (36,78347), (50,78353), (16,78349), (28,78351), (4,78335), (20,78338), (24,78342), (30,78339), (44,78355), (10,84052), (6,84057), (22,84062), (18,84067) )
  }
  TEXT  74954, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,3604,1179,3639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 74936
  }
  TEXT  74955, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1160,4120,1412,4155)
   MARGINS (1,1)
   PARENT 74936
  }
  TEXT  74956, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1140,4156,1712,4354)
   PARENT 74936
  }
  TEXT  74957, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,3791,1809,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78408
  }
  TEXT  74959, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,3811,1874,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78409
  }
  TEXT  74961, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,3711,1749,3740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78410
  }
  TEXT  74963, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4031,1739,4060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78411
  }
  VTX  75030, 0, 0
  {
   COORD (960,1900)
  }
  VTX  75031, 0, 0
  {
   COORD (1120,1900)
  }
  VTX  75032, 0, 0
  {
   COORD (1880,2080)
  }
  VTX  75033, 0, 0
  {
   COORD (1620,2080)
  }
  VTX  75034, 0, 0
  {
   COORD (1080,2040)
  }
  VTX  75035, 0, 0
  {
   COORD (1120,2040)
  }
  VTX  75036, 0, 0
  {
   COORD (1080,2020)
  }
  VTX  75037, 0, 0
  {
   COORD (1120,2020)
  }
  VTX  75038, 0, 0
  {
   COORD (1080,2100)
  }
  VTX  75039, 0, 0
  {
   COORD (1120,2100)
  }
  VTX  75040, 0, 0
  {
   COORD (1880,2100)
  }
  VTX  75041, 0, 0
  {
   COORD (1620,2100)
  }
  VTX  75042, 0, 0
  {
   COORD (1080,2080)
  }
  VTX  75043, 0, 0
  {
   COORD (1120,2080)
  }
  VTX  75044, 0, 0
  {
   COORD (1880,2120)
  }
  VTX  75045, 0, 0
  {
   COORD (1620,2120)
  }
  VTX  75046, 0, 0
  {
   COORD (960,1960)
  }
  VTX  75047, 0, 0
  {
   COORD (1120,1960)
  }
  VTX  75048, 0, 0
  {
   COORD (1880,2140)
  }
  VTX  75049, 0, 0
  {
   COORD (1620,2140)
  }
  VTX  75050, 0, 0
  {
   COORD (1880,2180)
  }
  VTX  75051, 0, 0
  {
   COORD (1620,2180)
  }
  VTX  75052, 0, 0
  {
   COORD (1620,2220)
  }
  VTX  75053, 0, 0
  {
   COORD (1880,2220)
  }
  VTX  75054, 0, 0
  {
   COORD (1620,2040)
  }
  VTX  75055, 0, 0
  {
   COORD (1880,2040)
  }
  VTX  75056, 0, 0
  {
   COORD (1620,2020)
  }
  VTX  75057, 0, 0
  {
   COORD (1880,2020)
  }
  VTX  75058, 0, 0
  {
   COORD (1620,1940)
  }
  VTX  75059, 0, 0
  {
   COORD (1880,1940)
  }
  VTX  75060, 0, 0
  {
   COORD (1620,2200)
  }
  VTX  75061, 0, 0
  {
   COORD (1880,2200)
  }
  VTX  75096, 0, 0
  {
   COORD (1620,2260)
  }
  VTX  75097, 0, 0
  {
   COORD (1880,2260)
  }
  WIRE  75132, 0, 0
  {
   NET 68135
   VTX 75030, 75031
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75133, 0, 0
  {
   NET 68160
   VTX 75032, 75033
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75134, 0, 0
  {
   NET 68313
   VTX 75034, 75035
  }
  WIRE  75135, 0, 0
  {
   NET 68311
   VTX 75036, 75037
  }
  BUS  75136, 0, 0
  {
   NET 68323
   VTX 75038, 75039
  }
  WIRE  75137, 0, 0
  {
   NET 68162
   VTX 75040, 75041
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  75138, 0, 0
  {
   NET 68321
   VTX 75042, 75043
  }
  BUS  75139, 0, 0
  {
   NET 68176
   VTX 75044, 75045
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  75140, 0, 0
  {
   NET 68275
   VTX 75046, 75047
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  75141, 0, 0
  {
   NET 68212
   VTX 75048, 75049
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75142, 0, 0
  {
   NET 68563
   VTX 75050, 75051
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75143, 0, 0
  {
   NET 68573
   VTX 75052, 75053
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  75144, 0, 0
  {
   NET 73855
   VTX 75054, 75055
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75145, 0, 0
  {
   NET 72789
   VTX 75056, 75057
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75146, 0, 0
  {
   NET 72827
   VTX 75058, 75059
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75147, 0, 0
  {
   NET 70415
   VTX 75060, 75061
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  75165, 0, 0
  {
   NET 73371
   VTX 75096, 75097
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECT  75336, 0, 0
  {
   OUTLINE 0,4, (0,4,255)
   AREA (720,4400,2260,5200)
   FILL (1,(255,255,156),0)
  }
  TEXT  75337, 0, 0
  {
   OUTLINE 5,1, (255,4,0)
   TEXT "CH3 DESERIALIZER"
   RECT (720,4360,1095,4406)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (16,0,0,700,1,0,0,"Arial")
   FILL (1,(255,255,156),0)
  }
  TEXT  75338, 0, 0
  {
   TEXT "$#NAME"
   RECT (952,4571,1129,4600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78416
  }
  TEXT  75340, 0, 0
  {
   TEXT "$#NAME"
   RECT (977,4511,1073,4540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78417
  }
  INSTANCE  75342, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH3_CLK_P"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (600,4660)
  }
  TEXT  75344, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (373,4643,540,4678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 75342
  }
  INSTANCE  75345, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CH3_CLK_N"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
   COORD (600,4680)
  }
  TEXT  75347, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (371,4663,540,4698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 75345
  }
  INSTANCE  75352, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH3_DATA_P(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (600,4720)
  }
  TEXT  75354, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (291,4703,540,4738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 75352
  }
  INSTANCE  75355, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="CH3_DATA_N(3:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (600,4740)
  }
  TEXT  75357, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (289,4723,540,4758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 75355
  }
  TEXT  75362, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4690,1759,4719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78418
  }
  TEXT  75364, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4711,1792,4740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78419
  }
  TEXT  75366, 1, 0
  {
   TEXT "$#NAME"
   RECT (1651,4751,1833,4780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78420
  }
  TEXT  75368, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4731,1812,4760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78421
  }
  TEXT  75370, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,4790,1076,4819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78422
  }
  TEXT  75372, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,4811,1149,4840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78423
  }
  TEXT  75374, 0, 0
  {
   TEXT "$#NAME"
   RECT (892,4830,1102,4859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78424
  }
  INSTANCE  75376, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="scd_proxy2_serdes"
    #CUSTOM_NAME=""
    #GENERIC0="RESET200ms : boolean := RESET200ms"
    #GENERIC1="MASTER : boolean := false"
    #GENERIC2="CLK_PERIOD_NS : real := CLK_PERIOD_NS"
    #GENERIC3="IODELAY_GROUP_NAME : string := \"iodelay_b12\""
    #GENERIC4="DATA_WIDTH : integer := DATA_WIDTH"
    #GENERIC5="FRAME_RATE_MIN : real := FRAME_RATE_MIN"
    #IMPL="SCH"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U6"
    #SYMBOL="scd_proxy2_serdes"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="34f2b943-175c-4780-aba3-68795617e559"
   }
   COORD (1140,4500)
   VERTEXES ( (2,78367), (26,78365), (32,78378), (34,78379), (36,78381), (50,78387), (16,78383), (28,78385), (4,78369), (20,78372), (24,78376), (30,78373), (44,78389), (10,84109), (6,84114), (22,84119), (18,84124) )
  }
  TEXT  75394, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,4444,1179,4479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 75376
  }
  TEXT  75395, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1160,4960,1412,4995)
   MARGINS (1,1)
   PARENT 75376
  }
  TEXT  75396, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1140,4996,1712,5194)
   PARENT 75376
  }
  TEXT  75397, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4631,1809,4660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78425
  }
  TEXT  75399, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4651,1874,4680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78426
  }
  TEXT  75401, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4551,1749,4580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78427
  }
  TEXT  75403, 0, 0
  {
   TEXT "$#NAME"
   RECT (1651,4871,1739,4900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 78428
  }
  INSTANCE  75895, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="scd_proxy2_dsync"
    #CUSTOM_NAME=""
    #GENERIC0="EOF_TO_FSYNC_DLY : INTEGER range 1 to 200 := 16"
    #IMPL="rtl"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U8"
    #SYMBOL="scd_proxy2_dsync"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e5f6d817-eb56-421c-b461-4ca5e60d2bcb"
   }
   COORD (3960,3680)
   VERTEXES ( (2,83859), (46,83874), (54,83876), (52,83878), (66,83880), (48,83882), (58,83884), (56,83886), (68,83888), (70,83866), (72,83867), (50,83869), (64,83872), (62,84185), (60,84188) )
  }
  TEXT  75911, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3943,3645,3982,3680)
   ALIGN 8
   MARGINS (1,1)
   PARENT 75895
  }
  TEXT  75912, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3940,4040,4179,4075)
   MARGINS (1,1)
   PARENT 75895
  }
  TEXT  75913, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (3940,4080,4326,4113)
   PARENT 75895
  }
  RECT  75914, 0, 0
  {
   OUTLINE 0,4, (0,4,255)
   AREA (3600,3600,4640,4120)
   FILL (1,(255,255,156),0)
  }
  TEXT  75915, 0, 0
  {
   OUTLINE 5,1, (255,4,0)
   TEXT "DATA_MERGER (ODD LINE)"
   RECT (3600,3560,4123,3606)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (16,0,0,700,1,0,0,"Arial")
   FILL (1,(255,255,156),0)
  }
  TEXT  75916, 0, 0
  {
   TEXT "$#NAME"
   RECT (3609,3711,3751,3740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83889
  }
  TEXT  75918, 0, 0
  {
   TEXT "$#NAME"
   RECT (3609,3671,3751,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83890
  }
  INSTANCE  75920, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nand2"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U9"
    #SYMBOL="nand2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (3760,3680)
   VERTEXES ( (6,83858), (2,83856), (4,83860) )
  }
  INSTANCE  75939, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="ODD_DATA(71:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE=""
   }
   COORD (4740,3360)
   VERTEXES ( (2,84239) )
  }
  TEXT  75941, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4800,3343,5037,3378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 75939
  }
  INSTANCE  75942, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ODD_DVAL"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (4740,3340)
   VERTEXES ( (2,84237) )
  }
  TEXT  75944, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4792,3323,4950,3358)
   ALIGN 4
   MARGINS (1,1)
   PARENT 75942
  }
  NET WIRE  75945, 0, 0
  TEXT  75951, 0, 0
  {
   TEXT "$#NAME"
   RECT (4329,3851,4512,3880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84190
  }
  TEXT  75953, 0, 0
  {
   TEXT "$#NAME"
   RECT (4321,3831,4439,3860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84187
  }
  TEXT  75955, 0, 0
  {
   TEXT "$#NAME"
   RECT (3732,3971,3909,4000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83894
  }
  INSTANCE  75961, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="ERR(3:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (3220,1440)
   VERTEXES ( (2,85717) )
  }
  TEXT  75963, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3272,1423,3395,1458)
   ALIGN 4
   MARGINS (1,1)
   PARENT 75961
  }
  NET WIRE  76821, 0, 0
  {
   VARIABLES
   {
    #NAME="ch2_dclk"
   }
  }
  NET WIRE  76822, 0, 0
  {
   VARIABLES
   {
    #NAME="ch2_dual_dval"
   }
  }
  NET BUS  76823, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch2_dual_data(35:0)"
   }
  }
  NET WIRE  76824, 0, 0
  {
   VARIABLES
   {
    #NAME="ch2_done"
   }
  }
  NET WIRE  76825, 0, 0
  {
   VARIABLES
   {
    #NAME="ch2_success"
   }
  }
  NET BUS  76826, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch2_edges(31:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET BUS  76827, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch2_delay(4:0)"
   }
  }
  NET WIRE  76828, 0, 0
  {
   VARIABLES
   {
    #NAME="ch2_rdy"
   }
  }
  NET WIRE  76947, 0, 0
  {
   VARIABLES
   {
    #NAME="ch3_dclk"
   }
  }
  NET WIRE  76948, 0, 0
  {
   VARIABLES
   {
    #NAME="ch3_dual_dval"
   }
  }
  NET BUS  76949, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch3_dual_data(35:0)"
   }
  }
  NET WIRE  76950, 0, 0
  {
   VARIABLES
   {
    #NAME="ch3_done"
   }
  }
  NET BUS  76951, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch3_delay(4:0)"
   }
  }
  NET WIRE  76952, 0, 0
  {
   VARIABLES
   {
    #NAME="ch3_success"
   }
  }
  NET BUS  76953, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch3_edges(31:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET WIRE  76971, 0, 0
  {
   VARIABLES
   {
    #NAME="ch3_rdy"
   }
  }
  INSTANCE  77073, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IDELAYCTRL"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="idelayctrl_b12"
    #SYMBOL="IDELAYCTRL"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5b49cdb9-3c4f-42fb-8396-4658f0f787e4"
    %IODELAY_GROUP="\"iodelay_b12\""
   }
   COORD (2300,1220)
   VERTEXES ( (2,85703), (6,85707), (4,85701) )
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  77077, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2340,1147,2519,1180)
   ALIGN 8
   PARENT 77073
  }
  TEXT  77078, 0, 0
  {
   TEXT "@ATTRIBUTES"
   RECT (2220,1340,2675,1373)
   PARENT 77073
  }
  VTX  77563, 0, 0
  {
   COORD (1140,2800)
  }
  VTX  77564, 0, 0
  {
   COORD (920,2800)
  }
  VTX  77565, 0, 0
  {
   COORD (1140,2740)
  }
  VTX  77566, 0, 0
  {
   COORD (920,2740)
  }
  VTX  77567, 0, 0
  {
   COORD (1140,2860)
  }
  VTX  77568, 0, 0
  {
   COORD (1080,2860)
  }
  VTX  77569, 0, 0
  {
   COORD (1140,2880)
  }
  VTX  77570, 0, 0
  {
   COORD (1080,2880)
  }
  VTX  77571, 0, 0
  {
   COORD (1140,2920)
  }
  VTX  77572, 0, 0
  {
   COORD (1080,2920)
  }
  VTX  77573, 0, 0
  {
   COORD (1140,2940)
  }
  VTX  77574, 0, 0
  {
   COORD (1080,2940)
  }
  VTX  77575, 0, 0
  {
   COORD (1640,2920)
  }
  VTX  77576, 0, 0
  {
   COORD (1880,2920)
  }
  VTX  77577, 0, 0
  {
   COORD (1880,2940)
  }
  VTX  77578, 0, 0
  {
   COORD (1640,2940)
  }
  VTX  77579, 0, 0
  {
   COORD (1640,2980)
  }
  VTX  77580, 0, 0
  {
   COORD (1880,2980)
  }
  VTX  77581, 0, 0
  {
   COORD (1880,2960)
  }
  VTX  77582, 0, 0
  {
   COORD (1640,2960)
  }
  VTX  77583, 0, 0
  {
   COORD (900,3020)
  }
  VTX  77584, 0, 0
  {
   COORD (1140,3020)
  }
  VTX  77585, 0, 0
  {
   COORD (1140,3040)
  }
  VTX  77586, 0, 0
  {
   COORD (900,3040)
  }
  VTX  77587, 0, 0
  {
   COORD (1140,3060)
  }
  VTX  77588, 0, 0
  {
   COORD (900,3060)
  }
  VTX  77589, 0, 0
  {
   COORD (1640,2860)
  }
  VTX  77590, 0, 0
  {
   COORD (1880,2860)
  }
  VTX  77591, 0, 0
  {
   COORD (1640,2880)
  }
  VTX  77592, 0, 0
  {
   COORD (1880,2880)
  }
  VTX  77593, 0, 0
  {
   COORD (1640,2780)
  }
  VTX  77594, 0, 0
  {
   COORD (1880,2780)
  }
  VTX  77595, 0, 0
  {
   COORD (1640,3100)
  }
  VTX  77596, 0, 0
  {
   COORD (1880,3100)
  }
  RECORD  77665, 0, 0
  {
   NET 68275
   VTX 77563, 77564
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77666, 0, 0
  {
   NET 68135
   VTX 77565, 77566
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77667, 0, 0
  {
   NET 69965
   VTX 77567, 77568
  }
  WIRE  77668, 0, 0
  {
   NET 69967
   VTX 77569, 77570
  }
  BUS  77669, 0, 0
  {
   NET 69975
   VTX 77571, 77572
  }
  BUS  77670, 0, 0
  {
   NET 69977
   VTX 77573, 77574
  }
  WIRE  77671, 0, 0
  {
   NET 70094
   VTX 77575, 77576
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77672, 0, 0
  {
   NET 70095
   VTX 77577, 77578
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  77673, 0, 0
  {
   NET 70097
   VTX 77579, 77580
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  77674, 0, 0
  {
   NET 70096
   VTX 77581, 77582
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77675, 0, 0
  {
   NET 68563
   VTX 77583, 77584
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77676, 0, 0
  {
   NET 70415
   VTX 77585, 77586
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77677, 0, 0
  {
   NET 68573
   VTX 77587, 77588
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77678, 0, 0
  {
   NET 72790
   VTX 77589, 77590
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  77679, 0, 0
  {
   NET 73856
   VTX 77591, 77592
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77680, 0, 0
  {
   NET 72838
   VTX 77593, 77594
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  77681, 0, 0
  {
   NET 73283
   VTX 77595, 77596
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  77937, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and4"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U4"
    #SYMBOL="and4"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1120,1200)
   VERTEXES ( (10,85682), (8,85683), (6,85686), (2,85688), (4,85690) )
  }
  TEXT  77941, 0, 0
  {
   TEXT "$#NAME"
   RECT (947,1271,1089,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85693
  }
  TEXT  77948, 0, 0
  {
   TEXT "$#NAME"
   RECT (947,1311,1089,1340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85694
  }
  TEXT  78081, 0, 0
  {
   TEXT "$#NAME"
   RECT (2342,2411,2578,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84360
  }
  TEXT  78121, 0, 0
  {
   TEXT "$#NAME"
   RECT (4382,2211,4618,2240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83784
  }
  TEXT  78131, 0, 0
  {
   TEXT "$#NAME"
   RECT (4312,3691,4538,3720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83895
  }
  NET WIRE  78170, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="DOUT_CLK"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  TEXT  78171, 0, 0
  {
   TEXT "$#NAME"
   RECT (4376,2330,4504,2359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83785
  }
  TEXT  78178, 0, 0
  {
   TEXT "$#NAME"
   RECT (4316,3811,4444,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83896
  }
  TEXT  78216, 0, 0
  {
   TEXT "$#NAME"
   RECT (4293,3891,4427,3920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83897
  }
  TEXT  78227, 0, 0
  {
   TEXT "$#NAME"
   RECT (4388,2411,4532,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83786
  }
  GENERATE  78269, 0, 0
  {
   VARIABLES
   {
    #CONDITION="G_FPA_PIX_NUM_PER_PCLK = 8"
    #GENERATE_KIND="IF"
    #LABEL="g0"
   }
   AREA (640,3481,4660,5300)
   INSTANCES 74936, 75376, 75895, 75920, 78849, 79067, 79077, 79086, 79182, 79189, 79196, 79203, 79298, 79305, 79312, 79319, 79477, 79484, 79508, 79515, 81526, 81529, 81569, 81572, 84401, 85165
   ASSIGNMENTS 68217, 81910
  }
  TEXT  78270, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (640,3445,1343,3480)
   ALIGN 8
   MARGINS (1,1)
   PARENT 78269
  }
  VTX  78331, 0, 0
  {
   COORD (1140,3760)
  }
  VTX  78332, 0, 0
  {
   COORD (920,3760)
  }
  VTX  78333, 0, 0
  {
   COORD (1140,3700)
  }
  VTX  78334, 0, 0
  {
   COORD (920,3700)
  }
  VTX  78335, 0, 0
  {
   COORD (1640,3880)
  }
  VTX  78336, 0, 0
  {
   COORD (1880,3880)
  }
  VTX  78337, 0, 0
  {
   COORD (1880,3900)
  }
  VTX  78338, 0, 0
  {
   COORD (1640,3900)
  }
  VTX  78339, 0, 0
  {
   COORD (1640,3940)
  }
  VTX  78340, 0, 0
  {
   COORD (1880,3940)
  }
  VTX  78341, 0, 0
  {
   COORD (1880,3920)
  }
  VTX  78342, 0, 0
  {
   COORD (1640,3920)
  }
  VTX  78343, 0, 0
  {
   COORD (900,3980)
  }
  VTX  78344, 0, 0
  {
   COORD (1140,3980)
  }
  VTX  78345, 0, 0
  {
   COORD (1140,4000)
  }
  VTX  78346, 0, 0
  {
   COORD (900,4000)
  }
  VTX  78347, 0, 0
  {
   COORD (1140,4020)
  }
  VTX  78348, 0, 0
  {
   COORD (900,4020)
  }
  VTX  78349, 0, 0
  {
   COORD (1640,3820)
  }
  VTX  78350, 0, 0
  {
   COORD (1880,3820)
  }
  VTX  78351, 0, 0
  {
   COORD (1640,3840)
  }
  VTX  78352, 0, 0
  {
   COORD (1880,3840)
  }
  VTX  78353, 0, 0
  {
   COORD (1640,3740)
  }
  VTX  78354, 0, 0
  {
   COORD (1880,3740)
  }
  VTX  78355, 0, 0
  {
   COORD (1640,4060)
  }
  VTX  78356, 0, 0
  {
   COORD (1880,4060)
  }
  VTX  78365, 0, 0
  {
   COORD (1140,4600)
  }
  VTX  78366, 0, 0
  {
   COORD (920,4600)
  }
  VTX  78367, 0, 0
  {
   COORD (1140,4540)
  }
  VTX  78368, 0, 0
  {
   COORD (920,4540)
  }
  VTX  78369, 0, 0
  {
   COORD (1640,4720)
  }
  VTX  78370, 0, 0
  {
   COORD (1880,4720)
  }
  VTX  78371, 0, 0
  {
   COORD (1880,4740)
  }
  VTX  78372, 0, 0
  {
   COORD (1640,4740)
  }
  VTX  78373, 0, 0
  {
   COORD (1640,4780)
  }
  VTX  78374, 0, 0
  {
   COORD (1880,4780)
  }
  VTX  78375, 0, 0
  {
   COORD (1880,4760)
  }
  VTX  78376, 0, 0
  {
   COORD (1640,4760)
  }
  VTX  78377, 0, 0
  {
   COORD (900,4820)
  }
  VTX  78378, 0, 0
  {
   COORD (1140,4820)
  }
  VTX  78379, 0, 0
  {
   COORD (1140,4840)
  }
  VTX  78380, 0, 0
  {
   COORD (900,4840)
  }
  VTX  78381, 0, 0
  {
   COORD (1140,4860)
  }
  VTX  78382, 0, 0
  {
   COORD (900,4860)
  }
  VTX  78383, 0, 0
  {
   COORD (1640,4660)
  }
  VTX  78384, 0, 0
  {
   COORD (1880,4660)
  }
  VTX  78385, 0, 0
  {
   COORD (1640,4680)
  }
  VTX  78386, 0, 0
  {
   COORD (1880,4680)
  }
  VTX  78387, 0, 0
  {
   COORD (1640,4580)
  }
  VTX  78388, 0, 0
  {
   COORD (1880,4580)
  }
  VTX  78389, 0, 0
  {
   COORD (1640,4900)
  }
  VTX  78390, 0, 0
  {
   COORD (1880,4900)
  }
  RECORD  78399, 0, 0
  {
   NET 68275
   VTX 78331, 78332
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78400, 0, 0
  {
   NET 68135
   VTX 78333, 78334
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78401, 0, 0
  {
   NET 76824
   VTX 78335, 78336
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78402, 0, 0
  {
   NET 76825
   VTX 78337, 78338
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  78403, 0, 0
  {
   NET 76826
   VTX 78339, 78340
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  78404, 0, 0
  {
   NET 76827
   VTX 78341, 78342
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78405, 0, 0
  {
   NET 68563
   VTX 78343, 78344
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78406, 0, 0
  {
   NET 70415
   VTX 78345, 78346
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78407, 0, 0
  {
   NET 68573
   VTX 78347, 78348
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78408, 0, 0
  {
   NET 76822
   VTX 78349, 78350
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  78409, 0, 0
  {
   NET 76823
   VTX 78351, 78352
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78410, 0, 0
  {
   NET 76821
   VTX 78353, 78354
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78411, 0, 0
  {
   NET 76828
   VTX 78355, 78356
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  78416, 0, 0
  {
   NET 68275
   VTX 78365, 78366
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78417, 0, 0
  {
   NET 68135
   VTX 78367, 78368
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78418, 0, 0
  {
   NET 76950
   VTX 78369, 78370
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78419, 0, 0
  {
   NET 76952
   VTX 78371, 78372
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  78420, 0, 0
  {
   NET 76953
   VTX 78373, 78374
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  78421, 0, 0
  {
   NET 76951
   VTX 78375, 78376
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78422, 0, 0
  {
   NET 68563
   VTX 78377, 78378
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78423, 0, 0
  {
   NET 70415
   VTX 78379, 78380
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78424, 0, 0
  {
   NET 68573
   VTX 78381, 78382
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78425, 0, 0
  {
   NET 76948
   VTX 78383, 78384
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  78426, 0, 0
  {
   NET 76949
   VTX 78385, 78386
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78427, 0, 0
  {
   NET 76947
   VTX 78387, 78388
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  78428, 0, 0
  {
   NET 76971
   VTX 78389, 78390
   VARIABLES
   {
    #NAMED="1"
   }
  }
  GENERATE  78484, 0, 0
  {
   VARIABLES
   {
    #CONDITION="G_FPA_PIX_NUM_PER_PCLK = 4"
    #GENERATE_KIND="IF"
    #LABEL="g1"
   }
   AREA (2320,1780,3580,3060)
   INSTANCES 78983, 79019, 79125, 79132, 79383, 79390, 79424, 79449, 81462, 81463, 82076, 82079, 84324, 84585
   ASSIGNMENTS 68187, 82123
  }
  TEXT  78485, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (2320,1744,3023,1779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 78484
  }
  NET WIRE  78813, 0, 0
  {
   VARIABLES
   {
    #NAME="even_init_in_progress"
   }
  }
  NET WIRE  78814, 0, 0
  {
   VARIABLES
   {
    #NAME="odd_init_in_progress"
   }
  }
  INSTANCE  78849, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U10"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3580)
   VERTEXES ( (2,83916), (4,83917) )
  }
  TEXT  78862, 0, 0
  {
   TEXT "$#NAME"
   RECT (2473,3571,2571,3600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83995
  }
  TEXT  78864, 0, 0
  {
   TEXT "$#NAME"
   RECT (2349,1911,2572,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83678
  }
  TEXT  78918, 0, 0
  {
   TEXT "$#NAME"
   RECT (2715,3571,2877,3600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83996
  }
  NET WIRE  78925, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_odd_dclk"
   }
  }
  NET WIRE  78936, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_odd_dclk"
   }
  }
  NET WIRE  78957, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_even_dclk"
   }
  }
  NET WIRE  78958, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_even_dclk"
   }
  }
  INSTANCE  78983, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U11"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,1840)
   VERTEXES ( (2,83616), (4,83617) )
  }
  TEXT  78987, 0, 0
  {
   TEXT "$#NAME"
   RECT (2453,1831,2551,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83667
  }
  TEXT  78994, 0, 0
  {
   TEXT "$#NAME"
   RECT (2719,1831,2881,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83668
  }
  INSTANCE  79019, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U12"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2040)
   VERTEXES ( (2,83628), (4,83629) )
  }
  TEXT  79022, 0, 0
  {
   TEXT "$#NAME"
   RECT (2453,2031,2551,2060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83673
  }
  TEXT  79024, 0, 0
  {
   TEXT "$#NAME"
   RECT (2719,2031,2881,2060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83674
  }
  INSTANCE  79067, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U15"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3800)
   VERTEXES ( (2,83936), (4,83937) )
  }
  TEXT  79070, 0, 0
  {
   TEXT "$#NAME"
   RECT (2473,3791,2571,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84005
  }
  TEXT  79072, 0, 0
  {
   TEXT "$#NAME"
   RECT (2720,3791,2872,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84006
  }
  INSTANCE  79077, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U16"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4020)
   VERTEXES ( (2,83956), (4,83957) )
  }
  TEXT  79080, 0, 0
  {
   TEXT "$#NAME"
   RECT (2473,4011,2571,4040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84015
  }
  TEXT  79082, 0, 0
  {
   TEXT "$#NAME"
   RECT (2739,4011,2901,4040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84016
  }
  INSTANCE  79086, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U17"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4240)
   VERTEXES ( (2,83976), (4,83977) )
  }
  TEXT  79089, 0, 0
  {
   TEXT "$#NAME"
   RECT (2473,4231,2571,4260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84025
  }
  TEXT  79091, 0, 0
  {
   TEXT "$#NAME"
   RECT (2720,4231,2872,4260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84026
  }
  INSTANCE  79125, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U13"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,1880)
   VERTEXES ( (2,83620), (4,83621) )
  }
  TEXT  79128, 0, 0
  {
   TEXT "$#NAME"
   RECT (2401,1871,2559,1900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83669
  }
  TEXT  79130, 0, 0
  {
   TEXT "$#NAME"
   RECT (2709,1871,2931,1900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83670
  }
  INSTANCE  79132, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U14"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2080)
   VERTEXES ( (2,83632), (4,83633) )
  }
  TEXT  79135, 0, 0
  {
   TEXT "$#NAME"
   RECT (2401,2071,2559,2100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83675
  }
  TEXT  79137, 0, 0
  {
   TEXT "$#NAME"
   RECT (2719,2071,2881,2100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83676
  }
  NET WIRE  79156, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_even_dual_dval"
   }
  }
  NET WIRE  79157, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_even_dval"
   }
  }
  INSTANCE  79182, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U18"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3620)
   VERTEXES ( (2,83920), (4,83921) )
  }
  TEXT  79185, 0, 0
  {
   TEXT "$#NAME"
   RECT (2443,3611,2601,3640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83997
  }
  TEXT  79187, 0, 0
  {
   TEXT "$#NAME"
   RECT (2729,3611,2951,3640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83998
  }
  INSTANCE  79189, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U19"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3840)
   VERTEXES ( (2,83940), (4,83941) )
  }
  TEXT  79192, 0, 0
  {
   TEXT "$#NAME"
   RECT (2443,3831,2601,3860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84007
  }
  TEXT  79194, 0, 0
  {
   TEXT "$#NAME"
   RECT (2734,3831,2946,3860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84008
  }
  INSTANCE  79196, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U20"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4060)
   VERTEXES ( (2,83960), (4,83961) )
  }
  TEXT  79199, 0, 0
  {
   TEXT "$#NAME"
   RECT (2443,4051,2601,4080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84017
  }
  TEXT  79201, 0, 0
  {
   TEXT "$#NAME"
   RECT (2729,4051,2951,4080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84018
  }
  INSTANCE  79203, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U21"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4280)
   VERTEXES ( (2,83980), (4,83981) )
  }
  TEXT  79206, 0, 0
  {
   TEXT "$#NAME"
   RECT (2443,4271,2601,4300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84027
  }
  TEXT  79208, 0, 0
  {
   TEXT "$#NAME"
   RECT (2714,4271,2926,4300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84028
  }
  NET WIRE  79244, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_odd_dual_dval"
   }
  }
  NET WIRE  79245, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_even_dual_dval"
   }
  }
  NET WIRE  79246, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_odd_dual_dval"
   }
  }
  INSTANCE  79298, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U22"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3700)
   VERTEXES ( (2,83924), (4,83925) )
  }
  TEXT  79301, 0, 0
  {
   TEXT "$#NAME"
   RECT (2452,3691,2593,3720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83999
  }
  TEXT  79303, 0, 0
  {
   TEXT "$#NAME"
   RECT (2738,3691,2943,3720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84000
  }
  INSTANCE  79305, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U23"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3920)
   VERTEXES ( (2,83944), (4,83945) )
  }
  TEXT  79308, 0, 0
  {
   TEXT "$#NAME"
   RECT (2452,3911,2593,3940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84009
  }
  TEXT  79310, 0, 0
  {
   TEXT "$#NAME"
   RECT (2743,3911,2938,3940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84010
  }
  INSTANCE  79312, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U24"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4140)
   VERTEXES ( (2,83964), (4,83965) )
  }
  TEXT  79315, 0, 0
  {
   TEXT "$#NAME"
   RECT (2452,4131,2593,4160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84019
  }
  TEXT  79317, 0, 0
  {
   TEXT "$#NAME"
   RECT (2738,4131,2943,4160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84020
  }
  INSTANCE  79319, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U25"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4360)
   VERTEXES ( (2,83984), (4,83985) )
  }
  TEXT  79322, 0, 0
  {
   TEXT "$#NAME"
   RECT (2452,4351,2593,4380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84029
  }
  TEXT  79324, 0, 0
  {
   TEXT "$#NAME"
   RECT (2743,4351,2938,4380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84030
  }
  INSTANCE  79383, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U26"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,1960)
   VERTEXES ( (2,83624), (4,83625) )
  }
  TEXT  79386, 0, 0
  {
   TEXT "$#NAME"
   RECT (2432,1951,2573,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83671
  }
  TEXT  79388, 0, 0
  {
   TEXT "$#NAME"
   RECT (2698,1951,2903,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83672
  }
  INSTANCE  79390, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U27"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2160)
   VERTEXES ( (2,83645), (4,83636) )
  }
  TEXT  79393, 0, 0
  {
   TEXT "$#NAME"
   RECT (2410,2151,2551,2180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83682
  }
  TEXT  79395, 0, 0
  {
   TEXT "$#NAME"
   RECT (2718,2151,2923,2180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83677
  }
  NET WIRE  79414, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_even_success"
   }
  }
  NET WIRE  79415, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_even_success"
   }
  }
  NET WIRE  79416, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_odd_success"
   }
  }
  NET WIRE  79417, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_odd_success"
   }
  }
  INSTANCE  79424, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U28"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,1920)
   VERTEXES ( (2,83637), (4,83639) )
  }
  TEXT  79434, 0, 0
  {
   TEXT "$#NAME"
   RECT (2709,1911,2996,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83679
  }
  TEXT  79447, 0, 0
  {
   TEXT "$#NAME"
   RECT (2329,2111,2552,2140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83681
  }
  INSTANCE  79449, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U29"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2120)
   VERTEXES ( (2,83643), (4,83641) )
  }
  TEXT  79452, 0, 0
  {
   TEXT "$#NAME"
   RECT (2709,2111,2996,2140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83680
  }
  TEXT  79475, 0, 0
  {
   TEXT "$#NAME"
   RECT (2369,3651,2592,3680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84001
  }
  INSTANCE  79477, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U30"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3660)
   VERTEXES ( (2,83927), (4,83929) )
  }
  TEXT  79480, 0, 0
  {
   TEXT "$#NAME"
   RECT (2717,3651,3004,3680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84002
  }
  TEXT  79482, 0, 0
  {
   TEXT "$#NAME"
   RECT (2389,3871,2612,3900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84011
  }
  INSTANCE  79484, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U31"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3880)
   VERTEXES ( (2,83947), (4,83949) )
  }
  TEXT  79487, 0, 0
  {
   TEXT "$#NAME"
   RECT (2722,3871,2999,3900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84012
  }
  TEXT  79506, 0, 0
  {
   TEXT "$#NAME"
   RECT (2369,4091,2592,4120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84021
  }
  INSTANCE  79508, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U32"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4100)
   VERTEXES ( (2,83967), (4,83969) )
  }
  TEXT  79511, 0, 0
  {
   TEXT "$#NAME"
   RECT (2737,4091,3024,4120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84022
  }
  TEXT  79513, 0, 0
  {
   TEXT "$#NAME"
   RECT (2369,4311,2592,4340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84031
  }
  INSTANCE  79515, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U33"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4320)
   VERTEXES ( (2,83987), (4,83989) )
  }
  TEXT  79518, 0, 0
  {
   TEXT "$#NAME"
   RECT (2720,4311,2997,4340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84032
  }
  NET BUS  79537, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch0_even_dual_data(35:0)"
   }
  }
  NET BUS  79538, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch1_even_dual_data(35:0)"
   }
  }
  NET BUS  79556, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch1_odd_dual_data(35:0)"
   }
  }
  NET BUS  79557, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ch0_odd_dual_data(35:0)"
   }
  }
  TEXT  80773, 0, 0
  {
   TEXT "$#NAME"
   RECT (3764,3751,3916,3780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83898
  }
  TEXT  80775, 0, 0
  {
   TEXT "$#NAME"
   RECT (3694,3771,3906,3800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83899
  }
  TEXT  80777, 0, 0
  {
   TEXT "$#NAME"
   RECT (3703,3811,3898,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83901
  }
  TEXT  80779, 0, 0
  {
   TEXT "$#NAME"
   RECT (3622,3791,3899,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83900
  }
  TEXT  80813, 0, 0
  {
   TEXT "$#NAME"
   RECT (3760,3871,3912,3900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83902
  }
  TEXT  80815, 0, 0
  {
   TEXT "$#NAME"
   RECT (3694,3891,3906,3920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83903
  }
  TEXT  80817, 0, 0
  {
   TEXT "$#NAME"
   RECT (3703,3931,3898,3960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83905
  }
  TEXT  80819, 0, 0
  {
   TEXT "$#NAME"
   RECT (3622,3911,3899,3940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83904
  }
  TEXT  80954, 0, 0
  {
   TEXT "$#NAME"
   RECT (3815,2271,3977,2300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83787
  }
  TEXT  80956, 0, 0
  {
   TEXT "$#NAME"
   RECT (3749,2291,3971,2320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83788
  }
  TEXT  80958, 0, 0
  {
   TEXT "$#NAME"
   RECT (3758,2331,3963,2360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83790
  }
  TEXT  80960, 0, 0
  {
   TEXT "$#NAME"
   RECT (3677,2311,3964,2340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83789
  }
  TEXT  81006, 0, 0
  {
   TEXT "$#NAME"
   RECT (3819,2391,3981,2420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83792
  }
  TEXT  81008, 0, 0
  {
   TEXT "$#NAME"
   RECT (3819,2411,3981,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83791
  }
  TEXT  81010, 0, 0
  {
   TEXT "$#NAME"
   RECT (3778,2451,3983,2480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83794
  }
  TEXT  81012, 0, 0
  {
   TEXT "$#NAME"
   RECT (3697,2431,3984,2460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83793
  }
  NET WIRE  81452, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_even_rdy"
   }
  }
  NET WIRE  81453, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_even_rdy"
   }
  }
  TEXT  81454, 0, 0
  {
   TEXT "$#NAME"
   RECT (2704,2251,2856,2280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83683
  }
  TEXT  81456, 0, 0
  {
   TEXT "$#NAME"
   RECT (2704,2211,2856,2240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83684
  }
  INSTANCE  81462, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U34"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2260)
   VERTEXES ( (2,83653), (4,83647) )
  }
  INSTANCE  81463, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U35"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2220)
   VERTEXES ( (2,83651), (4,83649) )
  }
  TEXT  81470, 0, 0
  {
   TEXT "$#NAME"
   RECT (2465,2251,2553,2280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83686
  }
  TEXT  81480, 0, 0
  {
   TEXT "$#NAME"
   RECT (2465,2211,2553,2240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83685
  }
  TEXT  81522, 0, 0
  {
   TEXT "$#NAME"
   RECT (2724,4171,2876,4200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84023
  }
  TEXT  81524, 0, 0
  {
   TEXT "$#NAME"
   RECT (2724,3731,2876,3760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84003
  }
  INSTANCE  81526, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U36"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4180)
   VERTEXES ( (2,83973), (4,83971) )
  }
  INSTANCE  81529, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U37"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3740)
   VERTEXES ( (2,83933), (4,83931) )
  }
  TEXT  81532, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,4171,2573,4200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84024
  }
  TEXT  81534, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,3731,2573,3760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84004
  }
  TEXT  81565, 0, 0
  {
   TEXT "$#NAME"
   RECT (2729,3951,2871,3980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84013
  }
  TEXT  81567, 0, 0
  {
   TEXT "$#NAME"
   RECT (2729,4391,2871,4420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84033
  }
  INSTANCE  81569, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U38"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,3960)
   VERTEXES ( (2,83953), (4,83951) )
  }
  INSTANCE  81572, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U39"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,4400)
   VERTEXES ( (2,83993), (4,83991) )
  }
  TEXT  81575, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,3951,2573,3980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84014
  }
  TEXT  81577, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,4391,2573,4420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84034
  }
  NET WIRE  81596, 0, 0
  {
   VARIABLES
   {
    #NAME="ch0_odd_rdy"
   }
  }
  NET WIRE  81597, 0, 0
  {
   VARIABLES
   {
    #NAME="ch1_odd_rdy"
   }
  }
  SIGNALASSIGN  81910, 0, 0
  {
   LABEL "SignalAssignments_7"
   TEXT 
"stat.done <= (0 => ch0_done, 1 => ch1_done, 2 => ch2_done, 3 => ch3_done);\n"+
"stat.success <= (0 => ch0_success, 1 => ch1_success, 2 => ch2_success, 3 => ch3_success);\n"+
"stat.delay <= (0 => ch0_delay, 1 => ch1_delay, 2 => ch2_delay, 3 => ch3_delay);\n"+
"stat.edges <= (0 => ch0_edges, 1 => ch1_edges, 2 => ch2_edges, 3=> ch3_edges);\n"+
"err(1 downto 0) <= even_err(1 downto 0);\n"+
"err(3 downto 2) <= odd_err(1 downto 0);"
   RECT (2380,4500,3880,4780)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET BUS  81928, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="even_err(1:0)"
   }
  }
  NET BUS  81930, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="odd_err(1:0)"
   }
  }
  NET BUS  81953, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="err(3:0)"
   }
  }
  TEXT  81954, 0, 0
  {
   TEXT "$#NAME"
   RECT (3120,1410,3200,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85736
  }
  TEXT  82072, 0, 0
  {
   TEXT "$#NAME"
   RECT (2709,2351,2851,2380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83687
  }
  TEXT  82074, 0, 0
  {
   TEXT "$#NAME"
   RECT (2709,2311,2851,2340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 83688
  }
  INSTANCE  82076, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U40"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2360)
   VERTEXES ( (2,83662), (4,83655) )
  }
  INSTANCE  82079, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U41"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2320)
   VERTEXES ( (2,83660), (4,83657) )
  }
  INSTANCE  82103, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2340)
   ORIENTATION 7
   VERTEXES ( (2,83659) )
  }
  NET WIRE  82104, 0, 0
  INSTANCE  82108, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2580,2380)
   ORIENTATION 7
   VERTEXES ( (2,83661) )
  }
  NET WIRE  82109, 0, 0
  SIGNALASSIGN  82123, 0, 0
  {
   LABEL "SignalAssignments_2"
   TEXT 
"serdes_trig_i <= not (ch0_done and ch1_done and not init_in_progress_i) and ch_rdy ; -- en combinatoire mais pas grave.\n"+
"odd_data_i(71 downto 0) <= (others => '0');\n"+
"odd_dval_i <= '0';"
   RECT (2360,2880,3560,3040)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  VTX  83615, 0, 0
  {
   COORD (2440,1860)
  }
  VTX  83616, 0, 0
  {
   COORD (2580,1860)
  }
  VTX  83617, 0, 0
  {
   COORD (2700,1860)
  }
  VTX  83618, 0, 0
  {
   COORD (2860,1860)
  }
  VTX  83619, 0, 0
  {
   COORD (2440,1900)
  }
  VTX  83620, 0, 0
  {
   COORD (2580,1900)
  }
  VTX  83621, 0, 0
  {
   COORD (2700,1900)
  }
  VTX  83622, 0, 0
  {
   COORD (2860,1900)
  }
  VTX  83623, 0, 0
  {
   COORD (2440,1980)
  }
  VTX  83624, 0, 0
  {
   COORD (2580,1980)
  }
  VTX  83625, 0, 0
  {
   COORD (2700,1980)
  }
  VTX  83626, 0, 0
  {
   COORD (2860,1980)
  }
  VTX  83627, 0, 0
  {
   COORD (2440,2060)
  }
  VTX  83628, 0, 0
  {
   COORD (2580,2060)
  }
  VTX  83629, 0, 0
  {
   COORD (2700,2060)
  }
  VTX  83630, 0, 0
  {
   COORD (2860,2060)
  }
  VTX  83631, 0, 0
  {
   COORD (2440,2100)
  }
  VTX  83632, 0, 0
  {
   COORD (2580,2100)
  }
  VTX  83633, 0, 0
  {
   COORD (2700,2100)
  }
  VTX  83634, 0, 0
  {
   COORD (2860,2100)
  }
  VTX  83635, 0, 0
  {
   COORD (2840,2180)
  }
  VTX  83636, 0, 0
  {
   COORD (2700,2180)
  }
  VTX  83637, 0, 0
  {
   COORD (2580,1940)
  }
  VTX  83638, 0, 0
  {
   COORD (2440,1940)
  }
  VTX  83639, 0, 0
  {
   COORD (2700,1940)
  }
  VTX  83640, 0, 0
  {
   COORD (2860,1940)
  }
  VTX  83641, 0, 0
  {
   COORD (2700,2140)
  }
  VTX  83642, 0, 0
  {
   COORD (2860,2140)
  }
  VTX  83643, 0, 0
  {
   COORD (2580,2140)
  }
  VTX  83644, 0, 0
  {
   COORD (2440,2140)
  }
  VTX  83645, 0, 0
  {
   COORD (2580,2180)
  }
  VTX  83646, 0, 0
  {
   COORD (2440,2180)
  }
  VTX  83647, 0, 0
  {
   COORD (2700,2280)
  }
  VTX  83648, 0, 0
  {
   COORD (2820,2280)
  }
  VTX  83649, 0, 0
  {
   COORD (2700,2240)
  }
  VTX  83650, 0, 0
  {
   COORD (2820,2240)
  }
  VTX  83651, 0, 0
  {
   COORD (2580,2240)
  }
  VTX  83652, 0, 0
  {
   COORD (2460,2240)
  }
  VTX  83653, 0, 0
  {
   COORD (2580,2280)
  }
  VTX  83654, 0, 0
  {
   COORD (2460,2280)
  }
  VTX  83655, 0, 0
  {
   COORD (2700,2380)
  }
  VTX  83656, 0, 0
  {
   COORD (2820,2380)
  }
  VTX  83657, 0, 0
  {
   COORD (2700,2340)
  }
  VTX  83658, 0, 0
  {
   COORD (2820,2340)
  }
  VTX  83659, 0, 0
  {
   COORD (2580,2340)
  }
  VTX  83660, 0, 0
  {
   COORD (2580,2340)
  }
  VTX  83661, 0, 0
  {
   COORD (2580,2380)
  }
  VTX  83662, 0, 0
  {
   COORD (2580,2380)
  }
  WIRE  83667, 0, 0
  {
   NET 72827
   VTX 83615, 83616
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83668, 0, 0
  {
   NET 78957
   VTX 83617, 83618
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83669, 0, 0
  {
   NET 72789
   VTX 83619, 83620
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83670, 0, 0
  {
   NET 79156
   VTX 83621, 83622
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83671, 0, 0
  {
   NET 68162
   VTX 83623, 83624
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83672, 0, 0
  {
   NET 79414
   VTX 83625, 83626
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83673, 0, 0
  {
   NET 72838
   VTX 83627, 83628
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83674, 0, 0
  {
   NET 78958
   VTX 83629, 83630
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83675, 0, 0
  {
   NET 72790
   VTX 83631, 83632
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83676, 0, 0
  {
   NET 79157
   VTX 83633, 83634
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83677, 0, 0
  {
   NET 79415
   VTX 83635, 83636
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83678, 0, 0
  {
   NET 73855
   VTX 83637, 83638
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83679, 0, 0
  {
   NET 79537
   VTX 83639, 83640
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83680, 0, 0
  {
   NET 79538
   VTX 83641, 83642
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83681, 0, 0
  {
   NET 73856
   VTX 83643, 83644
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83682, 0, 0
  {
   NET 70095
   VTX 83645, 83646
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83683, 0, 0
  {
   NET 81453
   VTX 83647, 83648
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83684, 0, 0
  {
   NET 81452
   VTX 83649, 83650
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83685, 0, 0
  {
   NET 73371
   VTX 83651, 83652
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83686, 0, 0
  {
   NET 73283
   VTX 83653, 83654
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83687, 0, 0
  {
   NET 81597
   VTX 83655, 83656
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83688, 0, 0
  {
   NET 81596
   VTX 83657, 83658
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83689, 0, 0
  {
   NET 82104
   VTX 83659, 83660
  }
  WIRE  83690, 0, 0
  {
   NET 82109
   VTX 83661, 83662
  }
  VTX  83744, 0, 0
  {
   COORD (3700,2260)
  }
  VTX  83745, 0, 0
  {
   COORD (3820,2260)
  }
  VTX  83746, 0, 0
  {
   COORD (3980,2240)
  }
  VTX  83747, 0, 0
  {
   COORD (3980,2240)
  }
  VTX  83748, 0, 0
  {
   COORD (3700,2220)
  }
  VTX  83749, 0, 0
  {
   COORD (3820,2220)
  }
  VTX  83754, 0, 0
  {
   COORD (3820,2520)
  }
  VTX  83755, 0, 0
  {
   COORD (3980,2520)
  }
  VTX  83756, 0, 0
  {
   COORD (4360,2240)
  }
  VTX  83757, 0, 0
  {
   COORD (4620,2240)
  }
  VTX  83758, 0, 0
  {
   COORD (4360,2360)
  }
  VTX  83759, 0, 0
  {
   COORD (4520,2360)
  }
  VTX  83760, 0, 0
  {
   COORD (4440,2440)
  }
  VTX  83761, 0, 0
  {
   COORD (4360,2440)
  }
  VTX  83762, 0, 0
  {
   COORD (3820,2300)
  }
  VTX  83763, 0, 0
  {
   COORD (3980,2300)
  }
  VTX  83764, 0, 0
  {
   COORD (3820,2320)
  }
  VTX  83765, 0, 0
  {
   COORD (3980,2320)
  }
  VTX  83766, 0, 0
  {
   COORD (3820,2340)
  }
  VTX  83767, 0, 0
  {
   COORD (3980,2340)
  }
  VTX  83768, 0, 0
  {
   COORD (3820,2360)
  }
  VTX  83769, 0, 0
  {
   COORD (3980,2360)
  }
  VTX  83770, 0, 0
  {
   COORD (3820,2440)
  }
  VTX  83771, 0, 0
  {
   COORD (3980,2440)
  }
  VTX  83772, 0, 0
  {
   COORD (3820,2420)
  }
  VTX  83773, 0, 0
  {
   COORD (3980,2420)
  }
  VTX  83774, 0, 0
  {
   COORD (3820,2460)
  }
  VTX  83775, 0, 0
  {
   COORD (3980,2460)
  }
  VTX  83776, 0, 0
  {
   COORD (3820,2480)
  }
  VTX  83777, 0, 0
  {
   COORD (3980,2480)
  }
  WIRE  83778, 0, 0
  {
   NET 81453
   VTX 83744, 83745
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83779, 0, 0
  {
   NET 73490
   VTX 83746, 83747
  }
  WIRE  83780, 0, 0
  {
   NET 81452
   VTX 83748, 83749
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  83783, 0, 0
  {
   NET 68275
   VTX 83754, 83755
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83784, 0, 0
  {
   NET 78813
   VTX 83756, 83757
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83785, 0, 0
  {
   NET 78170
   VTX 83758, 83759
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83786, 0, 0
  {
   NET 81928
   VTX 83760, 83761
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83787, 0, 0
  {
   NET 78957
   VTX 83762, 83763
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83788, 0, 0
  {
   NET 79156
   VTX 83764, 83765
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83789, 0, 0
  {
   NET 79537
   VTX 83766, 83767
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83790, 0, 0
  {
   NET 79414
   VTX 83768, 83769
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83791, 0, 0
  {
   NET 79157
   VTX 83770, 83771
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83792, 0, 0
  {
   NET 78958
   VTX 83772, 83773
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83793, 0, 0
  {
   NET 79538
   VTX 83774, 83775
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83794, 0, 0
  {
   NET 79415
   VTX 83776, 83777
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  83855, 0, 0
  {
   COORD (3640,3740)
  }
  VTX  83856, 0, 0
  {
   COORD (3760,3740)
  }
  VTX  83857, 0, 0
  {
   COORD (3640,3700)
  }
  VTX  83858, 0, 0
  {
   COORD (3760,3700)
  }
  VTX  83859, 0, 0
  {
   COORD (3920,3720)
  }
  VTX  83860, 0, 0
  {
   COORD (3920,3720)
  }
  VTX  83865, 0, 0
  {
   COORD (3760,4000)
  }
  VTX  83866, 0, 0
  {
   COORD (3920,4000)
  }
  VTX  83867, 0, 0
  {
   COORD (4300,3720)
  }
  VTX  83868, 0, 0
  {
   COORD (4560,3720)
  }
  VTX  83869, 0, 0
  {
   COORD (4300,3840)
  }
  VTX  83870, 0, 0
  {
   COORD (4460,3840)
  }
  VTX  83871, 0, 0
  {
   COORD (4380,3920)
  }
  VTX  83872, 0, 0
  {
   COORD (4300,3920)
  }
  VTX  83873, 0, 0
  {
   COORD (3760,3780)
  }
  VTX  83874, 0, 0
  {
   COORD (3920,3780)
  }
  VTX  83875, 0, 0
  {
   COORD (3760,3800)
  }
  VTX  83876, 0, 0
  {
   COORD (3920,3800)
  }
  VTX  83877, 0, 0
  {
   COORD (3760,3820)
  }
  VTX  83878, 0, 0
  {
   COORD (3920,3820)
  }
  VTX  83879, 0, 0
  {
   COORD (3760,3840)
  }
  VTX  83880, 0, 0
  {
   COORD (3920,3840)
  }
  VTX  83881, 0, 0
  {
   COORD (3760,3900)
  }
  VTX  83882, 0, 0
  {
   COORD (3920,3900)
  }
  VTX  83883, 0, 0
  {
   COORD (3760,3920)
  }
  VTX  83884, 0, 0
  {
   COORD (3920,3920)
  }
  VTX  83885, 0, 0
  {
   COORD (3760,3940)
  }
  VTX  83886, 0, 0
  {
   COORD (3920,3940)
  }
  VTX  83887, 0, 0
  {
   COORD (3760,3960)
  }
  VTX  83888, 0, 0
  {
   COORD (3920,3960)
  }
  WIRE  83889, 0, 0
  {
   NET 81597
   VTX 83855, 83856
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83890, 0, 0
  {
   NET 81596
   VTX 83857, 83858
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83891, 0, 0
  {
   NET 75945
   VTX 83859, 83860
  }
  RECORD  83894, 0, 0
  {
   NET 68275
   VTX 83865, 83866
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83895, 0, 0
  {
   NET 78814
   VTX 83867, 83868
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83896, 0, 0
  {
   NET 78170
   VTX 83869, 83870
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83897, 0, 0
  {
   NET 81930
   VTX 83871, 83872
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83898, 0, 0
  {
   NET 78925
   VTX 83873, 83874
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83899, 0, 0
  {
   NET 79244
   VTX 83875, 83876
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83900, 0, 0
  {
   NET 79557
   VTX 83877, 83878
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83901, 0, 0
  {
   NET 79417
   VTX 83879, 83880
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83902, 0, 0
  {
   NET 78936
   VTX 83881, 83882
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83903, 0, 0
  {
   NET 79246
   VTX 83883, 83884
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  83904, 0, 0
  {
   NET 79556
   VTX 83885, 83886
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83905, 0, 0
  {
   NET 79416
   VTX 83887, 83888
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  83915, 0, 0
  {
   COORD (2460,3600)
  }
  VTX  83916, 0, 0
  {
   COORD (2600,3600)
  }
  VTX  83917, 0, 0
  {
   COORD (2720,3600)
  }
  VTX  83918, 0, 0
  {
   COORD (2880,3600)
  }
  VTX  83919, 0, 0
  {
   COORD (2460,3640)
  }
  VTX  83920, 0, 0
  {
   COORD (2600,3640)
  }
  VTX  83921, 0, 0
  {
   COORD (2720,3640)
  }
  VTX  83922, 0, 0
  {
   COORD (2880,3640)
  }
  VTX  83923, 0, 0
  {
   COORD (2460,3720)
  }
  VTX  83924, 0, 0
  {
   COORD (2600,3720)
  }
  VTX  83925, 0, 0
  {
   COORD (2720,3720)
  }
  VTX  83926, 0, 0
  {
   COORD (2880,3720)
  }
  VTX  83927, 0, 0
  {
   COORD (2600,3680)
  }
  VTX  83928, 0, 0
  {
   COORD (2460,3680)
  }
  VTX  83929, 0, 0
  {
   COORD (2720,3680)
  }
  VTX  83930, 0, 0
  {
   COORD (2880,3680)
  }
  VTX  83931, 0, 0
  {
   COORD (2720,3760)
  }
  VTX  83932, 0, 0
  {
   COORD (2840,3760)
  }
  VTX  83933, 0, 0
  {
   COORD (2600,3760)
  }
  VTX  83934, 0, 0
  {
   COORD (2480,3760)
  }
  VTX  83935, 0, 0
  {
   COORD (2460,3820)
  }
  VTX  83936, 0, 0
  {
   COORD (2600,3820)
  }
  VTX  83937, 0, 0
  {
   COORD (2720,3820)
  }
  VTX  83938, 0, 0
  {
   COORD (2880,3820)
  }
  VTX  83939, 0, 0
  {
   COORD (2460,3860)
  }
  VTX  83940, 0, 0
  {
   COORD (2600,3860)
  }
  VTX  83941, 0, 0
  {
   COORD (2720,3860)
  }
  VTX  83942, 0, 0
  {
   COORD (2880,3860)
  }
  VTX  83943, 0, 0
  {
   COORD (2460,3940)
  }
  VTX  83944, 0, 0
  {
   COORD (2600,3940)
  }
  VTX  83945, 0, 0
  {
   COORD (2720,3940)
  }
  VTX  83946, 0, 0
  {
   COORD (2880,3940)
  }
  VTX  83947, 0, 0
  {
   COORD (2600,3900)
  }
  VTX  83948, 0, 0
  {
   COORD (2460,3900)
  }
  VTX  83949, 0, 0
  {
   COORD (2720,3900)
  }
  VTX  83950, 0, 0
  {
   COORD (2880,3900)
  }
  VTX  83951, 0, 0
  {
   COORD (2720,3980)
  }
  VTX  83952, 0, 0
  {
   COORD (2840,3980)
  }
  VTX  83953, 0, 0
  {
   COORD (2600,3980)
  }
  VTX  83954, 0, 0
  {
   COORD (2480,3980)
  }
  VTX  83955, 0, 0
  {
   COORD (2460,4040)
  }
  VTX  83956, 0, 0
  {
   COORD (2600,4040)
  }
  VTX  83957, 0, 0
  {
   COORD (2720,4040)
  }
  VTX  83958, 0, 0
  {
   COORD (2880,4040)
  }
  VTX  83959, 0, 0
  {
   COORD (2460,4080)
  }
  VTX  83960, 0, 0
  {
   COORD (2600,4080)
  }
  VTX  83961, 0, 0
  {
   COORD (2720,4080)
  }
  VTX  83962, 0, 0
  {
   COORD (2880,4080)
  }
  VTX  83963, 0, 0
  {
   COORD (2460,4160)
  }
  VTX  83964, 0, 0
  {
   COORD (2600,4160)
  }
  VTX  83965, 0, 0
  {
   COORD (2720,4160)
  }
  VTX  83966, 0, 0
  {
   COORD (2880,4160)
  }
  VTX  83967, 0, 0
  {
   COORD (2600,4120)
  }
  VTX  83968, 0, 0
  {
   COORD (2460,4120)
  }
  VTX  83969, 0, 0
  {
   COORD (2720,4120)
  }
  VTX  83970, 0, 0
  {
   COORD (2880,4120)
  }
  VTX  83971, 0, 0
  {
   COORD (2720,4200)
  }
  VTX  83972, 0, 0
  {
   COORD (2840,4200)
  }
  VTX  83973, 0, 0
  {
   COORD (2600,4200)
  }
  VTX  83974, 0, 0
  {
   COORD (2480,4200)
  }
  VTX  83975, 0, 0
  {
   COORD (2460,4260)
  }
  VTX  83976, 0, 0
  {
   COORD (2600,4260)
  }
  VTX  83977, 0, 0
  {
   COORD (2720,4260)
  }
  VTX  83978, 0, 0
  {
   COORD (2880,4260)
  }
  VTX  83979, 0, 0
  {
   COORD (2460,4300)
  }
  VTX  83980, 0, 0
  {
   COORD (2600,4300)
  }
  VTX  83981, 0, 0
  {
   COORD (2720,4300)
  }
  VTX  83982, 0, 0
  {
   COORD (2880,4300)
  }
  VTX  83983, 0, 0
  {
   COORD (2460,4380)
  }
  VTX  83984, 0, 0
  {
   COORD (2600,4380)
  }
  VTX  83985, 0, 0
  {
   COORD (2720,4380)
  }
  VTX  83986, 0, 0
  {
   COORD (2880,4380)
  }
  VTX  83987, 0, 0
  {
   COORD (2600,4340)
  }
  VTX  83988, 0, 0
  {
   COORD (2460,4340)
  }
  VTX  83989, 0, 0
  {
   COORD (2720,4340)
  }
  VTX  83990, 0, 0
  {
   COORD (2880,4340)
  }
  VTX  83991, 0, 0
  {
   COORD (2720,4420)
  }
  VTX  83992, 0, 0
  {
   COORD (2840,4420)
  }
  VTX  83993, 0, 0
  {
   COORD (2600,4420)
  }
  VTX  83994, 0, 0
  {
   COORD (2480,4420)
  }
  WIRE  83995, 0, 0
  {
   NET 72827
   VTX 83915, 83916
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83996, 0, 0
  {
   NET 78957
   VTX 83917, 83918
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83997, 0, 0
  {
   NET 72789
   VTX 83919, 83920
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83998, 0, 0
  {
   NET 79156
   VTX 83921, 83922
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  83999, 0, 0
  {
   NET 68162
   VTX 83923, 83924
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84000, 0, 0
  {
   NET 79414
   VTX 83925, 83926
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84001, 0, 0
  {
   NET 73855
   VTX 83927, 83928
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84002, 0, 0
  {
   NET 79537
   VTX 83929, 83930
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84003, 0, 0
  {
   NET 81452
   VTX 83931, 83932
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84004, 0, 0
  {
   NET 73371
   VTX 83933, 83934
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84005, 0, 0
  {
   NET 72838
   VTX 83935, 83936
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84006, 0, 0
  {
   NET 78936
   VTX 83937, 83938
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84007, 0, 0
  {
   NET 72790
   VTX 83939, 83940
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84008, 0, 0
  {
   NET 79246
   VTX 83941, 83942
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84009, 0, 0
  {
   NET 70095
   VTX 83943, 83944
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84010, 0, 0
  {
   NET 79416
   VTX 83945, 83946
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84011, 0, 0
  {
   NET 73856
   VTX 83947, 83948
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84012, 0, 0
  {
   NET 79556
   VTX 83949, 83950
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84013, 0, 0
  {
   NET 81597
   VTX 83951, 83952
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84014, 0, 0
  {
   NET 73283
   VTX 83953, 83954
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84015, 0, 0
  {
   NET 76821
   VTX 83955, 83956
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84016, 0, 0
  {
   NET 78958
   VTX 83957, 83958
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84017, 0, 0
  {
   NET 76822
   VTX 83959, 83960
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84018, 0, 0
  {
   NET 79245
   VTX 83961, 83962
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84019, 0, 0
  {
   NET 76825
   VTX 83963, 83964
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84020, 0, 0
  {
   NET 79415
   VTX 83965, 83966
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84021, 0, 0
  {
   NET 76823
   VTX 83967, 83968
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84022, 0, 0
  {
   NET 79538
   VTX 83969, 83970
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84023, 0, 0
  {
   NET 81453
   VTX 83971, 83972
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84024, 0, 0
  {
   NET 76828
   VTX 83973, 83974
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84025, 0, 0
  {
   NET 76947
   VTX 83975, 83976
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84026, 0, 0
  {
   NET 78925
   VTX 83977, 83978
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84027, 0, 0
  {
   NET 76948
   VTX 83979, 83980
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84028, 0, 0
  {
   NET 79244
   VTX 83981, 83982
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84029, 0, 0
  {
   NET 76952
   VTX 83983, 83984
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84030, 0, 0
  {
   NET 79417
   VTX 83985, 83986
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84031, 0, 0
  {
   NET 76949
   VTX 83987, 83988
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84032, 0, 0
  {
   NET 79557
   VTX 83989, 83990
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84033, 0, 0
  {
   NET 81596
   VTX 83991, 83992
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84034, 0, 0
  {
   NET 76971
   VTX 83993, 83994
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84052, 0, 0
  {
   COORD (1140,3820)
  }
  VTX  84053, 0, 0
  {
   COORD (1040,3820)
  }
  WIRE  84055, 0, 0
  {
   NET 84072
   VTX 84052, 84053
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84057, 0, 0
  {
   COORD (1140,3840)
  }
  VTX  84058, 0, 0
  {
   COORD (1040,3840)
  }
  WIRE  84060, 0, 0
  {
   NET 84077
   VTX 84057, 84058
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84062, 0, 0
  {
   COORD (1140,3880)
  }
  VTX  84063, 0, 0
  {
   COORD (1040,3880)
  }
  BUS  84065, 0, 0
  {
   NET 84082
   VTX 84062, 84063
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84067, 0, 0
  {
   COORD (1140,3900)
  }
  VTX  84068, 0, 0
  {
   COORD (1040,3900)
  }
  BUS  84070, 0, 0
  {
   NET 84087
   VTX 84067, 84068
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  84072, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="CH2_CLK_P"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
  }
  TEXT  84073, 0, 0
  {
   TEXT "$#NAME"
   RECT (992,3791,1129,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84055
  }
  NET WIRE  84077, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="CH2_CLK_N"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
  }
  TEXT  84078, 0, 0
  {
   TEXT "$#NAME"
   RECT (991,3811,1129,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84060
  }
  NET BUS  84082, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CH2_DATA_P(3:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  84083, 0, 0
  {
   TEXT "$#NAME"
   RECT (940,3851,1141,3880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84065
  }
  NET BUS  84087, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CH2_DATA_N(3:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  84088, 0, 0
  {
   TEXT "$#NAME"
   RECT (939,3871,1141,3900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84070
  }
  VTX  84109, 0, 0
  {
   COORD (1140,4660)
  }
  VTX  84110, 0, 0
  {
   COORD (1040,4660)
  }
  WIRE  84112, 0, 0
  {
   NET 84129
   VTX 84109, 84110
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84114, 0, 0
  {
   COORD (1140,4680)
  }
  VTX  84115, 0, 0
  {
   COORD (1040,4680)
  }
  WIRE  84117, 0, 0
  {
   NET 84134
   VTX 84114, 84115
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84119, 0, 0
  {
   COORD (1140,4720)
  }
  VTX  84120, 0, 0
  {
   COORD (1040,4720)
  }
  BUS  84122, 0, 0
  {
   NET 84139
   VTX 84119, 84120
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84124, 0, 0
  {
   COORD (1140,4740)
  }
  VTX  84125, 0, 0
  {
   COORD (1040,4740)
  }
  BUS  84127, 0, 0
  {
   NET 84144
   VTX 84124, 84125
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  84129, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="CH3_CLK_P"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
  }
  TEXT  84130, 0, 0
  {
   TEXT "$#NAME"
   RECT (972,4631,1109,4660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84112
  }
  NET WIRE  84134, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="CH3_CLK_N"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_ULOGIC"
   }
  }
  TEXT  84135, 0, 0
  {
   TEXT "$#NAME"
   RECT (971,4651,1109,4680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84117
  }
  NET BUS  84139, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CH3_DATA_P(3:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  84140, 0, 0
  {
   TEXT "$#NAME"
   RECT (920,4691,1121,4720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84122
  }
  NET BUS  84144, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CH3_DATA_N(3:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  84145, 0, 0
  {
   TEXT "$#NAME"
   RECT (919,4711,1121,4740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84127
  }
  VTX  84166, 0, 0
  {
   COORD (4360,2380)
  }
  VTX  84167, 0, 0
  {
   COORD (4740,2380)
  }
  WIRE  84168, 0, 0
  {
   NET 84896
   VTX 84166, 84167
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84169, 0, 0
  {
   COORD (4360,2400)
  }
  VTX  84170, 0, 0
  {
   COORD (4740,2400)
  }
  BUS  84171, 0, 0
  {
   NET 84897
   VTX 84169, 84170
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84185, 0, 0
  {
   COORD (4300,3860)
  }
  VTX  84186, 0, 0
  {
   COORD (4580,3860)
  }
  WIRE  84187, 0, 0
  {
   NET 84191
   VTX 84185, 84186
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  84188, 0, 0
  {
   COORD (4300,3880)
  }
  VTX  84189, 0, 0
  {
   COORD (4580,3880)
  }
  BUS  84190, 0, 0
  {
   NET 84192
   VTX 84188, 84189
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  84191, 0, 0
  {
   VARIABLES
   {
    #NAME="odd_dval_i"
   }
  }
  NET BUS  84192, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="odd_data_i(71:0)"
   }
  }
  TEXT  84193, 0, 0
  {
   TEXT "$#NAME"
   RECT (4481,3311,4599,3340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84240
  }
  TEXT  84200, 0, 0
  {
   TEXT "$#NAME"
   RECT (4489,3331,4672,3360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84241
  }
  VTX  84236, 0, 0
  {
   COORD (4460,3340)
  }
  VTX  84237, 0, 0
  {
   COORD (4740,3340)
  }
  VTX  84238, 0, 0
  {
   COORD (4460,3360)
  }
  VTX  84239, 0, 0
  {
   COORD (4740,3360)
  }
  WIRE  84240, 0, 0
  {
   NET 84191
   VTX 84236, 84237
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  84241, 0, 0
  {
   NET 84192
   VTX 84238, 84239
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  84324, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U1"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,2420)
   VERTEXES ( (2,84357), (4,84356) )
  }
  TEXT  84325, 0, 0
  {
   TEXT "$#NAME"
   RECT (2747,2411,2937,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84359
  }
  VTX  84355, 0, 0
  {
   COORD (2900,2440)
  }
  VTX  84356, 0, 0
  {
   COORD (2720,2440)
  }
  VTX  84357, 0, 0
  {
   COORD (2600,2440)
  }
  VTX  84358, 0, 0
  {
   COORD (2500,2440)
  }
  WIRE  84359, 0, 0
  {
   NET 74525
   VTX 84355, 84356
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84360, 0, 0
  {
   NET 78813
   VTX 84357, 84358
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  84401, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U42"
    #SYMBOL="and2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (4220,4380)
   VERTEXES ( (6,84982), (4,84986), (2,84983) )
  }
  TEXT  84402, 0, 0
  {
   TEXT "$#NAME"
   RECT (3942,4371,4178,4400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84987
  }
  TEXT  84418, 0, 0
  {
   TEXT "$#NAME"
   RECT (3947,4411,4173,4440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84988
  }
  TEXT  84434, 0, 0
  {
   TEXT "$#NAME"
   RECT (4407,4391,4597,4420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84989
  }
  NET WIRE  84479, 0, 0
  {
   VARIABLES
   {
    #NAME="idelay_ctrl_rdy_i"
   }
  }
  TEXT  84480, 0, 0
  {
   TEXT "$#NAME"
   RECT (3002,990,3178,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85733
  }
  NET WIRE  84499, 0, 0
  {
   VARIABLES
   {
    #NAME="b13_idelay_ctrl_rdy_i"
   }
  }
  TEXT  84571, 0, 0
  {
   TEXT "$#NAME"
   RECT (2366,2491,2595,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85155
  }
  TEXT  84577, 0, 0
  {
   TEXT "$#NAME"
   RECT (2732,2491,2908,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85156
  }
  INSTANCE  84585, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U43"
    #SYMBOL="buf"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2600,2500)
   VERTEXES ( (2,85151), (4,85154) )
  }
  TEXT  84832, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,991,2795,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85721
  }
  NET WIRE  84896, 0, 0
  {
   VARIABLES
   {
    #NAME="even_dval_i"
   }
  }
  NET BUS  84897, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="even_data_i(71:0)"
   }
  }
  VTX  84981, 0, 0
  {
   COORD (4100,4400)
  }
  VTX  84982, 0, 0
  {
   COORD (4220,4400)
  }
  VTX  84983, 0, 0
  {
   COORD (4220,4440)
  }
  VTX  84984, 0, 0
  {
   COORD (4100,4440)
  }
  VTX  84985, 0, 0
  {
   COORD (4560,4420)
  }
  VTX  84986, 0, 0
  {
   COORD (4380,4420)
  }
  WIRE  84987, 0, 0
  {
   NET 78813
   VTX 84981, 84982
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84988, 0, 0
  {
   NET 78814
   VTX 84983, 84984
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  84989, 0, 0
  {
   NET 74525
   VTX 84985, 84986
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  85135, 0, 0
  NET WIRE  85144, 0, 0
  VTX  85151, 0, 0
  {
   COORD (2600,2520)
  }
  VTX  85152, 0, 0
  {
   COORD (2380,2520)
  }
  VTX  85153, 0, 0
  {
   COORD (2940,2520)
  }
  VTX  85154, 0, 0
  {
   COORD (2720,2520)
  }
  WIRE  85155, 0, 0
  {
   NET 84499
   VTX 85151, 85152
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85156, 0, 0
  {
   NET 84479
   VTX 85153, 85154
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  85163, 0, 0
  {
   TEXT "$#NAME"
   RECT (3986,4491,4215,4520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85209
  }
  INSTANCE  85165, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U44"
    #SYMBOL="and2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (4220,4500)
   VERTEXES ( (6,85203), (4,85206), (2,85207) )
  }
  TEXT  85168, 0, 0
  {
   TEXT "$#NAME"
   RECT (4392,4511,4568,4540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85210
  }
  NET WIRE  85173, 0, 0
  {
   VARIABLES
   {
    #NAME="b12_idelay_ctrl_rdy_i"
   }
  }
  TEXT  85174, 0, 0
  {
   TEXT "$#NAME"
   RECT (2566,1231,2795,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85722
  }
  TEXT  85178, 0, 0
  {
   TEXT "$#NAME"
   RECT (3986,4531,4215,4560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 85211
  }
  VTX  85203, 0, 0
  {
   COORD (4220,4520)
  }
  VTX  85204, 0, 0
  {
   COORD (4000,4520)
  }
  VTX  85205, 0, 0
  {
   COORD (4600,4540)
  }
  VTX  85206, 0, 0
  {
   COORD (4380,4540)
  }
  VTX  85207, 0, 0
  {
   COORD (4220,4560)
  }
  VTX  85208, 0, 0
  {
   COORD (4000,4560)
  }
  WIRE  85209, 0, 0
  {
   NET 84499
   VTX 85203, 85204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85210, 0, 0
  {
   NET 84479
   VTX 85205, 85206
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85211, 0, 0
  {
   NET 85173
   VTX 85207, 85208
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  85660, 0, 0
  {
   COORD (1280,1020)
  }
  VTX  85661, 0, 0
  {
   COORD (1500,1020)
  }
  VTX  85662, 0, 0
  {
   COORD (1120,980)
  }
  VTX  85663, 0, 0
  {
   COORD (1080,980)
  }
  VTX  85664, 0, 0
  {
   COORD (1080,1020)
  }
  VTX  85665, 0, 0
  {
   COORD (1120,1020)
  }
  VTX  85666, 0, 0
  {
   COORD (1120,1060)
  }
  VTX  85667, 0, 0
  {
   COORD (1020,1140)
  }
  WIRE  85670, 0, 0
  {
   NET 68135
   VTX 85660, 85661
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85671, 0, 0
  {
   NET 68192
   VTX 85662, 85663
  }
  WIRE  85672, 0, 0
  {
   NET 68197
   VTX 85664, 85665
  }
  VTX  85673, 0, 0
  {
   COORD (1100,1060)
  }
  WIRE  85674, 0, 0
  {
   NET 74020
   VTX 85666, 85673
  }
  VTX  85675, 0, 0
  {
   COORD (1100,1160)
  }
  WIRE  85676, 0, 0
  {
   NET 74020
   VTX 85673, 85675
  }
  VTX  85677, 0, 0
  {
   COORD (1020,1160)
  }
  WIRE  85678, 0, 0
  {
   NET 74020
   VTX 85675, 85677
  }
  WIRE  85679, 0, 0
  {
   NET 74020
   VTX 85677, 85667
  }
  VTX  85681, 0, 0
  {
   COORD (920,1220)
  }
  VTX  85682, 0, 0
  {
   COORD (1120,1220)
  }
  VTX  85683, 0, 0
  {
   COORD (1120,1260)
  }
  VTX  85684, 0, 0
  {
   COORD (920,1260)
  }
  VTX  85685, 0, 0
  {
   COORD (920,1300)
  }
  VTX  85686, 0, 0
  {
   COORD (1120,1300)
  }
  VTX  85687, 0, 0
  {
   COORD (920,1340)
  }
  VTX  85688, 0, 0
  {
   COORD (1120,1340)
  }
  VTX  85689, 0, 0
  {
   COORD (1480,1280)
  }
  VTX  85690, 0, 0
  {
   COORD (1280,1280)
  }
  WIRE  85691, 0, 0
  {
   NET 81452
   VTX 85681, 85682
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85692, 0, 0
  {
   NET 81453
   VTX 85683, 85684
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85693, 0, 0
  {
   NET 81596
   VTX 85685, 85686
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85694, 0, 0
  {
   NET 81597
   VTX 85687, 85688
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85695, 0, 0
  {
   NET 73803
   VTX 85689, 85690
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  85696, 0, 0
  {
   COORD (1120,1480)
  }
  VTX  85697, 0, 0
  {
   COORD (1340,1480)
  }
  RECORD  85698, 0, 0
  {
   NET 68275
   VTX 85696, 85697
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  85699, 0, 0
  {
   COORD (2800,1020)
  }
  VTX  85700, 0, 0
  {
   COORD (2580,1020)
  }
  VTX  85701, 0, 0
  {
   COORD (2580,1260)
  }
  VTX  85702, 0, 0
  {
   COORD (2760,1260)
  }
  VTX  85703, 0, 0
  {
   COORD (2300,1260)
  }
  VTX  85704, 0, 0
  {
   COORD (2160,1020)
  }
  VTX  85705, 0, 0
  {
   COORD (2300,1020)
  }
  VTX  85706, 0, 0
  {
   COORD (2060,1020)
  }
  VTX  85707, 0, 0
  {
   COORD (2300,1300)
  }
  VTX  85708, 0, 0
  {
   COORD (2100,1060)
  }
  VTX  85709, 0, 0
  {
   COORD (2300,1060)
  }
  VTX  85710, 0, 0
  {
   COORD (2060,1060)
  }
  VTX  85711, 0, 0
  {
   COORD (3200,1020)
  }
  VTX  85712, 0, 0
  {
   COORD (2980,1020)
  }
  VTX  85713, 0, 0
  {
   COORD (3200,1080)
  }
  VTX  85714, 0, 0
  {
   COORD (2980,1080)
  }
  VTX  85715, 0, 0
  {
   COORD (3220,1380)
  }
  VTX  85716, 0, 0
  {
   COORD (3100,1380)
  }
  VTX  85717, 0, 0
  {
   COORD (3220,1440)
  }
  VTX  85718, 0, 0
  {
   COORD (3100,1440)
  }
  VTX  85719, 0, 0
  {
   COORD (3220,1500)
  }
  VTX  85720, 0, 0
  {
   COORD (3000,1500)
  }
  WIRE  85721, 0, 0
  {
   NET 84499
   VTX 85699, 85700
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85722, 0, 0
  {
   NET 85173
   VTX 85701, 85702
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  85723, 0, 0
  {
   COORD (2160,1260)
  }
  WIRE  85724, 0, 0
  {
   NET 85135
   VTX 85703, 85723
  }
  WIRE  85725, 0, 0
  {
   NET 85135
   VTX 85723, 85704
  }
  WIRE  85726, 0, 0
  {
   NET 85135
   VTX 85705, 85704
  }
  WIRE  85727, 0, 0
  {
   NET 85135
   VTX 85704, 85706
  }
  VTX  85728, 0, 0
  {
   COORD (2100,1300)
  }
  WIRE  85729, 0, 0
  {
   NET 85144
   VTX 85707, 85728
  }
  WIRE  85730, 0, 0
  {
   NET 85144
   VTX 85728, 85708
  }
  WIRE  85731, 0, 0
  {
   NET 85144
   VTX 85709, 85708
  }
  WIRE  85732, 0, 0
  {
   NET 85144
   VTX 85708, 85710
  }
  WIRE  85733, 0, 0
  {
   NET 84479
   VTX 85711, 85712
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85734, 0, 0
  {
   NET 74525
   VTX 85713, 85714
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  85735, 0, 0
  {
   NET 68186
   VTX 85715, 85716
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  85736, 0, 0
  {
   NET 81953
   VTX 85717, 85718
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  85737, 0, 0
  {
   NET 68218
   VTX 85719, 85720
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (5200,5600)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1380227736"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  85755, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (4140,5166,4257,5219)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  85756, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (4314,5162,4984,5222)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  85757, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (4138,5226,4209,5279)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  85758, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (4311,5222,4981,5282)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  85759, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (4340,5040,4635,5141)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  85760, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (4138,5344,4217,5397)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  85761, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (4310,5340,4980,5400)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  85762, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (4136,5284,4264,5337)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  85763, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (4310,5294,4970,5329)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  85764, 0, 0
  {
   PAGEALIGN 10
   RECT (4120,5020,5001,5401)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  85765, 0, 0
  {
   PAGEALIGN 10
   RECT (4120,5220,5001,5221)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  85766, 0, 0
  {
   PAGEALIGN 10
   RECT (4120,5160,5001,5161)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  85767, 0, 0
  {
   PAGEALIGN 10
   RECT (4120,5280,5001,5281)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  85768, 0, 0
  {
   PAGEALIGN 10
   RECT (4120,5340,5001,5341)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  85769, 0, 0
  {
   PAGEALIGN 10
   RECT (4300,5020,4301,5161)
   FREEID 1
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  85770, 0, 0
  {
   PAGEALIGN 10
   RECT (4300,5160,4301,5401)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  85771, 0, 0
  {
   PAGEALIGN 10
   RECT (4140,5080,4279,5125)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

