/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 frank@allwinnertech.com
 */

#ifndef _CCU_SUN20IW2_H_
#define _CCU_SUN20IW2_H_

#define SUNXI20_CCU_BASE      0x4003C000

enum {
	CLK_OSC12M = 0,
	CLK_BUS_PWM,
	CLK_BUS_TWI1,
	CLK_BUS_TWI0,
	CLK_BUS_UART0,
	CLK_BUS_UART1,
	CLK_BUS_UART2,
	CLK_BUS_SDC0,
	CLK_BUS_SPI0,
	CLK_BUS_SPI1,
	CLK_BUS_MONITOR,
	CLK_BUS_G2D,
	CLK_BUS_DE,
	CLK_BUS_DISPLAY,
	CLK_BUS_LCD,
	CLK_BUS_BT_CORE,
	CLK_BUS_WLAN_CTRL,
	CLK_BUS_TRNG,
	CLK_BUS_SPC,
	CLK_BUS_SS,
	CLK_BUS_TIMER,
	CLK_BUS_SPINLOCK,
	CLK_BUS_DMA1,
	CLK_BUS_DMA0,
	CLK_BUS_SPDIF,
	CLK_BUS_I2S,
	CLK_RISCV_CFG,
	CLK_RISCV_MSGBOX,
	CLK_DSP_CFG,
	CLK_DSP_MSGBOX,
	CLK_CPU_MSGBOX,
	CLK_MBUS_DE,
	CLK_MBUS_G2D,
	CLK_MBUS_CSI,
	CLK_MBUS_DMA1,
	CLK_MBUS_DMA0,
	CLK_MBUS_USB,
	CLK_MBUS_CE,
	CLK_MBUS_DSP,
	CLK_MBUS_RISCV,
	CLK_MBUS_CPU,
	CLK_SPI0,
	CLK_SPI1,
	CLK_SDC0,
	CLK_SS,
	CLK_CSI_JPE,
	CLK_LEDC,
	CLK_IRRX,
	CLK_IRTX,
	CLK_SYSTICK_REF,
	CLK_SYSTICK_NOREF,
	CLK_SYSTICK_SKEW,
	CLK_CSI_MCLK,
	CLK_FLASH_SPI,
	CLK_PCLK_SPC,
	CLK_USB_PLL,
	CLK_RISCV_GATE,
	CLK_RISCV_AXI,
	CLK_RISCV_SEL,
	CLK_RISCV_DIV,
	CLK_DSP_GATE,
	CLK_DSP_SEL,
	CLK_DSP_DIV,
	CLK_HSPSRAM_GATE,
	CLK_HSPSRAM_CTRL,
	CLK_LSPSRAM_GATE,
	CLK_LSPSRAM_SEL,
	CLK_LSPSRAM_DIV,
	CLK_LSPSRAM_CTRL,
	CLK_IR_RX,
	CLK_IR_TX,
	CLK_BUS_OHCI0,
	CLK_BUS_CSI_JPE,
	CLK_BUS_EHCI0,
	CLK_BUS_OTG,
	CLK_BUS_SMCARD,
	CLK_BUS_HSPSRAM_CTRL,
	CLK_BUS_LEDC,
	CLK_G2D,
	CLK_DE,
	CLK_LCD,
	CLK_NUMBER,
};
#endif  /* _CCU_SUN20IW2_H_ */
