vendor_name = ModelSim
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/custom_gates/custom_or.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/custom_gates/custom_xor.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_1_bit.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_2x1_is_subtract.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cll_4_input.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_4_bit.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_5x1_alu_1_bit.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/testbenches/testbench_alu.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_16_bit.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/testbenches/testbench_cla.v
source_file = 1, C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/db/ArithmeticLogitUnit.cbx.xml
design_name = cla_4_bit
instance = comp, \result[0]~output , result[0]~output, cla_4_bit, 1
instance = comp, \result[1]~output , result[1]~output, cla_4_bit, 1
instance = comp, \result[2]~output , result[2]~output, cla_4_bit, 1
instance = comp, \result[3]~output , result[3]~output, cla_4_bit, 1
instance = comp, \p_out~output , p_out~output, cla_4_bit, 1
instance = comp, \g_out~output , g_out~output, cla_4_bit, 1
instance = comp, \b[0]~input , b[0]~input, cla_4_bit, 1
instance = comp, \ALUop[1]~input , ALUop[1]~input, cla_4_bit, 1
instance = comp, \c_in~input , c_in~input, cla_4_bit, 1
instance = comp, \a[0]~input , a[0]~input, cla_4_bit, 1
instance = comp, \ALUop[0]~input , ALUop[0]~input, cla_4_bit, 1
instance = comp, \ALUop[2]~input , ALUop[2]~input, cla_4_bit, 1
instance = comp, \alu0|mux_5x1_alu_1_bit0|or0~0 , alu0|mux_5x1_alu_1_bit0|or0~0, cla_4_bit, 1
instance = comp, \cll0|or2~0 , cll0|or2~0, cla_4_bit, 1
instance = comp, \b[1]~input , b[1]~input, cla_4_bit, 1
instance = comp, \a[1]~input , a[1]~input, cla_4_bit, 1
instance = comp, \alu1|mux_5x1_alu_1_bit0|or0~0 , alu1|mux_5x1_alu_1_bit0|or0~0, cla_4_bit, 1
instance = comp, \a[2]~input , a[2]~input, cla_4_bit, 1
instance = comp, \b[2]~input , b[2]~input, cla_4_bit, 1
instance = comp, \cll0|or1 , cll0|or1, cla_4_bit, 1
instance = comp, \alu2|mux_5x1_alu_1_bit0|or0~0 , alu2|mux_5x1_alu_1_bit0|or0~0, cla_4_bit, 1
instance = comp, \cll0|and9~0 , cll0|and9~0, cla_4_bit, 1
instance = comp, \a[3]~input , a[3]~input, cla_4_bit, 1
instance = comp, \b[3]~input , b[3]~input, cla_4_bit, 1
instance = comp, \alu3|mux_5x1_alu_1_bit0|or0~0 , alu3|mux_5x1_alu_1_bit0|or0~0, cla_4_bit, 1
instance = comp, \cll0|or2~1 , cll0|or2~1, cla_4_bit, 1
instance = comp, \alu3|and1~0 , alu3|and1~0, cla_4_bit, 1
instance = comp, \alu3|mux_5x1_alu_1_bit0|or0~1 , alu3|mux_5x1_alu_1_bit0|or0~1, cla_4_bit, 1
instance = comp, \cll0|and9 , cll0|and9, cla_4_bit, 1
instance = comp, \cll0|or1~0 , cll0|or1~0, cla_4_bit, 1
instance = comp, \cll0|or3~0 , cll0|or3~0, cla_4_bit, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, cla_4_bit, 1
