\vspace*{-2cm}
\section*{Risc V Reference Card}

\subsection*{Instruction Formats}
    \begin{table}[h]
        \scriptsize
        \begin{tabular} %In the table specs i create 32 even size colums and 1 coloum for text
            {p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm} p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm}
             p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm} p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm}
             p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm} p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm}
             p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm} p{0.01mm}p{0.01mm}p{0.01mm}p{0.01mm} l}
            %Here we create the row for the bit numbers (only relevant ones are filled for space)
            \multicolumn{1}{c}{31}&&&&&&
            \multicolumn{1}{c}{25}&
            \multicolumn{1}{c}{24}&&&&
            \multicolumn{1}{c}{20}&
            \multicolumn{1}{c}{19}&&&&
            \multicolumn{1}{c}{15}&
            \multicolumn{1}{c}{14}&&&
            \multicolumn{1}{c}{11}&&&&
            \multicolumn{1}{c}{7}&
            \multicolumn{1}{c}{6}&&&&&&
            \multicolumn{1}{c}{0}&
            \\
            %Here we create the R-type row
            \cline{0-31} 
            \multicolumn{7}{|c|}{funct7} &
            \multicolumn{5}{c|}{rs2}&
            \multicolumn{5}{c|}{rs1}&
            \multicolumn{3}{c|}{funct3}&
            \multicolumn{5}{c|}{rd}&
            \multicolumn{7}{c|}{opcode}&
            R-type
            \\
            %Here we create the I-type row
            \cline{0-31} 
            \multicolumn{12}{|c|}{imm[11:0]} &
            \multicolumn{5}{c|}{rs1}&
            \multicolumn{3}{c|}{funct3}&
            \multicolumn{5}{c|}{rd}&
            \multicolumn{7}{c|}{opcode}&
            I-type
            \\
            %Here we create the special case I-type row
            \cline{0-31} 
            \multicolumn{6}{|c|}{imm[11:5]} &
            \multicolumn{1}{|c|}{imm[5]} &
            \multicolumn{5}{c|}{imm[4:0]}&
            \multicolumn{5}{c|}{rs1}&
            \multicolumn{3}{c|}{funct3}&
            \multicolumn{5}{c|}{rd}&
            \multicolumn{7}{c|}{opcode}&
            I-type\textsuperscript{*}
            \\
            %Here we create the S-type row
            \cline{0-31} 
            \multicolumn{7}{|c|}{imm[11:5]} &
            \multicolumn{5}{c|}{rs2}&
            \multicolumn{5}{c|}{rs1}&
            \multicolumn{3}{c|}{imm[4:0]}&
            \multicolumn{5}{c|}{rd}&
            \multicolumn{7}{c|}{opcode}&
            S-type
            \\
            %Here we create the B-type row
            \cline{0-31} 
            \multicolumn{7}{|c|}{imm[12$|$10:5]} &
            \multicolumn{5}{c|}{rs2}&
            \multicolumn{5}{c|}{rs1}&
            \multicolumn{3}{c|}{imm[4:1$|$11]}&
            \multicolumn{5}{c|}{rd}&
            \multicolumn{7}{c|}{opcode}&
            B-type
            \\
            %Here we create the U-type row
            \cline{0-31} 
            \multicolumn{20}{|c|}{imm[31:12]} &
            \multicolumn{5}{c|}{rd}&
            \multicolumn{7}{c|}{opcode}&
            U-type
            \\
            %Here we create the J-type row
            \cline{0-31} 
            \multicolumn{20}{|c|}{imm[20$|$10:1$|$11$|$19:12]} &
            \multicolumn{5}{c|}{rd}&
            \multicolumn{7}{c|}{opcode}&
            J-type
            \\
            \cline{0-31} 
        \end{tabular}
        \caption*{\small\textsuperscript{*} This is a special case of the RV64I I-type format used by slli, srli and srai instructions where the lower 6 bits (imm[5] and imm[4:0]) are used to determine the shift amount (shamt). If slliw, srliw and sraiw are used it should generate an error if imm[5] $\neq 0$}
    \end{table}
\vspace*{-0.5cm}
\subsection*{RV64I Base Instructions}
    \newcommand{\funct}{\vtop{\hbox{\strut Funct7/}\hbox{\strut imm[11:5]}}}
    \newcommand{\qast}{\textsuperscript{*}}
    \newcommand{\qdag}{\textsuperscript{$\dagger$}}
    \begin{table}[h!]
        \scriptsize
        \begin{tabular}{|l|l|l|c|l|l|l|}
        	\hline
        	Name                                  & Fmt & Opcode  & Funct3 & \funct  & Assembly            & Description (in C)             \\
            \hline
        	Add                                   & R   & 0110011 &  000   & 0000000 & add rd, rs1, rs2    & rd = rs1 $+$ rs2               \\
        	Subtract                              & R   & 0110011 &  000   & 0100000 & sub rd, rs1, rs2    & rd = rs1 $-$ rs2               \\
        	AND                                   & R   & 0110011 &  111   & 0000000 & and rd, rs1, rs2    & rd = rs1 \& rs2                \\
        	OR                                    & R   & 0110011 &  110   & 0000000 & or rd, rs1, rs2     & rd = rs1 $|$ rs2               \\
        	XOR                                   & R   & 0110011 &  100   & 0000000 & xor rd, rs1, rs2    & rd = rs1 \^{} rs2              \\
        	Shift Left Logical                    & R   & 0110011 &  001   & 0000000 & sll rd, rs1, rs2    & rd = rs1 $\ll$ rs2             \\
        	Set Less Than                         & R   & 0110011 &  010   & 0000000 & slt rd, rs1, rs2    & rd = (rs1 $<$ rs2)?1:0         \\
        	Set Less Than (U)\qast                & R   & 0110011 &  011   & 0000000 & sltu rd, rs1, rs2   & rd = (rs1 $<$ rs2)?1:0         \\
        	Shift Right Logical                   & R   & 0110011 &  101   & 0000000 & srl rd, rs1, rs2    & rd = rs1 $\gg$ rs2             \\
        	Shift Right Arithmetic\qdag           & R   & 0110011 &  101   & 0100000 & sra rd, rs1, rs2    & rd = rs1 $\gg$ rs2             \\
            \hline
            Add Word                              & R   & 0111011 &  000   & 0000000 & addw rd, rs1, rs2   & rd = rs1 $+$ rs2               \\
            Subtract Word                         & R   & 0111011 &  000   & 0100000 & subw rd, rs1, rs2   & rd = rs1 $-$ rs2               \\
            Shift Left Logical Word               & R   & 0111011 &  001   & 0000000 & sllw rd, rs1, rs2   & rd = rs1 $\ll$ rs2             \\
            Shift Right Logical Word              & R   & 0111011 &  101   & 0000000 & srlw rd, rs1, rs2   & rd = rs1 $\gg$ rs2             \\
            Shift Right Arithmetic Word\qdag      & R   & 0111011 &  101   & 0100000 & sraw rd, rs1, rs2   & rd = rs1 $\gg$ rs2             \\
            \hline
        	Add Immediate                         & I   & 0010011 &  000   &         & addi rd, rs1, imm   & rd = rs1 $+$ imm               \\
        	AND Immediate                         & I   & 0010011 &  111   &         & and rd, rs1, imm    & rd = rs1 \& imm                \\
        	OR Immediate                          & I   & 0010011 &  110   &         & or rd, rs1, imm     & rd = rs1 $|$ imm               \\
        	XOR Immediate                         & I   & 0010011 &  100   &         & xor rd, rs1, imm    & rd = rs1 \^{} imm              \\
        	Shift Left Logical Immediate          & I   & 0010011 &  001   & 0000000 & slli rd, rs1, shamt & rd = rs1 $\ll$ shamt           \\
        	Shift Right Logical Immediate         & I   & 0010011 &  101   & 0000000 & srli rd, rs1, shamt & rd = rs1 $\gg$ shamt           \\
        	Shift Right Arithmetic Immediate\qdag & I   & 0010011 &  101   & 0100000 & srai rd, rs1, shamt & rd = rs1 $\gg$ shamt           \\
        	Set Less Than Immediate               & I   & 0010011 &  010   &         & slti rd, rs1, imm   & rd = (rs1 $<$ imm)?1:0         \\
        	Set Less Than Immediate (U)\qast      & I   & 0010011 &  011   &         & sltiu rd, rs1, imm  & rd = (rs1 $<$ imm)?1:0         \\
            \hline
            Add Immediate Word                    & I   & 0011011 &  000   &         & addiw rd, rs1, imm  & rd = rs1 $+$ imm               \\
            Shift Left Logical Immediate Word     & I   & 0011011 &  001   & 0000000 & slliw rd, rs1, shamt& rd = rs1 $\ll$ shamt           \\
            Shift Right Logical Immediate Word    & I   & 0011011 &  101   & 0000000 & srliw rd, rs1, shamt& rd = rs1 $\gg$ shamt           \\
            Shift Right Arithmetic Imm Word\qdag  & I   & 0011011 &  101   & 0100000 & sraiw rd, rs1, shamt& rd = rs1 $\gg$ shamt           \\
            \hline
        	Load Byte                             & I   & 0000011 &  000   &         & lb rd, rs1, imm     & rd = M[rs1$+$imm][0:7]         \\
        	Load Half                             & I   & 0000011 &  001   &         & lh rd, rs1, imm     & rd = M[rs1$+$imm][0:15]        \\
        	Load Word                             & I   & 0000011 &  010   &         & lw rd, rs1, imm     & rd = M[rs1$+$imm][0:31]        \\
            Load Doubleword                       & I   & 0000011 &  011   &         & ld rd, rs1, imm     & rd = M[rs1$+$imm][0:63]        \\
        	Load Byte (U)\qast                    & I   & 0000011 &  100   &         & lbu rd, rs1, imm    & rd = M[rs1$+$imm][0:7]         \\
        	Load Half (U)\qast                    & I   & 0000011 &  101   &         & lhu rd, rs1, imm    & rd = M[rs1$+$imm][0:15]        \\
            Load Word (U)\qast                    & I   & 0000011 &  110   &         & lwu rd, rs1, imm    & rd = M[rs1$+$imm][0:31]        \\
            \hline
        	Store Byte                            & S   & 0100011 &  000   &         & sb rs1, rs2, imm    & M[rs1$+$imm][0:7] = rs2[0:7]   \\
        	Store Half                            & S   & 0100011 &  001   &         & sh rs1, rs2, imm    & M[rs1$+$imm][0:15] = rs2[0:15] \\
        	Store Word                            & S   & 0100011 &  010   &         & sw rs1, rs2, imm    & M[rs1$+$imm][0:31] = rs2[0:31] \\
            Store Doubleword                      & S   & 0100011 &  011   &         & sd rs1, rs2, imm    & M[rs1$+$imm][0:63] = rs2[0:63] \\
            \hline
        	Branch If Equal                       & B   & 1100011 &  000   &         & beq rs1, rs2, imm   & if(rs1 == rs2) PC += imm       \\
        	Branch Not Equal                      & B   & 1100011 &  001   &         & bne rs1, rs2, imm   & if(rs1 != rs2) PC += imm       \\
        	Branch Less Than                      & B   & 1100011 &  100   &         & blt rs1, rs2, imm   & if(rs1 $<$ rs2) PC += imm      \\
        	Branch Greater Than Or Equal          & B   & 1100011 &  101   &         & bge rs1, rs2, imm   & if(rs1 $\ge$ rs2) PC += imm    \\
        	Branch Less Than (U)\qast             & B   & 1100011 &  110   &         & bltu rs1, rs2, imm  & if(rs1 $<$ rs2) PC += imm      \\
        	Branch Greater Than Or Equal (U)\qast & B   & 1100011 &  111   &         & bgeu rs1, rs2, imm  & if(rs1 $\ge$ rs2) PC += imm    \\
            \hline
        	Load Upper Immediate                  & U   & 0110111 &        &         & lui rd, imm         & rd = imm $\ll$ 12              \\
            \hline
        	Add Upper Immediate To PC             & U   & 0010111 &        &         & auipc rd, imm       & rd = PC $+$ (imm $\ll$ 12)     \\
            \hline
        	Jump And Link                         & J   & 1101111 &        &         & jal rd, imm         & rd = PC + 4; PC += imm         \\
            \hline
        	Jump And Link Register                & I   & 1100111 &  000   &         & jalr rd, rs1, imm   & rd = PC + 4; PC = rs1 + imm    \\
            \hline
        \end{tabular}
        \caption*{\textsuperscript{*}Assumes values are unsigned integers and zero extends \textsuperscript{$\dagger$} Fills in with sign bit during right shift and msb (most significant bit) extends}
    \end{table}

\subsection*{RV64M Standard Extension Instructions}
    \begin{table}[h!]
        \scriptsize
        \begin{tabular}{|l|l|l|c|l|l|l|}
            \hline
            Name                                  & Fmt & Opcode  & Funct3 & Funct7  & Assembly            & Description (in C)             \\
            \hline
            Multiply                              & R   & 0110011 &  000   & 0000001 & mul rd, rs1, rs2    & rd = (rs1 $\cdot$ rs2)[63:0]   \\
            Multiply Upper Half                   & R   & 0110011 &  001   & 0000001 & mulh rd, rs1, rs2   & rd = (rs1 $\cdot$ rs2)[127:64] \\
            Multiply Upper Half Sign/Unsigned\qdag& R   & 0110011 &  010   & 0000001 & mulhsu rd, rs1, rs2 & rd = (rs1 $\cdot$ rs2)[127:64] \\
            Multiply Upper Half (U)\qast          & R   & 0110011 &  011   & 0000001 & mulhu rd, rs1, rs2  & rd = (rs1 $\cdot$ rs2)[127:64] \\
            Divide                                & R   & 0110011 &  100   & 0000001 & div rd, rs1, rs2    & rd = rs1 $/$ rs2               \\
            Divide (U)\qast                       & R   & 0110011 &  101   & 0000001 & divu rd, rs1, rs2   & rd = rs1 $/$ rs2               \\
            Remainder                             & R   & 0110011 &  110   & 0000001 & rem rd, rs1, rs2    & rd = rs1 $\%$ rs2              \\
            Remainder (U)\qast                    & R   & 0110011 &  111   & 0000001 & remu rd, rs1, rs2   & rd = rs1 $\%$ rs2              \\
            \hline
            Multiply Word                         & R   & 0111011 &  000   & 0000001 & mulw rd, rs1, rs2   & rd = (rs1 $\cdot$ rs2)[63:0]   \\
            Divide Word                           & R   & 0111011 &  100   & 0000001 & divw rd, rs1, rs2   & rd = rs1 $/$ rs2               \\
            Divide Word (U)\qast                  & R   & 0111011 &  101   & 0000001 & divuw rd, rs1, rs2  & rd = rs1 $/$ rs2               \\
            Remainder Word                        & R   & 0111011 &  110   & 0000001 & remw rd, rs1, rs2   & rd = rs1 $\%$ rs2              \\
            Remainder Word (U)\qast               & R   & 0111011 &  111   & 0000001 & remuw rd, rs1, rs2  & rd = rs1 $\%$ rs2              \\
            \hline
        \end{tabular}
        \caption*{\textsuperscript{*}Assumes values are unsigned integers and zero extends \textsuperscript{$\dagger$} Multiply with one operand signed and the other unsigned}
    \end{table}