Analysis & Synthesis report for Final
Fri May 05 12:53:44 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next
 12. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state
 13. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next
 14. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state
 15. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state
 17. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state
 18. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state
 19. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state
 20. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state
 21. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state
 22. State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Physical Synthesis Netlist Optimizations
 29. Registers Packed Into Inferred Megafunctions
 30. Multiplexer Restructuring Statistics (Restructuring Performed)
 31. Source assignments for finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated
 32. Source assignments for finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated
 33. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 34. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 35. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 36. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 37. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 38. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 39. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 40. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 41. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 42. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 43. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram
 44. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll
 45. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3
 46. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux
 47. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux_001
 48. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux
 49. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_001
 50. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002
 51. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003
 52. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004
 53. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005
 54. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006
 55. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007
 56. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008
 57. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009
 58. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010
 59. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011
 60. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012
 61. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013
 62. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014
 63. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015
 64. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016
 65. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017
 66. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018
 67. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 74. Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 75. Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller
 76. Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Source assignments for color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated
 81. Source assignments for score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated
 82. Source assignments for color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated
 83. Source assignments for color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated
 84. Source assignments for color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated
 85. Source assignments for color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated
 86. Source assignments for color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated
 87. Source assignments for Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated
 88. Source assignments for Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated
 89. Source assignments for Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated
 90. Source assignments for Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated
 91. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0
 92. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr
 93. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter
 94. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter
 95. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det
 96. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen
 97. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo
 98. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram
 99. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo
100. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram
101. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo
102. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo
103. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a
104. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
105. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b
106. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
107. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
108. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram
109. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
111. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
112. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
113. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
114. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy
115. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
116. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
117. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
118. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
119. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator
120. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
121. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
122. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
123. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
124. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
125. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
126. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
127. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
128. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
129. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
130. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
131. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator
132. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator
133. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator
134. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator
135. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
136. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
137. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
138. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
139. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
142. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent
145. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
148. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
151. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
154. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
157. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
158. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
161. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
164. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
167. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
170. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
173. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
176. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
179. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent
182. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent
185. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent
188. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent
191. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
194. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
195. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
196. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_002|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_003|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_004|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_005|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_006|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_007:router_007|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_008|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_009|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_010|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_011|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_012|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_013|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_014|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_015|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_016|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_017|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_018|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_019|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_020|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
218. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
219. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
230. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
231. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
232. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
233. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
234. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
235. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
236. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
237. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
238. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
239. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
240. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
241. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
242. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
243. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
244. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
245. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
246. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
247. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
248. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
249. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
250. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
251. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb
252. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
253. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb
254. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
255. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb
256. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
257. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
258. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
259. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
260. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
261. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
262. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
263. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
264. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
265. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
266. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
267. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
268. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
269. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
273. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
277. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
278. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
279. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
280. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
281. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
282. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
283. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
284. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
285. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
286. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
287. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
288. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
289. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
290. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
291. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
292. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
293. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
294. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
295. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
296. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
297. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
298. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
299. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller
300. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
301. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
302. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001
303. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
304. Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
305. Parameter Settings for User Entity Instance: vga_controller:vga_controller_final
306. Parameter Settings for User Entity Instance: Phase_OSC:OSC_0|WavetableRAM:OSCRAM
307. Parameter Settings for User Entity Instance: Phase_OSC:OSC_1|WavetableRAM:OSCRAM
308. Parameter Settings for User Entity Instance: Phase_OSC:OSC_2|WavetableRAM:OSCRAM
309. Parameter Settings for User Entity Instance: Phase_OSC:OSC_3|WavetableRAM:OSCRAM
310. Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable0
311. Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable1
312. Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable2
313. Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable3
314. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0
315. Parameter Settings for Inferred Entity Instance: score_rom:loader|altsyncram:memory_rtl_0
316. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0
317. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0
318. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0
319. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0
320. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0
321. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0
322. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0
323. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0
324. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0
325. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|lpm_divide:Div2
326. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_0|lpm_mult:Mult0
327. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|lpm_divide:Div1
328. Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|lpm_divide:Div0
329. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_1|lpm_mult:Mult0
330. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_3|lpm_mult:Mult0
331. Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_2|lpm_mult:Mult0
332. altsyncram Parameter Settings by Entity Instance
333. scfifo Parameter Settings by Entity Instance
334. lpm_mult Parameter Settings by Entity Instance
335. Port Connectivity Checks: "rhythm_game:Space_Jam"
336. Port Connectivity Checks: "color_mapper:color_mapper_final|piano_rom:piano"
337. Port Connectivity Checks: "color_mapper:color_mapper_final"
338. Port Connectivity Checks: "vga_controller:vga_controller_final"
339. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
340. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001"
341. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
342. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller"
343. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
344. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
345. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
346. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
347. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
348. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
349. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
350. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
351. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
352. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_007:router_007|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode"
353. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_002|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode"
354. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode"
355. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
356. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
357. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo"
358. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent"
359. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo"
360. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent"
361. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo"
362. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent"
363. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo"
364. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent"
365. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
366. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
367. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
368. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
369. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
370. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
371. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
372. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
373. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
374. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
375. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
376. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
377. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
378. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
379. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
380. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
381. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
382. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
383. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
384. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
385. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
386. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
387. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
388. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"
389. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent"
390. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
391. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
392. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
393. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
394. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
395. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
396. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
397. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator"
398. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator"
399. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator"
400. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator"
401. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
402. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
403. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
404. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
405. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
406. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
407. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
408. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
409. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
410. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
411. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
412. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"
413. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
414. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
415. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
416. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
417. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0"
418. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1"
419. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll"
420. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module"
421. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy"
422. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
423. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
424. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib"
425. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
426. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace|finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
427. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace"
428. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk"
429. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk"
430. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug"
431. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci"
432. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_test_bench:the_finalsoc_nios2_gen2_0_cpu_test_bench"
433. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0"
434. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic"
435. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0"
436. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"
437. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det"
438. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm"
439. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0"
440. Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer"
441. Port Connectivity Checks: "HexDriver:hex_driver0"
442. Post-Synthesis Netlist Statistics for Top Partition
443. Elapsed Time Per Partition
444. Analysis & Synthesis Messages
445. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 05 12:53:44 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Final                                       ;
; Top-level Entity Name              ; synth_toplevel                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,589                                       ;
;     Total combinational functions  ; 5,381                                       ;
;     Dedicated logic registers      ; 3,311                                       ;
; Total registers                    ; 3311                                        ;
; Total pins                         ; 143                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 916,488                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; synth_toplevel     ; Final              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                        ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Modules/WavetableRAM.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv                                                                               ;             ;
; Modules/synth_toplevel.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv                                                                             ;             ;
; SOC/finalsoc/synthesis/finalsoc.v                                                                     ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v                                                                     ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v                                           ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v                                         ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv                                              ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v                                        ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v                  ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v                      ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v                                     ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv                               ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv                             ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv                               ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv                             ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv                            ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv                            ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv                                ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_rst.v                                                  ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v                                                  ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v                                                  ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v                                             ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v                                                    ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v                                                ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v                                                    ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v                                             ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v                                         ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v                              ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_leds_pio.v                                                 ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_keycode.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_keycode.v                                                  ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_key.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_key.v                                                      ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v                                              ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v                                                 ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v                                             ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v                                             ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                         ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                         ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v                                       ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v                                       ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                       ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                       ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v                                            ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v                                            ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                          ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                          ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                       ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                       ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v                                       ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v                                       ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v                                         ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v                                         ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v                                           ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v                                           ; finalsoc    ;
; SOC/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                                 ; D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v                                           ; finalsoc    ;
; Modules/VGA_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv                                                                             ;             ;
; Modules/HexDriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/HexDriver.sv                                                                                  ;             ;
; Modules/Color_Mapper.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv                                                                               ;             ;
; Modules/I2S.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/I2S.sv                                                                                        ;             ;
; Modules/rhythmgame.sv                                                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv                                                                                 ;             ;
; Modules/PhaseOSC.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv                                                                                   ;             ;
; Modules/ROMs/piano/piano_rom.sv                                                                       ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/piano/piano_rom.sv                                                                       ;             ;
; Modules/ROMs/sine/sine_rom.sv                                                                         ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/sine/sine_rom.sv                                                                         ;             ;
; Modules/ROMs/square/square_rom.sv                                                                     ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/square/square_rom.sv                                                                     ;             ;
; Modules/ROMs/sawtooth/sawtooth_rom.sv                                                                 ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/sawtooth/sawtooth_rom.sv                                                                 ;             ;
; Modules/FrequencyMapper.sv                                                                            ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/FrequencyMapper.sv                                                                            ;             ;
; Modules/score_rom.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/score_rom.sv                                                                                  ;             ;
; Modules/ROMs/space/space_palette.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_palette.sv                                                                   ;             ;
; Modules/ROMs/space/space_rom.sv                                                                       ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_rom.sv                                                                       ;             ;
; Modules/ROMs/harmony/harmony_rom.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/harmony/harmony_rom.sv                                                                   ;             ;
; Modules/MIDIkeyConverter.sv                                                                           ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/MIDIkeyConverter.sv                                                                           ;             ;
; Modules/ROMs/bitmask/bitmask_rom.sv                                                                   ; yes             ; User SystemVerilog HDL File                           ; D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv                                                                   ;             ;
; wavetables/sawtooth.txt                                                                               ; yes             ; Auto-Found File                                       ; D:/University/Y3/ECE385/Final/wavetables/sawtooth.txt                                                                               ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                               ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_33b1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_33b1.tdf                                                                                ;             ;
; db/altsyncram_h0b1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_h0b1.tdf                                                                                ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;             ;
; db/scfifo_9621.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/scfifo_9621.tdf                                                                                    ;             ;
; db/a_dpfifo_bb01.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_337.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/cntr_337.tdf                                                                                       ;             ;
; db/altsyncram_dtn1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_dtn1.tdf                                                                                ;             ;
; db/cntr_n2b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/cntr_n2b.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; db/altsyncram_s0c1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_s0c1.tdf                                                                                ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                    ;             ;
; db/altsyncram_0n61.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_0n61.tdf                                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                     ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sld67a43976/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/University/Y3/ECE385/Final/db/ip/sld67a43976/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; db/altsyncram_1n51.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_1n51.tdf                                                                                ;             ;
; ./Modules/ROMs/Space/Space.mif                                                                        ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Modules/ROMs/Space/Space.mif                                                                          ;             ;
; db/decode_ok9.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/decode_ok9.tdf                                                                                     ;             ;
; db/mux_93b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/mux_93b.tdf                                                                                        ;             ;
; db/altsyncram_sn41.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_sn41.tdf                                                                                ;             ;
; ./Scores/output.mif                                                                                   ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Scores/output.mif                                                                                     ;             ;
; db/decode_qk9.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/decode_qk9.tdf                                                                                     ;             ;
; db/mux_a3b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/mux_a3b.tdf                                                                                        ;             ;
; db/altsyncram_4m51.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_4m51.tdf                                                                                ;             ;
; ./Modules/ROMs/piano/piano.mif                                                                        ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Modules/ROMs/piano/piano.mif                                                                          ;             ;
; db/decode_aj9.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/decode_aj9.tdf                                                                                     ;             ;
; db/mux_q1b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/mux_q1b.tdf                                                                                        ;             ;
; db/altsyncram_9f51.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_9f51.tdf                                                                                ;             ;
; ./Modules/ROMs/sine/sine.mif                                                                          ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Modules/ROMs/sine/sine.mif                                                                            ;             ;
; db/decode_2j9.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/decode_2j9.tdf                                                                                     ;             ;
; db/mux_i1b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/mux_i1b.tdf                                                                                        ;             ;
; db/altsyncram_dt51.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_dt51.tdf                                                                                ;             ;
; ./Modules/ROMs/square/square.mif                                                                      ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Modules/ROMs/square/square.mif                                                                        ;             ;
; db/altsyncram_tb61.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_tb61.tdf                                                                                ;             ;
; ./Modules/ROMs/sawtooth/sawtooth.mif                                                                  ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Modules/ROMs/sawtooth/sawtooth.mif                                                                    ;             ;
; db/altsyncram_7461.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_7461.tdf                                                                                ;             ;
; ./Modules/ROMs/harmony/harmony.mif                                                                    ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Modules/ROMs/harmony/harmony.mif                                                                      ;             ;
; db/altsyncram_do61.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_do61.tdf                                                                                ;             ;
; db/Final.ram0_WavetableRAM_2becb293.hdl.mif                                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/University/Y3/ECE385/Final/db/Final.ram0_WavetableRAM_2becb293.hdl.mif                                                           ;             ;
; lpm_divide.tdf                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                               ;             ;
; abs_divider.inc                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                              ;             ;
; sign_div_unsign.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                          ;             ;
; db/lpm_divide_ntl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/lpm_divide_ntl.tdf                                                                                 ;             ;
; db/sign_div_unsign_plh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/sign_div_unsign_plh.tdf                                                                            ;             ;
; db/alt_u_div_she.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/alt_u_div_she.tdf                                                                                  ;             ;
; db/add_sub_t3c.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/add_sub_t3c.tdf                                                                                    ;             ;
; db/add_sub_u3c.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/add_sub_u3c.tdf                                                                                    ;             ;
; lpm_mult.tdf                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;             ;
; multcore.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                 ;             ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                 ;             ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                 ;             ;
; db/mult_dms.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/mult_dms.tdf                                                                                       ;             ;
; db/lpm_divide_ptl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/lpm_divide_ptl.tdf                                                                                 ;             ;
; db/sign_div_unsign_rlh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/sign_div_unsign_rlh.tdf                                                                            ;             ;
; db/alt_u_div_0ie.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/alt_u_div_0ie.tdf                                                                                  ;             ;
; db/lpm_divide_stl.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/lpm_divide_stl.tdf                                                                                 ;             ;
; db/sign_div_unsign_ulh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/sign_div_unsign_ulh.tdf                                                                            ;             ;
; db/alt_u_div_6ie.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/alt_u_div_6ie.tdf                                                                                  ;             ;
; wavetables/harmony.txt                                                                                ; yes             ; Auto-Found File                                       ; D:/University/Y3/ECE385/Final/wavetables/harmony.txt                                                                                ;             ;
; wavetables/sine.txt                                                                                   ; yes             ; Auto-Found File                                       ; D:/University/Y3/ECE385/Final/wavetables/sine.txt                                                                                   ;             ;
; wavetables/square.txt                                                                                 ; yes             ; Auto-Found File                                       ; D:/University/Y3/ECE385/Final/wavetables/square.txt                                                                                 ;             ;
; db/altsyncram_st41.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_st41.tdf                                                                                ;             ;
; ./Scores/testscore.mif                                                                                ; yes             ; Auto-Found Memory Initialization File                 ; D:/University/Y3/ECE385/Final/Scores/testscore.mif                                                                                  ;             ;
; db/altsyncram_2q61.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/altsyncram_2q61.tdf                                                                                ;             ;
; db/mux_83b.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/mux_83b.tdf                                                                                        ;             ;
; db/mult_fms.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/University/Y3/ECE385/Final/db/mult_fms.tdf                                                                                       ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 6,589               ;
;                                             ;                     ;
; Total combinational functions               ; 5381                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2516                ;
;     -- 3 input functions                    ; 1516                ;
;     -- <=2 input functions                  ; 1349                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4459                ;
;     -- arithmetic mode                      ; 922                 ;
;                                             ;                     ;
; Total registers                             ; 3311                ;
;     -- Dedicated logic registers            ; 3311                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 143                 ;
; Total memory bits                           ; 916488              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 8                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 2212                ;
; Total fan-out                               ; 32382               ;
; Average fan-out                             ; 3.48                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |synth_toplevel                                                                                                                         ; 5381 (138)          ; 3311 (2)                  ; 916488      ; 0          ; 8            ; 0       ; 4         ; 143  ; 0            ; 0          ; |synth_toplevel                                                                                                                                                                                                                                                                                                                                                                                                                                  ; synth_toplevel                                   ; work         ;
;    |FrequencyMapper:freqregtable0|                                                                                                      ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|FrequencyMapper:freqregtable0                                                                                                                                                                                                                                                                                                                                                                                                    ; FrequencyMapper                                  ; work         ;
;    |FrequencyMapper:freqregtable1|                                                                                                      ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|FrequencyMapper:freqregtable1                                                                                                                                                                                                                                                                                                                                                                                                    ; FrequencyMapper                                  ; work         ;
;    |FrequencyMapper:freqregtable2|                                                                                                      ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|FrequencyMapper:freqregtable2                                                                                                                                                                                                                                                                                                                                                                                                    ; FrequencyMapper                                  ; work         ;
;    |FrequencyMapper:freqregtable3|                                                                                                      ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|FrequencyMapper:freqregtable3                                                                                                                                                                                                                                                                                                                                                                                                    ; FrequencyMapper                                  ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                        ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                        ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                        ; work         ;
;    |I2S:I2S_final|                                                                                                                      ; 55 (55)             ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|I2S:I2S_final                                                                                                                                                                                                                                                                                                                                                                                                                    ; I2S                                              ; work         ;
;    |MIDIKeyConverter:converter0|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|MIDIKeyConverter:converter0                                                                                                                                                                                                                                                                                                                                                                                                      ; MIDIKeyConverter                                 ; work         ;
;    |MIDIKeyConverter:converter1|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|MIDIKeyConverter:converter1                                                                                                                                                                                                                                                                                                                                                                                                      ; MIDIKeyConverter                                 ; work         ;
;    |MIDIKeyConverter:converter2|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|MIDIKeyConverter:converter2                                                                                                                                                                                                                                                                                                                                                                                                      ; MIDIKeyConverter                                 ; work         ;
;    |MIDIKeyConverter:converter3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|MIDIKeyConverter:converter3                                                                                                                                                                                                                                                                                                                                                                                                      ; MIDIKeyConverter                                 ; work         ;
;    |Phase_OSC:OSC_0|                                                                                                                    ; 24 (24)             ; 66 (66)                   ; 65536       ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Phase_OSC                                        ; work         ;
;       |WavetableRAM:OSCRAM|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_0|WavetableRAM:OSCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; WavetableRAM                                     ; work         ;
;          |altsyncram:RAM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;             |altsyncram_do61:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_do61                                  ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                         ; work         ;
;          |mult_dms:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_0|lpm_mult:Mult0|mult_dms:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ; mult_dms                                         ; work         ;
;    |Phase_OSC:OSC_1|                                                                                                                    ; 24 (24)             ; 66 (66)                   ; 65536       ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Phase_OSC                                        ; work         ;
;       |WavetableRAM:OSCRAM|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_1|WavetableRAM:OSCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; WavetableRAM                                     ; work         ;
;          |altsyncram:RAM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;             |altsyncram_do61:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_do61                                  ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                         ; work         ;
;          |mult_dms:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_1|lpm_mult:Mult0|mult_dms:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ; mult_dms                                         ; work         ;
;    |Phase_OSC:OSC_2|                                                                                                                    ; 24 (24)             ; 66 (66)                   ; 65536       ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_2                                                                                                                                                                                                                                                                                                                                                                                                                  ; Phase_OSC                                        ; work         ;
;       |WavetableRAM:OSCRAM|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_2|WavetableRAM:OSCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; WavetableRAM                                     ; work         ;
;          |altsyncram:RAM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;             |altsyncram_do61:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_do61                                  ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_2|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                         ; work         ;
;          |mult_dms:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_2|lpm_mult:Mult0|mult_dms:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ; mult_dms                                         ; work         ;
;    |Phase_OSC:OSC_3|                                                                                                                    ; 24 (24)             ; 66 (66)                   ; 65536       ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_3                                                                                                                                                                                                                                                                                                                                                                                                                  ; Phase_OSC                                        ; work         ;
;       |WavetableRAM:OSCRAM|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_3|WavetableRAM:OSCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; WavetableRAM                                     ; work         ;
;          |altsyncram:RAM_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;             |altsyncram_do61:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_do61                                  ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_3|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                         ; work         ;
;          |mult_dms:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |synth_toplevel|Phase_OSC:OSC_3|lpm_mult:Mult0|mult_dms:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ; mult_dms                                         ; work         ;
;    |color_mapper:color_mapper_final|                                                                                                    ; 791 (422)           ; 13 (0)                    ; 446400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final                                                                                                                                                                                                                                                                                                                                                                                                  ; color_mapper                                     ; work         ;
;       |Space_palette:space_palette|                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|Space_palette:space_palette                                                                                                                                                                                                                                                                                                                                                                      ; Space_palette                                    ; work         ;
;       |Space_rom:space_image|                                                                                                           ; 65 (0)              ; 5 (0)                     ; 345600      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|Space_rom:space_image                                                                                                                                                                                                                                                                                                                                                                            ; Space_rom                                        ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 65 (0)              ; 5 (0)                     ; 345600      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;             |altsyncram_1n51:auto_generated|                                                                                            ; 65 (0)              ; 5 (5)                     ; 345600      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated                                                                                                                                                                                                                                                                                                                     ; altsyncram_1n51                                  ; work         ;
;                |decode_ok9:rden_decode|                                                                                                 ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|decode_ok9:rden_decode                                                                                                                                                                                                                                                                                              ; decode_ok9                                       ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                                                        ; mux_93b                                          ; work         ;
;       |bitmask_rom:bitmask|                                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|bitmask_rom:bitmask                                                                                                                                                                                                                                                                                                                                                                              ; bitmask_rom                                      ; work         ;
;       |harmony_rom:harmony|                                                                                                             ; 0 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|harmony_rom:harmony                                                                                                                                                                                                                                                                                                                                                                              ; harmony_rom                                      ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                       ; work         ;
;             |altsyncram_7461:auto_generated|                                                                                            ; 0 (0)               ; 1 (1)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated                                                                                                                                                                                                                                                                                                                       ; altsyncram_7461                                  ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 110 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                       ; work         ;
;          |lpm_divide_stl:auto_generated|                                                                                                ; 110 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide_stl                                   ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 110 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                                                                                                        ; sign_div_unsign_ulh                              ; work         ;
;                |alt_u_div_6ie:divider|                                                                                                  ; 110 (110)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider                                                                                                                                                                                                                                                                                                  ; alt_u_div_6ie                                    ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 74 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                       ; work         ;
;          |lpm_divide_ptl:auto_generated|                                                                                                ; 74 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide_ptl                                   ; work         ;
;             |sign_div_unsign_rlh:divider|                                                                                               ; 74 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                                                                                        ; sign_div_unsign_rlh                              ; work         ;
;                |alt_u_div_0ie:divider|                                                                                                  ; 74 (74)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                                                                                                                                                                                                                  ; alt_u_div_0ie                                    ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 98 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide                                       ; work         ;
;          |lpm_divide_ntl:auto_generated|                                                                                                ; 98 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide_ntl                                   ; work         ;
;             |sign_div_unsign_plh:divider|                                                                                               ; 98 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                                                                        ; sign_div_unsign_plh                              ; work         ;
;                |alt_u_div_she:divider|                                                                                                  ; 98 (98)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider                                                                                                                                                                                                                                                                                                  ; alt_u_div_she                                    ; work         ;
;       |piano_rom:piano|                                                                                                                 ; 14 (0)              ; 3 (0)                     ; 57600       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|piano_rom:piano                                                                                                                                                                                                                                                                                                                                                                                  ; piano_rom                                        ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 14 (0)              ; 3 (0)                     ; 57600       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                       ; work         ;
;             |altsyncram_4m51:auto_generated|                                                                                            ; 14 (0)              ; 3 (3)                     ; 57600       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated                                                                                                                                                                                                                                                                                                                           ; altsyncram_4m51                                  ; work         ;
;                |decode_aj9:rden_decode|                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|decode_aj9:rden_decode                                                                                                                                                                                                                                                                                                    ; decode_aj9                                       ; work         ;
;                |mux_q1b:mux2|                                                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|mux_q1b:mux2                                                                                                                                                                                                                                                                                                              ; mux_q1b                                          ; work         ;
;       |sawtooth_rom:saw|                                                                                                                ; 1 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|sawtooth_rom:saw                                                                                                                                                                                                                                                                                                                                                                                 ; sawtooth_rom                                     ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 1 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;             |altsyncram_tb61:auto_generated|                                                                                            ; 1 (0)               ; 1 (1)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated                                                                                                                                                                                                                                                                                                                          ; altsyncram_tb61                                  ; work         ;
;                |mux_i1b:mux2|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|mux_i1b:mux2                                                                                                                                                                                                                                                                                                             ; mux_i1b                                          ; work         ;
;       |sine_rom:sine|                                                                                                                   ; 0 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|sine_rom:sine                                                                                                                                                                                                                                                                                                                                                                                    ; sine_rom                                         ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_9f51:auto_generated|                                                                                            ; 0 (0)               ; 1 (1)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated                                                                                                                                                                                                                                                                                                                             ; altsyncram_9f51                                  ; work         ;
;       |square_rom:square|                                                                                                               ; 0 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|square_rom:square                                                                                                                                                                                                                                                                                                                                                                                ; square_rom                                       ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 1 (0)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;             |altsyncram_dt51:auto_generated|                                                                                            ; 0 (0)               ; 1 (1)                     ; 10800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_dt51                                  ; work         ;
;    |finalsoc:rhythm_game_synthesizer|                                                                                                   ; 3810 (0)            ; 2850 (0)                  ; 11336       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer                                                                                                                                                                                                                                                                                                                                                                                                 ; finalsoc                                         ; finalsoc     ;
;       |altera_avalon_i2c:i2c_0|                                                                                                         ; 462 (3)             ; 281 (0)                   ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c                                ; finalsoc     ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 78 (78)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_clk_cnt                        ; finalsoc     ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_condt_det                      ; finalsoc     ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 32 (32)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_condt_gen                      ; finalsoc     ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 87 (87)             ; 90 (90)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_csr                            ; finalsoc     ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 13 (13)             ; 9 (9)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_fifo                           ; finalsoc     ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                |altsyncram_h0b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_h0b1                                  ; work         ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 15 (15)             ; 9 (9)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_fifo                           ; finalsoc     ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                |altsyncram_33b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_33b1                                  ; work         ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 49 (49)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_mstfsm                         ; finalsoc     ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 49 (49)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_rxshifter                      ; finalsoc     ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 26 (26)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_spksupp                        ; finalsoc     ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 65 (65)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_txout                          ; finalsoc     ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 37 (37)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_txshifter                      ; finalsoc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; finalsoc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; finalsoc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; finalsoc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; finalsoc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; finalsoc     ;
;       |finalsoc_hex_digits_pio:hex_digits_pio|                                                                                          ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                          ; finalsoc_hex_digits_pio                          ; finalsoc     ;
;       |finalsoc_hex_digits_pio:keyvol_0|                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0                                                                                                                                                                                                                                                                                                                                                                ; finalsoc_hex_digits_pio                          ; finalsoc     ;
;       |finalsoc_hex_digits_pio:keyvol_1|                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1                                                                                                                                                                                                                                                                                                                                                                ; finalsoc_hex_digits_pio                          ; finalsoc     ;
;       |finalsoc_hex_digits_pio:keyvol_2|                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2                                                                                                                                                                                                                                                                                                                                                                ; finalsoc_hex_digits_pio                          ; finalsoc     ;
;       |finalsoc_hex_digits_pio:keyvol_3|                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3                                                                                                                                                                                                                                                                                                                                                                ; finalsoc_hex_digits_pio                          ; finalsoc     ;
;       |finalsoc_jtag_uart_0:jtag_uart_0|                                                                                                ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; finalsoc_jtag_uart_0                             ; finalsoc     ;
;          |alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; finalsoc_jtag_uart_0_scfifo_r                    ; finalsoc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                        ; scfifo_9621                                      ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_bb01                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                      ; cntr_337                                         ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                           ; altsyncram_dtn1                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                             ; cntr_n2b                                         ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                   ; cntr_n2b                                         ; work         ;
;          |finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; finalsoc_jtag_uart_0_scfifo_w                    ; finalsoc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                        ; scfifo_9621                                      ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_bb01                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                      ; cntr_337                                         ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                           ; altsyncram_dtn1                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                             ; cntr_n2b                                         ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                   ; cntr_n2b                                         ; work         ;
;       |finalsoc_key:key|                                                                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_key:key                                                                                                                                                                                                                                                                                                                                                                                ; finalsoc_key                                     ; finalsoc     ;
;       |finalsoc_keycode:keycode|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; finalsoc_keycode                                 ; finalsoc     ;
;       |finalsoc_leds_pio:leds_pio|                                                                                                      ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                      ; finalsoc_leds_pio                                ; finalsoc     ;
;       |finalsoc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 1436 (0)            ; 1139 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; finalsoc_mm_interconnect_0                       ; finalsoc     ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|                                                                               ; 11 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 106 (106)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; finalsoc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; finalsoc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; finalsoc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; finalsoc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; finalsoc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; finalsoc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; finalsoc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; finalsoc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; finalsoc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; finalsoc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; finalsoc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                       ; finalsoc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; finalsoc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 31 (31)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; finalsoc     ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:i2c_0_csr_agent|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:keyvol_0_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:keyvol_1_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:keyvol_2_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:keyvol_3_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 16 (7)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; finalsoc     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                 ; finalsoc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; finalsoc     ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 8 (8)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:i2c_0_csr_translator|                                                                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:keyvol_0_s1_translator|                                                                        ; 8 (8)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:keyvol_1_s1_translator|                                                                        ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:keyvol_2_s1_translator|                                                                        ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:keyvol_3_s1_translator|                                                                        ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 7 (7)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; finalsoc     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; finalsoc     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                           ; 24 (24)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_cmd_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                               ; 14 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                               ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                               ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                               ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                               ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                               ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                               ; 14 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                               ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                               ; 31 (27)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                               ; 14 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                               ; 15 (11)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|                                                                               ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|                                                                               ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|                                                                               ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                         ; finalsoc_mm_interconnect_0_cmd_mux               ; finalsoc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                         ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_router:router_001|                                                                                 ; 42 (42)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                       ; finalsoc_mm_interconnect_0_router                ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_router:router|                                                                                     ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; finalsoc_mm_interconnect_0_router                ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                                                                                 ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_rsp_demux             ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                               ; 95 (95)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                     ; finalsoc_mm_interconnect_0_rsp_mux               ; finalsoc     ;
;          |finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 169 (169)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; finalsoc_mm_interconnect_0_rsp_mux               ; finalsoc     ;
;       |finalsoc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1029 (0)            ; 602 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; finalsoc_nios2_gen2_0                            ; finalsoc     ;
;          |finalsoc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1029 (735)          ; 602 (330)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; finalsoc_nios2_gen2_0_cpu                        ; finalsoc     ;
;             |finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|                                               ; 294 (36)            ; 272 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; finalsoc_nios2_gen2_0_cpu_nios2_oci              ; finalsoc     ;
;                |finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper    ; finalsoc     ;
;                   |finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk     ; finalsoc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; finalsoc_nios2_gen2_0_cpu_debug_slave_tck        ; finalsoc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg       ; finalsoc     ;
;                |finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; finalsoc_nios2_gen2_0_cpu_nios2_oci_break        ; finalsoc     ;
;                |finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; finalsoc_nios2_gen2_0_cpu_nios2_oci_debug        ; finalsoc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; finalsoc_nios2_gen2_0_cpu_nios2_ocimem           ; finalsoc     ;
;                   |finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; finalsoc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                  ; work         ;
;             |finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; finalsoc_nios2_gen2_0_cpu_register_bank_a_module ; finalsoc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; altsyncram_s0c1                                  ; work         ;
;             |finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; finalsoc_nios2_gen2_0_cpu_register_bank_b_module ; finalsoc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                            ; altsyncram_s0c1                                  ; work         ;
;       |finalsoc_sdram:sdram|                                                                                                            ; 268 (215)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; finalsoc_sdram                                   ; finalsoc     ;
;          |finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module|                                                      ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; finalsoc_sdram_input_efifo_module                ; finalsoc     ;
;       |finalsoc_sdram_pll:sdram_pll|                                                                                                    ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; finalsoc_sdram_pll                               ; finalsoc     ;
;          |finalsoc_sdram_pll_altpll_a9g2:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1                                                                                                                                                                                                                                                                                                                                 ; finalsoc_sdram_pll_altpll_a9g2                   ; finalsoc     ;
;          |finalsoc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; finalsoc_sdram_pll_stdsync_sv6                   ; finalsoc     ;
;             |finalsoc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; finalsoc_sdram_pll_dffpipe_l2c                   ; finalsoc     ;
;       |finalsoc_spi_0:spi_0|                                                                                                            ; 112 (112)           ; 119 (119)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                            ; finalsoc_spi_0                                   ; finalsoc     ;
;       |finalsoc_timer_0:timer_0|                                                                                                        ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                        ; finalsoc_timer_0                                 ; finalsoc     ;
;       |finalsoc_usb_gpx:usb_irq|                                                                                                        ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                        ; finalsoc_usb_gpx                                 ; finalsoc     ;
;       |finalsoc_usb_rst:usb_rst|                                                                                                        ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                        ; finalsoc_usb_rst                                 ; finalsoc     ;
;    |rhythm_game:Space_Jam|                                                                                                              ; 20 (20)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|rhythm_game:Space_Jam                                                                                                                                                                                                                                                                                                                                                                                                            ; rhythm_game                                      ; work         ;
;    |score_rom:loader|                                                                                                                   ; 48 (0)              ; 5 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|score_rom:loader                                                                                                                                                                                                                                                                                                                                                                                                                 ; score_rom                                        ; work         ;
;       |altsyncram:memory_rtl_0|                                                                                                         ; 48 (0)              ; 5 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|score_rom:loader|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                       ; work         ;
;          |altsyncram_sn41:auto_generated|                                                                                               ; 48 (0)              ; 5 (5)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_sn41                                  ; work         ;
;             |decode_qk9:rden_decode|                                                                                                    ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|decode_qk9:rden_decode                                                                                                                                                                                                                                                                                                                                   ; decode_qk9                                       ; work         ;
;             |mux_a3b:mux2|                                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|mux_a3b:mux2                                                                                                                                                                                                                                                                                                                                             ; mux_a3b                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                              ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                 ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                         ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                       ; sld_shadow_jsm                                   ; altera_sld   ;
;    |vga_controller:vga_controller_final|                                                                                                ; 45 (45)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |synth_toplevel|vga_controller:vga_controller_final                                                                                                                                                                                                                                                                                                                                                                                              ; vga_controller                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536  ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ;
; Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536  ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ;
; Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536  ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ;
; Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536  ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ;
; color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 172800       ; 2            ; --           ; --           ; 345600 ; ./Modules/ROMs/Space/Space.mif              ;
; color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                      ; AUTO ; ROM              ; 10800        ; 1            ; --           ; --           ; 10800  ; ./Modules/ROMs/harmony/harmony.mif          ;
; color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; AUTO ; ROM              ; 57600        ; 1            ; --           ; --           ; 57600  ; ./Modules/ROMs/piano/piano.mif              ;
; color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 10800        ; 1            ; --           ; --           ; 10800  ; ./Modules/ROMs/sawtooth/sawtooth.mif        ;
; color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 10800        ; 1            ; --           ; --           ; 10800  ; ./Modules/ROMs/sine/sine.mif                ;
; color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 10800        ; 1            ; --           ; --           ; 10800  ; ./Modules/ROMs/square/square.mif            ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32     ; None                                        ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 10           ; 4            ; 10           ; 40     ; None                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                        ;
; score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 196608       ; 1            ; --           ; --           ; 196608 ; ./Scores/output.mif                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File   ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer                                                                                                                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                             ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_i2c                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0                                                                                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_irq_mapper:irq_mapper                                                                                                                                                                                                     ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_key:key                                                                                                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode                                                                                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0                                                                                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1                                                                                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2                                                                                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3                                                                                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio                                                                                                                                                                                                         ; SOC/finalsoc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                               ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                     ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                             ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                         ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                               ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator                                                                                                                                 ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator                                                                                                                                 ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator                                                                                                                                 ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator                                                                                                                                 ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                 ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                             ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                          ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                     ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router                                                                                                                                              ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001                                                                                                                                          ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_002                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_003                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_004                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_005                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_006                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_007:router_007                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_008                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_009                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_010                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_011                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_012                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_013                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_014                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_015                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_016                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_017                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_018                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_019                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_020                                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                        ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                              ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                         ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                              ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                         ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                    ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                      ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                            ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                  ; SOC/finalsoc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                 ; SOC/finalsoc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu                                                                                                                                                                   ; SOC/finalsoc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller                                                                                                                                                                                             ; SOC/finalsoc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001                                                                                                                                                                                         ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram                                                                                                                                                                                                               ; SOC/finalsoc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll                                                                                                                                                                                                       ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0                                                                                                                                                                                                               ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                 ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0                                                                                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx                                                                                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq                                                                                                                                                                                                           ; SOC/finalsoc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_usb_rst:usb_rst                                                                                                                                                                                                           ; SOC/finalsoc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                               ;
+------------+------------+------------+------------+------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                        ;
+------------+------------+------------+------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state    ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; Name                    ; stop_state.STOP_SETUP ; stop_state.STOP_SCL_LOW ; stop_state.STOP_LOAD ; stop_state.STOP_IDLE ; stop_state.STOP_DONE ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; stop_state.STOP_IDLE    ; 0                     ; 0                       ; 0                    ; 0                    ; 0                    ;
; stop_state.STOP_LOAD    ; 0                     ; 0                       ; 1                    ; 1                    ; 0                    ;
; stop_state.STOP_SCL_LOW ; 0                     ; 1                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_SETUP   ; 1                     ; 0                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_DONE    ; 0                     ; 0                       ; 0                    ; 1                    ; 1                    ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state                                                                  ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; Name                          ; restart_state.RESTART_DONE ; restart_state.RESTART_HOLD ; restart_state.RESTART_SETUP ; restart_state.RESTART_SCL_LOW ; restart_state.RESTART_LOAD ; restart_state.RESTART_IDLE ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; restart_state.RESTART_IDLE    ; 0                          ; 0                          ; 0                           ; 0                             ; 0                          ; 0                          ;
; restart_state.RESTART_LOAD    ; 0                          ; 0                          ; 0                           ; 0                             ; 1                          ; 1                          ;
; restart_state.RESTART_SCL_LOW ; 0                          ; 0                          ; 0                           ; 1                             ; 0                          ; 1                          ;
; restart_state.RESTART_SETUP   ; 0                          ; 0                          ; 1                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_HOLD    ; 0                          ; 1                          ; 0                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_DONE    ; 1                          ; 0                          ; 0                           ; 0                             ; 0                          ; 1                          ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state ;
+------------------------+------------------------+------------------------+------------------------+------------------------------------------+
; Name                   ; start_state.START_DONE ; start_state.START_HOLD ; start_state.START_LOAD ; start_state.START_IDLE                   ;
+------------------------+------------------------+------------------------+------------------------+------------------------------------------+
; start_state.START_IDLE ; 0                      ; 0                      ; 0                      ; 0                                        ;
; start_state.START_LOAD ; 0                      ; 0                      ; 1                      ; 1                                        ;
; start_state.START_HOLD ; 0                      ; 1                      ; 0                      ; 1                                        ;
; start_state.START_DONE ; 1                      ; 0                      ; 0                      ; 1                                        ;
+------------------------+------------------------+------------------------+------------------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state ;
+------------------------+------------------------+------------------------+--------------------+--------------------------------------------+
; Name                   ; bus_state.BUS_COUNTING ; bus_state.BUS_LOAD_CNT ; bus_state.BUS_BUSY ; bus_state.BUS_IDLE                         ;
+------------------------+------------------------+------------------------+--------------------+--------------------------------------------+
; bus_state.BUS_IDLE     ; 0                      ; 0                      ; 0                  ; 0                                          ;
; bus_state.BUS_BUSY     ; 0                      ; 0                      ; 1                  ; 1                                          ;
; bus_state.BUS_LOAD_CNT ; 0                      ; 1                      ; 0                  ; 1                                          ;
; bus_state.BUS_COUNTING ; 1                      ; 0                      ; 0                  ; 1                                          ;
+------------------------+------------------------+------------------------+--------------------+--------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state                                                                   ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; Name                          ; tx_shiftfsm_state.TX_DONE ; tx_shiftfsm_state.TX_CLK_HOLD ; tx_shiftfsm_state.TX_CLK_HIGH ; tx_shiftfsm_state.TX_CLK_LOW ; tx_shiftfsm_state.TX_CLK_LOAD ; tx_shiftfsm_state.TX_IDLE ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; tx_shiftfsm_state.TX_IDLE     ; 0                         ; 0                             ; 0                             ; 0                            ; 0                             ; 0                         ;
; tx_shiftfsm_state.TX_CLK_LOAD ; 0                         ; 0                             ; 0                             ; 0                            ; 1                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_LOW  ; 0                         ; 0                             ; 0                             ; 1                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HIGH ; 0                         ; 0                             ; 1                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HOLD ; 0                         ; 1                             ; 0                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_DONE     ; 1                         ; 0                             ; 0                             ; 0                            ; 0                             ; 1                         ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state                                                            ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; Name                          ; rx_shiftfsm_state.RX_DONE ; rx_shiftfsm_state.RX_HOLD ; rx_shiftfsm_state.RX_CLK_HIGH ; rx_shiftfsm_state.RX_CLK_LOW ; rx_shiftfsm_state.RX_CLK_LOAD ; rx_shiftfsm_state.IDLE ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; rx_shiftfsm_state.IDLE        ; 0                         ; 0                         ; 0                             ; 0                            ; 0                             ; 0                      ;
; rx_shiftfsm_state.RX_CLK_LOAD ; 0                         ; 0                         ; 0                             ; 0                            ; 1                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_LOW  ; 0                         ; 0                         ; 0                             ; 1                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_HIGH ; 0                         ; 0                         ; 1                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_HOLD     ; 0                         ; 1                         ; 0                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_DONE     ; 1                         ; 0                         ; 0                             ; 0                            ; 0                             ; 1                      ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state                                                                                                                                                                                      ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; Name                           ; mst_fsm_state.PRE_IDLE ; mst_fsm_state.GEN_STOP ; mst_fsm_state.BUS_HOLD ; mst_fsm_state.GEN_RESTART_7BIT ; mst_fsm_state.GEN_7BIT_ADDR ; mst_fsm_state.RX_BYTE ; mst_fsm_state.TX_BYTE ; mst_fsm_state.POP_TX_FIFO ; mst_fsm_state.GEN_START ; mst_fsm_state.PRE_START ; mst_fsm_state.IDLE ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; mst_fsm_state.IDLE             ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 0                  ;
; mst_fsm_state.PRE_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 1                       ; 1                  ;
; mst_fsm_state.GEN_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 1                       ; 0                       ; 1                  ;
; mst_fsm_state.POP_TX_FIFO      ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 1                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.TX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 1                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.RX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 1                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_7BIT_ADDR    ; 0                      ; 0                      ; 0                      ; 0                              ; 1                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_RESTART_7BIT ; 0                      ; 0                      ; 0                      ; 1                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.BUS_HOLD         ; 0                      ; 0                      ; 1                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_STOP         ; 0                      ; 1                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.PRE_IDLE         ; 1                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Phase_OSC:OSC_3|WTOUT[0..4,28..31]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Phase_OSC:OSC_3|FreqReg[19..23]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Phase_OSC:OSC_2|WTOUT[0..4,28..31]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Phase_OSC:OSC_2|FreqReg[19..23]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Phase_OSC:OSC_1|WTOUT[0..4,28..31]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Phase_OSC:OSC_1|FreqReg[19..23]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Phase_OSC:OSC_0|WTOUT[0..4,28..31]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Phase_OSC:OSC_0|FreqReg[19..23]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2..7,9,13..19,21,23..25,27,28,31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,5..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,5..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[16..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; I2S:I2S_final|L[0]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|R[0]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|L[1]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|R[1]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|L[2]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|R[2]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|L[3]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|R[3]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|L[4]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; I2S:I2S_final|R[4]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                               ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                               ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,8,10..12,20,22,26,29]                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_stop_state                                                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                                                                               ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                                                     ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                             ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][108]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~4                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~5                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~4                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~5                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~6                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~4                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~5                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~4                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~5                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~4                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~5                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~4                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~5                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~6                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~4                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~5                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~6                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~7                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state                                                                                                                                                                                                                                                                     ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.POP_TX_FIFO                                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pre_idle_state                                                                                                                                                                                                                                                                        ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_IDLE                                                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE                                                                                                                                                                                                                                                                 ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR                                                                                                                                                                                                                                                           ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state                                                                                                                                                                                                                                                                   ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_byte_state                                                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE                                                                                                                                                                                                                                                                 ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW                                                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_low_cnt_en                                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE                                                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen                                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_DONE                                                                                                                                                                                                                                                       ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen                                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_LOW                                                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_low_cnt_en                                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|start_en                                                                                                                                                                                                                                                                              ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_START                                                                                                                                                                                                                                                               ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|restart_en                                                                                                                                                                                                                                                                            ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT                                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_HOLD                                                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_hold_cnt_en                                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_DONE                                                                                                                                                                                                                                                      ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_done                                                                                                                                                                                                                                                                    ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_SCL_LOW                                                                                                                                                                                                                                                   ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_low_cnt_en                                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                                                                               ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP                                                                                                                                                                                                                                                                ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_DONE                                                                                                                                                                                                                                                            ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_done                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_DONE                                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_done                                                                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_SCL_LOW                                                                                                                                                                                                                                                         ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_low_cnt_en                                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD                                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_hold_cnt_en                                                                                                                                                                                                                                                               ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_LOAD                                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_start_hold_cnt                                                                                                                                                                                                                                                             ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|load_tbuf_cnt                                                                                                                                                                                                                                                                   ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT                                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|tbuf_cnt_en                                                                                                                                                                                                                                                                     ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_IDLE                                                                                                                                                                                                                                                          ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                                                                                                                   ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE                                                                                                                                                                                                                                                                    ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                                                                                                                                            ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_IDLE                                                                                                                                                                                                                                                              ; Merged with finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 1755                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                       ; Lost Fanouts                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                         ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                    ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; I2S:I2S_final|L[0]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; I2S:I2S_final|L[1], I2S:I2S_final|L[2], I2S:I2S_final|L[3], I2S:I2S_final|L[4]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; I2S:I2S_final|R[0]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; I2S:I2S_final|R[1], I2S:I2S_final|R[2], I2S:I2S_final|R[3], I2S:I2S_final|R[4]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port clock_enable ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                ;                                ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                           ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                    ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                    ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                   ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                    ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                             ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                      ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                          ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][108]                                                                                                                                                                                                                                       ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                                                                   ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                               ; Stuck at GND                   ; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3311  ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 267   ;
; Number of registers using Asynchronous Clear ; 2346  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1610  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                          ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                          ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                          ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                          ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                          ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                          ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                          ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                         ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                         ; 3       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[0]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[2]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[4]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[6]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9]                                                                                                                                                                                ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[11]                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[12]                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[14]                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[15]                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                         ; 1       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ; 55      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                               ; 11      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                             ; 4       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                       ; 11      ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; 472     ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                            ; 1       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                       ; 5       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; 1       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                              ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                              ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                    ; 11      ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|stateZero                                                                                                                                                                                                                        ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                         ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                         ; 4       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                            ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                       ; 9       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; 1       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                  ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_sda_out                                                                                                                                                                          ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_sda_out                                                                                                                                                                        ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                         ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_sda_out                                                                                                                                                                       ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_out                                                                                                                                                                        ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_out                                                                                                                                                                        ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_out                                                                                                                                                                       ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_out                                                                                                                                                                          ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[0]                                                                                                                                                                                       ; 3       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                            ; 1       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                                                  ; 4       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[0]                                                                                                                                                                                        ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[0]                                                                                                                                                                                       ; 3       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                               ; 2       ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                        ; 3       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d2                                                                                                                                                                                      ; 2       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d1                                                                                                                                                                                      ; 3       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg                                                                                                                                                                               ; 17      ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[3]                                                                                                                                                                ; 8       ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[3]                                                                                                                                                                ; 3       ;
; Total number of inverted registers = 174*                                                                                                                                                                                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                                                                                ; Action           ; Reason              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Add1~0                                                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; Add3~0                                                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; Add3~1                                                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; HexDriver:hex_driver1|WideOr0~0                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; HexDriver:hex_driver1|WideOr0~0_wirecell                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; HexDriver:hex_driver3|WideOr0~0                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; HexDriver:hex_driver3|WideOr0~0_wirecell                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; HexDriver:hex_driver4|WideOr0~0                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; HexDriver:hex_driver4|WideOr0~0_wirecell                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; I2S:I2S_final|L~26                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; I2S:I2S_final|R~26                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[80]~153                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[80]~154                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[81]~143                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[81]~144                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[82]~134                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[82]~135                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[83]~126                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[83]~127                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[85]~117                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[90]~164                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[90]~165                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[91]~152                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[91]~155                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[92]~142                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[92]~145                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[93]~133                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[93]~136                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[94]~128                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[95]~124                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[96]~191                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[101]~163                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[101]~166                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[102]~156                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[102]~196                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[103]~146                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[103]~195                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[104]~137                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[104]~194                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[105]~132                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[105]~193                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[112]~167                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[112]~197                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[113]~157                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[113]~181                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[114]~176                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[115]~141                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[115]~175                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[123]~168                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[123]~187                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[125]~151                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[134]~169                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|StageOut[135]~162                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_8_result_int[5]~0                                                                                                                           ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_8_result_int[5]~1                                                                                                                           ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_9_result_int[1]~18                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_9_result_int[2]~16                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_9_result_int[3]~14                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_9_result_int[4]~12                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_9_result_int[5]~0                                                                                                                           ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_10_result_int[1]~18                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_10_result_int[2]~16                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_10_result_int[3]~14                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_10_result_int[4]~12                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_10_result_int[5]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_11_result_int[2]~16                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_11_result_int[3]~14                                                                                                                         ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_11_result_int[4]~12                                                                                                                         ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|add_sub_11_result_int[5]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|op_3~0                                                                                                                                              ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|op_3~12                                                                                                                                             ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|op_3~14                                                                                                                                             ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|op_4~1                                                                                                                                              ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider|op_4~12                                                                                                                                             ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[63]~113                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[63]~114                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[64]~104                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[64]~105                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[65]~96                                                                                                                                     ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[65]~97                                                                                                                                     ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[66]~89                                                                                                                                     ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[66]~90                                                                                                                                     ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[68]~81                                                                                                                                     ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[73]~112                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[73]~115                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[74]~103                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[74]~106                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[75]~95                                                                                                                                     ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[75]~98                                                                                                                                     ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[76]~91                                                                                                                                     ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[77]~87                                                                                                                                     ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[78]~130                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[83]~116                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[83]~135                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[84]~107                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[84]~134                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[85]~99                                                                                                                                     ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[85]~133                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[86]~94                                                                                                                                     ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[86]~132                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[93]~117                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[93]~127                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[94]~123                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[95]~102                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[95]~122                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[103]~118                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|StageOut[104]~111                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_7_result_int[5]~0                                                                                                                           ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_7_result_int[5]~1                                                                                                                           ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_8_result_int[1]~16                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_8_result_int[2]~14                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_8_result_int[3]~12                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_8_result_int[4]~10                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_8_result_int[5]~0                                                                                                                           ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_9_result_int[2]~14                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_9_result_int[3]~12                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_9_result_int[4]~10                                                                                                                          ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|add_sub_9_result_int[5]~0                                                                                                                           ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|op_1~0                                                                                                                                              ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|op_1~10                                                                                                                                             ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|op_1~12                                                                                                                                             ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|op_2~1                                                                                                                                              ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div1|lpm_divide_ptl:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider|op_2~10                                                                                                                                             ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[144]~97                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[144]~98                                                                                                                                    ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[145]~92                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[146]~90                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[150]~104                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[150]~105                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[151]~99                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[152]~95                                                                                                                                    ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[152]~147                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[153]~146                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[156]~110                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[156]~111                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[157]~106                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[158]~102                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[158]~148                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[162]~117                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[162]~118                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[163]~112                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[163]~150                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[164]~109                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[164]~149                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[168]~124                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[168]~125                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[169]~119                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[170]~115                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[170]~140                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[174]~131                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[174]~132                                                                                                                                   ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[175]~126                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[176]~122                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[176]~151                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[181]~133                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[182]~129                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|StageOut[182]~152                                                                                                                                   ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[1]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[2]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[2]~1                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[1]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_25_result_int[2]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[1]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[2]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[1]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_27_result_int[2]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[1]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_28_result_int[2]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[1]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_29_result_int[2]~0                                                                                                                          ; Modified         ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[1]~10                                                                                                                         ; Deleted          ; Timing optimization ;
; color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_30_result_int[2]~1                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Selector7~1                                                                                                                                                                        ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Selector7~1_RTM058                                                                                                                                                                 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Selector7~1_RTM058                                                                                                                                                                 ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Selector7~3                                                                                                                                                                        ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Selector7~3_RTM059                                                                                                                                                                 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out_OTERM55                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out_OTERM57                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|Add0~1                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|Add1~2                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|Add1~37                                                                                                                                                                                    ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|Add0~1                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|LessThan1~0                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                 ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM47                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM49                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM51                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM53                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read_OTERM5                                                                                                                   ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                    ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM73                                                                                                            ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM75                                                                                                            ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM77                                                                                                            ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM79                                                                                                            ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1                                                                                                         ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux_001|src17_valid~6_OTERM25                                                                                                                              ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~1                                                                                                                                                 ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~1_RTM039                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~1_RTM039                                                                                                                                          ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~2                                                                                                                                                 ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~2_RTM035                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~2_RTM035                                                                                                                                          ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~3                                                                                                                                                 ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~3_RTM031                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~3_RTM031                                                                                                                                          ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~4                                                                                                                                                 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~4_OTERM71                                                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~4_RTM030                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~4_RTM034                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~4_RTM038                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~0_OTERM19                                                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~1_OTERM27                                                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~2                                                                                                                                                 ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~2_OTERM21                                                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~2_RTM023                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~2_RTM023                                                                                                                                          ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~3_OTERM15                                                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~4                                                                                                                                                 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~4_RTM022                                                                                                                                          ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal3~1                                                                                                                                                 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal4~1                                                                                                                                                 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal5~1                                                                                                                                                 ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal5~1_OTERM7                                                                                                                                          ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal5~1_RTM09                                                                                                                                           ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal5~1_RTM09                                                                                                                                           ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal5~2                                                                                                                                                 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal5~2_RTM08                                                                                                                                           ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal8~0_OTERM17                                                                                                                                         ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal12~0_OTERM13                                                                                                                                        ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal16~0_OTERM11                                                                                                                                        ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal17~0_OTERM69                                                                                                                                        ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0_RTM066                                                                                                                                                             ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0_RTM066                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~2                                                                                                                                                                    ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~2_RTM067                                                                                                                                                             ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_valid_from_R_OTERM1                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~30                                                                                                                                                            ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc_plus_one[0]~0                                                                                                                                                                ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg_OTERM61                                                                                                                                                              ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg_OTERM63                                                                                                                                                              ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg_OTERM65                                                                                                                                                              ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_valid_OTERM3                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_write_OTERM81                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_write_OTERM83                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_write_OTERM85                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7           ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|EOP                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|EOP_OTERM43                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|EOP_OTERM45                                                                                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[5]~0                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|p1_data_to_cpu[5]~17                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; vga_controller:vga_controller_final|Add1~1                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; vga_controller:vga_controller_final|vc~2                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                             ;
+--------------------------------------------------------------+--------------------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                                       ; Type ;
+--------------------------------------------------------------+--------------------------------------------------------------------+------+
; color_mapper:color_mapper_final|Space_rom:space_image|q[0,1] ; color_mapper:color_mapper_final|Space_rom:space_image|memory_rtl_0 ; RAM  ;
; score_rom:loader|q[0]                                        ; score_rom:loader|memory_rtl_0                                      ; RAM  ;
; color_mapper:color_mapper_final|piano_rom:piano|q[0]         ; color_mapper:color_mapper_final|piano_rom:piano|memory_rtl_0       ; RAM  ;
; color_mapper:color_mapper_final|sine_rom:sine|q[0]           ; color_mapper:color_mapper_final|sine_rom:sine|memory_rtl_0         ; RAM  ;
; color_mapper:color_mapper_final|square_rom:square|q[0]       ; color_mapper:color_mapper_final|square_rom:square|memory_rtl_0     ; RAM  ;
; color_mapper:color_mapper_final|sawtooth_rom:saw|q[0]        ; color_mapper:color_mapper_final|sawtooth_rom:saw|memory_rtl_0      ; RAM  ;
; color_mapper:color_mapper_final|harmony_rom:harmony|q[0]     ; color_mapper:color_mapper_final|harmony_rom:harmony|memory_rtl_0   ; RAM  ;
; Phase_OSC:OSC_0|WavetableRAM:OSCRAM|DataOut[0..15]           ; Phase_OSC:OSC_0|WavetableRAM:OSCRAM|RAM_rtl_0                      ; RAM  ;
; Phase_OSC:OSC_1|WavetableRAM:OSCRAM|DataOut[0..15]           ; Phase_OSC:OSC_1|WavetableRAM:OSCRAM|RAM_rtl_0                      ; RAM  ;
; Phase_OSC:OSC_3|WavetableRAM:OSCRAM|DataOut[0..15]           ; Phase_OSC:OSC_3|WavetableRAM:OSCRAM|RAM_rtl_0                      ; RAM  ;
; Phase_OSC:OSC_2|WavetableRAM:OSCRAM|DataOut[0..15]           ; Phase_OSC:OSC_2|WavetableRAM:OSCRAM|RAM_rtl_0                      ; RAM  ;
+--------------------------------------------------------------+--------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|write_address[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[6]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[1]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |synth_toplevel|rhythm_game:Space_Jam|deltatime[11]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[14]                                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[4]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|active_addr[23]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_nx_state                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter_nxt[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter_nxt[0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt_nxt[6]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_nx_state                                                                                                                                                                                                                                                        ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |synth_toplevel|color_mapper:color_mapper_final|Green[7]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|Add1                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |synth_toplevel|color_mapper:color_mapper_final|Red[7]                                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |synth_toplevel|color_mapper:color_mapper_final|Green[6]                                                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                             ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                        ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |synth_toplevel|finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|src_channel[5]                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram ;
+-----------------------------+-------+------+---------------------------------+
; Assignment                  ; Value ; From ; To                              ;
+-----------------------------+-------+------+---------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                 ;
+-----------------------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll ;
+----------------+-------+------+------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                   ;
+----------------+-------+------+------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                           ;
+----------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                               ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                          ;
+-------------------+-------+------+-------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                      ;
+-------------------+-------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0|altsyncram_do61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0 ;
+-----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                                              ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                              ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                                                                          ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                                          ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                                                                      ;
; RX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                                      ;
; RX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                                      ;
; RX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                                      ;
; RX_HOLD        ; 100   ; Unsigned Binary                                                                                                      ;
; RX_DONE        ; 101   ; Unsigned Binary                                                                                                      ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; TX_IDLE        ; 000   ; Unsigned Binary                                                                                                      ;
; TX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                                      ;
; TX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                                      ;
; TX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                                      ;
; TX_CLK_HOLD    ; 100   ; Unsigned Binary                                                                                                      ;
; TX_DONE        ; 101   ; Unsigned Binary                                                                                                      ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; BUS_IDLE       ; 00    ; Unsigned Binary                                                                                                      ;
; BUS_BUSY       ; 01    ; Unsigned Binary                                                                                                      ;
; BUS_LOAD_CNT   ; 10    ; Unsigned Binary                                                                                                      ;
; BUS_COUNTING   ; 11    ; Unsigned Binary                                                                                                      ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; START_IDLE      ; 00    ; Unsigned Binary                                                                                                     ;
; START_LOAD      ; 01    ; Unsigned Binary                                                                                                     ;
; START_HOLD      ; 10    ; Unsigned Binary                                                                                                     ;
; START_DONE      ; 11    ; Unsigned Binary                                                                                                     ;
; RESTART_IDLE    ; 000   ; Unsigned Binary                                                                                                     ;
; RESTART_LOAD    ; 001   ; Unsigned Binary                                                                                                     ;
; RESTART_SCL_LOW ; 010   ; Unsigned Binary                                                                                                     ;
; RESTART_SETUP   ; 011   ; Unsigned Binary                                                                                                     ;
; RESTART_HOLD    ; 100   ; Unsigned Binary                                                                                                     ;
; RESTART_DONE    ; 101   ; Unsigned Binary                                                                                                     ;
; STOP_IDLE       ; 000   ; Unsigned Binary                                                                                                     ;
; STOP_LOAD       ; 001   ; Unsigned Binary                                                                                                     ;
; STOP_SCL_LOW    ; 010   ; Unsigned Binary                                                                                                     ;
; STOP_SETUP      ; 011   ; Unsigned Binary                                                                                                     ;
; STOP_DONE       ; 100   ; Unsigned Binary                                                                                                     ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; DSIZE           ; 10    ; Signed Integer                                                                                              ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                                              ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                                              ;
; LATENCY         ; 2     ; Signed Integer                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_33b1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; DSIZE           ; 8     ; Signed Integer                                                                                              ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                                              ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                                              ;
; LATENCY         ; 2     ; Signed Integer                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_h0b1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_002|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_003|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_004|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_005|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_006|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_007:router_007|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_008|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_009|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_010|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_011|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_012|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_013|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_014|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_015|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_016|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_017|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_018|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_019|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_020|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 19    ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 19     ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 19     ; Signed Integer                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                          ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                          ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller_final ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                    ;
; vlines         ; 1000001100 ; Unsigned Binary                                    ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_OSC:OSC_0|WavetableRAM:OSCRAM ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; length         ; 4096  ; Signed Integer                                          ;
; bitdepth       ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_OSC:OSC_1|WavetableRAM:OSCRAM ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; length         ; 4096  ; Signed Integer                                          ;
; bitdepth       ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_OSC:OSC_2|WavetableRAM:OSCRAM ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; length         ; 4096  ; Signed Integer                                          ;
; bitdepth       ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_OSC:OSC_3|WavetableRAM:OSCRAM ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; length         ; 4096  ; Signed Integer                                          ;
; bitdepth       ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable0                                       ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Freq_ROM       ; (000000011000010011001101,000000011001101111101001,000000011011010001101010,0000 ; Array/Record ;
; Freq_ROM       ; 00011100111001011100,000000011110100111011011,000000100000011011111011,000000100 ;              ;
; Freq_ROM       ; 010010111011001,000000100100011010001010,000000100110100100101010,00000010100011 ;              ;
; Freq_ROM       ; 0111011111,000000101011010010111111,000000101101110111110001,0000001100001001100 ;              ;
; Freq_ROM       ; 11010,000000110011011111010010,000000110110100011010100,000000111001110010111000 ;              ;
; Freq_ROM       ; ,000000111101001110110110,000001000000110111110110,000001000100101110110010,0000 ;              ;
; Freq_ROM       ; 01001000110100010100,000001001101001001010100,000001010001101110111110,000001010 ;              ;
;                ; 110100101111110,000001011011101111100010,000000000000000000000000)               ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable1                                       ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Freq_ROM       ; (000000011000010011001101,000000011001101111101001,000000011011010001101010,0000 ; Array/Record ;
; Freq_ROM       ; 00011100111001011100,000000011110100111011011,000000100000011011111011,000000100 ;              ;
; Freq_ROM       ; 010010111011001,000000100100011010001010,000000100110100100101010,00000010100011 ;              ;
; Freq_ROM       ; 0111011111,000000101011010010111111,000000101101110111110001,0000001100001001100 ;              ;
; Freq_ROM       ; 11010,000000110011011111010010,000000110110100011010100,000000111001110010111000 ;              ;
; Freq_ROM       ; ,000000111101001110110110,000001000000110111110110,000001000100101110110010,0000 ;              ;
; Freq_ROM       ; 01001000110100010100,000001001101001001010100,000001010001101110111110,000001010 ;              ;
;                ; 110100101111110,000001011011101111100010,000000000000000000000000)               ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable2                                       ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Freq_ROM       ; (000000011000010011001101,000000011001101111101001,000000011011010001101010,0000 ; Array/Record ;
; Freq_ROM       ; 00011100111001011100,000000011110100111011011,000000100000011011111011,000000100 ;              ;
; Freq_ROM       ; 010010111011001,000000100100011010001010,000000100110100100101010,00000010100011 ;              ;
; Freq_ROM       ; 0111011111,000000101011010010111111,000000101101110111110001,0000001100001001100 ;              ;
; Freq_ROM       ; 11010,000000110011011111010010,000000110110100011010100,000000111001110010111000 ;              ;
; Freq_ROM       ; ,000000111101001110110110,000001000000110111110110,000001000100101110110010,0000 ;              ;
; Freq_ROM       ; 01001000110100010100,000001001101001001010100,000001010001101110111110,000001010 ;              ;
;                ; 110100101111110,000001011011101111100010,000000000000000000000000)               ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrequencyMapper:freqregtable3                                       ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Freq_ROM       ; (000000011000010011001101,000000011001101111101001,000000011011010001101010,0000 ; Array/Record ;
; Freq_ROM       ; 00011100111001011100,000000011110100111011011,000000100000011011111011,000000100 ;              ;
; Freq_ROM       ; 010010111011001,000000100100011010001010,000000100110100100101010,00000010100011 ;              ;
; Freq_ROM       ; 0111011111,000000101011010010111111,000000101101110111110001,0000001100001001100 ;              ;
; Freq_ROM       ; 11010,000000110011011111010010,000000110110100011010100,000000111001110010111000 ;              ;
; Freq_ROM       ; ,000000111101001110110110,000001000000110111110110,000001000100101110110010,0000 ;              ;
; Freq_ROM       ; 01001000110100010100,000001001101001001010100,000001010001101110111110,000001010 ;              ;
;                ; 110100101111110,000001011011101111100010,000000000000000000000000)               ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0 ;
+------------------------------------+--------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                     ;
+------------------------------------+--------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                  ;
; WIDTH_A                            ; 2                              ; Untyped                                                  ;
; WIDTHAD_A                          ; 18                             ; Untyped                                                  ;
; NUMWORDS_A                         ; 172800                         ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                  ;
; WIDTH_B                            ; 1                              ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                  ;
; INIT_FILE                          ; ./Modules/ROMs/Space/Space.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                  ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_1n51                ; Untyped                                                  ;
+------------------------------------+--------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_rom:loader|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 1                    ; Untyped                       ;
; WIDTHAD_A                          ; 18                   ; Untyped                       ;
; NUMWORDS_A                         ; 196608               ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ./Scores/output.mif  ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_sn41      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0 ;
+------------------------------------+--------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                               ;
+------------------------------------+--------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                            ;
; WIDTH_A                            ; 1                              ; Untyped                                            ;
; WIDTHAD_A                          ; 16                             ; Untyped                                            ;
; NUMWORDS_A                         ; 57600                          ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                            ;
; WIDTH_B                            ; 1                              ; Untyped                                            ;
; WIDTHAD_B                          ; 1                              ; Untyped                                            ;
; NUMWORDS_B                         ; 1                              ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                            ;
; BYTE_SIZE                          ; 8                              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                            ;
; INIT_FILE                          ; ./Modules/ROMs/piano/piano.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_4m51                ; Untyped                                            ;
+------------------------------------+--------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0 ;
+------------------------------------+------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                               ;
+------------------------------------+------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                            ;
; WIDTH_A                            ; 1                            ; Untyped                                            ;
; WIDTHAD_A                          ; 14                           ; Untyped                                            ;
; NUMWORDS_A                         ; 10800                        ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                            ;
; WIDTH_B                            ; 1                            ; Untyped                                            ;
; WIDTHAD_B                          ; 1                            ; Untyped                                            ;
; NUMWORDS_B                         ; 1                            ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                            ;
; BYTE_SIZE                          ; 8                            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                            ;
; INIT_FILE                          ; ./Modules/ROMs/sine/sine.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_9f51              ; Untyped                                            ;
+------------------------------------+------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                               ;
+------------------------------------+----------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                            ;
; WIDTH_A                            ; 1                                ; Untyped                                            ;
; WIDTHAD_A                          ; 14                               ; Untyped                                            ;
; NUMWORDS_A                         ; 10800                            ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                            ;
; WIDTH_B                            ; 1                                ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                            ;
; INIT_FILE                          ; ./Modules/ROMs/square/square.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_dt51                  ; Untyped                                            ;
+------------------------------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                          ;
+------------------------------------+--------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                       ;
; WIDTH_A                            ; 1                                    ; Untyped                                       ;
; WIDTHAD_A                          ; 14                                   ; Untyped                                       ;
; NUMWORDS_A                         ; 10800                                ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                       ;
; WIDTH_B                            ; 1                                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                       ;
; INIT_FILE                          ; ./Modules/ROMs/sawtooth/sawtooth.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10                               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_tb61                      ; Untyped                                       ;
+------------------------------------+--------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0 ;
+------------------------------------+------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                               ;
+------------------------------------+------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                            ;
; WIDTH_A                            ; 1                                  ; Untyped                                            ;
; WIDTHAD_A                          ; 14                                 ; Untyped                                            ;
; NUMWORDS_A                         ; 10800                              ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                            ;
; WIDTH_B                            ; 1                                  ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                            ;
; INIT_FILE                          ; ./Modules/ROMs/harmony/harmony.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10                             ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_7461                    ; Untyped                                            ;
+------------------------------------+------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0 ;
+------------------------------------+---------------------------------------------+------------------------+
; Parameter Name                     ; Value                                       ; Type                   ;
+------------------------------------+---------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                ;
; WIDTH_A                            ; 16                                          ; Untyped                ;
; WIDTHAD_A                          ; 12                                          ; Untyped                ;
; NUMWORDS_A                         ; 4096                                        ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WIDTH_B                            ; 1                                           ; Untyped                ;
; WIDTHAD_B                          ; 1                                           ; Untyped                ;
; NUMWORDS_B                         ; 1                                           ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                ;
; BYTE_SIZE                          ; 8                                           ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; INIT_FILE                          ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10                                      ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_do61                             ; Untyped                ;
+------------------------------------+---------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0 ;
+------------------------------------+---------------------------------------------+------------------------+
; Parameter Name                     ; Value                                       ; Type                   ;
+------------------------------------+---------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                ;
; WIDTH_A                            ; 16                                          ; Untyped                ;
; WIDTHAD_A                          ; 12                                          ; Untyped                ;
; NUMWORDS_A                         ; 4096                                        ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WIDTH_B                            ; 1                                           ; Untyped                ;
; WIDTHAD_B                          ; 1                                           ; Untyped                ;
; NUMWORDS_B                         ; 1                                           ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                ;
; BYTE_SIZE                          ; 8                                           ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; INIT_FILE                          ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10                                      ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_do61                             ; Untyped                ;
+------------------------------------+---------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0 ;
+------------------------------------+---------------------------------------------+------------------------+
; Parameter Name                     ; Value                                       ; Type                   ;
+------------------------------------+---------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                ;
; WIDTH_A                            ; 16                                          ; Untyped                ;
; WIDTHAD_A                          ; 12                                          ; Untyped                ;
; NUMWORDS_A                         ; 4096                                        ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WIDTH_B                            ; 1                                           ; Untyped                ;
; WIDTHAD_B                          ; 1                                           ; Untyped                ;
; NUMWORDS_B                         ; 1                                           ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                ;
; BYTE_SIZE                          ; 8                                           ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; INIT_FILE                          ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10                                      ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_do61                             ; Untyped                ;
+------------------------------------+---------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0 ;
+------------------------------------+---------------------------------------------+------------------------+
; Parameter Name                     ; Value                                       ; Type                   ;
+------------------------------------+---------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                ;
; OPERATION_MODE                     ; ROM                                         ; Untyped                ;
; WIDTH_A                            ; 16                                          ; Untyped                ;
; WIDTHAD_A                          ; 12                                          ; Untyped                ;
; NUMWORDS_A                         ; 4096                                        ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                ;
; WIDTH_B                            ; 1                                           ; Untyped                ;
; WIDTHAD_B                          ; 1                                           ; Untyped                ;
; NUMWORDS_B                         ; 1                                           ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                ;
; BYTE_SIZE                          ; 8                                           ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                ;
; INIT_FILE                          ; db/Final.ram0_WavetableRAM_2becb293.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10                                      ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_do61                             ; Untyped                ;
+------------------------------------+---------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ntl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 23       ; Untyped             ;
; LPM_WIDTHR                                     ; 23       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dms ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ptl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_mapper_final|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                ;
; LPM_WIDTHD             ; 9              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_stl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_1|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 23       ; Untyped             ;
; LPM_WIDTHR                                     ; 23       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dms ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_3|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 23       ; Untyped             ;
; LPM_WIDTHR                                     ; 23       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dms ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Phase_OSC:OSC_2|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 23       ; Untyped             ;
; LPM_WIDTHR                                     ; 23       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dms ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 172800                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; score_rom:loader|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 196608                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 57600                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 10800                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 10800                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 10800                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 10800                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; Phase_OSC:OSC_1|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; Phase_OSC:OSC_3|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; Phase_OSC:OSC_2|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                              ;
; Entity Instance            ; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                             ;
; Entity Instance            ; finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 4                              ;
; Entity Instance                       ; Phase_OSC:OSC_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 7                              ;
;     -- LPM_WIDTHP                     ; 23                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; Phase_OSC:OSC_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 7                              ;
;     -- LPM_WIDTHP                     ; 23                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; Phase_OSC:OSC_3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 7                              ;
;     -- LPM_WIDTHP                     ; 23                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; Phase_OSC:OSC_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 7                              ;
;     -- LPM_WIDTHP                     ; 23                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rhythm_game:Space_Jam"                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; KeyOffsets ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_mapper_final|piano_rom:piano"                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_mapper_final"                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AnchorX       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; AnchorX[9..8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AnchorX[4..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AnchorX[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; AnchorX[6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AnchorX[5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; AnchorY       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; AnchorY[6..5] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; AnchorY[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AnchorY[9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AnchorY[8]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; AnchorY[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AnchorY[4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AnchorY[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; Red[3..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; Green[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; Blue[3..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; KeyOffset     ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (5 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_controller_final"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                       ;
+----------------+--------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                         ;
+----------------+-------+----------+-----------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                    ;
+----------------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[37..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_007:router_007|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_002|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_3_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_2_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_1_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyvol_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                        ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0"                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+--------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                          ;
+--------------------+--------+----------+--------------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                           ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                           ;
; c2                 ; Output ; Info     ; Explicitly unconnected                           ;
; c3                 ; Output ; Info     ; Explicitly unconnected                           ;
; c4                 ; Output ; Info     ; Explicitly unconnected                           ;
; areset             ; Input  ; Info     ; Stuck at GND                                     ;
; locked             ; Output ; Info     ; Explicitly unconnected                           ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                           ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                     ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                     ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                     ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                     ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                     ;
; scandata           ; Input  ; Info     ; Stuck at GND                                     ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace|finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_test_bench:the_finalsoc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                     ;
+---------------+--------+----------+-------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                                      ;
+---------------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic"                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0"                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" ;
+-------+--------+----------+------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                  ;
+-------+--------+----------+------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                  ;
+---------------+--------+----------+------------------------------------------------------------------------------------------+
; scl_edge_hl   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; sda_edge_hl   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; sda_edge_lh   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; start_det     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; start_det_dly ; Output ; Info     ; Explicitly unconnected                                                                   ;
; stop_det      ; Output ; Info     ; Explicitly unconnected                                                                   ;
+---------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+
; gen_stop_state ; Output ; Info     ; Explicitly unconnected                                                            ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0" ;
+-----------+--------+----------+------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                              ;
+-----------+--------+----------+------------------------------------------------------+
; src_data  ; Output ; Info     ; Explicitly unconnected                               ;
; src_valid ; Output ; Info     ; Explicitly unconnected                               ;
; src_ready ; Input  ; Info     ; Stuck at GND                                         ;
; snk_data  ; Input  ; Info     ; Stuck at GND                                         ;
; snk_valid ; Input  ; Info     ; Stuck at GND                                         ;
; snk_ready ; Output ; Info     ; Explicitly unconnected                               ;
+-----------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalsoc:rhythm_game_synthesizer"                                                                                         ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                             ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                        ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                        ;
; hex_digits_export[3..0]           ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keycode_export                    ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keyvol_0_export[7]                ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keyvol_1_export[7]                ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keyvol_2_export[7]                ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keyvol_3_export[7]                ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_driver0"                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; In0  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "In0[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 182                         ;
; cycloneiii_ff         ; 3226                        ;
;     CLR               ; 1035                        ;
;     CLR SCLR          ; 18                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 89                          ;
;     ENA               ; 405                         ;
;     ENA CLR           ; 1006                        ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 98                          ;
;     ENA SCLR          ; 13                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 11                          ;
;     plain             ; 471                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 5241                        ;
;     arith             ; 914                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 472                         ;
;         3 data inputs ; 438                         ;
;     normal            ; 4327                        ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 132                         ;
;         2 data inputs ; 669                         ;
;         3 data inputs ; 1042                        ;
;         4 data inputs ; 2443                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 278                         ;
;                       ;                             ;
; Max LUT depth         ; 28.90                       ;
; Average LUT depth     ; 4.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 05 12:52:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/wavetableram.sv
    Info (12023): Found entity 1: WavetableRAM File: D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at synth_toplevel.sv(259): ignored dangling comma in List of Port Connections File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 259
Info (12021): Found 1 design units, including 1 entities, in source file modules/synth_toplevel.sv
    Info (12023): Found entity 1: synth_toplevel File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/finalsoc.v
    Info (12023): Found entity 1: finalsoc File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv
    Info (12023): Found entity 1: finalsoc_irq_mapper File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_005 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_rsp_mux File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_rsp_demux File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_cmd_mux File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_cmd_demux File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_router_007_default_decode File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: finalsoc_mm_interconnect_0_router_007 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_router_002_default_decode File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: finalsoc_mm_interconnect_0_router_002 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: finalsoc_mm_interconnect_0_router_default_decode File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: finalsoc_mm_interconnect_0_router File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_usb_rst.v
    Info (12023): Found entity 1: finalsoc_usb_rst File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v
    Info (12023): Found entity 1: finalsoc_usb_gpx File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_timer_0.v
    Info (12023): Found entity 1: finalsoc_timer_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v
    Info (12023): Found entity 1: finalsoc_sysid_qsys_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_spi_0.v
    Info (12023): Found entity 1: finalsoc_spi_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v
    Info (12023): Found entity 1: finalsoc_sdram_pll_dffpipe_l2c File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: finalsoc_sdram_pll_stdsync_sv6 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: finalsoc_sdram_pll_altpll_a9g2 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: finalsoc_sdram_pll File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 221
Info (12021): Found 2 design units, including 2 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_sdram.v
    Info (12023): Found entity 1: finalsoc_sdram_input_efifo_module File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 21
    Info (12023): Found entity 2: finalsoc_sdram File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v
    Info (12023): Found entity 1: finalsoc_nios2_gen2_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: finalsoc_nios2_gen2_0_cpu_register_bank_a_module File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: finalsoc_nios2_gen2_0_cpu_register_bank_b_module File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: finalsoc_nios2_gen2_0_cpu_nios2_oci_debug File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: finalsoc_nios2_gen2_0_cpu_nios2_oci_break File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: finalsoc_nios2_gen2_0_cpu_nios2_oci_pib File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: finalsoc_nios2_gen2_0_cpu_nios2_oci_im File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: finalsoc_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: finalsoc_nios2_gen2_0_cpu_nios2_ocimem File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: finalsoc_nios2_gen2_0_cpu_nios2_oci File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: finalsoc_nios2_gen2_0_cpu File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_tck File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: finalsoc_nios2_gen2_0_cpu_test_bench File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_leds_pio.v
    Info (12023): Found entity 1: finalsoc_leds_pio File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_keycode.v
    Info (12023): Found entity 1: finalsoc_keycode File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_key.v
    Info (12023): Found entity 1: finalsoc_key File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v
    Info (12023): Found entity 1: finalsoc_jtag_uart_0_sim_scfifo_w File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: finalsoc_jtag_uart_0_scfifo_w File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: finalsoc_jtag_uart_0_sim_scfifo_r File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: finalsoc_jtag_uart_0_scfifo_r File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: finalsoc_jtag_uart_0 File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v
    Info (12023): Found entity 1: finalsoc_hex_digits_pio File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file modules/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file modules/hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/University/Y3/ECE385/Final/Modules/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file modules/i2s.sv
    Info (12023): Found entity 1: I2S File: D:/University/Y3/ECE385/Final/Modules/I2S.sv Line: 1
Warning (10229): Verilog HDL Expression warning at rhythmgame.sv(37): truncated literal to match 13 bits File: D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv Line: 37
Warning (10229): Verilog HDL Expression warning at rhythmgame.sv(47): truncated literal to match 13 bits File: D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file modules/rhythmgame.sv
    Info (12023): Found entity 1: rhythm_game File: D:/University/Y3/ECE385/Final/Modules/rhythmgame.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/phaseosc.sv
    Info (12023): Found entity 1: Phase_OSC File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/gamestatemachine.sv
    Info (12023): Found entity 1: Game_State_Machine File: D:/University/Y3/ECE385/Final/Modules/GameStateMachine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/piano/piano_rom.sv
    Info (12023): Found entity 1: piano_rom File: D:/University/Y3/ECE385/Final/Modules/ROMs/piano/piano_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/sine/sine_rom.sv
    Info (12023): Found entity 1: sine_rom File: D:/University/Y3/ECE385/Final/Modules/ROMs/sine/sine_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/square/square_rom.sv
    Info (12023): Found entity 1: square_rom File: D:/University/Y3/ECE385/Final/Modules/ROMs/square/square_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/sawtooth/sawtooth_rom.sv
    Info (12023): Found entity 1: sawtooth_rom File: D:/University/Y3/ECE385/Final/Modules/ROMs/sawtooth/sawtooth_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/frequencymapper.sv
    Info (12023): Found entity 1: FrequencyMapper File: D:/University/Y3/ECE385/Final/Modules/FrequencyMapper.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file modules/score_rom.sv
    Info (12023): Found entity 1: score_rom File: D:/University/Y3/ECE385/Final/Modules/score_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/space/space_palette.sv
    Info (12023): Found entity 1: Space_palette File: D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/space/space_rom.sv
    Info (12023): Found entity 1: Space_rom File: D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/harmony/harmony_rom.sv
    Info (12023): Found entity 1: harmony_rom File: D:/University/Y3/ECE385/Final/Modules/ROMs/harmony/harmony_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/midikeyconverter.sv
    Info (12023): Found entity 1: MIDIKeyConverter File: D:/University/Y3/ECE385/Final/Modules/MIDIkeyConverter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/roms/bitmask/bitmask_rom.sv
    Info (12023): Found entity 1: bitmask_rom File: D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at synth_toplevel.sv(129): created implicit net for "debughex" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 129
Warning (10037): Verilog HDL or VHDL warning at finalsoc_sdram.v(318): conditional expression evaluates to a constant File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at finalsoc_sdram.v(328): conditional expression evaluates to a constant File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at finalsoc_sdram.v(338): conditional expression evaluates to a constant File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at finalsoc_sdram.v(682): conditional expression evaluates to a constant File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at finalsoc_spi_0.v(402): conditional expression evaluates to a constant File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_spi_0.v Line: 402
Info (12127): Elaborating entity "synth_toplevel" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at synth_toplevel.sv(156): truncated value with size 32 to match size of target (2) File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 156
Warning (10230): Verilog HDL assignment warning at synth_toplevel.sv(272): truncated value with size 32 to match size of target (18) File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 272
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 123
Info (12128): Elaborating entity "finalsoc" for hierarchy "finalsoc:rhythm_game_synthesizer" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 221
Info (12128): Elaborating entity "finalsoc_hex_digits_pio" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 165
Info (12128): Elaborating entity "altera_avalon_i2c" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 190
Info (12128): Elaborating entity "altera_avalon_i2c_csr" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 207
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3) File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 255
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3) File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 256
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3) File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 257
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3) File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3) File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 268
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3) File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 269
Info (12128): Elaborating entity "altera_avalon_i2c_mstfsm" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 262
Info (12128): Elaborating entity "altera_avalon_i2c_rxshifter" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 291
Info (12128): Elaborating entity "altera_avalon_i2c_txshifter" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 320
Info (12128): Elaborating entity "altera_avalon_i2c_spksupp" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 331
Info (12128): Elaborating entity "altera_avalon_i2c_condt_det" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 359
Info (12128): Elaborating entity "altera_avalon_i2c_condt_gen" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 397
Info (12128): Elaborating entity "altera_avalon_i2c_clk_cnt" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 443
Info (12128): Elaborating entity "altera_avalon_i2c_txout" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 466
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 491
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf
    Info (12023): Found entity 1: altsyncram_33b1 File: D:/University/Y3/ECE385/Final/db/altsyncram_33b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_33b1" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c.v Line: 513
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf
    Info (12023): Found entity 1: altsyncram_h0b1 File: D:/University/Y3/ECE385/Final/db/altsyncram_h0b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h0b1" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalsoc_jtag_uart_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 203
Info (12128): Elaborating entity "finalsoc_jtag_uart_0_scfifo_w" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: D:/University/Y3/ECE385/Final/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: D:/University/Y3/ECE385/Final/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/University/Y3/ECE385/Final/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/University/Y3/ECE385/Final/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: D:/University/Y3/ECE385/Final/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: D:/University/Y3/ECE385/Final/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/University/Y3/ECE385/Final/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: D:/University/Y3/ECE385/Final/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "finalsoc_jtag_uart_0_scfifo_r" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalsoc_key" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_key:key" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 211
Info (12128): Elaborating entity "finalsoc_keycode" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 222
Info (12128): Elaborating entity "finalsoc_leds_pio" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 277
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 306
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_test_bench" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_test_bench:the_finalsoc_nios2_gen2_0_cpu_test_bench" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: D:/University/Y3/ECE385/Final/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_a_module:finalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_register_bank_b_module:finalsoc_nios2_gen2_0_cpu_register_bank_b" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_break" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace|finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_im" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: D:/University/Y3/ECE385/Final/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalsoc_nios2_gen2_0_cpu_nios2_ocimem|finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalsoc_nios2_gen2_0_cpu_debug_slave_tck" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalsoc_sdram" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 329
Info (12128): Elaborating entity "finalsoc_sdram_input_efifo_module" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 298
Info (12128): Elaborating entity "finalsoc_sdram_pll" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 356
Info (12128): Elaborating entity "finalsoc_sdram_pll_stdsync_sv6" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 292
Info (12128): Elaborating entity "finalsoc_sdram_pll_dffpipe_l2c" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "finalsoc_sdram_pll_altpll_a9g2" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 298
Info (12128): Elaborating entity "finalsoc_spi_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 372
Info (12128): Elaborating entity "finalsoc_sysid_qsys_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_sysid_qsys_0:sysid_qsys_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 379
Info (12128): Elaborating entity "finalsoc_timer_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 390
Info (12128): Elaborating entity "finalsoc_usb_gpx" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_gpx" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 398
Info (12128): Elaborating entity "finalsoc_usb_rst" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_usb_rst:usb_rst" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 417
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 529
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 1592
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 1652
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 1716
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 1780
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 1844
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 1908
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 1972
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 2036
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 2100
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 2484
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 2868
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 2949
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 3030
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 3114
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 3155
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 3405
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 3739
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 3780
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 3821
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_router" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 5462
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_router_default_decode" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router|finalsoc_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv Line: 202
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_router_002" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_002" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 5494
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_router_002_default_decode" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_002:router_002|finalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_router_007" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_007:router_007" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 5574
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_router_007_default_decode" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router_007:router_007|finalsoc_mm_interconnect_0_router_007_default_decode:the_default_decode" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 5832
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_cmd_demux" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 5957
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_cmd_mux" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 6105
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_rsp_demux" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 6542
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_rsp_mux" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 7081
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_rsp_mux.sv Line: 582
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 7272
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 7338
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 7372
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_avalon_st_adapter" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 7503
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0.v Line: 7648
Info (12128): Elaborating entity "finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|finalsoc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "finalsoc_irq_mapper" for hierarchy "finalsoc:rhythm_game_synthesizer|finalsoc_irq_mapper:irq_mapper" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 539
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 602
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/finalsoc.v Line: 665
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_controller_final" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 224
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: D:/University/Y3/ECE385/Final/Modules/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "I2S" for hierarchy "I2S:I2S_final" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 226
Info (12128): Elaborating entity "Phase_OSC" for hierarchy "Phase_OSC:OSC_0" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 232
Info (12128): Elaborating entity "WavetableRAM" for hierarchy "Phase_OSC:OSC_0|WavetableRAM:OSCRAM" File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 16
Warning (10030): Net "RAM.data_a" at WavetableRAM.sv(19) has no driver or initial value, using a default initial value '0' File: D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv Line: 19
Warning (10030): Net "RAM.waddr_a" at WavetableRAM.sv(19) has no driver or initial value, using a default initial value '0' File: D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv Line: 19
Warning (10030): Net "RAM.we_a" at WavetableRAM.sv(19) has no driver or initial value, using a default initial value '0' File: D:/University/Y3/ECE385/Final/Modules/WavetableRAM.sv Line: 19
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_mapper_final" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 241
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(49): truncated value with size 32 to match size of target (17) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 49
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(50): truncated value with size 32 to match size of target (14) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 50
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(51): truncated value with size 32 to match size of target (14) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 51
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(52): truncated value with size 32 to match size of target (14) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 52
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(53): truncated value with size 32 to match size of target (14) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 53
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(55): truncated value with size 32 to match size of target (17) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 55
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(57): truncated value with size 32 to match size of target (18) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 57
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(59): truncated value with size 32 to match size of target (5) File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 59
Info (12128): Elaborating entity "piano_rom" for hierarchy "color_mapper:color_mapper_final|piano_rom:piano" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 25
Warning (10858): Verilog HDL warning at piano_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/ROMs/piano/piano_rom.sv Line: 7
Info (12128): Elaborating entity "sine_rom" for hierarchy "color_mapper:color_mapper_final|sine_rom:sine" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 26
Warning (10858): Verilog HDL warning at sine_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/ROMs/sine/sine_rom.sv Line: 7
Info (12128): Elaborating entity "square_rom" for hierarchy "color_mapper:color_mapper_final|square_rom:square" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 27
Warning (10858): Verilog HDL warning at square_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/ROMs/square/square_rom.sv Line: 7
Info (12128): Elaborating entity "sawtooth_rom" for hierarchy "color_mapper:color_mapper_final|sawtooth_rom:saw" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 28
Warning (10858): Verilog HDL warning at sawtooth_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/ROMs/sawtooth/sawtooth_rom.sv Line: 7
Info (12128): Elaborating entity "harmony_rom" for hierarchy "color_mapper:color_mapper_final|harmony_rom:harmony" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 29
Warning (10858): Verilog HDL warning at harmony_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/ROMs/harmony/harmony_rom.sv Line: 7
Info (12128): Elaborating entity "bitmask_rom" for hierarchy "color_mapper:color_mapper_final|bitmask_rom:bitmask" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 31
Warning (10858): Verilog HDL warning at bitmask_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv Line: 7
Info (12128): Elaborating entity "Space_rom" for hierarchy "color_mapper:color_mapper_final|Space_rom:space_image" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 33
Warning (10858): Verilog HDL warning at space_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/ROMs/space/space_rom.sv Line: 7
Info (12128): Elaborating entity "Space_palette" for hierarchy "color_mapper:color_mapper_final|Space_palette:space_palette" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 34
Info (12128): Elaborating entity "MIDIKeyConverter" for hierarchy "MIDIKeyConverter:converter0" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 245
Warning (10230): Verilog HDL assignment warning at MIDIkeyConverter.sv(14): truncated value with size 32 to match size of target (8) File: D:/University/Y3/ECE385/Final/Modules/MIDIkeyConverter.sv Line: 14
Info (12128): Elaborating entity "FrequencyMapper" for hierarchy "FrequencyMapper:freqregtable0" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 250
Info (12128): Elaborating entity "score_rom" for hierarchy "score_rom:loader" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 255
Warning (10858): Verilog HDL warning at score_rom.sv(7): object memory used but never assigned File: D:/University/Y3/ECE385/Final/Modules/score_rom.sv Line: 7
Info (12128): Elaborating entity "rhythm_game" for hierarchy "rhythm_game:Space_Jam" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 259
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.05.12:52:55 Progress: Loading sld67a43976/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/University/Y3/ECE385/Final/db/ip/sld67a43976/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/University/Y3/ECE385/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "color_mapper:color_mapper_final|bitmask_rom:bitmask|memory" is uninferred due to inappropriate RAM size File: D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask_rom.sv Line: 7
    Info (276004): RAM logic "finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (192) in the Memory Initialization File "D:/University/Y3/ECE385/Final/Modules/ROMs/bitmask/bitmask.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 11 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_mapper_final|Space_rom:space_image|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter NUMWORDS_A set to 172800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Modules/ROMs/Space/Space.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "score_rom:loader|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter NUMWORDS_A set to 196608
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Scores/output.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_mapper_final|piano_rom:piano|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 57600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Modules/ROMs/piano/piano.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_mapper_final|sine_rom:sine|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 10800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Modules/ROMs/sine/sine.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_mapper_final|square_rom:square|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 10800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Modules/ROMs/square/square.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_mapper_final|sawtooth_rom:saw|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 10800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Modules/ROMs/sawtooth/sawtooth.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_mapper_final|harmony_rom:harmony|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 10800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Modules/ROMs/harmony/harmony.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Phase_OSC:OSC_0|WavetableRAM:OSCRAM|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Phase_OSC:OSC_1|WavetableRAM:OSCRAM|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Phase_OSC:OSC_3|WavetableRAM:OSCRAM|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Phase_OSC:OSC_2|WavetableRAM:OSCRAM|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Final.ram0_WavetableRAM_2becb293.hdl.mif
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_mapper_final|Div2" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 59
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Phase_OSC:OSC_0|Mult0" File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_mapper_final|Div1" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_mapper:color_mapper_final|Div0" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Phase_OSC:OSC_1|Mult0" File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Phase_OSC:OSC_3|Mult0" File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Phase_OSC:OSC_2|Mult0" File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 41
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "172800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Modules/ROMs/Space/Space.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1n51.tdf
    Info (12023): Found entity 1: altsyncram_1n51 File: D:/University/Y3/ECE385/Final/db/altsyncram_1n51.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ok9.tdf
    Info (12023): Found entity 1: decode_ok9 File: D:/University/Y3/ECE385/Final/db/decode_ok9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: D:/University/Y3/ECE385/Final/db/mux_93b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "score_rom:loader|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "score_rom:loader|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "196608"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Scores/output.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sn41.tdf
    Info (12023): Found entity 1: altsyncram_sn41 File: D:/University/Y3/ECE385/Final/db/altsyncram_sn41.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qk9.tdf
    Info (12023): Found entity 1: decode_qk9 File: D:/University/Y3/ECE385/Final/db/decode_qk9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf
    Info (12023): Found entity 1: mux_a3b File: D:/University/Y3/ECE385/Final/db/mux_a3b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "57600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Modules/ROMs/piano/piano.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4m51.tdf
    Info (12023): Found entity 1: altsyncram_4m51 File: D:/University/Y3/ECE385/Final/db/altsyncram_4m51.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: D:/University/Y3/ECE385/Final/db/decode_aj9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q1b.tdf
    Info (12023): Found entity 1: mux_q1b File: D:/University/Y3/ECE385/Final/db/mux_q1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "10800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Modules/ROMs/sine/sine.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9f51.tdf
    Info (12023): Found entity 1: altsyncram_9f51 File: D:/University/Y3/ECE385/Final/db/altsyncram_9f51.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: D:/University/Y3/ECE385/Final/db/decode_2j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i1b.tdf
    Info (12023): Found entity 1: mux_i1b File: D:/University/Y3/ECE385/Final/db/mux_i1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "10800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Modules/ROMs/square/square.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dt51.tdf
    Info (12023): Found entity 1: altsyncram_dt51 File: D:/University/Y3/ECE385/Final/db/altsyncram_dt51.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "10800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Modules/ROMs/sawtooth/sawtooth.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tb61.tdf
    Info (12023): Found entity 1: altsyncram_tb61 File: D:/University/Y3/ECE385/Final/db/altsyncram_tb61.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "10800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Modules/ROMs/harmony/harmony.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7461.tdf
    Info (12023): Found entity 1: altsyncram_7461 File: D:/University/Y3/ECE385/Final/db/altsyncram_7461.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "Phase_OSC:OSC_0|WavetableRAM:OSCRAM|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Final.ram0_WavetableRAM_2becb293.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_do61.tdf
    Info (12023): Found entity 1: altsyncram_do61 File: D:/University/Y3/ECE385/Final/db/altsyncram_do61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|lpm_divide:Div2" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 59
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|lpm_divide:Div2" with the following parameter: File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf
    Info (12023): Found entity 1: lpm_divide_ntl File: D:/University/Y3/ECE385/Final/db/lpm_divide_ntl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/University/Y3/ECE385/Final/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: D:/University/Y3/ECE385/Final/db/alt_u_div_she.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/University/Y3/ECE385/Final/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/University/Y3/ECE385/Final/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Phase_OSC:OSC_0|lpm_mult:Mult0" File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 41
Info (12133): Instantiated megafunction "Phase_OSC:OSC_0|lpm_mult:Mult0" with the following parameter: File: D:/University/Y3/ECE385/Final/Modules/PhaseOSC.sv Line: 41
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dms.tdf
    Info (12023): Found entity 1: mult_dms File: D:/University/Y3/ECE385/Final/db/mult_dms.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|lpm_divide:Div1" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 55
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|lpm_divide:Div1" with the following parameter: File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf
    Info (12023): Found entity 1: lpm_divide_ptl File: D:/University/Y3/ECE385/Final/db/lpm_divide_ptl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: D:/University/Y3/ECE385/Final/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info (12023): Found entity 1: alt_u_div_0ie File: D:/University/Y3/ECE385/Final/db/alt_u_div_0ie.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "color_mapper:color_mapper_final|lpm_divide:Div0" File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 55
Info (12133): Instantiated megafunction "color_mapper:color_mapper_final|lpm_divide:Div0" with the following parameter: File: D:/University/Y3/ECE385/Final/Modules/Color_Mapper.sv Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf
    Info (12023): Found entity 1: lpm_divide_stl File: D:/University/Y3/ECE385/Final/db/lpm_divide_stl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: D:/University/Y3/ECE385/Final/db/sign_div_unsign_ulh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf
    Info (12023): Found entity 1: alt_u_div_6ie File: D:/University/Y3/ECE385/Final/db/alt_u_div_6ie.tdf Line: 26
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[2]" and its non-tri-state driver. File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[3]" and its non-tri-state driver. File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 47
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
Info (13000): Registers with preset signals will power-up high File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[2]~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13010): Node "ARDUINO_IO[3]~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 45
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 17
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 18
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 19
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 19
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 19
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 22
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 22
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 22
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 22
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 334 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_24_result_int[1]~10" File: D:/University/Y3/ECE385/Final/db/alt_u_div_she.tdf Line: 111
    Info (17048): Logic cell "color_mapper:color_mapper_final|lpm_divide:Div2|lpm_divide_ntl:auto_generated|sign_div_unsign_plh:divider|alt_u_div_she:divider|add_sub_26_result_int[0]~12" File: D:/University/Y3/ECE385/Final/db/alt_u_div_she.tdf Line: 121
Warning (15899): PLL "finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1|pll7" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_sdram_pll.v Line: 150
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):   20.000 MAX10_CLK2_50
    Info (332111):   20.000 rhythm_game_synthesizer|sdram_pll|sd1|pll7|clk[0]
    Info (332111):   20.000 rhythm_game_synthesizer|sdram_pll|sd1|pll7|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1002 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab62" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/University/Y3/ECE385/Final/output_files/Final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/University/Y3/ECE385/Final/Modules/synth_toplevel.sv Line: 11
Info (21057): Implemented 7452 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 7017 logic cells
    Info (21064): Implemented 278 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings
    Info: Peak virtual memory: 5146 megabytes
    Info: Processing ended: Fri May 05 12:53:44 2023
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:01:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/University/Y3/ECE385/Final/output_files/Final.map.smsg.


