// Seed: 2566041287
module module_0;
  logic id_0;
  logic id_1, id_2;
  logic id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  reg id_3, id_4;
  assign id_3 = id_1;
  reg id_5, id_6;
  logic id_7 = id_7;
  always id_3 <= id_6;
  logic id_8;
endmodule
`timescale 1ps / 1 ps
