ARM GAS  /tmp/cc2BWKyh.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hall_detection.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Hall_start_detection,"ax",%progbits
  18              		.align	1
  19              		.global	Hall_start_detection
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Hall_start_detection:
  27              	.LFB235:
  28              		.file 1 "Core/Src/hall_detection.c"
   1:Core/Src/hall_detection.c **** /*
   2:Core/Src/hall_detection.c ****  * hall_detection.c
   3:Core/Src/hall_detection.c ****  *
   4:Core/Src/hall_detection.c ****  *  Created on: Jan 30, 2024
   5:Core/Src/hall_detection.c ****  *      Author: javier.munoz.saez@upc.edu
   6:Core/Src/hall_detection.c ****  */
   7:Core/Src/hall_detection.c **** 
   8:Core/Src/hall_detection.c **** #include "hall_detection.h" 		/*!< contains all enums, structs and includes neccesary for this .c, 
   9:Core/Src/hall_detection.c **** 
  10:Core/Src/hall_detection.c **** //Uncomment only one
  11:Core/Src/hall_detection.c **** //#define REAL_PHASES_A_B_calculated_C		/*!< our ADC is reading real current signals A and B, C=-A-
  12:Core/Src/hall_detection.c **** #define REAL_PHASES_A_C_calculated_B		/*!< our ADC is reading real current signals A and C, B=-A-C 
  13:Core/Src/hall_detection.c **** //#define REAL_PHASES_B_C_calculated_A		/*!< our ADC is reading real current signals B and C, A=-B-
  14:Core/Src/hall_detection.c **** 
  15:Core/Src/hall_detection.c **** #define TESTuart
  16:Core/Src/hall_detection.c **** #define TESTnodelay
  17:Core/Src/hall_detection.c **** 
  18:Core/Src/hall_detection.c **** #ifdef TESTuart
  19:Core/Src/hall_detection.c **** #include "usart.h"
  20:Core/Src/hall_detection.c **** #endif
  21:Core/Src/hall_detection.c **** 
  22:Core/Src/hall_detection.c **** #define MAXTICKs 1*888888		/*!< timeout for the algorithm, measured in 0.05s ticks , so 1000*0.05=5
  23:Core/Src/hall_detection.c **** #define lowpassfilter_ticks 15 						/*!< minimum number of ticks that should have passed in betwee
  24:Core/Src/hall_detection.c **** #define currentAplusBplusC (uint32_t)(3*(4096)/2)	/*!< the sum of the average of each currents shou
  25:Core/Src/hall_detection.c **** #define currentADCoffset (float) 0.0				/*!< as we are using already processed filtered currents, n
  26:Core/Src/hall_detection.c **** #define TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS 0.1
  27:Core/Src/hall_detection.c **** #define WAITING_STATIONARY_MAXZEROCROSSINGS 3
  28:Core/Src/hall_detection.c **** #define NUMBER_OF_VALID_MATCHING_RESULTS 3
  29:Core/Src/hall_detection.c **** 
  30:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/cc2BWKyh.s 			page 2


  31:Core/Src/hall_detection.c **** 
  32:Core/Src/hall_detection.c **** 
  33:Core/Src/hall_detection.c **** //LOCAL VARIABLES (only declared inside this .c file)
  34:Core/Src/hall_detection.c **** uint32_t ticks; 								/*!< ticks are the time measurement unit of this algorithm, each run of the
  35:Core/Src/hall_detection.c **** detection_state_enum detection_state=detection_DISABLED;	/*!< main enable disable variable, when it
  36:Core/Src/hall_detection.c **** hall_detection_general_struct general={0};
  37:Core/Src/hall_detection.c **** const hall_detection_general_struct empty_general={0};
  38:Core/Src/hall_detection.c **** 
  39:Core/Src/hall_detection.c **** 
  40:Core/Src/hall_detection.c **** 
  41:Core/Src/hall_detection.c **** 
  42:Core/Src/hall_detection.c **** 
  43:Core/Src/hall_detection.c **** 
  44:Core/Src/hall_detection.c **** 
  45:Core/Src/hall_detection.c **** 
  46:Core/Src/hall_detection.c **** 
  47:Core/Src/hall_detection.c **** //PUBLIC FUNCTIONS (also declared in the .h file)
  48:Core/Src/hall_detection.c **** void Hall_start_detection();
  49:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished();
  50:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
  51:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  52:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  53:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  54:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  55:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  56:Core/Src/hall_detection.c **** 		);
  57:Core/Src/hall_detection.c **** 
  58:Core/Src/hall_detection.c **** 
  59:Core/Src/hall_detection.c **** 
  60:Core/Src/hall_detection.c **** //PRIVATE FUNCTIONS (only declared inside this .c file)
  61:Core/Src/hall_detection.c **** //state machine
  62:Core/Src/hall_detection.c **** void resetVariables					(hall_detection_general_struct *gen);
  63:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
  64:Core/Src/hall_detection.c **** void adquisition					(detection_state_enum* state,hall_detection_general_struct *gen,hall_pin_info*
  65:Core/Src/hall_detection.c **** void interpretation					(detection_state_enum* state,hall_detection_general_struct *gen);
  66:Core/Src/hall_detection.c **** void validation						(detection_state_enum* state,hall_detection_general_struct *gen);
  67:Core/Src/hall_detection.c **** void present_and_finish				(detection_state_enum* state,hall_detection_general_struct *gen);
  68:Core/Src/hall_detection.c **** 
  69:Core/Src/hall_detection.c **** void fill_buffers(detection_state_enum* state,hall_detection_general_struct *gen,
  70:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  71:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  72:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  73:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  74:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  75:Core/Src/hall_detection.c **** 		);
  76:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings	(hall_detection_general_struct *gen,uint32_t N);
  77:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* currx,uint
  78:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings	(uint32_t ticks,hall_measurements_struct* hallx,uint32_t N);
  79:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples);
  80:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples);
  81:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen);
  82:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen);
  83:Core/Src/hall_detection.c **** 
  84:Core/Src/hall_detection.c **** 
  85:Core/Src/hall_detection.c **** 
  86:Core/Src/hall_detection.c **** 
  87:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/cc2BWKyh.s 			page 3


  88:Core/Src/hall_detection.c **** 
  89:Core/Src/hall_detection.c **** 
  90:Core/Src/hall_detection.c **** 
  91:Core/Src/hall_detection.c **** 
  92:Core/Src/hall_detection.c **** 
  93:Core/Src/hall_detection.c **** /**
  94:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to start the hall dete
  95:Core/Src/hall_detection.c **** */
  96:Core/Src/hall_detection.c **** void Hall_start_detection(){
  29              		.loc 1 96 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  97:Core/Src/hall_detection.c **** 	detection_state=detection_ENABLED;
  34              		.loc 1 97 2 view .LVU1
  35              		.loc 1 97 17 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 0122     		movs	r2, #1
  38 0004 1A70     		strb	r2, [r3]
  98:Core/Src/hall_detection.c **** }
  39              		.loc 1 98 1 view .LVU3
  40 0006 7047     		bx	lr
  41              	.L3:
  42              		.align	2
  43              	.L2:
  44 0008 00000000 		.word	.LANCHOR0
  45              		.cfi_endproc
  46              	.LFE235:
  48              		.section	.text.Hall_is_detection_finished,"ax",%progbits
  49              		.align	1
  50              		.global	Hall_is_detection_finished
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	Hall_is_detection_finished:
  57              	.LFB236:
  99:Core/Src/hall_detection.c **** 
 100:Core/Src/hall_detection.c **** /**
 101:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to figure out if the d
 102:Core/Src/hall_detection.c **** */
 103:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished(){
  58              		.loc 1 103 38 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 104:Core/Src/hall_detection.c **** 	if(detection_state==detection_DISABLED){
  63              		.loc 1 104 2 view .LVU5
  64              		.loc 1 104 20 is_stmt 0 view .LVU6
  65 0000 034B     		ldr	r3, .L7
  66 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  67              		.loc 1 104 4 view .LVU7
  68 0004 0BB9     		cbnz	r3, .L6
 105:Core/Src/hall_detection.c **** 		return YES;
  69              		.loc 1 105 10 view .LVU8
ARM GAS  /tmp/cc2BWKyh.s 			page 4


  70 0006 0120     		movs	r0, #1
  71 0008 7047     		bx	lr
  72              	.L6:
 106:Core/Src/hall_detection.c **** 	}else{
 107:Core/Src/hall_detection.c **** 		return NO;
  73              		.loc 1 107 10 view .LVU9
  74 000a 0020     		movs	r0, #0
 108:Core/Src/hall_detection.c **** 	}
 109:Core/Src/hall_detection.c **** }
  75              		.loc 1 109 1 view .LVU10
  76 000c 7047     		bx	lr
  77              	.L8:
  78 000e 00BF     		.align	2
  79              	.L7:
  80 0010 00000000 		.word	.LANCHOR0
  81              		.cfi_endproc
  82              	.LFE236:
  84              		.section	.text.resetVariables,"ax",%progbits
  85              		.align	1
  86              		.global	resetVariables
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	resetVariables:
  93              	.LVL0:
  94              	.LFB238:
 110:Core/Src/hall_detection.c **** 
 111:Core/Src/hall_detection.c **** //https://dot-to-ascii.ggerganov.com/
 112:Core/Src/hall_detection.c **** /*
 113:Core/Src/hall_detection.c ****  *
 114:Core/Src/hall_detection.c **** +-------------------------+
 115:Core/Src/hall_detection.c **** |          start          |
 116:Core/Src/hall_detection.c **** +-------------------------+
 117:Core/Src/hall_detection.c ****   |
 118:Core/Src/hall_detection.c ****   |
 119:Core/Src/hall_detection.c ****   v
 120:Core/Src/hall_detection.c **** +-------------------------+
 121:Core/Src/hall_detection.c **** |                         | ---+
 122:Core/Src/hall_detection.c **** | WAIT_CURRENT_STATIONARY |    | still not stationary
 123:Core/Src/hall_detection.c **** |                         | <--+
 124:Core/Src/hall_detection.c **** +-------------------------+
 125:Core/Src/hall_detection.c ****   |
 126:Core/Src/hall_detection.c ****   |	the openloop stabilished
 127:Core/Src/hall_detection.c ****   v
 128:Core/Src/hall_detection.c **** +-------------------------+
 129:Core/Src/hall_detection.c **** |       ADQUISITION       | <+
 130:Core/Src/hall_detection.c **** +-------------------------+  |
 131:Core/Src/hall_detection.c ****   |                          |
 132:Core/Src/hall_detection.c ****   | zerocrossings detected   |
 133:Core/Src/hall_detection.c ****   v                          |
 134:Core/Src/hall_detection.c **** +-------------------------+  | still not 3 matching X!X!X! type results
 135:Core/Src/hall_detection.c **** |     INTERPRETATION      |  |
 136:Core/Src/hall_detection.c **** +-------------------------+  |
 137:Core/Src/hall_detection.c ****   |                          |
 138:Core/Src/hall_detection.c ****   | X!X!X! type result       |
 139:Core/Src/hall_detection.c ****   v                          |
ARM GAS  /tmp/cc2BWKyh.s 			page 5


 140:Core/Src/hall_detection.c **** +-------------------------+  |
 141:Core/Src/hall_detection.c **** |       VALIDATION        | -+
 142:Core/Src/hall_detection.c **** +-------------------------+
 143:Core/Src/hall_detection.c ****   |
 144:Core/Src/hall_detection.c ****   |	3 matching results, we are confident now
 145:Core/Src/hall_detection.c ****   v
 146:Core/Src/hall_detection.c **** +-------------------------+
 147:Core/Src/hall_detection.c **** |   PRESENTATION_FINISH   |
 148:Core/Src/hall_detection.c **** +-------------------------+
 149:Core/Src/hall_detection.c ****   |
 150:Core/Src/hall_detection.c ****   |
 151:Core/Src/hall_detection.c ****   v
 152:Core/Src/hall_detection.c **** +-------------------------+
 153:Core/Src/hall_detection.c **** |           end           |
 154:Core/Src/hall_detection.c **** +-------------------------+
 155:Core/Src/hall_detection.c **** 
 156:Core/Src/hall_detection.c **** */
 157:Core/Src/hall_detection.c **** /**
 158:Core/Src/hall_detection.c **** * \brief public function, to be included inside a 20Khz interruption routine, it manages the state 
 159:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 160:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 161:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 162:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 163:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 164:Core/Src/hall_detection.c **** */
 165:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
 166:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 167:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 168:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 169:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 170:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 171:Core/Src/hall_detection.c **** 		){
 172:Core/Src/hall_detection.c **** 	switch (detection_state) {
 173:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 174:Core/Src/hall_detection.c **** 			ticks=0;
 175:Core/Src/hall_detection.c **** 			resetVariables(&general);
 176:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 177:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 178:Core/Src/hall_detection.c **** 			break;
 179:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 180:Core/Src/hall_detection.c **** 			wait_for_the_current_stationary(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcu
 181:Core/Src/hall_detection.c **** 			ticks++;
 182:Core/Src/hall_detection.c **** 			break;
 183:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 184:Core/Src/hall_detection.c **** 			adquisition(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcurr2);
 185:Core/Src/hall_detection.c **** 			ticks++;
 186:Core/Src/hall_detection.c **** 			break;
 187:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 188:Core/Src/hall_detection.c **** 			interpretation(&detection_state, &general);
 189:Core/Src/hall_detection.c **** 			ticks++;
 190:Core/Src/hall_detection.c **** 			break;
 191:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 192:Core/Src/hall_detection.c **** 			ticks++;
 193:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 194:Core/Src/hall_detection.c **** 			ticks++;
 195:Core/Src/hall_detection.c **** 			break;
 196:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
ARM GAS  /tmp/cc2BWKyh.s 			page 6


 197:Core/Src/hall_detection.c **** 			present_and_finish(&detection_state,&general);
 198:Core/Src/hall_detection.c **** 			ticks++;
 199:Core/Src/hall_detection.c **** 			break;
 200:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 201:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 202:Core/Src/hall_detection.c **** 		default:
 203:Core/Src/hall_detection.c **** 			detection_state=detection_DISABLED;
 204:Core/Src/hall_detection.c **** 			break;
 205:Core/Src/hall_detection.c **** 	}
 206:Core/Src/hall_detection.c **** }
 207:Core/Src/hall_detection.c **** 
 208:Core/Src/hall_detection.c **** /**
 209:Core/Src/hall_detection.c **** * \brief just resets to 0 the huge structure used by the detection
 210:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 211:Core/Src/hall_detection.c **** */
 212:Core/Src/hall_detection.c **** void resetVariables(hall_detection_general_struct *gen){
  95              		.loc 1 212 56 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 212 56 is_stmt 0 view .LVU12
 100 0000 08B5     		push	{r3, lr}
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 3, -8
 104              		.cfi_offset 14, -4
 213:Core/Src/hall_detection.c **** 	*gen=empty_general;		//set everything to 0, im not memsetting
 105              		.loc 1 213 2 is_stmt 1 view .LVU13
 106              		.loc 1 213 6 is_stmt 0 view .LVU14
 107 0002 4FF4DC72 		mov	r2, #440
 108 0006 0021     		movs	r1, #0
 109 0008 FFF7FEFF 		bl	memset
 110              	.LVL1:
 214:Core/Src/hall_detection.c **** }
 111              		.loc 1 214 1 view .LVU15
 112 000c 08BD     		pop	{r3, pc}
 113              		.cfi_endproc
 114              	.LFE238:
 116              		.section	.text.validation,"ax",%progbits
 117              		.align	1
 118              		.global	validation
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	validation:
 125              	.LVL2:
 126              	.LFB242:
 215:Core/Src/hall_detection.c **** 
 216:Core/Src/hall_detection.c **** 
 217:Core/Src/hall_detection.c **** /**
 218:Core/Src/hall_detection.c **** * \brief the motor running in open loop control needs a bit of time to lock in place so current sig
 219:Core/Src/hall_detection.c **** * \param detection_state_enum* state,
 220:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen,
 221:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 222:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 223:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
ARM GAS  /tmp/cc2BWKyh.s 			page 7


 224:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 225:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 226:Core/Src/hall_detection.c **** */
 227:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
 228:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 229:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 230:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 231:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 232:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 233:Core/Src/hall_detection.c **** 		){
 234:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 235:Core/Src/hall_detection.c **** 	fill_buffers(state, gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 236:Core/Src/hall_detection.c **** 	//timeout
 237:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 238:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 239:Core/Src/hall_detection.c **** 		return;
 240:Core/Src/hall_detection.c **** 	}
 241:Core/Src/hall_detection.c **** 
 242:Core/Src/hall_detection.c ****     //endofadquisition
 243:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 244:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 245:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 246:Core/Src/hall_detection.c **** 				resetVariables(gen);
 247:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 248:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 249:Core/Src/hall_detection.c **** 				return;
 250:Core/Src/hall_detection.c **** 			}else{
 251:Core/Src/hall_detection.c **** 				resetVariables(gen);
 252:Core/Src/hall_detection.c **** 			}
 253:Core/Src/hall_detection.c **** 		}
 254:Core/Src/hall_detection.c **** 	}
 255:Core/Src/hall_detection.c **** }
 256:Core/Src/hall_detection.c **** 
 257:Core/Src/hall_detection.c **** /**
 258:Core/Src/hall_detection.c **** * \brief
 259:Core/Src/hall_detection.c **** * \param
 260:Core/Src/hall_detection.c **** */
 261:Core/Src/hall_detection.c **** void adquisition(
 262:Core/Src/hall_detection.c **** 		detection_state_enum* state,
 263:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 264:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 265:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 266:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 267:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 268:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 269:Core/Src/hall_detection.c **** 		){
 270:Core/Src/hall_detection.c **** 
 271:Core/Src/hall_detection.c **** 	fill_buffers(state, gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 272:Core/Src/hall_detection.c **** 
 273:Core/Src/hall_detection.c **** 	//timeout
 274:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 275:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 276:Core/Src/hall_detection.c **** 		return;
 277:Core/Src/hall_detection.c **** 	}
 278:Core/Src/hall_detection.c **** 
 279:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 280:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
ARM GAS  /tmp/cc2BWKyh.s 			page 8


 281:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 282:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 283:Core/Src/hall_detection.c **** 		}
 284:Core/Src/hall_detection.c **** 	}
 285:Core/Src/hall_detection.c **** }
 286:Core/Src/hall_detection.c **** 
 287:Core/Src/hall_detection.c **** /**
 288:Core/Src/hall_detection.c **** * \brief
 289:Core/Src/hall_detection.c **** * \param
 290:Core/Src/hall_detection.c **** */
 291:Core/Src/hall_detection.c **** void interpretation(detection_state_enum* state,hall_detection_general_struct *gen){
 292:Core/Src/hall_detection.c **** 
 293:Core/Src/hall_detection.c **** 	//timeout
 294:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 295:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 296:Core/Src/hall_detection.c **** 		return;
 297:Core/Src/hall_detection.c **** 	}
 298:Core/Src/hall_detection.c **** 
 299:Core/Src/hall_detection.c **** 	assign_closest_phase_to_hall(gen);
 300:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 301:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 302:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 303:Core/Src/hall_detection.c **** 
 304:Core/Src/hall_detection.c **** 
 305:Core/Src/hall_detection.c **** }
 306:Core/Src/hall_detection.c **** 
 307:Core/Src/hall_detection.c **** void validation(detection_state_enum* state,hall_detection_general_struct *gen){
 127              		.loc 1 307 80 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 308:Core/Src/hall_detection.c **** 
 309:Core/Src/hall_detection.c **** 	//timeout
 310:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 132              		.loc 1 310 2 view .LVU17
 133              		.loc 1 310 11 is_stmt 0 view .LVU18
 134 0000 494B     		ldr	r3, .L41
 135 0002 1A68     		ldr	r2, [r3]
 136              		.loc 1 310 4 view .LVU19
 137 0004 494B     		ldr	r3, .L41+4
 138 0006 9A42     		cmp	r2, r3
 139 0008 07D8     		bhi	.L34
 307:Core/Src/hall_detection.c **** 
 140              		.loc 1 307 80 view .LVU20
 141 000a F0B4     		push	{r4, r5, r6, r7}
 142              	.LCFI1:
 143              		.cfi_def_cfa_offset 16
 144              		.cfi_offset 4, -16
 145              		.cfi_offset 5, -12
 146              		.cfi_offset 6, -8
 147              		.cfi_offset 7, -4
 311:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 312:Core/Src/hall_detection.c **** 		return;
 313:Core/Src/hall_detection.c **** 	}
 314:Core/Src/hall_detection.c **** 
 315:Core/Src/hall_detection.c **** 	//reached results buffer full capacity
ARM GAS  /tmp/cc2BWKyh.s 			page 9


 316:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>TOTAL_NUMBEROFRESULTS){
 148              		.loc 1 316 2 is_stmt 1 view .LVU21
 149              		.loc 1 316 8 is_stmt 0 view .LVU22
 150 000c D1F84861 		ldr	r6, [r1, #328]
 151              		.loc 1 316 4 view .LVU23
 152 0010 062E     		cmp	r6, #6
 153 0012 05D8     		bhi	.L35
 154              	.LBB2:
 317:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 318:Core/Src/hall_detection.c **** 		return;
 319:Core/Src/hall_detection.c **** 	}
 320:Core/Src/hall_detection.c **** 
 321:Core/Src/hall_detection.c **** 	uint32_t all_phases_not_repeated=0;
 322:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 155              		.loc 1 322 16 view .LVU24
 156 0014 0022     		movs	r2, #0
 157              	.LBE2:
 321:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 158              		.loc 1 321 11 view .LVU25
 159 0016 1446     		mov	r4, r2
 160 0018 0BE0     		b	.L14
 161              	.L34:
 162              	.LCFI2:
 163              		.cfi_def_cfa_offset 0
 164              		.cfi_restore 4
 165              		.cfi_restore 5
 166              		.cfi_restore 6
 167              		.cfi_restore 7
 311:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 168              		.loc 1 311 3 is_stmt 1 view .LVU26
 311:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 169              		.loc 1 311 9 is_stmt 0 view .LVU27
 170 001a 0723     		movs	r3, #7
 171 001c 0370     		strb	r3, [r0]
 312:Core/Src/hall_detection.c **** 	}
 172              		.loc 1 312 3 is_stmt 1 view .LVU28
 173 001e 7047     		bx	lr
 174              	.L35:
 175              	.LCFI3:
 176              		.cfi_def_cfa_offset 16
 177              		.cfi_offset 4, -16
 178              		.cfi_offset 5, -12
 179              		.cfi_offset 6, -8
 180              		.cfi_offset 7, -4
 317:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 181              		.loc 1 317 3 view .LVU29
 317:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 182              		.loc 1 317 9 is_stmt 0 view .LVU30
 183 0020 0723     		movs	r3, #7
 184 0022 0370     		strb	r3, [r0]
 318:Core/Src/hall_detection.c **** 	}
 185              		.loc 1 318 3 is_stmt 1 view .LVU31
 186              	.L11:
 323:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 324:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 325:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 326:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
ARM GAS  /tmp/cc2BWKyh.s 			page 10


 327:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 328:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 329:Core/Src/hall_detection.c **** 		}
 330:Core/Src/hall_detection.c **** 	}
 331:Core/Src/hall_detection.c **** 
 332:Core/Src/hall_detection.c **** 	if(all_phases_not_repeated==((1<<hall_A)+(1<<hall_B)+(1<<hall_C))){
 333:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 334:Core/Src/hall_detection.c **** 	}else{
 335:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=NO;
 336:Core/Src/hall_detection.c **** 	}
 337:Core/Src/hall_detection.c **** 
 338:Core/Src/hall_detection.c **** 
 339:Core/Src/hall_detection.c **** 	uint32_t number_of_results_matching=0;
 340:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>=NUMBER_OF_VALID_MATCHING_RESULTS){			//only if enough adquisitions were m
 341:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 342:Core/Src/hall_detection.c **** 			number_of_results_matching=0;
 343:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 344:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 345:Core/Src/hall_detection.c **** 					if(
 346:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 347:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 348:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 349:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 350:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 351:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 352:Core/Src/hall_detection.c **** 							){//do they match?
 353:Core/Src/hall_detection.c **** 							number_of_results_matching++;
 354:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 355:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 356:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 357:Core/Src/hall_detection.c **** 							return;
 358:Core/Src/hall_detection.c **** 						}
 359:Core/Src/hall_detection.c **** 					}
 360:Core/Src/hall_detection.c **** 				}
 361:Core/Src/hall_detection.c **** 			}
 362:Core/Src/hall_detection.c **** 
 363:Core/Src/hall_detection.c **** 		}
 364:Core/Src/hall_detection.c **** 	}else{
 365:Core/Src/hall_detection.c **** 		*state=detection_ADQUISITION;
 366:Core/Src/hall_detection.c **** 		return;
 367:Core/Src/hall_detection.c **** 	}
 368:Core/Src/hall_detection.c **** }
 187              		.loc 1 368 1 is_stmt 0 view .LVU32
 188 0024 F0BC     		pop	{r4, r5, r6, r7}
 189              	.LCFI4:
 190              		.cfi_remember_state
 191              		.cfi_restore 7
 192              		.cfi_restore 6
 193              		.cfi_restore 5
 194              		.cfi_restore 4
 195              		.cfi_def_cfa_offset 0
 196 0026 7047     		bx	lr
 197              	.LVL3:
 198              	.L15:
 199              	.LCFI5:
 200              		.cfi_restore_state
 201              	.LBB3:
ARM GAS  /tmp/cc2BWKyh.s 			page 11


 325:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 202              		.loc 1 325 9 is_stmt 1 view .LVU33
 325:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 203              		.loc 1 325 11 is_stmt 0 view .LVU34
 204 0028 012B     		cmp	r3, #1
 205 002a 0FD0     		beq	.L36
 327:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 206              		.loc 1 327 9 is_stmt 1 view .LVU35
 327:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 207              		.loc 1 327 11 is_stmt 0 view .LVU36
 208 002c 022B     		cmp	r3, #2
 209 002e 10D0     		beq	.L37
 210              	.L16:
 322:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 211              		.loc 1 322 44 discriminator 2 view .LVU37
 212 0030 0132     		adds	r2, r2, #1
 213              	.LVL4:
 214              	.L14:
 322:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 215              		.loc 1 322 2 discriminator 1 view .LVU38
 216 0032 022A     		cmp	r2, #2
 217 0034 10D8     		bhi	.L38
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 218              		.loc 1 323 3 is_stmt 1 view .LVU39
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 219              		.loc 1 323 39 is_stmt 0 view .LVU40
 220 0036 731E     		subs	r3, r6, #1
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 221              		.loc 1 323 53 view .LVU41
 222 0038 01EB0313 		add	r3, r1, r3, lsl #4
 223 003c 1344     		add	r3, r3, r2
 224 003e 93F85831 		ldrb	r3, [r3, #344]	@ zero_extendqisi2
 323:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 225              		.loc 1 323 5 view .LVU42
 226 0042 002B     		cmp	r3, #0
 227 0044 F0D1     		bne	.L15
 324:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 228              		.loc 1 324 4 is_stmt 1 view .LVU43
 324:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 229              		.loc 1 324 27 is_stmt 0 view .LVU44
 230 0046 44F00104 		orr	r4, r4, #1
 231              	.LVL5:
 324:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 232              		.loc 1 324 27 view .LVU45
 233 004a F1E7     		b	.L16
 234              	.L36:
 326:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 235              		.loc 1 326 4 is_stmt 1 view .LVU46
 326:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 236              		.loc 1 326 27 is_stmt 0 view .LVU47
 237 004c 44F00204 		orr	r4, r4, #2
 238              	.LVL6:
 326:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 239              		.loc 1 326 27 view .LVU48
 240 0050 EEE7     		b	.L16
 241              	.L37:
 328:Core/Src/hall_detection.c **** 		}
ARM GAS  /tmp/cc2BWKyh.s 			page 12


 242              		.loc 1 328 4 is_stmt 1 view .LVU49
 328:Core/Src/hall_detection.c **** 		}
 243              		.loc 1 328 27 is_stmt 0 view .LVU50
 244 0052 44F00404 		orr	r4, r4, #4
 245              	.LVL7:
 328:Core/Src/hall_detection.c **** 		}
 246              		.loc 1 328 27 view .LVU51
 247 0056 EBE7     		b	.L16
 248              	.L38:
 328:Core/Src/hall_detection.c **** 		}
 249              		.loc 1 328 27 view .LVU52
 250              	.LBE3:
 332:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 251              		.loc 1 332 2 is_stmt 1 view .LVU53
 332:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 252              		.loc 1 332 4 is_stmt 0 view .LVU54
 253 0058 072C     		cmp	r4, #7
 254 005a 08D0     		beq	.L39
 335:Core/Src/hall_detection.c **** 	}
 255              		.loc 1 335 3 is_stmt 1 view .LVU55
 335:Core/Src/hall_detection.c **** 	}
 256              		.loc 1 335 48 is_stmt 0 view .LVU56
 257 005c 06F11403 		add	r3, r6, #20
 258 0060 1B01     		lsls	r3, r3, #4
 259 0062 0022     		movs	r2, #0
 260              	.LVL8:
 335:Core/Src/hall_detection.c **** 	}
 261              		.loc 1 335 48 view .LVU57
 262 0064 CA54     		strb	r2, [r1, r3]
 263              	.L20:
 339:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>=NUMBER_OF_VALID_MATCHING_RESULTS){			//only if enough adquisitions were m
 264              		.loc 1 339 2 is_stmt 1 view .LVU58
 265              	.LVL9:
 340:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 266              		.loc 1 340 2 view .LVU59
 340:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 267              		.loc 1 340 4 is_stmt 0 view .LVU60
 268 0066 022E     		cmp	r6, #2
 269 0068 5AD9     		bls	.L40
 270              	.LBB4:
 341:Core/Src/hall_detection.c **** 			number_of_results_matching=0;
 271              		.loc 1 341 17 view .LVU61
 272 006a 0022     		movs	r2, #0
 273 006c 4DE0     		b	.L21
 274              	.LVL10:
 275              	.L39:
 341:Core/Src/hall_detection.c **** 			number_of_results_matching=0;
 276              		.loc 1 341 17 view .LVU62
 277              	.LBE4:
 333:Core/Src/hall_detection.c **** 	}else{
 278              		.loc 1 333 3 is_stmt 1 view .LVU63
 333:Core/Src/hall_detection.c **** 	}else{
 279              		.loc 1 333 48 is_stmt 0 view .LVU64
 280 006e 06F11403 		add	r3, r6, #20
 281 0072 1B01     		lsls	r3, r3, #4
 282 0074 0122     		movs	r2, #1
 283              	.LVL11:
ARM GAS  /tmp/cc2BWKyh.s 			page 13


 333:Core/Src/hall_detection.c **** 	}else{
 284              		.loc 1 333 48 view .LVU65
 285 0076 CA54     		strb	r2, [r1, r3]
 286 0078 F5E7     		b	.L20
 287              	.LVL12:
 288              	.L25:
 289              	.LBB8:
 290              	.LBB5:
 344:Core/Src/hall_detection.c **** 					if(
 291              		.loc 1 344 54 discriminator 2 view .LVU66
 292 007a 0133     		adds	r3, r3, #1
 293              	.LVL13:
 294              	.L24:
 344:Core/Src/hall_detection.c **** 					if(
 295              		.loc 1 344 5 discriminator 1 view .LVU67
 296 007c 9E42     		cmp	r6, r3
 297 007e 43D9     		bls	.L23
 345:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 298              		.loc 1 345 6 is_stmt 1 view .LVU68
 346:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 299              		.loc 1 346 34 is_stmt 0 view .LVU69
 300 0080 01EB0214 		add	r4, r1, r2, lsl #4
 301 0084 94F85851 		ldrb	r5, [r4, #344]	@ zero_extendqisi2
 346:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 302              		.loc 1 346 65 view .LVU70
 303 0088 01EB0314 		add	r4, r1, r3, lsl #4
 304 008c 94F85841 		ldrb	r4, [r4, #344]	@ zero_extendqisi2
 345:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 305              		.loc 1 345 8 view .LVU71
 306 0090 A542     		cmp	r5, r4
 307 0092 F2D1     		bne	.L25
 347:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 308              		.loc 1 347 34 view .LVU72
 309 0094 01EB0214 		add	r4, r1, r2, lsl #4
 310 0098 94F85951 		ldrb	r5, [r4, #345]	@ zero_extendqisi2
 347:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 311              		.loc 1 347 65 view .LVU73
 312 009c 01EB0314 		add	r4, r1, r3, lsl #4
 313 00a0 94F85941 		ldrb	r4, [r4, #345]	@ zero_extendqisi2
 346:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 314              		.loc 1 346 69 view .LVU74
 315 00a4 A542     		cmp	r5, r4
 316 00a6 E8D1     		bne	.L25
 348:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 317              		.loc 1 348 34 view .LVU75
 318 00a8 01EB0214 		add	r4, r1, r2, lsl #4
 319 00ac 94F85A51 		ldrb	r5, [r4, #346]	@ zero_extendqisi2
 348:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 320              		.loc 1 348 65 view .LVU76
 321 00b0 01EB0314 		add	r4, r1, r3, lsl #4
 322 00b4 94F85A41 		ldrb	r4, [r4, #346]	@ zero_extendqisi2
 347:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 323              		.loc 1 347 69 view .LVU77
 324 00b8 A542     		cmp	r5, r4
 325 00ba DED1     		bne	.L25
 349:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 326              		.loc 1 349 37 view .LVU78
ARM GAS  /tmp/cc2BWKyh.s 			page 14


 327 00bc 01EB0214 		add	r4, r1, r2, lsl #4
 328 00c0 94F85B51 		ldrb	r5, [r4, #347]	@ zero_extendqisi2
 349:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 329              		.loc 1 349 71 view .LVU79
 330 00c4 01EB0314 		add	r4, r1, r3, lsl #4
 331 00c8 94F85B41 		ldrb	r4, [r4, #347]	@ zero_extendqisi2
 348:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 332              		.loc 1 348 69 view .LVU80
 333 00cc A542     		cmp	r5, r4
 334 00ce D4D1     		bne	.L25
 350:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 335              		.loc 1 350 37 view .LVU81
 336 00d0 01EB0214 		add	r4, r1, r2, lsl #4
 337 00d4 94F85C51 		ldrb	r5, [r4, #348]	@ zero_extendqisi2
 350:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 338              		.loc 1 350 71 view .LVU82
 339 00d8 01EB0314 		add	r4, r1, r3, lsl #4
 340 00dc 94F85C41 		ldrb	r4, [r4, #348]	@ zero_extendqisi2
 349:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 341              		.loc 1 349 75 view .LVU83
 342 00e0 A542     		cmp	r5, r4
 343 00e2 CAD1     		bne	.L25
 351:Core/Src/hall_detection.c **** 							){//do they match?
 344              		.loc 1 351 37 view .LVU84
 345 00e4 01EB0214 		add	r4, r1, r2, lsl #4
 346 00e8 94F85D51 		ldrb	r5, [r4, #349]	@ zero_extendqisi2
 351:Core/Src/hall_detection.c **** 							){//do they match?
 347              		.loc 1 351 71 view .LVU85
 348 00ec 01EB0314 		add	r4, r1, r3, lsl #4
 349 00f0 94F85D41 		ldrb	r4, [r4, #349]	@ zero_extendqisi2
 350:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 350              		.loc 1 350 75 view .LVU86
 351 00f4 A542     		cmp	r5, r4
 352 00f6 C0D1     		bne	.L25
 353:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 353              		.loc 1 353 8 is_stmt 1 view .LVU87
 353:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 354              		.loc 1 353 34 is_stmt 0 view .LVU88
 355 00f8 0137     		adds	r7, r7, #1
 356              	.LVL14:
 354:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 357              		.loc 1 354 7 is_stmt 1 view .LVU89
 354:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 358              		.loc 1 354 9 is_stmt 0 view .LVU90
 359 00fa 012F     		cmp	r7, #1
 360 00fc BDD9     		bls	.L25
 355:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 361              		.loc 1 355 8 is_stmt 1 view .LVU91
 355:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 362              		.loc 1 355 33 is_stmt 0 view .LVU92
 363 00fe C1F84C21 		str	r2, [r1, #332]
 356:Core/Src/hall_detection.c **** 							return;
 364              		.loc 1 356 8 is_stmt 1 view .LVU93
 356:Core/Src/hall_detection.c **** 							return;
 365              		.loc 1 356 14 is_stmt 0 view .LVU94
 366 0102 0623     		movs	r3, #6
 367              	.LVL15:
ARM GAS  /tmp/cc2BWKyh.s 			page 15


 356:Core/Src/hall_detection.c **** 							return;
 368              		.loc 1 356 14 view .LVU95
 369 0104 0370     		strb	r3, [r0]
 357:Core/Src/hall_detection.c **** 						}
 370              		.loc 1 357 8 is_stmt 1 view .LVU96
 371 0106 8DE7     		b	.L11
 372              	.LVL16:
 373              	.L23:
 357:Core/Src/hall_detection.c **** 						}
 374              		.loc 1 357 8 is_stmt 0 view .LVU97
 375              	.LBE5:
 341:Core/Src/hall_detection.c **** 			number_of_results_matching=0;
 376              		.loc 1 341 50 discriminator 2 view .LVU98
 377 0108 0132     		adds	r2, r2, #1
 378              	.LVL17:
 379              	.L21:
 341:Core/Src/hall_detection.c **** 			number_of_results_matching=0;
 380              		.loc 1 341 3 discriminator 1 view .LVU99
 381 010a 9642     		cmp	r6, r2
 382 010c 8AD9     		bls	.L11
 342:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 383              		.loc 1 342 4 is_stmt 1 view .LVU100
 384              	.LVL18:
 343:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 385              		.loc 1 343 4 view .LVU101
 343:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 386              		.loc 1 343 22 is_stmt 0 view .LVU102
 387 010e 02F11503 		add	r3, r2, #21
 388 0112 1B01     		lsls	r3, r3, #4
 389 0114 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 343:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 390              		.loc 1 343 6 view .LVU103
 391 0116 012B     		cmp	r3, #1
 392 0118 F6D1     		bne	.L23
 344:Core/Src/hall_detection.c **** 					if(
 393              		.loc 1 344 5 is_stmt 1 view .LVU104
 394              	.LBB6:
 344:Core/Src/hall_detection.c **** 					if(
 395              		.loc 1 344 10 view .LVU105
 344:Core/Src/hall_detection.c **** 					if(
 396              		.loc 1 344 19 is_stmt 0 view .LVU106
 397 011a 531C     		adds	r3, r2, #1
 398              	.LVL19:
 344:Core/Src/hall_detection.c **** 					if(
 399              		.loc 1 344 19 view .LVU107
 400              	.LBE6:
 342:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){							//skip the not valid results.
 401              		.loc 1 342 30 view .LVU108
 402 011c 0027     		movs	r7, #0
 403              	.LBB7:
 344:Core/Src/hall_detection.c **** 					if(
 404              		.loc 1 344 5 view .LVU109
 405 011e ADE7     		b	.L24
 406              	.LVL20:
 407              	.L40:
 344:Core/Src/hall_detection.c **** 					if(
 408              		.loc 1 344 5 view .LVU110
ARM GAS  /tmp/cc2BWKyh.s 			page 16


 409              	.LBE7:
 410              	.LBE8:
 365:Core/Src/hall_detection.c **** 		return;
 411              		.loc 1 365 3 is_stmt 1 view .LVU111
 365:Core/Src/hall_detection.c **** 		return;
 412              		.loc 1 365 9 is_stmt 0 view .LVU112
 413 0120 0323     		movs	r3, #3
 414 0122 0370     		strb	r3, [r0]
 366:Core/Src/hall_detection.c **** 	}
 415              		.loc 1 366 3 is_stmt 1 view .LVU113
 416 0124 7EE7     		b	.L11
 417              	.L42:
 418 0126 00BF     		.align	2
 419              	.L41:
 420 0128 00000000 		.word	ticks
 421 012c 38900D00 		.word	888888
 422              		.cfi_endproc
 423              	.LFE242:
 425              		.section	.text.present_and_finish,"ax",%progbits
 426              		.align	1
 427              		.global	present_and_finish
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu fpv4-sp-d16
 433              	present_and_finish:
 434              	.LVL21:
 435              	.LFB243:
 369:Core/Src/hall_detection.c **** void present_and_finish(detection_state_enum* state,hall_detection_general_struct *gen){
 436              		.loc 1 369 88 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		.loc 1 369 88 is_stmt 0 view .LVU115
 441 0000 38B5     		push	{r3, r4, r5, lr}
 442              	.LCFI6:
 443              		.cfi_def_cfa_offset 16
 444              		.cfi_offset 3, -16
 445              		.cfi_offset 4, -12
 446              		.cfi_offset 5, -8
 447              		.cfi_offset 14, -4
 448 0002 0446     		mov	r4, r0
 370:Core/Src/hall_detection.c **** 
 371:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 449              		.loc 1 371 2 is_stmt 1 view .LVU116
 450              	.LBB9:
 451              		.loc 1 371 7 view .LVU117
 452              	.LVL22:
 453              		.loc 1 371 16 is_stmt 0 view .LVU118
 454 0004 0023     		movs	r3, #0
 455              		.loc 1 371 2 view .LVU119
 456 0006 04E0     		b	.L44
 457              	.LVL23:
 458              	.L45:
 372:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 459              		.loc 1 372 3 is_stmt 1 discriminator 3 view .LVU120
 460              		.loc 1 372 18 is_stmt 0 discriminator 3 view .LVU121
ARM GAS  /tmp/cc2BWKyh.s 			page 17


 461 0008 CA18     		adds	r2, r1, r3
 462 000a 2020     		movs	r0, #32
 463 000c 82F8B001 		strb	r0, [r2, #432]
 371:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 464              		.loc 1 371 42 discriminator 3 view .LVU122
 465 0010 0133     		adds	r3, r3, #1
 466              	.LVL24:
 467              	.L44:
 371:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 468              		.loc 1 371 2 discriminator 1 view .LVU123
 469 0012 072B     		cmp	r3, #7
 470 0014 F8D9     		bls	.L45
 471              	.LBE9:
 472              	.LBB10:
 373:Core/Src/hall_detection.c **** 	}
 374:Core/Src/hall_detection.c **** 
 375:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 473              		.loc 1 375 16 view .LVU124
 474 0016 0023     		movs	r3, #0
 475              	.LVL25:
 476              		.loc 1 375 16 view .LVU125
 477 0018 19E0     		b	.L46
 478              	.LVL26:
 479              	.L47:
 376:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 377:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 378:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 480              		.loc 1 378 9 is_stmt 1 view .LVU126
 481              		.loc 1 378 62 is_stmt 0 view .LVU127
 482 001a 01EB0210 		add	r0, r1, r2, lsl #4
 483 001e 1844     		add	r0, r0, r3
 484 0020 90F85801 		ldrb	r0, [r0, #344]	@ zero_extendqisi2
 485              		.loc 1 378 11 view .LVU128
 486 0024 0128     		cmp	r0, #1
 487 0026 08D0     		beq	.L54
 379:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 380:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_C){
 488              		.loc 1 380 9 is_stmt 1 view .LVU129
 489              		.loc 1 380 11 is_stmt 0 view .LVU130
 490 0028 0228     		cmp	r0, #2
 491 002a 21D1     		bne	.L48
 381:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='C';
 492              		.loc 1 381 4 is_stmt 1 view .LVU131
 493              		.loc 1 381 19 is_stmt 0 view .LVU132
 494 002c 5800     		lsls	r0, r3, #1
 495              		.loc 1 381 22 view .LVU133
 496 002e 0130     		adds	r0, r0, #1
 497              		.loc 1 381 25 view .LVU134
 498 0030 0844     		add	r0, r0, r1
 499 0032 4325     		movs	r5, #67
 500 0034 80F8B051 		strb	r5, [r0, #432]
 501 0038 1AE0     		b	.L48
 502              	.L54:
 379:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 503              		.loc 1 379 4 is_stmt 1 view .LVU135
 379:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 504              		.loc 1 379 19 is_stmt 0 view .LVU136
ARM GAS  /tmp/cc2BWKyh.s 			page 18


 505 003a 5800     		lsls	r0, r3, #1
 379:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 506              		.loc 1 379 22 view .LVU137
 507 003c 0130     		adds	r0, r0, #1
 379:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 508              		.loc 1 379 25 view .LVU138
 509 003e 0844     		add	r0, r0, r1
 510 0040 4225     		movs	r5, #66
 511 0042 80F8B051 		strb	r5, [r0, #432]
 512 0046 13E0     		b	.L48
 513              	.L50:
 382:Core/Src/hall_detection.c **** 		}
 383:Core/Src/hall_detection.c **** 
 384:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_direct){
 385:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 386:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 514              		.loc 1 386 9 is_stmt 1 view .LVU139
 515              		.loc 1 386 11 is_stmt 0 view .LVU140
 516 0048 012A     		cmp	r2, #1
 517 004a 1ED0     		beq	.L55
 518              	.L51:
 375:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 519              		.loc 1 375 43 discriminator 2 view .LVU141
 520 004c 0133     		adds	r3, r3, #1
 521              	.LVL27:
 522              	.L46:
 375:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 523              		.loc 1 375 2 discriminator 1 view .LVU142
 524 004e 022B     		cmp	r3, #2
 525 0050 21D8     		bhi	.L56
 376:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 526              		.loc 1 376 3 is_stmt 1 view .LVU143
 376:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 527              		.loc 1 376 22 is_stmt 0 view .LVU144
 528 0052 D1F84C21 		ldr	r2, [r1, #332]
 376:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 529              		.loc 1 376 56 view .LVU145
 530 0056 01EB0210 		add	r0, r1, r2, lsl #4
 531 005a 1844     		add	r0, r0, r3
 532 005c 90F85801 		ldrb	r0, [r0, #344]	@ zero_extendqisi2
 376:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 533              		.loc 1 376 5 view .LVU146
 534 0060 0028     		cmp	r0, #0
 535 0062 DAD1     		bne	.L47
 377:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 536              		.loc 1 377 4 is_stmt 1 view .LVU147
 377:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 537              		.loc 1 377 19 is_stmt 0 view .LVU148
 538 0064 5800     		lsls	r0, r3, #1
 377:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 539              		.loc 1 377 22 view .LVU149
 540 0066 0130     		adds	r0, r0, #1
 377:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 541              		.loc 1 377 25 view .LVU150
 542 0068 0844     		add	r0, r0, r1
 543 006a 4125     		movs	r5, #65
 544 006c 80F8B051 		strb	r5, [r0, #432]
ARM GAS  /tmp/cc2BWKyh.s 			page 19


 545              	.L48:
 384:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 546              		.loc 1 384 3 is_stmt 1 view .LVU151
 384:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 547              		.loc 1 384 59 is_stmt 0 view .LVU152
 548 0070 01EB0212 		add	r2, r1, r2, lsl #4
 549 0074 1A44     		add	r2, r2, r3
 550 0076 92F85B21 		ldrb	r2, [r2, #347]	@ zero_extendqisi2
 384:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 551              		.loc 1 384 5 view .LVU153
 552 007a 002A     		cmp	r2, #0
 553 007c E4D1     		bne	.L50
 385:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 554              		.loc 1 385 4 is_stmt 1 view .LVU154
 385:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 555              		.loc 1 385 21 is_stmt 0 view .LVU155
 556 007e 01EB4302 		add	r2, r1, r3, lsl #1
 557 0082 2020     		movs	r0, #32
 558 0084 82F8B001 		strb	r0, [r2, #432]
 559 0088 E0E7     		b	.L51
 560              	.L55:
 387:Core/Src/hall_detection.c **** 			gen->message[i*2]='!';
 561              		.loc 1 387 4 is_stmt 1 view .LVU156
 562              		.loc 1 387 21 is_stmt 0 view .LVU157
 563 008a 01EB4302 		add	r2, r1, r3, lsl #1
 564 008e 2120     		movs	r0, #33
 565 0090 82F8B001 		strb	r0, [r2, #432]
 566 0094 DAE7     		b	.L51
 567              	.L56:
 568              		.loc 1 387 21 view .LVU158
 569              	.LBE10:
 388:Core/Src/hall_detection.c **** 		}
 389:Core/Src/hall_detection.c **** 	}
 390:Core/Src/hall_detection.c **** 
 391:Core/Src/hall_detection.c **** 	gen->message[messageLength-2]='\n';//two last characters
 570              		.loc 1 391 2 is_stmt 1 view .LVU159
 571              		.loc 1 391 31 is_stmt 0 view .LVU160
 572 0096 0A23     		movs	r3, #10
 573              	.LVL28:
 574              		.loc 1 391 31 view .LVU161
 575 0098 81F8B631 		strb	r3, [r1, #438]
 392:Core/Src/hall_detection.c **** 	gen->message[messageLength-1]='\r';
 576              		.loc 1 392 2 is_stmt 1 view .LVU162
 577              		.loc 1 392 31 is_stmt 0 view .LVU163
 578 009c 0D23     		movs	r3, #13
 579 009e 81F8B731 		strb	r3, [r1, #439]
 393:Core/Src/hall_detection.c **** 
 394:Core/Src/hall_detection.c **** #ifdef TESTuart
 395:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&general.message, messageLength,100);
 580              		.loc 1 395 2 is_stmt 1 view .LVU164
 581 00a2 6423     		movs	r3, #100
 582 00a4 0822     		movs	r2, #8
 583 00a6 0349     		ldr	r1, .L57
 584              	.LVL29:
 585              		.loc 1 395 2 is_stmt 0 view .LVU165
 586 00a8 0348     		ldr	r0, .L57+4
 587 00aa FFF7FEFF 		bl	HAL_UART_Transmit
ARM GAS  /tmp/cc2BWKyh.s 			page 20


 588              	.LVL30:
 396:Core/Src/hall_detection.c **** #endif
 397:Core/Src/hall_detection.c **** 
 398:Core/Src/hall_detection.c **** 	*state=detection_DISABLED;
 589              		.loc 1 398 2 is_stmt 1 view .LVU166
 590              		.loc 1 398 8 is_stmt 0 view .LVU167
 591 00ae 0023     		movs	r3, #0
 592 00b0 2370     		strb	r3, [r4]
 399:Core/Src/hall_detection.c **** }
 593              		.loc 1 399 1 view .LVU168
 594 00b2 38BD     		pop	{r3, r4, r5, pc}
 595              	.LVL31:
 596              	.L58:
 597              		.loc 1 399 1 view .LVU169
 598              		.align	2
 599              	.L57:
 600 00b4 B0010000 		.word	.LANCHOR1+432
 601 00b8 00000000 		.word	huart2
 602              		.cfi_endproc
 603              	.LFE243:
 605              		.section	.text.fill_buffers,"ax",%progbits
 606              		.align	1
 607              		.global	fill_buffers
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 611              		.fpu fpv4-sp-d16
 613              	fill_buffers:
 614              	.LVL32:
 615              	.LFB244:
 400:Core/Src/hall_detection.c **** 
 401:Core/Src/hall_detection.c **** /**
 402:Core/Src/hall_detection.c **** * \brief
 403:Core/Src/hall_detection.c **** * \param
 404:Core/Src/hall_detection.c **** */
 405:Core/Src/hall_detection.c **** void fill_buffers(detection_state_enum* state,hall_detection_general_struct *gen,
 406:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 407:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 408:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 409:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 410:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 411:Core/Src/hall_detection.c **** 		){
 616              		.loc 1 411 4 is_stmt 1 view -0
 617              		.cfi_startproc
 618              		@ args = 12, pretend = 0, frame = 0
 619              		@ frame_needed = 0, uses_anonymous_args = 0
 620              		@ link register save eliminated.
 621              		.loc 1 411 4 is_stmt 0 view .LVU171
 622 0000 30B4     		push	{r4, r5}
 623              	.LCFI7:
 624              		.cfi_def_cfa_offset 8
 625              		.cfi_offset 4, -8
 626              		.cfi_offset 5, -4
 627 0002 039C     		ldr	r4, [sp, #12]
 628 0004 0498     		ldr	r0, [sp, #16]
 629              	.LVL33:
 412:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/cc2BWKyh.s 			page 21


 413:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_B_calculated_C
 414:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 415:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1; //i suspect ADC measurements are one sample late, bec
 416:Core/Src/hall_detection.c **** 
 417:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 418:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr2;
 419:Core/Src/hall_detection.c **** 	//c=-a-b, NO REAL MEASUREMENT OF CURRENT C, assuming ABC currents ortogonality:
 420:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 421:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 422:Core/Src/hall_detection.c **** #endif
 423:Core/Src/hall_detection.c **** 
 424:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_C_calculated_B
 425:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 630              		.loc 1 425 2 is_stmt 1 view .LVU172
 631              		.loc 1 425 64 is_stmt 0 view .LVU173
 632 0006 4D68     		ldr	r5, [r1, #4]	@ float
 633              		.loc 1 425 34 view .LVU174
 634 0008 8D60     		str	r5, [r1, #8]	@ float
 426:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1;
 635              		.loc 1 426 2 is_stmt 1 view .LVU175
 636              		.loc 1 426 36 is_stmt 0 view .LVU176
 637 000a 2568     		ldr	r5, [r4]	@ float
 638              		.loc 1 426 34 view .LVU177
 639 000c 4D60     		str	r5, [r1, #4]	@ float
 427:Core/Src/hall_detection.c **** 	//b=-a-c, NO REAL MEASUREMENT OF CURRENT B, assuming ABC currents ortogonality:
 428:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 640              		.loc 1 428 2 is_stmt 1 view .LVU178
 641              		.loc 1 428 64 is_stmt 0 view .LVU179
 642 000e 0D6B     		ldr	r5, [r1, #48]	@ float
 643              		.loc 1 428 34 view .LVU180
 644 0010 4D63     		str	r5, [r1, #52]	@ float
 429:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= -*ADCcurr1-*ADCcurr2;
 645              		.loc 1 429 2 is_stmt 1 view .LVU181
 646              		.loc 1 429 37 is_stmt 0 view .LVU182
 647 0012 D4ED007A 		vldr.32	s15, [r4]
 648              		.loc 1 429 36 view .LVU183
 649 0016 F1EE677A 		vneg.f32	s15, s15
 650              		.loc 1 429 47 view .LVU184
 651 001a 90ED007A 		vldr.32	s14, [r0]
 652              		.loc 1 429 46 view .LVU185
 653 001e 77EEC77A 		vsub.f32	s15, s15, s14
 654              		.loc 1 429 34 view .LVU186
 655 0022 C1ED0C7A 		vstr.32	s15, [r1, #48]
 430:Core/Src/hall_detection.c **** 
 431:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 656              		.loc 1 431 2 is_stmt 1 view .LVU187
 657              		.loc 1 431 64 is_stmt 0 view .LVU188
 658 0026 CC6D     		ldr	r4, [r1, #92]	@ float
 659              		.loc 1 431 34 view .LVU189
 660 0028 0C66     		str	r4, [r1, #96]	@ float
 432:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 661              		.loc 1 432 2 is_stmt 1 view .LVU190
 662              		.loc 1 432 36 is_stmt 0 view .LVU191
 663 002a 0068     		ldr	r0, [r0]	@ float
 664              		.loc 1 432 34 view .LVU192
 665 002c C865     		str	r0, [r1, #92]	@ float
 433:Core/Src/hall_detection.c **** #endif
ARM GAS  /tmp/cc2BWKyh.s 			page 22


 434:Core/Src/hall_detection.c **** 
 435:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_B_C_calculated_A
 436:Core/Src/hall_detection.c **** 	//a=-b-bc, NO REAL MEASUREMENT OF CURRENT A, assuming ABC currents ortogonality:
 437:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 438:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 439:Core/Src/hall_detection.c **** 
 440:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 441:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr1;
 442:Core/Src/hall_detection.c **** 
 443:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 444:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 445:Core/Src/hall_detection.c **** #endif
 446:Core/Src/hall_detection.c **** 
 447:Core/Src/hall_detection.c **** 
 448:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[1]=gen->hallA.two_samples_buffer[0];
 666              		.loc 1 448 2 is_stmt 1 view .LVU193
 667              		.loc 1 448 64 is_stmt 0 view .LVU194
 668 002e 91F88800 		ldrb	r0, [r1, #136]	@ zero_extendqisi2
 669 0032 C0B2     		uxtb	r0, r0
 670              		.loc 1 448 34 view .LVU195
 671 0034 81F88900 		strb	r0, [r1, #137]
 449:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[0]= H1_gpio->state;
 672              		.loc 1 449 2 is_stmt 1 view .LVU196
 673              		.loc 1 449 43 is_stmt 0 view .LVU197
 674 0038 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 675              	.LVL34:
 676              		.loc 1 449 34 view .LVU198
 677 003a 81F88820 		strb	r2, [r1, #136]
 450:Core/Src/hall_detection.c **** 
 451:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[1]=gen->hallB.two_samples_buffer[0];
 678              		.loc 1 451 2 is_stmt 1 view .LVU199
 679              		.loc 1 451 64 is_stmt 0 view .LVU200
 680 003e 91F8B020 		ldrb	r2, [r1, #176]	@ zero_extendqisi2
 681 0042 D2B2     		uxtb	r2, r2
 682              		.loc 1 451 34 view .LVU201
 683 0044 81F8B120 		strb	r2, [r1, #177]
 452:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[0]= H2_gpio->state;
 684              		.loc 1 452 2 is_stmt 1 view .LVU202
 685              		.loc 1 452 43 is_stmt 0 view .LVU203
 686 0048 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 687              	.LVL35:
 688              		.loc 1 452 34 view .LVU204
 689 004a 81F8B030 		strb	r3, [r1, #176]
 453:Core/Src/hall_detection.c **** 
 454:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[1]=gen->hallC.two_samples_buffer[0];
 690              		.loc 1 454 2 is_stmt 1 view .LVU205
 691              		.loc 1 454 64 is_stmt 0 view .LVU206
 692 004e 91F8D830 		ldrb	r3, [r1, #216]	@ zero_extendqisi2
 693 0052 DBB2     		uxtb	r3, r3
 694              		.loc 1 454 34 view .LVU207
 695 0054 81F8D930 		strb	r3, [r1, #217]
 455:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[0]= H3_gpio->state;
 696              		.loc 1 455 2 is_stmt 1 view .LVU208
 697              		.loc 1 455 43 is_stmt 0 view .LVU209
 698 0058 029B     		ldr	r3, [sp, #8]
 699 005a DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 700              		.loc 1 455 34 view .LVU210
ARM GAS  /tmp/cc2BWKyh.s 			page 23


 701 005c 81F8D830 		strb	r3, [r1, #216]
 456:Core/Src/hall_detection.c **** }
 702              		.loc 1 456 1 view .LVU211
 703 0060 30BC     		pop	{r4, r5}
 704              	.LCFI8:
 705              		.cfi_restore 5
 706              		.cfi_restore 4
 707              		.cfi_def_cfa_offset 0
 708              	.LVL36:
 709              		.loc 1 456 1 view .LVU212
 710 0062 7047     		bx	lr
 711              		.cfi_endproc
 712              	.LFE244:
 714              		.section	.text.detect_N_current_zerocrossings,"ax",%progbits
 715              		.align	1
 716              		.global	detect_N_current_zerocrossings
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 720              		.fpu fpv4-sp-d16
 722              	detect_N_current_zerocrossings:
 723              	.LVL37:
 724              	.LFB246:
 457:Core/Src/hall_detection.c **** 
 458:Core/Src/hall_detection.c **** /**
 459:Core/Src/hall_detection.c **** * \brief
 460:Core/Src/hall_detection.c **** * \param
 461:Core/Src/hall_detection.c **** */
 462:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings(hall_detection_general_struct *gen,uint32_t N){
 463:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 464:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 465:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 466:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 467:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 468:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 469:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 470:Core/Src/hall_detection.c **** 	}
 471:Core/Src/hall_detection.c **** 	if(//if all buffers are full
 472:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 473:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 474:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 475:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 476:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 477:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 478:Core/Src/hall_detection.c **** 			){
 479:Core/Src/hall_detection.c **** 		return YES;//done detecting
 480:Core/Src/hall_detection.c **** 	}else{
 481:Core/Src/hall_detection.c **** 		return NO;//still ongoing
 482:Core/Src/hall_detection.c **** 	}
 483:Core/Src/hall_detection.c **** }
 484:Core/Src/hall_detection.c **** 
 485:Core/Src/hall_detection.c **** /**
 486:Core/Src/hall_detection.c **** * \brief
 487:Core/Src/hall_detection.c **** * \param
 488:Core/Src/hall_detection.c **** */
 489:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* currx,uint3
 725              		.loc 1 489 106 is_stmt 1 view -0
ARM GAS  /tmp/cc2BWKyh.s 			page 24


 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 490:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 730              		.loc 1 490 2 view .LVU214
 731              		.loc 1 490 37 is_stmt 0 view .LVU215
 732 0000 D1ED007A 		vldr.32	s15, [r1]
 491:Core/Src/hall_detection.c **** 			 (currx->two_samples_buffer[1]-currentADCoffset))<=0)
 733              		.loc 1 491 31 view .LVU216
 734 0004 91ED017A 		vldr.32	s14, [r1, #4]
 490:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 735              		.loc 1 490 58 view .LVU217
 736 0008 67EE877A 		vmul.f32	s15, s15, s14
 490:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 737              		.loc 1 490 4 view .LVU218
 738 000c F5EEC07A 		vcmpe.f32	s15, #0
 739 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 740 0014 00D9     		bls	.L76
 741              	.LVL38:
 742              	.L61:
 492:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 493:Core/Src/hall_detection.c **** 			){
 494:Core/Src/hall_detection.c **** 
 495:Core/Src/hall_detection.c **** 		if(currx->numberof_zerocrossings==0){			//only if this is the first zerocrossing detected
 496:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 497:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 498:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 499:Core/Src/hall_detection.c **** 					}else{
 500:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 501:Core/Src/hall_detection.c **** 					}
 502:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 503:Core/Src/hall_detection.c **** 		}else{
 504:Core/Src/hall_detection.c **** 			if((int32_t)(ticks-(currx->zerocrossings_tick[currx->numberof_zerocrossings-1]))>lowpassfilter_t
 505:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 506:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 507:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 508:Core/Src/hall_detection.c **** 					}else{
 509:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 510:Core/Src/hall_detection.c **** 					}
 511:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 512:Core/Src/hall_detection.c **** 			}
 513:Core/Src/hall_detection.c **** 		}
 514:Core/Src/hall_detection.c **** 	}
 515:Core/Src/hall_detection.c **** }
 743              		.loc 1 515 1 view .LVU219
 744 0016 7047     		bx	lr
 745              	.LVL39:
 746              	.L76:
 492:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 747              		.loc 1 492 13 view .LVU220
 748 0018 8B6A     		ldr	r3, [r1, #40]
 492:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 749              		.loc 1 492 5 view .LVU221
 750 001a 9342     		cmp	r3, r2
 751 001c FBD2     		bcs	.L61
 495:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
ARM GAS  /tmp/cc2BWKyh.s 			page 25


 752              		.loc 1 495 3 is_stmt 1 view .LVU222
 495:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 753              		.loc 1 495 5 is_stmt 0 view .LVU223
 754 001e BBB9     		cbnz	r3, .L64
 496:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 755              		.loc 1 496 6 is_stmt 1 view .LVU224
 496:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 756              		.loc 1 496 62 is_stmt 0 view .LVU225
 757 0020 9A1C     		adds	r2, r3, #2
 758              	.LVL40:
 496:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 759              		.loc 1 496 62 view .LVU226
 760 0022 41F82200 		str	r0, [r1, r2, lsl #2]
 497:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 761              		.loc 1 497 6 is_stmt 1 view .LVU227
 497:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 762              		.loc 1 497 34 is_stmt 0 view .LVU228
 763 0026 91ED007A 		vldr.32	s14, [r1]
 497:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 764              		.loc 1 497 63 view .LVU229
 765 002a D1ED017A 		vldr.32	s15, [r1, #4]
 497:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 766              		.loc 1 497 8 view .LVU230
 767 002e B4EEE77A 		vcmpe.f32	s14, s15
 768 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 769 0036 06DD     		ble	.L74
 498:Core/Src/hall_detection.c **** 					}else{
 770              		.loc 1 498 7 is_stmt 1 view .LVU231
 498:Core/Src/hall_detection.c **** 					}else{
 771              		.loc 1 498 67 is_stmt 0 view .LVU232
 772 0038 CA18     		adds	r2, r1, r3
 773 003a 0020     		movs	r0, #0
 774              	.LVL41:
 498:Core/Src/hall_detection.c **** 					}else{
 775              		.loc 1 498 67 view .LVU233
 776 003c 82F82000 		strb	r0, [r2, #32]
 777              	.LVL42:
 778              	.L67:
 502:Core/Src/hall_detection.c **** 		}else{
 779              		.loc 1 502 6 is_stmt 1 view .LVU234
 502:Core/Src/hall_detection.c **** 		}else{
 780              		.loc 1 502 35 is_stmt 0 view .LVU235
 781 0040 0133     		adds	r3, r3, #1
 782 0042 8B62     		str	r3, [r1, #40]
 783 0044 7047     		bx	lr
 784              	.LVL43:
 785              	.L74:
 500:Core/Src/hall_detection.c **** 					}
 786              		.loc 1 500 7 is_stmt 1 view .LVU236
 500:Core/Src/hall_detection.c **** 					}
 787              		.loc 1 500 67 is_stmt 0 view .LVU237
 788 0046 CA18     		adds	r2, r1, r3
 789 0048 0120     		movs	r0, #1
 790              	.LVL44:
 500:Core/Src/hall_detection.c **** 					}
 791              		.loc 1 500 67 view .LVU238
 792 004a 82F82000 		strb	r0, [r2, #32]
ARM GAS  /tmp/cc2BWKyh.s 			page 26


 793              	.LVL45:
 500:Core/Src/hall_detection.c **** 					}
 794              		.loc 1 500 67 view .LVU239
 795 004e F7E7     		b	.L67
 796              	.LVL46:
 797              	.L64:
 504:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 798              		.loc 1 504 4 is_stmt 1 view .LVU240
 504:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 799              		.loc 1 504 49 is_stmt 0 view .LVU241
 800 0050 5A1C     		adds	r2, r3, #1
 801              	.LVL47:
 504:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 802              		.loc 1 504 49 view .LVU242
 803 0052 51F82220 		ldr	r2, [r1, r2, lsl #2]
 504:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 804              		.loc 1 504 22 view .LVU243
 805 0056 821A     		subs	r2, r0, r2
 504:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 806              		.loc 1 504 6 view .LVU244
 807 0058 0F2A     		cmp	r2, #15
 808 005a DCDD     		ble	.L61
 505:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 809              		.loc 1 505 6 is_stmt 1 view .LVU245
 505:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 810              		.loc 1 505 62 is_stmt 0 view .LVU246
 811 005c 9A1C     		adds	r2, r3, #2
 812 005e 41F82200 		str	r0, [r1, r2, lsl #2]
 506:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 813              		.loc 1 506 6 is_stmt 1 view .LVU247
 506:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 814              		.loc 1 506 34 is_stmt 0 view .LVU248
 815 0062 91ED007A 		vldr.32	s14, [r1]
 506:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 816              		.loc 1 506 63 view .LVU249
 817 0066 D1ED017A 		vldr.32	s15, [r1, #4]
 506:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 818              		.loc 1 506 8 view .LVU250
 819 006a B4EEE77A 		vcmpe.f32	s14, s15
 820 006e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 821 0072 06DD     		ble	.L75
 507:Core/Src/hall_detection.c **** 					}else{
 822              		.loc 1 507 7 is_stmt 1 view .LVU251
 507:Core/Src/hall_detection.c **** 					}else{
 823              		.loc 1 507 67 is_stmt 0 view .LVU252
 824 0074 CA18     		adds	r2, r1, r3
 825 0076 0020     		movs	r0, #0
 826              	.LVL48:
 507:Core/Src/hall_detection.c **** 					}else{
 827              		.loc 1 507 67 view .LVU253
 828 0078 82F82000 		strb	r0, [r2, #32]
 829              	.LVL49:
 830              	.L70:
 511:Core/Src/hall_detection.c **** 			}
 831              		.loc 1 511 6 is_stmt 1 view .LVU254
 511:Core/Src/hall_detection.c **** 			}
 832              		.loc 1 511 35 is_stmt 0 view .LVU255
ARM GAS  /tmp/cc2BWKyh.s 			page 27


 833 007c 0133     		adds	r3, r3, #1
 834 007e 8B62     		str	r3, [r1, #40]
 835              		.loc 1 515 1 view .LVU256
 836 0080 C9E7     		b	.L61
 837              	.LVL50:
 838              	.L75:
 509:Core/Src/hall_detection.c **** 					}
 839              		.loc 1 509 7 is_stmt 1 view .LVU257
 509:Core/Src/hall_detection.c **** 					}
 840              		.loc 1 509 67 is_stmt 0 view .LVU258
 841 0082 CA18     		adds	r2, r1, r3
 842 0084 0120     		movs	r0, #1
 843              	.LVL51:
 509:Core/Src/hall_detection.c **** 					}
 844              		.loc 1 509 67 view .LVU259
 845 0086 82F82000 		strb	r0, [r2, #32]
 846              	.LVL52:
 509:Core/Src/hall_detection.c **** 					}
 847              		.loc 1 509 67 view .LVU260
 848 008a F7E7     		b	.L70
 849              		.cfi_endproc
 850              	.LFE246:
 852              		.section	.text.detect_N_hall_zerocrossings,"ax",%progbits
 853              		.align	1
 854              		.global	detect_N_hall_zerocrossings
 855              		.syntax unified
 856              		.thumb
 857              		.thumb_func
 858              		.fpu fpv4-sp-d16
 860              	detect_N_hall_zerocrossings:
 861              	.LVL53:
 862              	.LFB247:
 516:Core/Src/hall_detection.c **** 
 517:Core/Src/hall_detection.c **** /**
 518:Core/Src/hall_detection.c **** * \brief
 519:Core/Src/hall_detection.c **** * \param
 520:Core/Src/hall_detection.c **** */
 521:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings(uint32_t ticks,hall_measurements_struct* hallx,uint32_t N){
 863              		.loc 1 521 92 is_stmt 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 868              		.loc 1 521 92 is_stmt 0 view .LVU262
 869 0000 10B4     		push	{r4}
 870              	.LCFI9:
 871              		.cfi_def_cfa_offset 4
 872              		.cfi_offset 4, -4
 522:Core/Src/hall_detection.c **** 	if(hallx->two_samples_buffer[0]!=hallx->two_samples_buffer[1]){
 873              		.loc 1 522 2 is_stmt 1 view .LVU263
 874              		.loc 1 522 30 is_stmt 0 view .LVU264
 875 0002 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 876 0004 E4B2     		uxtb	r4, r4
 877              		.loc 1 522 60 view .LVU265
 878 0006 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 879 0008 DBB2     		uxtb	r3, r3
 880              		.loc 1 522 4 view .LVU266
ARM GAS  /tmp/cc2BWKyh.s 			page 28


 881 000a 9C42     		cmp	r4, r3
 882 000c 0CD0     		beq	.L77
 523:Core/Src/hall_detection.c **** 		if(hallx->numberof_zerocrossings<N){
 883              		.loc 1 523 3 is_stmt 1 view .LVU267
 884              		.loc 1 523 11 is_stmt 0 view .LVU268
 885 000e 4B6A     		ldr	r3, [r1, #36]
 886              		.loc 1 523 5 view .LVU269
 887 0010 9342     		cmp	r3, r2
 888 0012 09D2     		bcs	.L77
 524:Core/Src/hall_detection.c **** 			hallx->zerocrossings_tick[hallx->numberof_zerocrossings]=ticks;
 889              		.loc 1 524 4 is_stmt 1 view .LVU270
 890              		.loc 1 524 60 is_stmt 0 view .LVU271
 891 0014 01EB8302 		add	r2, r1, r3, lsl #2
 892              	.LVL54:
 893              		.loc 1 524 60 view .LVU272
 894 0018 5060     		str	r0, [r2, #4]
 525:Core/Src/hall_detection.c **** 			if(hallx->two_samples_buffer[0]!=0){
 895              		.loc 1 525 4 is_stmt 1 view .LVU273
 896              		.loc 1 525 32 is_stmt 0 view .LVU274
 897 001a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 898              		.loc 1 525 6 view .LVU275
 899 001c 3AB1     		cbz	r2, .L79
 526:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=rising_polarity;
 900              		.loc 1 526 5 is_stmt 1 view .LVU276
 901              		.loc 1 526 65 is_stmt 0 view .LVU277
 902 001e CA18     		adds	r2, r1, r3
 903 0020 0020     		movs	r0, #0
 904              	.LVL55:
 905              		.loc 1 526 65 view .LVU278
 906 0022 1077     		strb	r0, [r2, #28]
 907              	.LVL56:
 908              	.L80:
 527:Core/Src/hall_detection.c **** 			}else{
 528:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=falling_polarity;
 529:Core/Src/hall_detection.c **** 			}
 530:Core/Src/hall_detection.c **** 			hallx->numberof_zerocrossings++;
 909              		.loc 1 530 4 is_stmt 1 view .LVU279
 910              		.loc 1 530 33 is_stmt 0 view .LVU280
 911 0024 0133     		adds	r3, r3, #1
 912 0026 4B62     		str	r3, [r1, #36]
 913              	.L77:
 531:Core/Src/hall_detection.c **** 		}
 532:Core/Src/hall_detection.c **** 	}
 533:Core/Src/hall_detection.c **** }
 914              		.loc 1 533 1 view .LVU281
 915 0028 5DF8044B 		ldr	r4, [sp], #4
 916              	.LCFI10:
 917              		.cfi_remember_state
 918              		.cfi_restore 4
 919              		.cfi_def_cfa_offset 0
 920 002c 7047     		bx	lr
 921              	.LVL57:
 922              	.L79:
 923              	.LCFI11:
 924              		.cfi_restore_state
 528:Core/Src/hall_detection.c **** 			}
 925              		.loc 1 528 5 is_stmt 1 view .LVU282
ARM GAS  /tmp/cc2BWKyh.s 			page 29


 528:Core/Src/hall_detection.c **** 			}
 926              		.loc 1 528 65 is_stmt 0 view .LVU283
 927 002e CA18     		adds	r2, r1, r3
 928 0030 0120     		movs	r0, #1
 929              	.LVL58:
 528:Core/Src/hall_detection.c **** 			}
 930              		.loc 1 528 65 view .LVU284
 931 0032 1077     		strb	r0, [r2, #28]
 932              	.LVL59:
 528:Core/Src/hall_detection.c **** 			}
 933              		.loc 1 528 65 view .LVU285
 934 0034 F6E7     		b	.L80
 935              		.cfi_endproc
 936              	.LFE247:
 938              		.section	.text.detect_N_zerocrossings,"ax",%progbits
 939              		.align	1
 940              		.global	detect_N_zerocrossings
 941              		.syntax unified
 942              		.thumb
 943              		.thumb_func
 944              		.fpu fpv4-sp-d16
 946              	detect_N_zerocrossings:
 947              	.LVL60:
 948              	.LFB245:
 462:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 949              		.loc 1 462 87 is_stmt 1 view -0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
 952              		@ frame_needed = 0, uses_anonymous_args = 0
 462:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 953              		.loc 1 462 87 is_stmt 0 view .LVU287
 954 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 955              	.LCFI12:
 956              		.cfi_def_cfa_offset 24
 957              		.cfi_offset 3, -24
 958              		.cfi_offset 4, -20
 959              		.cfi_offset 5, -16
 960              		.cfi_offset 6, -12
 961              		.cfi_offset 7, -8
 962              		.cfi_offset 14, -4
 963 0002 0446     		mov	r4, r0
 964 0004 0D46     		mov	r5, r1
 463:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 965              		.loc 1 463 2 is_stmt 1 view .LVU288
 463:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 966              		.loc 1 463 19 is_stmt 0 view .LVU289
 967 0006 2D4B     		ldr	r3, .L93
 968 0008 1B68     		ldr	r3, [r3]
 463:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 969              		.loc 1 463 11 view .LVU290
 970 000a 2D4A     		ldr	r2, .L93+4
 971 000c 1068     		ldr	r0, [r2]
 972              	.LVL61:
 463:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 973              		.loc 1 463 11 view .LVU291
 974 000e C01A     		subs	r0, r0, r3
 463:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
ARM GAS  /tmp/cc2BWKyh.s 			page 30


 975              		.loc 1 463 4 view .LVU292
 976 0010 0228     		cmp	r0, #2
 977 0012 17D8     		bhi	.L92
 978              	.LVL62:
 979              	.L83:
 471:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 980              		.loc 1 471 2 is_stmt 1 view .LVU293
 472:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 981              		.loc 1 472 15 is_stmt 0 view .LVU294
 982 0014 E36A     		ldr	r3, [r4, #44]
 471:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 983              		.loc 1 471 4 view .LVU295
 984 0016 AB42     		cmp	r3, r5
 985 0018 43D3     		bcc	.L85
 473:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 986              		.loc 1 473 15 view .LVU296
 987 001a A36D     		ldr	r3, [r4, #88]
 472:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 988              		.loc 1 472 43 view .LVU297
 989 001c AB42     		cmp	r3, r5
 990 001e 42D3     		bcc	.L86
 474:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 991              		.loc 1 474 15 view .LVU298
 992 0020 D4F88430 		ldr	r3, [r4, #132]
 473:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 993              		.loc 1 473 43 view .LVU299
 994 0024 AB42     		cmp	r3, r5
 995 0026 40D3     		bcc	.L87
 475:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 996              		.loc 1 475 15 view .LVU300
 997 0028 D4F8AC30 		ldr	r3, [r4, #172]
 474:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 998              		.loc 1 474 43 view .LVU301
 999 002c AB42     		cmp	r3, r5
 1000 002e 3ED3     		bcc	.L88
 476:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1001              		.loc 1 476 15 view .LVU302
 1002 0030 D4F8D430 		ldr	r3, [r4, #212]
 475:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 1003              		.loc 1 475 43 view .LVU303
 1004 0034 AB42     		cmp	r3, r5
 1005 0036 3CD3     		bcc	.L89
 477:Core/Src/hall_detection.c **** 			){
 1006              		.loc 1 477 15 view .LVU304
 1007 0038 D4F8FC30 		ldr	r3, [r4, #252]
 476:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1008              		.loc 1 476 43 view .LVU305
 1009 003c AB42     		cmp	r3, r5
 1010 003e 3AD2     		bcs	.L90
 481:Core/Src/hall_detection.c **** 	}
 1011              		.loc 1 481 10 view .LVU306
 1012 0040 0020     		movs	r0, #0
 1013 0042 2FE0     		b	.L84
 1014              	.LVL63:
 1015              	.L92:
 464:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1016              		.loc 1 464 3 is_stmt 1 view .LVU307
ARM GAS  /tmp/cc2BWKyh.s 			page 31


 1017 0044 0622     		movs	r2, #6
 1018 0046 211D     		adds	r1, r4, #4
 1019              	.LVL64:
 464:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1020              		.loc 1 464 3 is_stmt 0 view .LVU308
 1021 0048 FFF7FEFF 		bl	detect_N_current_zerocrossings
 1022              	.LVL65:
 465:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1023              		.loc 1 465 3 is_stmt 1 view .LVU309
 465:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1024              		.loc 1 465 48 is_stmt 0 view .LVU310
 1025 004c 1B4F     		ldr	r7, .L93
 1026 004e 3B68     		ldr	r3, [r7]
 465:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1027              		.loc 1 465 3 view .LVU311
 1028 0050 1B4E     		ldr	r6, .L93+4
 1029 0052 3068     		ldr	r0, [r6]
 1030 0054 0622     		movs	r2, #6
 1031 0056 04F13001 		add	r1, r4, #48
 1032 005a C01A     		subs	r0, r0, r3
 1033 005c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1034              	.LVL66:
 466:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1035              		.loc 1 466 3 is_stmt 1 view .LVU312
 466:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1036              		.loc 1 466 48 is_stmt 0 view .LVU313
 1037 0060 3B68     		ldr	r3, [r7]
 466:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1038              		.loc 1 466 3 view .LVU314
 1039 0062 3068     		ldr	r0, [r6]
 1040 0064 0622     		movs	r2, #6
 1041 0066 04F15C01 		add	r1, r4, #92
 1042 006a C01A     		subs	r0, r0, r3
 1043 006c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1044              	.LVL67:
 467:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1045              		.loc 1 467 3 is_stmt 1 view .LVU315
 467:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1046              		.loc 1 467 46 is_stmt 0 view .LVU316
 1047 0070 3B68     		ldr	r3, [r7]
 467:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1048              		.loc 1 467 3 view .LVU317
 1049 0072 3068     		ldr	r0, [r6]
 1050 0074 0622     		movs	r2, #6
 1051 0076 04F18801 		add	r1, r4, #136
 1052 007a C01A     		subs	r0, r0, r3
 1053 007c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1054              	.LVL68:
 468:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1055              		.loc 1 468 3 is_stmt 1 view .LVU318
 468:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1056              		.loc 1 468 46 is_stmt 0 view .LVU319
 1057 0080 3B68     		ldr	r3, [r7]
 468:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1058              		.loc 1 468 3 view .LVU320
 1059 0082 3068     		ldr	r0, [r6]
 1060 0084 0622     		movs	r2, #6
ARM GAS  /tmp/cc2BWKyh.s 			page 32


 1061 0086 04F1B001 		add	r1, r4, #176
 1062 008a C01A     		subs	r0, r0, r3
 1063 008c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1064              	.LVL69:
 469:Core/Src/hall_detection.c **** 	}
 1065              		.loc 1 469 3 is_stmt 1 view .LVU321
 469:Core/Src/hall_detection.c **** 	}
 1066              		.loc 1 469 46 is_stmt 0 view .LVU322
 1067 0090 3B68     		ldr	r3, [r7]
 469:Core/Src/hall_detection.c **** 	}
 1068              		.loc 1 469 3 view .LVU323
 1069 0092 3068     		ldr	r0, [r6]
 1070 0094 0622     		movs	r2, #6
 1071 0096 04F1D801 		add	r1, r4, #216
 1072 009a C01A     		subs	r0, r0, r3
 1073 009c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1074              	.LVL70:
 1075 00a0 B8E7     		b	.L83
 1076              	.L85:
 481:Core/Src/hall_detection.c **** 	}
 1077              		.loc 1 481 10 view .LVU324
 1078 00a2 0020     		movs	r0, #0
 1079              	.L84:
 483:Core/Src/hall_detection.c **** 
 1080              		.loc 1 483 1 view .LVU325
 1081 00a4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1082              	.LVL71:
 1083              	.L86:
 481:Core/Src/hall_detection.c **** 	}
 1084              		.loc 1 481 10 view .LVU326
 1085 00a6 0020     		movs	r0, #0
 1086 00a8 FCE7     		b	.L84
 1087              	.L87:
 1088 00aa 0020     		movs	r0, #0
 1089 00ac FAE7     		b	.L84
 1090              	.L88:
 1091 00ae 0020     		movs	r0, #0
 1092 00b0 F8E7     		b	.L84
 1093              	.L89:
 1094 00b2 0020     		movs	r0, #0
 1095 00b4 F6E7     		b	.L84
 1096              	.L90:
 479:Core/Src/hall_detection.c **** 	}else{
 1097              		.loc 1 479 10 view .LVU327
 1098 00b6 0120     		movs	r0, #1
 1099 00b8 F4E7     		b	.L84
 1100              	.L94:
 1101 00ba 00BF     		.align	2
 1102              	.L93:
 1103 00bc 00000000 		.word	.LANCHOR1
 1104 00c0 00000000 		.word	ticks
 1105              		.cfi_endproc
 1106              	.LFE245:
 1108              		.section	.text.calculateElectricPeriod_inTicks,"ax",%progbits
 1109              		.align	1
 1110              		.global	calculateElectricPeriod_inTicks
 1111              		.syntax unified
ARM GAS  /tmp/cc2BWKyh.s 			page 33


 1112              		.thumb
 1113              		.thumb_func
 1114              		.fpu fpv4-sp-d16
 1116              	calculateElectricPeriod_inTicks:
 1117              	.LVL72:
 1118              	.LFB248:
 534:Core/Src/hall_detection.c **** 
 535:Core/Src/hall_detection.c **** /**
 536:Core/Src/hall_detection.c **** * \brief
 537:Core/Src/hall_detection.c **** * \param
 538:Core/Src/hall_detection.c **** */
 539:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples){
 1119              		.loc 1 539 91 is_stmt 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
 1124              		.loc 1 539 91 is_stmt 0 view .LVU329
 1125 0000 30B4     		push	{r4, r5}
 1126              	.LCFI13:
 1127              		.cfi_def_cfa_offset 8
 1128              		.cfi_offset 4, -8
 1129              		.cfi_offset 5, -4
 540:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1130              		.loc 1 540 2 is_stmt 1 view .LVU330
 1131              	.LVL73:
 541:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1132              		.loc 1 541 2 view .LVU331
 1133              	.LBB11:
 1134              		.loc 1 541 7 view .LVU332
 1135              		.loc 1 541 16 is_stmt 0 view .LVU333
 1136 0002 0023     		movs	r3, #0
 1137              	.LBE11:
 540:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1138              		.loc 1 540 11 view .LVU334
 1139 0004 1A46     		mov	r2, r3
 1140              	.LVL74:
 1141              	.L96:
 1142              	.LBB12:
 1143              		.loc 1 541 34 discriminator 1 view .LVU335
 1144 0006 4C1E     		subs	r4, r1, #1
 1145              		.loc 1 541 2 discriminator 1 view .LVU336
 1146 0008 9C42     		cmp	r4, r3
 1147 000a 39D9     		bls	.L99
 542:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1148              		.loc 1 542 3 is_stmt 1 discriminator 3 view .LVU337
 1149              		.loc 1 542 53 is_stmt 0 discriminator 3 view .LVU338
 1150 000c DC1C     		adds	r4, r3, #3
 1151 000e 00EB8404 		add	r4, r0, r4, lsl #2
 1152 0012 6468     		ldr	r4, [r4, #4]
 1153              		.loc 1 542 88 discriminator 3 view .LVU339
 1154 0014 9D1C     		adds	r5, r3, #2
 1155 0016 00EB8505 		add	r5, r0, r5, lsl #2
 1156 001a 6D68     		ldr	r5, [r5, #4]
 1157              		.loc 1 542 58 discriminator 3 view .LVU340
 1158 001c 641B     		subs	r4, r4, r5
 1159              		.loc 1 542 21 discriminator 3 view .LVU341
ARM GAS  /tmp/cc2BWKyh.s 			page 34


 1160 001e 2244     		add	r2, r2, r4
 1161              	.LVL75:
 543:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currB.zerocrossings_tick[i+1]-gen->currB.zerocrossings_tick[i]);
 1162              		.loc 1 543 3 is_stmt 1 discriminator 3 view .LVU342
 1163              		.loc 1 543 53 is_stmt 0 discriminator 3 view .LVU343
 1164 0020 03F10F04 		add	r4, r3, #15
 1165 0024 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1166              		.loc 1 543 88 discriminator 3 view .LVU344
 1167 0028 03F10E05 		add	r5, r3, #14
 1168 002c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1169              		.loc 1 543 58 discriminator 3 view .LVU345
 1170 0030 641B     		subs	r4, r4, r5
 1171              		.loc 1 543 21 discriminator 3 view .LVU346
 1172 0032 2244     		add	r2, r2, r4
 1173              	.LVL76:
 544:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallA.zerocrossings_tick[i+1]-gen->hallA.zerocrossings_tick[i]);
 1174              		.loc 1 544 3 is_stmt 1 discriminator 3 view .LVU347
 1175              		.loc 1 544 53 is_stmt 0 discriminator 3 view .LVU348
 1176 0034 03F12304 		add	r4, r3, #35
 1177 0038 00EB8404 		add	r4, r0, r4, lsl #2
 1178 003c 6468     		ldr	r4, [r4, #4]
 1179              		.loc 1 544 88 discriminator 3 view .LVU349
 1180 003e 03F12205 		add	r5, r3, #34
 1181 0042 00EB8505 		add	r5, r0, r5, lsl #2
 1182 0046 6D68     		ldr	r5, [r5, #4]
 1183              		.loc 1 544 58 discriminator 3 view .LVU350
 1184 0048 641B     		subs	r4, r4, r5
 1185              		.loc 1 544 21 discriminator 3 view .LVU351
 1186 004a 1444     		add	r4, r4, r2
 1187              	.LVL77:
 545:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallB.zerocrossings_tick[i+1]-gen->hallB.zerocrossings_tick[i]);
 1188              		.loc 1 545 3 is_stmt 1 discriminator 3 view .LVU352
 1189              		.loc 1 545 53 is_stmt 0 discriminator 3 view .LVU353
 1190 004c 03F12D02 		add	r2, r3, #45
 1191 0050 00EB8202 		add	r2, r0, r2, lsl #2
 1192 0054 5268     		ldr	r2, [r2, #4]
 1193              		.loc 1 545 88 discriminator 3 view .LVU354
 1194 0056 03F12C05 		add	r5, r3, #44
 1195 005a 00EB8505 		add	r5, r0, r5, lsl #2
 1196 005e 6D68     		ldr	r5, [r5, #4]
 1197              		.loc 1 545 58 discriminator 3 view .LVU355
 1198 0060 521B     		subs	r2, r2, r5
 1199              		.loc 1 545 21 discriminator 3 view .LVU356
 1200 0062 1444     		add	r4, r4, r2
 1201              	.LVL78:
 546:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallC.zerocrossings_tick[i+1]-gen->hallC.zerocrossings_tick[i]);
 1202              		.loc 1 546 3 is_stmt 1 discriminator 3 view .LVU357
 1203              		.loc 1 546 53 is_stmt 0 discriminator 3 view .LVU358
 1204 0064 03F13702 		add	r2, r3, #55
 1205 0068 00EB8202 		add	r2, r0, r2, lsl #2
 1206 006c 5268     		ldr	r2, [r2, #4]
 1207              		.loc 1 546 88 discriminator 3 view .LVU359
 1208 006e 03F13605 		add	r5, r3, #54
 1209 0072 00EB8505 		add	r5, r0, r5, lsl #2
 1210 0076 6D68     		ldr	r5, [r5, #4]
 1211              		.loc 1 546 58 discriminator 3 view .LVU360
 1212 0078 521B     		subs	r2, r2, r5
ARM GAS  /tmp/cc2BWKyh.s 			page 35


 1213              		.loc 1 546 21 discriminator 3 view .LVU361
 1214 007a 2244     		add	r2, r2, r4
 1215              	.LVL79:
 541:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1216              		.loc 1 541 38 discriminator 3 view .LVU362
 1217 007c 0133     		adds	r3, r3, #1
 1218              	.LVL80:
 541:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1219              		.loc 1 541 38 discriminator 3 view .LVU363
 1220 007e C2E7     		b	.L96
 1221              	.L99:
 541:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1222              		.loc 1 541 38 discriminator 3 view .LVU364
 1223              	.LBE12:
 547:Core/Src/hall_detection.c **** 	}
 548:Core/Src/hall_detection.c **** 
 549:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=(samples-1);
 1224              		.loc 1 549 2 is_stmt 1 view .LVU365
 1225              		.loc 1 549 20 is_stmt 0 view .LVU366
 1226 0080 B2FBF4F3 		udiv	r3, r2, r4
 1227              	.LVL81:
 550:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=5;
 1228              		.loc 1 550 2 is_stmt 1 view .LVU367
 1229              		.loc 1 550 20 is_stmt 0 view .LVU368
 1230 0084 064A     		ldr	r2, .L100
 1231 0086 A2FB0323 		umull	r2, r3, r2, r3
 1232              	.LVL82:
 1233              		.loc 1 550 20 view .LVU369
 1234 008a 9B08     		lsrs	r3, r3, #2
 1235              	.LVL83:
 551:Core/Src/hall_detection.c **** 
 552:Core/Src/hall_detection.c **** 	gen->results[gen->numberOfresults].electricPeriod_ticks=averagedsemiPeriod*2; //FOR torrot emulate
 1236              		.loc 1 552 2 is_stmt 1 view .LVU370
 1237              		.loc 1 552 18 is_stmt 0 view .LVU371
 1238 008c D0F84821 		ldr	r2, [r0, #328]
 1239              		.loc 1 552 76 view .LVU372
 1240 0090 5B00     		lsls	r3, r3, #1
 1241              	.LVL84:
 1242              		.loc 1 552 57 view .LVU373
 1243 0092 1532     		adds	r2, r2, #21
 1244 0094 00EB0210 		add	r0, r0, r2, lsl #4
 1245              	.LVL85:
 1246              		.loc 1 552 57 view .LVU374
 1247 0098 4360     		str	r3, [r0, #4]
 553:Core/Src/hall_detection.c **** }
 1248              		.loc 1 553 1 view .LVU375
 1249 009a 30BC     		pop	{r4, r5}
 1250              	.LCFI14:
 1251              		.cfi_restore 5
 1252              		.cfi_restore 4
 1253              		.cfi_def_cfa_offset 0
 1254 009c 7047     		bx	lr
 1255              	.L101:
 1256 009e 00BF     		.align	2
 1257              	.L100:
 1258 00a0 CDCCCCCC 		.word	-858993459
 1259              		.cfi_endproc
ARM GAS  /tmp/cc2BWKyh.s 			page 36


 1260              	.LFE248:
 1262              		.section	.text.adquisition,"ax",%progbits
 1263              		.align	1
 1264              		.global	adquisition
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1268              		.fpu fpv4-sp-d16
 1270              	adquisition:
 1271              	.LVL86:
 1272              	.LFB240:
 269:Core/Src/hall_detection.c **** 
 1273              		.loc 1 269 4 is_stmt 1 view -0
 1274              		.cfi_startproc
 1275              		@ args = 12, pretend = 0, frame = 0
 1276              		@ frame_needed = 0, uses_anonymous_args = 0
 269:Core/Src/hall_detection.c **** 
 1277              		.loc 1 269 4 is_stmt 0 view .LVU377
 1278 0000 70B5     		push	{r4, r5, r6, lr}
 1279              	.LCFI15:
 1280              		.cfi_def_cfa_offset 16
 1281              		.cfi_offset 4, -16
 1282              		.cfi_offset 5, -12
 1283              		.cfi_offset 6, -8
 1284              		.cfi_offset 14, -4
 1285 0002 84B0     		sub	sp, sp, #16
 1286              	.LCFI16:
 1287              		.cfi_def_cfa_offset 32
 1288 0004 0546     		mov	r5, r0
 1289 0006 0E46     		mov	r6, r1
 271:Core/Src/hall_detection.c **** 
 1290              		.loc 1 271 2 is_stmt 1 view .LVU378
 1291 0008 0A9C     		ldr	r4, [sp, #40]
 1292 000a 0294     		str	r4, [sp, #8]
 1293 000c 099C     		ldr	r4, [sp, #36]
 1294 000e 0194     		str	r4, [sp, #4]
 1295 0010 089C     		ldr	r4, [sp, #32]
 1296 0012 0094     		str	r4, [sp]
 1297 0014 FFF7FEFF 		bl	fill_buffers
 1298              	.LVL87:
 274:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1299              		.loc 1 274 2 view .LVU379
 274:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1300              		.loc 1 274 11 is_stmt 0 view .LVU380
 1301 0018 0D4B     		ldr	r3, .L108
 1302 001a 1B68     		ldr	r3, [r3]
 274:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1303              		.loc 1 274 4 view .LVU381
 1304 001c 0D4A     		ldr	r2, .L108+4
 1305 001e 9342     		cmp	r3, r2
 1306 0020 06D8     		bhi	.L106
 279:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1307              		.loc 1 279 2 is_stmt 1 view .LVU382
 279:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1308              		.loc 1 279 18 is_stmt 0 view .LVU383
 1309 0022 0D4A     		ldr	r2, .L108+8
 1310 0024 1268     		ldr	r2, [r2]
ARM GAS  /tmp/cc2BWKyh.s 			page 37


 279:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1311              		.loc 1 279 42 view .LVU384
 1312 0026 0232     		adds	r2, r2, #2
 279:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1313              		.loc 1 279 4 view .LVU385
 1314 0028 9342     		cmp	r3, r2
 1315 002a 04D8     		bhi	.L107
 1316              	.L102:
 285:Core/Src/hall_detection.c **** 
 1317              		.loc 1 285 1 view .LVU386
 1318 002c 04B0     		add	sp, sp, #16
 1319              	.LCFI17:
 1320              		.cfi_remember_state
 1321              		.cfi_def_cfa_offset 16
 1322              		@ sp needed
 1323 002e 70BD     		pop	{r4, r5, r6, pc}
 1324              	.LVL88:
 1325              	.L106:
 1326              	.LCFI18:
 1327              		.cfi_restore_state
 275:Core/Src/hall_detection.c **** 		return;
 1328              		.loc 1 275 3 is_stmt 1 view .LVU387
 275:Core/Src/hall_detection.c **** 		return;
 1329              		.loc 1 275 9 is_stmt 0 view .LVU388
 1330 0030 0723     		movs	r3, #7
 1331 0032 2B70     		strb	r3, [r5]
 276:Core/Src/hall_detection.c **** 	}
 1332              		.loc 1 276 3 is_stmt 1 view .LVU389
 1333 0034 FAE7     		b	.L102
 1334              	.L107:
 280:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1335              		.loc 1 280 3 view .LVU390
 280:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1336              		.loc 1 280 6 is_stmt 0 view .LVU391
 1337 0036 0621     		movs	r1, #6
 1338 0038 3046     		mov	r0, r6
 1339 003a FFF7FEFF 		bl	detect_N_zerocrossings
 1340              	.LVL89:
 280:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1341              		.loc 1 280 5 view .LVU392
 1342 003e 0128     		cmp	r0, #1
 1343 0040 F4D1     		bne	.L102
 281:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 1344              		.loc 1 281 4 is_stmt 1 view .LVU393
 1345 0042 0621     		movs	r1, #6
 1346 0044 3046     		mov	r0, r6
 1347 0046 FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1348              	.LVL90:
 282:Core/Src/hall_detection.c **** 		}
 1349              		.loc 1 282 4 view .LVU394
 282:Core/Src/hall_detection.c **** 		}
 1350              		.loc 1 282 10 is_stmt 0 view .LVU395
 1351 004a 0423     		movs	r3, #4
 1352 004c 2B70     		strb	r3, [r5]
 1353 004e EDE7     		b	.L102
 1354              	.L109:
 1355              		.align	2
ARM GAS  /tmp/cc2BWKyh.s 			page 38


 1356              	.L108:
 1357 0050 00000000 		.word	ticks
 1358 0054 38900D00 		.word	888888
 1359 0058 00000000 		.word	.LANCHOR1
 1360              		.cfi_endproc
 1361              	.LFE240:
 1363              		.global	__aeabi_ui2d
 1364              		.global	__aeabi_dmul
 1365              		.global	__aeabi_d2f
 1366              		.section	.text.is_deviation_from_period_acceptable,"ax",%progbits
 1367              		.align	1
 1368              		.global	is_deviation_from_period_acceptable
 1369              		.syntax unified
 1370              		.thumb
 1371              		.thumb_func
 1372              		.fpu fpv4-sp-d16
 1374              	is_deviation_from_period_acceptable:
 1375              	.LVL91:
 1376              	.LFB249:
 554:Core/Src/hall_detection.c **** 
 555:Core/Src/hall_detection.c **** /**
 556:Core/Src/hall_detection.c **** * \brief
 557:Core/Src/hall_detection.c **** * \param
 558:Core/Src/hall_detection.c **** */
 559:Core/Src/hall_detection.c **** 
 560:Core/Src/hall_detection.c **** 
 561:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
 1377              		.loc 1 561 130 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 0
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              		.loc 1 561 130 is_stmt 0 view .LVU397
 1382 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1383              	.LCFI19:
 1384              		.cfi_def_cfa_offset 24
 1385              		.cfi_offset 3, -24
 1386              		.cfi_offset 4, -20
 1387              		.cfi_offset 5, -16
 1388              		.cfi_offset 6, -12
 1389              		.cfi_offset 7, -8
 1390              		.cfi_offset 14, -4
 1391 0002 2DED028B 		vpush.64	{d8}
 1392              	.LCFI20:
 1393              		.cfi_def_cfa_offset 32
 1394              		.cfi_offset 80, -32
 1395              		.cfi_offset 81, -28
 1396 0006 0446     		mov	r4, r0
 1397 0008 B0EE408A 		vmov.f32	s16, s0
 1398 000c 0D46     		mov	r5, r1
 562:Core/Src/hall_detection.c **** 	float _semiperiod=gen->results[gen->numberOfresults].electricPeriod_ticks/2.0;
 1399              		.loc 1 562 2 is_stmt 1 view .LVU398
 1400              		.loc 1 562 36 is_stmt 0 view .LVU399
 1401 000e D0F84831 		ldr	r3, [r0, #328]
 1402              		.loc 1 562 54 view .LVU400
 1403 0012 1533     		adds	r3, r3, #21
 1404 0014 00EB0313 		add	r3, r0, r3, lsl #4
 1405              		.loc 1 562 75 view .LVU401
ARM GAS  /tmp/cc2BWKyh.s 			page 39


 1406 0018 5868     		ldr	r0, [r3, #4]
 1407              	.LVL92:
 1408              		.loc 1 562 75 view .LVU402
 1409 001a FFF7FEFF 		bl	__aeabi_ui2d
 1410              	.LVL93:
 1411              		.loc 1 562 75 view .LVU403
 1412 001e 0022     		movs	r2, #0
 1413 0020 204B     		ldr	r3, .L120
 1414 0022 FFF7FEFF 		bl	__aeabi_dmul
 1415              	.LVL94:
 1416              		.loc 1 562 8 view .LVU404
 1417 0026 FFF7FEFF 		bl	__aeabi_d2f
 1418              	.LVL95:
 1419 002a 07EE900A 		vmov	s15, r0
 1420              	.LVL96:
 563:Core/Src/hall_detection.c **** 	uint32_t _deviation_top=	_semiperiod +_semiperiod*tolerance_factor;
 1421              		.loc 1 563 2 is_stmt 1 view .LVU405
 1422              		.loc 1 563 51 is_stmt 0 view .LVU406
 1423 002e 27EE880A 		vmul.f32	s0, s15, s16
 1424              		.loc 1 563 39 view .LVU407
 1425 0032 30EE277A 		vadd.f32	s14, s0, s15
 1426              		.loc 1 563 11 view .LVU408
 1427 0036 BCEEC77A 		vcvt.u32.f32	s14, s14
 1428 003a 17EE107A 		vmov	r7, s14	@ int
 1429              	.LVL97:
 564:Core/Src/hall_detection.c **** 	uint32_t _deviation_bottom=	_semiperiod	-_semiperiod*tolerance_factor;
 1430              		.loc 1 564 2 is_stmt 1 view .LVU409
 1431              		.loc 1 564 42 is_stmt 0 view .LVU410
 1432 003e 77EEC07A 		vsub.f32	s15, s15, s0
 1433              		.loc 1 564 11 view .LVU411
 1434 0042 FCEEE77A 		vcvt.u32.f32	s15, s15
 1435 0046 17EE906A 		vmov	r6, s15	@ int
 1436              	.LVL98:
 565:Core/Src/hall_detection.c **** 	uint32_t _sampled_period=0;
 1437              		.loc 1 565 2 is_stmt 1 view .LVU412
 566:Core/Src/hall_detection.c **** 
 567:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1438              		.loc 1 567 2 view .LVU413
 1439              	.LBB13:
 1440              		.loc 1 567 7 view .LVU414
 1441              		.loc 1 567 16 is_stmt 0 view .LVU415
 1442 004a 0023     		movs	r3, #0
 1443              	.LVL99:
 1444              	.L111:
 1445              		.loc 1 567 34 discriminator 1 view .LVU416
 1446 004c 6A1E     		subs	r2, r5, #1
 1447              		.loc 1 567 2 discriminator 1 view .LVU417
 1448 004e 9A42     		cmp	r2, r3
 1449 0050 1ED9     		bls	.L119
 568:Core/Src/hall_detection.c **** 		_sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1450              		.loc 1 568 3 is_stmt 1 view .LVU418
 1451              		.loc 1 568 51 is_stmt 0 view .LVU419
 1452 0052 581C     		adds	r0, r3, #1
 1453              		.loc 1 568 49 view .LVU420
 1454 0054 DA1C     		adds	r2, r3, #3
 1455 0056 04EB8202 		add	r2, r4, r2, lsl #2
 1456 005a 5268     		ldr	r2, [r2, #4]
ARM GAS  /tmp/cc2BWKyh.s 			page 40


 1457              		.loc 1 568 84 view .LVU421
 1458 005c 991C     		adds	r1, r3, #2
 1459 005e 04EB8101 		add	r1, r4, r1, lsl #2
 1460 0062 4968     		ldr	r1, [r1, #4]
 1461              		.loc 1 568 18 view .LVU422
 1462 0064 521A     		subs	r2, r2, r1
 1463              	.LVL100:
 569:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1464              		.loc 1 569 3 is_stmt 1 view .LVU423
 1465              		.loc 1 569 5 is_stmt 0 view .LVU424
 1466 0066 9642     		cmp	r6, r2
 1467 0068 16D8     		bhi	.L114
 1468              		.loc 1 569 43 discriminator 1 view .LVU425
 1469 006a 9742     		cmp	r7, r2
 1470 006c 16D3     		bcc	.L115
 570:Core/Src/hall_detection.c **** 			return NO;
 571:Core/Src/hall_detection.c **** 		}
 572:Core/Src/hall_detection.c **** 
 573:Core/Src/hall_detection.c **** 		_sampled_period=(gen->currC.zerocrossings_tick[i+1]-gen->currC.zerocrossings_tick[i]);
 1471              		.loc 1 573 3 is_stmt 1 view .LVU426
 1472              		.loc 1 573 49 is_stmt 0 view .LVU427
 1473 006e 03F11902 		add	r2, r3, #25
 1474              	.LVL101:
 1475              		.loc 1 573 49 view .LVU428
 1476 0072 04EB8202 		add	r2, r4, r2, lsl #2
 1477 0076 5268     		ldr	r2, [r2, #4]
 1478              		.loc 1 573 84 view .LVU429
 1479 0078 1833     		adds	r3, r3, #24
 1480              	.LVL102:
 1481              		.loc 1 573 84 view .LVU430
 1482 007a 04EB8303 		add	r3, r4, r3, lsl #2
 1483              	.LVL103:
 1484              		.loc 1 573 84 view .LVU431
 1485 007e 5B68     		ldr	r3, [r3, #4]
 1486              		.loc 1 573 18 view .LVU432
 1487 0080 D21A     		subs	r2, r2, r3
 1488              	.LVL104:
 574:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1489              		.loc 1 574 3 is_stmt 1 view .LVU433
 1490              		.loc 1 574 5 is_stmt 0 view .LVU434
 1491 0082 9642     		cmp	r6, r2
 1492 0084 0CD8     		bhi	.L116
 567:Core/Src/hall_detection.c **** 		_sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1493              		.loc 1 567 38 discriminator 1 view .LVU435
 1494 0086 0346     		mov	r3, r0
 1495              		.loc 1 574 43 discriminator 1 view .LVU436
 1496 0088 9742     		cmp	r7, r2
 1497 008a DFD2     		bcs	.L111
 575:Core/Src/hall_detection.c **** 			return NO;
 1498              		.loc 1 575 11 view .LVU437
 1499 008c 0020     		movs	r0, #0
 1500              	.LVL105:
 1501              		.loc 1 575 11 view .LVU438
 1502 008e 00E0     		b	.L112
 1503              	.LVL106:
 1504              	.L119:
 1505              		.loc 1 575 11 view .LVU439
ARM GAS  /tmp/cc2BWKyh.s 			page 41


 1506              	.LBE13:
 576:Core/Src/hall_detection.c **** 		}
 577:Core/Src/hall_detection.c **** 	}
 578:Core/Src/hall_detection.c **** 	return YES;//acceptable
 1507              		.loc 1 578 9 view .LVU440
 1508 0090 0120     		movs	r0, #1
 1509              	.LVL107:
 1510              	.L112:
 579:Core/Src/hall_detection.c **** }
 1511              		.loc 1 579 1 view .LVU441
 1512 0092 BDEC028B 		vldm	sp!, {d8}
 1513              	.LCFI21:
 1514              		.cfi_remember_state
 1515              		.cfi_restore 80
 1516              		.cfi_restore 81
 1517              		.cfi_def_cfa_offset 24
 1518              	.LVL108:
 1519              		.loc 1 579 1 view .LVU442
 1520 0096 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1521              	.LVL109:
 1522              	.L114:
 1523              	.LCFI22:
 1524              		.cfi_restore_state
 1525              	.LBB14:
 570:Core/Src/hall_detection.c **** 		}
 1526              		.loc 1 570 11 view .LVU443
 1527 0098 0020     		movs	r0, #0
 1528 009a FAE7     		b	.L112
 1529              	.L115:
 570:Core/Src/hall_detection.c **** 		}
 1530              		.loc 1 570 11 view .LVU444
 1531 009c 0020     		movs	r0, #0
 1532 009e F8E7     		b	.L112
 1533              	.LVL110:
 1534              	.L116:
 575:Core/Src/hall_detection.c **** 		}
 1535              		.loc 1 575 11 view .LVU445
 1536 00a0 0020     		movs	r0, #0
 1537              	.LVL111:
 575:Core/Src/hall_detection.c **** 		}
 1538              		.loc 1 575 11 view .LVU446
 1539 00a2 F6E7     		b	.L112
 1540              	.L121:
 1541              		.align	2
 1542              	.L120:
 1543 00a4 0000E03F 		.word	1071644672
 1544              	.LBE14:
 1545              		.cfi_endproc
 1546              	.LFE249:
 1548              		.section	.text.are_all_periods_stable,"ax",%progbits
 1549              		.align	1
 1550              		.global	are_all_periods_stable
 1551              		.syntax unified
 1552              		.thumb
 1553              		.thumb_func
 1554              		.fpu fpv4-sp-d16
 1556              	are_all_periods_stable:
ARM GAS  /tmp/cc2BWKyh.s 			page 42


 1557              	.LVL112:
 1558              	.LFB250:
 580:Core/Src/hall_detection.c **** 
 581:Core/Src/hall_detection.c **** 
 582:Core/Src/hall_detection.c **** /**
 583:Core/Src/hall_detection.c **** * \brief
 584:Core/Src/hall_detection.c **** * \param
 585:Core/Src/hall_detection.c **** */
 586:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples){
 1559              		.loc 1 586 94 is_stmt 1 view -0
 1560              		.cfi_startproc
 1561              		@ args = 0, pretend = 0, frame = 0
 1562              		@ frame_needed = 0, uses_anonymous_args = 0
 1563              		.loc 1 586 94 is_stmt 0 view .LVU448
 1564 0000 38B5     		push	{r3, r4, r5, lr}
 1565              	.LCFI23:
 1566              		.cfi_def_cfa_offset 16
 1567              		.cfi_offset 3, -16
 1568              		.cfi_offset 4, -12
 1569              		.cfi_offset 5, -8
 1570              		.cfi_offset 14, -4
 1571 0002 0446     		mov	r4, r0
 1572 0004 0D46     		mov	r5, r1
 587:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,samples);
 1573              		.loc 1 587 4 is_stmt 1 view .LVU449
 1574 0006 FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1575              	.LVL113:
 588:Core/Src/hall_detection.c **** 	return 	is_deviation_from_period_acceptable(gen,TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS,samples);
 1576              		.loc 1 588 2 view .LVU450
 1577              		.loc 1 588 10 is_stmt 0 view .LVU451
 1578 000a 2946     		mov	r1, r5
 1579 000c 9FED020A 		vldr.32	s0, .L124
 1580 0010 2046     		mov	r0, r4
 1581 0012 FFF7FEFF 		bl	is_deviation_from_period_acceptable
 1582              	.LVL114:
 589:Core/Src/hall_detection.c **** }
 1583              		.loc 1 589 1 view .LVU452
 1584 0016 38BD     		pop	{r3, r4, r5, pc}
 1585              	.LVL115:
 1586              	.L125:
 1587              		.loc 1 589 1 view .LVU453
 1588              		.align	2
 1589              	.L124:
 1590 0018 CDCCCC3D 		.word	1036831949
 1591              		.cfi_endproc
 1592              	.LFE250:
 1594              		.section	.text.wait_for_the_current_stationary,"ax",%progbits
 1595              		.align	1
 1596              		.global	wait_for_the_current_stationary
 1597              		.syntax unified
 1598              		.thumb
 1599              		.thumb_func
 1600              		.fpu fpv4-sp-d16
 1602              	wait_for_the_current_stationary:
 1603              	.LVL116:
 1604              	.LFB239:
 233:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
ARM GAS  /tmp/cc2BWKyh.s 			page 43


 1605              		.loc 1 233 4 is_stmt 1 view -0
 1606              		.cfi_startproc
 1607              		@ args = 12, pretend = 0, frame = 0
 1608              		@ frame_needed = 0, uses_anonymous_args = 0
 233:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1609              		.loc 1 233 4 is_stmt 0 view .LVU455
 1610 0000 70B5     		push	{r4, r5, r6, lr}
 1611              	.LCFI24:
 1612              		.cfi_def_cfa_offset 16
 1613              		.cfi_offset 4, -16
 1614              		.cfi_offset 5, -12
 1615              		.cfi_offset 6, -8
 1616              		.cfi_offset 14, -4
 1617 0002 84B0     		sub	sp, sp, #16
 1618              	.LCFI25:
 1619              		.cfi_def_cfa_offset 32
 1620 0004 0546     		mov	r5, r0
 1621 0006 0E46     		mov	r6, r1
 235:Core/Src/hall_detection.c **** 	//timeout
 1622              		.loc 1 235 2 is_stmt 1 view .LVU456
 1623 0008 0A9C     		ldr	r4, [sp, #40]
 1624 000a 0294     		str	r4, [sp, #8]
 1625 000c 099C     		ldr	r4, [sp, #36]
 1626 000e 0194     		str	r4, [sp, #4]
 1627 0010 089C     		ldr	r4, [sp, #32]
 1628 0012 0094     		str	r4, [sp]
 1629 0014 FFF7FEFF 		bl	fill_buffers
 1630              	.LVL117:
 237:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1631              		.loc 1 237 2 view .LVU457
 237:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1632              		.loc 1 237 11 is_stmt 0 view .LVU458
 1633 0018 144B     		ldr	r3, .L134
 1634 001a 1B68     		ldr	r3, [r3]
 237:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1635              		.loc 1 237 4 view .LVU459
 1636 001c 144A     		ldr	r2, .L134+4
 1637 001e 9342     		cmp	r3, r2
 1638 0020 06D8     		bhi	.L131
 243:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1639              		.loc 1 243 2 is_stmt 1 view .LVU460
 243:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1640              		.loc 1 243 18 is_stmt 0 view .LVU461
 1641 0022 144A     		ldr	r2, .L134+8
 1642 0024 1268     		ldr	r2, [r2]
 243:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1643              		.loc 1 243 42 view .LVU462
 1644 0026 0232     		adds	r2, r2, #2
 243:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1645              		.loc 1 243 4 view .LVU463
 1646 0028 9342     		cmp	r3, r2
 1647 002a 04D8     		bhi	.L132
 1648              	.L126:
 255:Core/Src/hall_detection.c **** 
 1649              		.loc 1 255 1 view .LVU464
 1650 002c 04B0     		add	sp, sp, #16
 1651              	.LCFI26:
ARM GAS  /tmp/cc2BWKyh.s 			page 44


 1652              		.cfi_remember_state
 1653              		.cfi_def_cfa_offset 16
 1654              		@ sp needed
 1655 002e 70BD     		pop	{r4, r5, r6, pc}
 1656              	.LVL118:
 1657              	.L131:
 1658              	.LCFI27:
 1659              		.cfi_restore_state
 238:Core/Src/hall_detection.c **** 		return;
 1660              		.loc 1 238 3 is_stmt 1 view .LVU465
 238:Core/Src/hall_detection.c **** 		return;
 1661              		.loc 1 238 9 is_stmt 0 view .LVU466
 1662 0030 0723     		movs	r3, #7
 1663 0032 2B70     		strb	r3, [r5]
 239:Core/Src/hall_detection.c **** 	}
 1664              		.loc 1 239 3 is_stmt 1 view .LVU467
 1665 0034 FAE7     		b	.L126
 1666              	.L132:
 244:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1667              		.loc 1 244 3 view .LVU468
 244:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1668              		.loc 1 244 6 is_stmt 0 view .LVU469
 1669 0036 0321     		movs	r1, #3
 1670 0038 3046     		mov	r0, r6
 1671 003a FFF7FEFF 		bl	detect_N_zerocrossings
 1672              	.LVL119:
 244:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1673              		.loc 1 244 5 view .LVU470
 1674 003e 0128     		cmp	r0, #1
 1675 0040 F4D1     		bne	.L126
 245:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1676              		.loc 1 245 4 is_stmt 1 view .LVU471
 245:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1677              		.loc 1 245 7 is_stmt 0 view .LVU472
 1678 0042 0321     		movs	r1, #3
 1679 0044 3046     		mov	r0, r6
 1680 0046 FFF7FEFF 		bl	are_all_periods_stable
 1681              	.LVL120:
 245:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1682              		.loc 1 245 6 view .LVU473
 1683 004a 0128     		cmp	r0, #1
 1684 004c 03D0     		beq	.L133
 251:Core/Src/hall_detection.c **** 			}
 1685              		.loc 1 251 5 is_stmt 1 view .LVU474
 1686 004e 3046     		mov	r0, r6
 1687 0050 FFF7FEFF 		bl	resetVariables
 1688              	.LVL121:
 1689 0054 EAE7     		b	.L126
 1690              	.L133:
 246:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 1691              		.loc 1 246 5 view .LVU475
 1692 0056 3046     		mov	r0, r6
 1693 0058 FFF7FEFF 		bl	resetVariables
 1694              	.LVL122:
 247:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1695              		.loc 1 247 5 view .LVU476
 247:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
ARM GAS  /tmp/cc2BWKyh.s 			page 45


 1696              		.loc 1 247 36 is_stmt 0 view .LVU477
 1697 005c 034B     		ldr	r3, .L134
 1698 005e 1A68     		ldr	r2, [r3]
 1699 0060 044B     		ldr	r3, .L134+8
 1700 0062 1A60     		str	r2, [r3]
 248:Core/Src/hall_detection.c **** 				return;
 1701              		.loc 1 248 5 is_stmt 1 view .LVU478
 248:Core/Src/hall_detection.c **** 				return;
 1702              		.loc 1 248 11 is_stmt 0 view .LVU479
 1703 0064 0323     		movs	r3, #3
 1704 0066 2B70     		strb	r3, [r5]
 249:Core/Src/hall_detection.c **** 			}else{
 1705              		.loc 1 249 5 is_stmt 1 view .LVU480
 1706 0068 E0E7     		b	.L126
 1707              	.L135:
 1708 006a 00BF     		.align	2
 1709              	.L134:
 1710 006c 00000000 		.word	ticks
 1711 0070 38900D00 		.word	888888
 1712 0074 00000000 		.word	.LANCHOR1
 1713              		.cfi_endproc
 1714              	.LFE239:
 1716              		.section	.text.absolute,"ax",%progbits
 1717              		.align	1
 1718              		.global	absolute
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1722              		.fpu fpv4-sp-d16
 1724              	absolute:
 1725              	.LVL123:
 1726              	.LFB251:
 590:Core/Src/hall_detection.c **** 
 591:Core/Src/hall_detection.c **** 
 592:Core/Src/hall_detection.c **** ///**
 593:Core/Src/hall_detection.c **** //* \brief
 594:Core/Src/hall_detection.c **** //* \param
 595:Core/Src/hall_detection.c **** //*/
 596:Core/Src/hall_detection.c **** //void swap_hall_gpios_with_detected_results(hall_pin_info* pin_infoH1,hall_pin_info* pin_infoH2,ha
 597:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH1=*pin_infoH1;
 598:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH2=*pin_infoH2;
 599:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH3=*pin_infoH3;
 600:Core/Src/hall_detection.c **** //
 601:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_A]) {
 602:Core/Src/hall_detection.c **** //		case hall_A:
 603:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH1;
 604:Core/Src/hall_detection.c **** //			break;
 605:Core/Src/hall_detection.c **** //		case hall_B:
 606:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH1;
 607:Core/Src/hall_detection.c **** //			break;
 608:Core/Src/hall_detection.c **** //		case hall_C:
 609:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH1;
 610:Core/Src/hall_detection.c **** //			break;
 611:Core/Src/hall_detection.c **** //		default:
 612:Core/Src/hall_detection.c **** //			break;
 613:Core/Src/hall_detection.c **** //	}
 614:Core/Src/hall_detection.c **** //
ARM GAS  /tmp/cc2BWKyh.s 			page 46


 615:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_B]) {
 616:Core/Src/hall_detection.c **** //		case hall_A:
 617:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH2;
 618:Core/Src/hall_detection.c **** //			break;
 619:Core/Src/hall_detection.c **** //		case hall_B:
 620:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH2;
 621:Core/Src/hall_detection.c **** //			break;
 622:Core/Src/hall_detection.c **** //		case hall_C:
 623:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH2;
 624:Core/Src/hall_detection.c **** //			break;
 625:Core/Src/hall_detection.c **** //		default:
 626:Core/Src/hall_detection.c **** //			break;
 627:Core/Src/hall_detection.c **** //	}
 628:Core/Src/hall_detection.c **** //
 629:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_C]) {
 630:Core/Src/hall_detection.c **** //		case hall_A:
 631:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH3;
 632:Core/Src/hall_detection.c **** //			break;
 633:Core/Src/hall_detection.c **** //		case hall_B:
 634:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH3;
 635:Core/Src/hall_detection.c **** //			break;
 636:Core/Src/hall_detection.c **** //		case hall_C:
 637:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH3;
 638:Core/Src/hall_detection.c **** //			break;
 639:Core/Src/hall_detection.c **** //		default:
 640:Core/Src/hall_detection.c **** //			break;
 641:Core/Src/hall_detection.c **** //	}
 642:Core/Src/hall_detection.c **** //
 643:Core/Src/hall_detection.c **** //}
 644:Core/Src/hall_detection.c **** /**
 645:Core/Src/hall_detection.c **** * \brief
 646:Core/Src/hall_detection.c **** * \param
 647:Core/Src/hall_detection.c **** */
 648:Core/Src/hall_detection.c **** 
 649:Core/Src/hall_detection.c **** int32_t absolute(int32_t x){
 1727              		.loc 1 649 28 view -0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 0
 1730              		@ frame_needed = 0, uses_anonymous_args = 0
 1731              		@ link register save eliminated.
 650:Core/Src/hall_detection.c ****     return (int32_t)x < (int32_t)0 ? -x : x;
 1732              		.loc 1 650 5 view .LVU482
 651:Core/Src/hall_detection.c **** }
 1733              		.loc 1 651 1 is_stmt 0 view .LVU483
 1734 0000 0028     		cmp	r0, #0
 1735 0002 B8BF     		it	lt
 1736 0004 4042     		rsblt	r0, r0, #0
 1737              	.LVL124:
 1738              		.loc 1 651 1 view .LVU484
 1739 0006 7047     		bx	lr
 1740              		.cfi_endproc
 1741              	.LFE251:
 1743              		.global	__aeabi_d2iz
 1744              		.section	.text.assign_closest_phase_to_hall,"ax",%progbits
 1745              		.align	1
 1746              		.global	assign_closest_phase_to_hall
 1747              		.syntax unified
ARM GAS  /tmp/cc2BWKyh.s 			page 47


 1748              		.thumb
 1749              		.thumb_func
 1750              		.fpu fpv4-sp-d16
 1752              	assign_closest_phase_to_hall:
 1753              	.LVL125:
 1754              	.LFB252:
 652:Core/Src/hall_detection.c **** 
 653:Core/Src/hall_detection.c **** //
 654:Core/Src/hall_detection.c **** /**
 655:Core/Src/hall_detection.c **** * \brief
 656:Core/Src/hall_detection.c **** * \param
 657:Core/Src/hall_detection.c **** */
 658:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen){
 1755              		.loc 1 658 70 is_stmt 1 view -0
 1756              		.cfi_startproc
 1757              		@ args = 0, pretend = 0, frame = 0
 1758              		@ frame_needed = 0, uses_anonymous_args = 0
 1759              		.loc 1 658 70 is_stmt 0 view .LVU486
 1760 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 1761              	.LCFI28:
 1762              		.cfi_def_cfa_offset 32
 1763              		.cfi_offset 3, -32
 1764              		.cfi_offset 4, -28
 1765              		.cfi_offset 5, -24
 1766              		.cfi_offset 6, -20
 1767              		.cfi_offset 7, -16
 1768              		.cfi_offset 8, -12
 1769              		.cfi_offset 9, -8
 1770              		.cfi_offset 14, -4
 1771 0004 0446     		mov	r4, r0
 659:Core/Src/hall_detection.c **** 
 660:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 1772              		.loc 1 660 2 is_stmt 1 view .LVU487
 1773              	.LBB15:
 1774              		.loc 1 660 7 view .LVU488
 1775              	.LVL126:
 1776              		.loc 1 660 16 is_stmt 0 view .LVU489
 1777 0006 0025     		movs	r5, #0
 1778              	.LVL127:
 1779              	.L138:
 1780              		.loc 1 660 2 discriminator 1 view .LVU490
 1781 0008 052D     		cmp	r5, #5
 1782 000a 6DD8     		bhi	.L167
 661:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1783              		.loc 1 661 3 is_stmt 1 discriminator 3 view .LVU491
 1784              		.loc 1 661 84 is_stmt 0 discriminator 3 view .LVU492
 1785 000c AB1C     		adds	r3, r5, #2
 1786 000e 04EB8303 		add	r3, r4, r3, lsl #2
 1787 0012 5F68     		ldr	r7, [r3, #4]
 1788              		.loc 1 661 126 discriminator 3 view .LVU493
 1789 0014 05F12203 		add	r3, r5, #34
 1790 0018 04EB8303 		add	r3, r4, r3, lsl #2
 1791 001c D3F80490 		ldr	r9, [r3, #4]
 1792              		.loc 1 661 37 discriminator 3 view .LVU494
 1793 0020 A7EB0900 		sub	r0, r7, r9
 1794 0024 FFF7FEFF 		bl	absolute
 1795              	.LVL128:
ARM GAS  /tmp/cc2BWKyh.s 			page 48


 1796              		.loc 1 661 35 discriminator 3 view .LVU495
 1797 0028 D4F80031 		ldr	r3, [r4, #256]
 1798 002c 1844     		add	r0, r0, r3
 1799 002e C4F80001 		str	r0, [r4, #256]
 662:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1800              		.loc 1 662 3 is_stmt 1 discriminator 3 view .LVU496
 1801              		.loc 1 662 126 is_stmt 0 discriminator 3 view .LVU497
 1802 0032 05F12C03 		add	r3, r5, #44
 1803 0036 04EB8303 		add	r3, r4, r3, lsl #2
 1804 003a D3F80480 		ldr	r8, [r3, #4]
 1805              		.loc 1 662 37 discriminator 3 view .LVU498
 1806 003e A7EB0800 		sub	r0, r7, r8
 1807 0042 FFF7FEFF 		bl	absolute
 1808              	.LVL129:
 1809              		.loc 1 662 35 discriminator 3 view .LVU499
 1810 0046 D4F80431 		ldr	r3, [r4, #260]
 1811 004a 1844     		add	r0, r0, r3
 1812 004c C4F80401 		str	r0, [r4, #260]
 663:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1813              		.loc 1 663 3 is_stmt 1 discriminator 3 view .LVU500
 1814              		.loc 1 663 126 is_stmt 0 discriminator 3 view .LVU501
 1815 0050 05F13603 		add	r3, r5, #54
 1816 0054 04EB8303 		add	r3, r4, r3, lsl #2
 1817 0058 5E68     		ldr	r6, [r3, #4]
 1818              		.loc 1 663 37 discriminator 3 view .LVU502
 1819 005a B81B     		subs	r0, r7, r6
 1820 005c FFF7FEFF 		bl	absolute
 1821              	.LVL130:
 1822              		.loc 1 663 35 discriminator 3 view .LVU503
 1823 0060 D4F80831 		ldr	r3, [r4, #264]
 1824 0064 1844     		add	r0, r0, r3
 1825 0066 C4F80801 		str	r0, [r4, #264]
 664:Core/Src/hall_detection.c **** 
 665:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_A]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1826              		.loc 1 665 3 is_stmt 1 discriminator 3 view .LVU504
 1827              		.loc 1 665 84 is_stmt 0 discriminator 3 view .LVU505
 1828 006a 05F10E03 		add	r3, r5, #14
 1829 006e 54F82370 		ldr	r7, [r4, r3, lsl #2]
 1830              		.loc 1 665 37 discriminator 3 view .LVU506
 1831 0072 A7EB0900 		sub	r0, r7, r9
 1832 0076 FFF7FEFF 		bl	absolute
 1833              	.LVL131:
 1834              		.loc 1 665 35 discriminator 3 view .LVU507
 1835 007a D4F80C31 		ldr	r3, [r4, #268]
 1836 007e 1844     		add	r0, r0, r3
 1837 0080 C4F80C01 		str	r0, [r4, #268]
 666:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1838              		.loc 1 666 3 is_stmt 1 discriminator 3 view .LVU508
 1839              		.loc 1 666 37 is_stmt 0 discriminator 3 view .LVU509
 1840 0084 A7EB0800 		sub	r0, r7, r8
 1841 0088 FFF7FEFF 		bl	absolute
 1842              	.LVL132:
 1843              		.loc 1 666 35 discriminator 3 view .LVU510
 1844 008c D4F81031 		ldr	r3, [r4, #272]
 1845 0090 1844     		add	r0, r0, r3
 1846 0092 C4F81001 		str	r0, [r4, #272]
 667:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
ARM GAS  /tmp/cc2BWKyh.s 			page 49


 1847              		.loc 1 667 3 is_stmt 1 discriminator 3 view .LVU511
 1848              		.loc 1 667 37 is_stmt 0 discriminator 3 view .LVU512
 1849 0096 B81B     		subs	r0, r7, r6
 1850 0098 FFF7FEFF 		bl	absolute
 1851              	.LVL133:
 1852              		.loc 1 667 35 discriminator 3 view .LVU513
 1853 009c D4F81431 		ldr	r3, [r4, #276]
 1854 00a0 1844     		add	r0, r0, r3
 1855 00a2 C4F81401 		str	r0, [r4, #276]
 668:Core/Src/hall_detection.c **** 
 669:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_A]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1856              		.loc 1 669 3 is_stmt 1 discriminator 3 view .LVU514
 1857              		.loc 1 669 84 is_stmt 0 discriminator 3 view .LVU515
 1858 00a6 05F11803 		add	r3, r5, #24
 1859 00aa 04EB8303 		add	r3, r4, r3, lsl #2
 1860 00ae 5F68     		ldr	r7, [r3, #4]
 1861              		.loc 1 669 37 discriminator 3 view .LVU516
 1862 00b0 A7EB0900 		sub	r0, r7, r9
 1863 00b4 FFF7FEFF 		bl	absolute
 1864              	.LVL134:
 1865              		.loc 1 669 35 discriminator 3 view .LVU517
 1866 00b8 D4F81831 		ldr	r3, [r4, #280]
 1867 00bc 1844     		add	r0, r0, r3
 1868 00be C4F81801 		str	r0, [r4, #280]
 670:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1869              		.loc 1 670 3 is_stmt 1 discriminator 3 view .LVU518
 1870              		.loc 1 670 37 is_stmt 0 discriminator 3 view .LVU519
 1871 00c2 A7EB0800 		sub	r0, r7, r8
 1872 00c6 FFF7FEFF 		bl	absolute
 1873              	.LVL135:
 1874              		.loc 1 670 35 discriminator 3 view .LVU520
 1875 00ca D4F81C31 		ldr	r3, [r4, #284]
 1876 00ce 1844     		add	r0, r0, r3
 1877 00d0 C4F81C01 		str	r0, [r4, #284]
 671:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1878              		.loc 1 671 3 is_stmt 1 discriminator 3 view .LVU521
 1879              		.loc 1 671 37 is_stmt 0 discriminator 3 view .LVU522
 1880 00d4 B81B     		subs	r0, r7, r6
 1881 00d6 FFF7FEFF 		bl	absolute
 1882              	.LVL136:
 1883              		.loc 1 671 35 discriminator 3 view .LVU523
 1884 00da D4F82031 		ldr	r3, [r4, #288]
 1885 00de 1844     		add	r0, r0, r3
 1886 00e0 C4F82001 		str	r0, [r4, #288]
 660:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1887              		.loc 1 660 45 discriminator 3 view .LVU524
 1888 00e4 0135     		adds	r5, r5, #1
 1889              	.LVL137:
 660:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1890              		.loc 1 660 45 discriminator 3 view .LVU525
 1891 00e6 8FE7     		b	.L138
 1892              	.L167:
 660:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1893              		.loc 1 660 45 discriminator 3 view .LVU526
 1894              	.LBE15:
 672:Core/Src/hall_detection.c **** 	}
 673:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/cc2BWKyh.s 			page 50


 674:Core/Src/hall_detection.c **** 	int32_t _bottom_limit	=(int32_t)((gen->results[gen->numberOfresults].electricPeriod_ticks/2)*0.95)
 1895              		.loc 1 674 2 is_stmt 1 view .LVU527
 1896              		.loc 1 674 52 is_stmt 0 view .LVU528
 1897 00e8 D4F84861 		ldr	r6, [r4, #328]
 1898              		.loc 1 674 70 view .LVU529
 1899 00ec 06F11503 		add	r3, r6, #21
 1900 00f0 04EB0313 		add	r3, r4, r3, lsl #4
 1901 00f4 5D68     		ldr	r5, [r3, #4]
 1902              	.LVL138:
 1903              		.loc 1 674 94 view .LVU530
 1904 00f6 6808     		lsrs	r0, r5, #1
 1905 00f8 FFF7FEFF 		bl	__aeabi_ui2d
 1906              	.LVL139:
 1907 00fc 65A3     		adr	r3, .L175+4
 1908 00fe D3E90023 		ldrd	r2, [r3]
 1909 0102 FFF7FEFF 		bl	__aeabi_dmul
 1910              	.LVL140:
 1911              		.loc 1 674 10 view .LVU531
 1912 0106 FFF7FEFF 		bl	__aeabi_d2iz
 1913              	.LVL141:
 675:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 1914              		.loc 1 675 2 is_stmt 1 view .LVU532
 1915              		.loc 1 675 10 is_stmt 0 view .LVU533
 1916 010a AE46     		mov	lr, r5
 1917              	.LVL142:
 676:Core/Src/hall_detection.c **** 
 677:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 1918              		.loc 1 677 2 is_stmt 1 view .LVU534
 1919              	.LBB16:
 1920              		.loc 1 677 7 view .LVU535
 1921              		.loc 1 677 16 is_stmt 0 view .LVU536
 1922 010c 0022     		movs	r2, #0
 1923              		.loc 1 677 2 view .LVU537
 1924 010e 00E0     		b	.L140
 1925              	.LVL143:
 1926              	.L143:
 1927              		.loc 1 677 43 discriminator 2 view .LVU538
 1928 0110 0132     		adds	r2, r2, #1
 1929              	.LVL144:
 1930              	.L140:
 1931              		.loc 1 677 2 discriminator 1 view .LVU539
 1932 0112 022A     		cmp	r2, #2
 1933 0114 56D8     		bhi	.L168
 678:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 1934              		.loc 1 678 3 is_stmt 1 view .LVU540
 1935              		.loc 1 678 29 is_stmt 0 view .LVU541
 1936 0116 02F14001 		add	r1, r2, #64
 1937 011a 54F82150 		ldr	r5, [r4, r1, lsl #2]
 1938 011e 5C4B     		ldr	r3, .L175
 1939 0120 83FB05C7 		smull	ip, r7, r3, r5
 1940 0124 A7EBE575 		sub	r5, r7, r5, asr #31
 1941 0128 44F82150 		str	r5, [r4, r1, lsl #2]
 679:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 1942              		.loc 1 679 3 is_stmt 1 view .LVU542
 1943              		.loc 1 679 29 is_stmt 0 view .LVU543
 1944 012c 02F14207 		add	r7, r2, #66
 1945 0130 04EB8707 		add	r7, r4, r7, lsl #2
ARM GAS  /tmp/cc2BWKyh.s 			page 51


 1946 0134 7968     		ldr	r1, [r7, #4]
 1947 0136 83FB018C 		smull	r8, ip, r3, r1
 1948 013a ACEBE171 		sub	r1, ip, r1, asr #31
 1949 013e 7960     		str	r1, [r7, #4]
 680:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 1950              		.loc 1 680 3 is_stmt 1 view .LVU544
 1951              		.loc 1 680 29 is_stmt 0 view .LVU545
 1952 0140 02F14607 		add	r7, r2, #70
 1953 0144 54F827C0 		ldr	ip, [r4, r7, lsl #2]
 1954 0148 83FB0C83 		smull	r8, r3, r3, ip
 1955 014c A3EBEC73 		sub	r3, r3, ip, asr #31
 1956 0150 44F82730 		str	r3, [r4, r7, lsl #2]
 681:Core/Src/hall_detection.c **** 
 682:Core/Src/hall_detection.c **** 		//sometimes the toggled polarity is detected from a non relevant phase, in this case we are wrong
 683:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]>_bottom_limit && gen->differences_phaseA[i]<_top_limit){
 1957              		.loc 1 683 3 is_stmt 1 view .LVU546
 1958              		.loc 1 683 5 is_stmt 0 view .LVU547
 1959 0154 8542     		cmp	r5, r0
 1960 0156 0FDD     		ble	.L141
 1961              		.loc 1 683 47 discriminator 1 view .LVU548
 1962 0158 7545     		cmp	r5, lr
 1963 015a 0DDA     		bge	.L141
 684:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 1964              		.loc 1 684 4 is_stmt 1 view .LVU549
 1965              		.loc 1 684 30 is_stmt 0 view .LVU550
 1966 015c 02F1400C 		add	ip, r2, #64
 1967 0160 95FBF0F7 		sdiv	r7, r5, r0
 1968 0164 00FB1755 		mls	r5, r0, r7, r5
 1969 0168 44F82C50 		str	r5, [r4, ip, lsl #2]
 685:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 1970              		.loc 1 685 4 is_stmt 1 view .LVU551
 1971              		.loc 1 685 36 is_stmt 0 view .LVU552
 1972 016c 02F14805 		add	r5, r2, #72
 1973 0170 04EB8505 		add	r5, r4, r5, lsl #2
 1974 0174 0127     		movs	r7, #1
 1975 0176 6F60     		str	r7, [r5, #4]
 1976              	.L141:
 686:Core/Src/hall_detection.c **** 		}
 687:Core/Src/hall_detection.c **** 
 688:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]>_bottom_limit && gen->differences_phaseB[i]<_top_limit){
 1977              		.loc 1 688 3 is_stmt 1 view .LVU553
 1978              		.loc 1 688 5 is_stmt 0 view .LVU554
 1979 0178 8142     		cmp	r1, r0
 1980 017a 10DD     		ble	.L142
 1981              		.loc 1 688 47 discriminator 1 view .LVU555
 1982 017c 7145     		cmp	r1, lr
 1983 017e 0EDA     		bge	.L142
 689:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 1984              		.loc 1 689 4 is_stmt 1 view .LVU556
 1985              		.loc 1 689 30 is_stmt 0 view .LVU557
 1986 0180 02F14205 		add	r5, r2, #66
 1987 0184 04EB8505 		add	r5, r4, r5, lsl #2
 1988 0188 91FBF0F7 		sdiv	r7, r1, r0
 1989 018c 00FB1711 		mls	r1, r0, r7, r1
 1990 0190 6960     		str	r1, [r5, #4]
 690:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 1991              		.loc 1 690 4 is_stmt 1 view .LVU558
ARM GAS  /tmp/cc2BWKyh.s 			page 52


 1992              		.loc 1 690 36 is_stmt 0 view .LVU559
 1993 0192 02F14B01 		add	r1, r2, #75
 1994 0196 04EB8101 		add	r1, r4, r1, lsl #2
 1995 019a 0125     		movs	r5, #1
 1996 019c 4D60     		str	r5, [r1, #4]
 1997              	.L142:
 691:Core/Src/hall_detection.c **** 		}
 692:Core/Src/hall_detection.c **** 
 693:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]>_bottom_limit && gen->differences_phaseC[i]<_top_limit){
 1998              		.loc 1 693 3 is_stmt 1 view .LVU560
 1999              		.loc 1 693 5 is_stmt 0 view .LVU561
 2000 019e 8342     		cmp	r3, r0
 2001 01a0 B6DD     		ble	.L143
 2002              		.loc 1 693 47 discriminator 1 view .LVU562
 2003 01a2 7345     		cmp	r3, lr
 2004 01a4 B4DA     		bge	.L143
 694:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2005              		.loc 1 694 4 is_stmt 1 view .LVU563
 2006              		.loc 1 694 30 is_stmt 0 view .LVU564
 2007 01a6 02F14605 		add	r5, r2, #70
 2008 01aa 93FBF0F1 		sdiv	r1, r3, r0
 2009 01ae 00FB1133 		mls	r3, r0, r1, r3
 2010 01b2 44F82530 		str	r3, [r4, r5, lsl #2]
 695:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2011              		.loc 1 695 4 is_stmt 1 view .LVU565
 2012              		.loc 1 695 36 is_stmt 0 view .LVU566
 2013 01b6 02F14E03 		add	r3, r2, #78
 2014 01ba 04EB8303 		add	r3, r4, r3, lsl #2
 2015 01be 0121     		movs	r1, #1
 2016 01c0 5960     		str	r1, [r3, #4]
 2017 01c2 A5E7     		b	.L143
 2018              	.L168:
 2019              		.loc 1 695 36 view .LVU567
 2020              	.LBE16:
 2021              	.LBB17:
 696:Core/Src/hall_detection.c **** 		}
 697:Core/Src/hall_detection.c **** 	}
 698:Core/Src/hall_detection.c **** 
 699:Core/Src/hall_detection.c **** 	int32_t minimum=0xFF;
 700:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2022              		.loc 1 700 16 view .LVU568
 2023 01c4 0023     		movs	r3, #0
 2024              	.LBE17:
 699:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2025              		.loc 1 699 10 view .LVU569
 2026 01c6 FF22     		movs	r2, #255
 2027              	.LVL145:
 699:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2028              		.loc 1 699 10 view .LVU570
 2029 01c8 00E0     		b	.L145
 2030              	.LVL146:
 2031              	.L146:
 2032              	.LBB18:
 2033              		.loc 1 700 43 discriminator 2 view .LVU571
 2034 01ca 0133     		adds	r3, r3, #1
 2035              	.LVL147:
 2036              	.L145:
ARM GAS  /tmp/cc2BWKyh.s 			page 53


 2037              		.loc 1 700 2 discriminator 1 view .LVU572
 2038 01cc 022B     		cmp	r3, #2
 2039 01ce 07D8     		bhi	.L169
 701:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum){
 2040              		.loc 1 701 3 is_stmt 1 view .LVU573
 2041              		.loc 1 701 29 is_stmt 0 view .LVU574
 2042 01d0 03F14001 		add	r1, r3, #64
 2043 01d4 54F82110 		ldr	r1, [r4, r1, lsl #2]
 2044              		.loc 1 701 5 view .LVU575
 2045 01d8 9142     		cmp	r1, r2
 2046 01da F6DA     		bge	.L146
 702:Core/Src/hall_detection.c **** 			minimum=gen->differences_phaseA[i];
 2047              		.loc 1 702 11 view .LVU576
 2048 01dc 0A46     		mov	r2, r1
 2049              	.LVL148:
 2050              		.loc 1 702 11 view .LVU577
 2051 01de F4E7     		b	.L146
 2052              	.LVL149:
 2053              	.L169:
 2054              		.loc 1 702 11 view .LVU578
 2055              	.LBE18:
 2056              	.LBB19:
 703:Core/Src/hall_detection.c **** 		}
 704:Core/Src/hall_detection.c **** 	}
 705:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2057              		.loc 1 705 16 view .LVU579
 2058 01e0 0023     		movs	r3, #0
 2059              	.LVL150:
 2060              		.loc 1 705 16 view .LVU580
 2061 01e2 00E0     		b	.L148
 2062              	.LVL151:
 2063              	.L149:
 2064              		.loc 1 705 43 discriminator 2 view .LVU581
 2065 01e4 0133     		adds	r3, r3, #1
 2066              	.LVL152:
 2067              	.L148:
 2068              		.loc 1 705 2 discriminator 1 view .LVU582
 2069 01e6 022B     		cmp	r3, #2
 2070 01e8 0CD8     		bhi	.L170
 706:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum){
 2071              		.loc 1 706 3 is_stmt 1 view .LVU583
 2072              		.loc 1 706 29 is_stmt 0 view .LVU584
 2073 01ea 03F14001 		add	r1, r3, #64
 2074 01ee 54F82110 		ldr	r1, [r4, r1, lsl #2]
 2075              		.loc 1 706 5 view .LVU585
 2076 01f2 9142     		cmp	r1, r2
 2077 01f4 F6D1     		bne	.L149
 707:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2078              		.loc 1 707 4 is_stmt 1 view .LVU586
 2079              		.loc 1 707 52 is_stmt 0 view .LVU587
 2080 01f6 04EB0611 		add	r1, r4, r6, lsl #4
 2081 01fa 1944     		add	r1, r1, r3
 2082 01fc 0020     		movs	r0, #0
 2083 01fe 81F85801 		strb	r0, [r1, #344]
 2084 0202 EFE7     		b	.L149
 2085              	.L170:
 2086              		.loc 1 707 52 view .LVU588
ARM GAS  /tmp/cc2BWKyh.s 			page 54


 2087              	.LBE19:
 2088              	.LBB20:
 708:Core/Src/hall_detection.c **** 		}
 709:Core/Src/hall_detection.c **** 	}
 710:Core/Src/hall_detection.c **** 
 711:Core/Src/hall_detection.c **** 	minimum=0xFF;
 712:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2089              		.loc 1 712 16 view .LVU589
 2090 0204 0023     		movs	r3, #0
 2091              	.LVL153:
 2092              		.loc 1 712 16 view .LVU590
 2093              	.LBE20:
 711:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2094              		.loc 1 711 9 view .LVU591
 2095 0206 FF21     		movs	r1, #255
 2096 0208 00E0     		b	.L151
 2097              	.LVL154:
 2098              	.L152:
 2099              	.LBB21:
 2100              		.loc 1 712 43 discriminator 2 view .LVU592
 2101 020a 0133     		adds	r3, r3, #1
 2102              	.LVL155:
 2103              	.L151:
 2104              		.loc 1 712 2 discriminator 1 view .LVU593
 2105 020c 022B     		cmp	r3, #2
 2106 020e 08D8     		bhi	.L171
 713:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]<minimum){
 2107              		.loc 1 713 3 is_stmt 1 view .LVU594
 2108              		.loc 1 713 29 is_stmt 0 view .LVU595
 2109 0210 03F14202 		add	r2, r3, #66
 2110 0214 04EB8202 		add	r2, r4, r2, lsl #2
 2111 0218 5268     		ldr	r2, [r2, #4]
 2112              		.loc 1 713 5 view .LVU596
 2113 021a 8A42     		cmp	r2, r1
 2114 021c F5DA     		bge	.L152
 714:Core/Src/hall_detection.c **** 			minimum=gen->differences_phaseB[i];
 2115              		.loc 1 714 11 view .LVU597
 2116 021e 1146     		mov	r1, r2
 2117              	.LVL156:
 2118              		.loc 1 714 11 view .LVU598
 2119 0220 F3E7     		b	.L152
 2120              	.LVL157:
 2121              	.L171:
 2122              		.loc 1 714 11 view .LVU599
 2123              	.LBE21:
 2124              	.LBB22:
 715:Core/Src/hall_detection.c **** 		}
 716:Core/Src/hall_detection.c **** 	}
 717:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2125              		.loc 1 717 16 view .LVU600
 2126 0222 0023     		movs	r3, #0
 2127              	.LVL158:
 2128              		.loc 1 717 16 view .LVU601
 2129 0224 00E0     		b	.L154
 2130              	.LVL159:
 2131              	.L155:
 2132              		.loc 1 717 43 discriminator 2 view .LVU602
ARM GAS  /tmp/cc2BWKyh.s 			page 55


 2133 0226 0133     		adds	r3, r3, #1
 2134              	.LVL160:
 2135              	.L154:
 2136              		.loc 1 717 2 discriminator 1 view .LVU603
 2137 0228 022B     		cmp	r3, #2
 2138 022a 0DD8     		bhi	.L172
 718:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]==minimum){
 2139              		.loc 1 718 3 is_stmt 1 view .LVU604
 2140              		.loc 1 718 29 is_stmt 0 view .LVU605
 2141 022c 03F14202 		add	r2, r3, #66
 2142 0230 04EB8202 		add	r2, r4, r2, lsl #2
 2143 0234 5268     		ldr	r2, [r2, #4]
 2144              		.loc 1 718 5 view .LVU606
 2145 0236 8A42     		cmp	r2, r1
 2146 0238 F5D1     		bne	.L155
 719:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2147              		.loc 1 719 4 is_stmt 1 view .LVU607
 2148              		.loc 1 719 52 is_stmt 0 view .LVU608
 2149 023a 04EB0612 		add	r2, r4, r6, lsl #4
 2150 023e 1A44     		add	r2, r2, r3
 2151 0240 0120     		movs	r0, #1
 2152 0242 82F85801 		strb	r0, [r2, #344]
 2153 0246 EEE7     		b	.L155
 2154              	.L172:
 2155              		.loc 1 719 52 view .LVU609
 2156              	.LBE22:
 2157              	.LBB23:
 720:Core/Src/hall_detection.c **** 		}
 721:Core/Src/hall_detection.c **** 	}
 722:Core/Src/hall_detection.c **** 
 723:Core/Src/hall_detection.c **** 	minimum=0xFF;
 724:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2158              		.loc 1 724 16 view .LVU610
 2159 0248 0023     		movs	r3, #0
 2160              	.LVL161:
 2161              		.loc 1 724 16 view .LVU611
 2162              	.LBE23:
 723:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2163              		.loc 1 723 9 view .LVU612
 2164 024a FF22     		movs	r2, #255
 2165 024c 00E0     		b	.L157
 2166              	.LVL162:
 2167              	.L158:
 2168              	.LBB24:
 2169              		.loc 1 724 43 discriminator 2 view .LVU613
 2170 024e 0133     		adds	r3, r3, #1
 2171              	.LVL163:
 2172              	.L157:
 2173              		.loc 1 724 2 discriminator 1 view .LVU614
 2174 0250 022B     		cmp	r3, #2
 2175 0252 07D8     		bhi	.L173
 725:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]<minimum){
 2176              		.loc 1 725 3 is_stmt 1 view .LVU615
 2177              		.loc 1 725 29 is_stmt 0 view .LVU616
 2178 0254 03F14601 		add	r1, r3, #70
 2179 0258 54F82110 		ldr	r1, [r4, r1, lsl #2]
 2180              		.loc 1 725 5 view .LVU617
ARM GAS  /tmp/cc2BWKyh.s 			page 56


 2181 025c 9142     		cmp	r1, r2
 2182 025e F6DA     		bge	.L158
 726:Core/Src/hall_detection.c **** 			minimum=gen->differences_phaseC[i];
 2183              		.loc 1 726 11 view .LVU618
 2184 0260 0A46     		mov	r2, r1
 2185              	.LVL164:
 2186              		.loc 1 726 11 view .LVU619
 2187 0262 F4E7     		b	.L158
 2188              	.LVL165:
 2189              	.L173:
 2190              		.loc 1 726 11 view .LVU620
 2191              	.LBE24:
 2192              	.LBB25:
 727:Core/Src/hall_detection.c **** 		}
 728:Core/Src/hall_detection.c **** 	}
 729:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2193              		.loc 1 729 16 view .LVU621
 2194 0264 0023     		movs	r3, #0
 2195              	.LVL166:
 2196              		.loc 1 729 16 view .LVU622
 2197 0266 00E0     		b	.L160
 2198              	.LVL167:
 2199              	.L161:
 2200              		.loc 1 729 43 discriminator 2 view .LVU623
 2201 0268 0133     		adds	r3, r3, #1
 2202              	.LVL168:
 2203              	.L160:
 2204              		.loc 1 729 2 discriminator 1 view .LVU624
 2205 026a 022B     		cmp	r3, #2
 2206 026c 0CD8     		bhi	.L174
 730:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]==minimum){
 2207              		.loc 1 730 3 is_stmt 1 view .LVU625
 2208              		.loc 1 730 29 is_stmt 0 view .LVU626
 2209 026e 03F14601 		add	r1, r3, #70
 2210 0272 54F82110 		ldr	r1, [r4, r1, lsl #2]
 2211              		.loc 1 730 5 view .LVU627
 2212 0276 9142     		cmp	r1, r2
 2213 0278 F6D1     		bne	.L161
 731:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2214              		.loc 1 731 4 is_stmt 1 view .LVU628
 2215              		.loc 1 731 52 is_stmt 0 view .LVU629
 2216 027a 04EB0611 		add	r1, r4, r6, lsl #4
 2217 027e 1944     		add	r1, r1, r3
 2218 0280 0220     		movs	r0, #2
 2219 0282 81F85801 		strb	r0, [r1, #344]
 2220 0286 EFE7     		b	.L161
 2221              	.L174:
 2222              		.loc 1 731 52 view .LVU630
 2223              	.LBE25:
 732:Core/Src/hall_detection.c **** 		}
 733:Core/Src/hall_detection.c **** 	}
 734:Core/Src/hall_detection.c **** 
 735:Core/Src/hall_detection.c **** }
 2224              		.loc 1 735 1 view .LVU631
 2225 0288 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 2226              	.LVL169:
 2227              	.L176:
ARM GAS  /tmp/cc2BWKyh.s 			page 57


 2228              		.loc 1 735 1 view .LVU632
 2229 028c AFF30080 		.align	3
 2230              	.L175:
 2231 0290 ABAAAA2A 		.word	715827883
 2232 0294 66666666 		.word	1717986918
 2233 0298 6666EE3F 		.word	1072588390
 2234              		.cfi_endproc
 2235              	.LFE252:
 2237              		.section	.text.assign_polarity,"ax",%progbits
 2238              		.align	1
 2239              		.global	assign_polarity
 2240              		.syntax unified
 2241              		.thumb
 2242              		.thumb_func
 2243              		.fpu fpv4-sp-d16
 2245              	assign_polarity:
 2246              	.LVL170:
 2247              	.LFB253:
 736:Core/Src/hall_detection.c **** 
 737:Core/Src/hall_detection.c **** 
 738:Core/Src/hall_detection.c **** 
 739:Core/Src/hall_detection.c **** /**
 740:Core/Src/hall_detection.c **** * \brief
 741:Core/Src/hall_detection.c **** * \param
 742:Core/Src/hall_detection.c **** */
 743:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen){
 2248              		.loc 1 743 57 is_stmt 1 view -0
 2249              		.cfi_startproc
 2250              		@ args = 0, pretend = 0, frame = 24
 2251              		@ frame_needed = 0, uses_anonymous_args = 0
 2252              		@ link register save eliminated.
 2253              		.loc 1 743 57 is_stmt 0 view .LVU634
 2254 0000 30B4     		push	{r4, r5}
 2255              	.LCFI29:
 2256              		.cfi_def_cfa_offset 8
 2257              		.cfi_offset 4, -8
 2258              		.cfi_offset 5, -4
 2259 0002 86B0     		sub	sp, sp, #24
 2260              	.LCFI30:
 2261              		.cfi_def_cfa_offset 32
 744:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	currents[NUMBEROFPHASES]={&gen->currA,&gen->currB,&gen->currC
 2262              		.loc 1 744 2 is_stmt 1 view .LVU635
 2263              		.loc 1 744 65 is_stmt 0 view .LVU636
 2264 0004 031D     		adds	r3, r0, #4
 2265              		.loc 1 744 39 view .LVU637
 2266 0006 0393     		str	r3, [sp, #12]
 2267              		.loc 1 744 77 view .LVU638
 2268 0008 00F13003 		add	r3, r0, #48
 2269              		.loc 1 744 39 view .LVU639
 2270 000c 0493     		str	r3, [sp, #16]
 2271              		.loc 1 744 89 view .LVU640
 2272 000e 00F15C03 		add	r3, r0, #92
 2273              		.loc 1 744 39 view .LVU641
 2274 0012 0593     		str	r3, [sp, #20]
 745:Core/Src/hall_detection.c **** 	hall_measurements_struct*	            halls[NUMBEROFPHASES]	={&gen->hallA,&gen->hallB,&gen->hallC}
 2275              		.loc 1 745 2 is_stmt 1 view .LVU642
 2276              		.loc 1 745 64 is_stmt 0 view .LVU643
ARM GAS  /tmp/cc2BWKyh.s 			page 58


 2277 0014 00F18803 		add	r3, r0, #136
 2278              		.loc 1 745 40 view .LVU644
 2279 0018 0093     		str	r3, [sp]
 2280              		.loc 1 745 76 view .LVU645
 2281 001a 00F1B003 		add	r3, r0, #176
 2282              		.loc 1 745 40 view .LVU646
 2283 001e 0193     		str	r3, [sp, #4]
 2284              		.loc 1 745 88 view .LVU647
 2285 0020 00F1D803 		add	r3, r0, #216
 2286              		.loc 1 745 40 view .LVU648
 2287 0024 0293     		str	r3, [sp, #8]
 746:Core/Src/hall_detection.c **** 	detection_results_struct *pointerOfcurrentResult=&gen->results[gen->numberOfresults];
 2288              		.loc 1 746 2 is_stmt 1 view .LVU649
 2289              		.loc 1 746 68 is_stmt 0 view .LVU650
 2290 0026 D0F84841 		ldr	r4, [r0, #328]
 2291              	.LVL171:
 747:Core/Src/hall_detection.c **** 
 748:Core/Src/hall_detection.c **** 
 749:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2292              		.loc 1 749 2 is_stmt 1 view .LVU651
 2293              	.LBB26:
 2294              		.loc 1 749 7 view .LVU652
 2295              		.loc 1 749 16 is_stmt 0 view .LVU653
 2296 002a 0023     		movs	r3, #0
 2297              		.loc 1 749 2 view .LVU654
 2298 002c 1CE0     		b	.L178
 2299              	.LVL172:
 2300              	.L186:
 750:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 751:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2301              		.loc 1 751 4 is_stmt 1 view .LVU655
 2302              		.loc 1 751 67 is_stmt 0 view .LVU656
 2303 002e 01EB4102 		add	r2, r1, r1, lsl #1
 2304 0032 1A44     		add	r2, r2, r3
 2305 0034 4832     		adds	r2, r2, #72
 2306 0036 00EB8202 		add	r2, r0, r2, lsl #2
 2307 003a 5268     		ldr	r2, [r2, #4]
 2308              		.loc 1 751 6 view .LVU657
 2309 003c 32B9     		cbnz	r2, .L180
 752:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2310              		.loc 1 752 5 is_stmt 1 view .LVU658
 2311              		.loc 1 752 81 is_stmt 0 view .LVU659
 2312 003e 00EB0412 		add	r2, r0, r4, lsl #4
 2313 0042 1144     		add	r1, r1, r2
 2314 0044 0022     		movs	r2, #0
 2315 0046 81F85B21 		strb	r2, [r1, #347]
 2316 004a 0CE0     		b	.L181
 2317              	.L180:
 753:Core/Src/hall_detection.c **** 			}else{
 754:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2318              		.loc 1 754 5 is_stmt 1 view .LVU660
 2319              		.loc 1 754 81 is_stmt 0 view .LVU661
 2320 004c 00EB0412 		add	r2, r0, r4, lsl #4
 2321 0050 1144     		add	r1, r1, r2
 2322 0052 0122     		movs	r2, #1
 2323 0054 81F85B21 		strb	r2, [r1, #347]
 2324 0058 05E0     		b	.L181
ARM GAS  /tmp/cc2BWKyh.s 			page 59


 2325              	.L182:
 755:Core/Src/hall_detection.c **** 			}
 756:Core/Src/hall_detection.c **** 		}else{
 757:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 758:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 759:Core/Src/hall_detection.c **** 			}else{
 760:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2326              		.loc 1 760 5 is_stmt 1 view .LVU662
 2327              		.loc 1 760 81 is_stmt 0 view .LVU663
 2328 005a 00EB0412 		add	r2, r0, r4, lsl #4
 2329 005e 1144     		add	r1, r1, r2
 2330 0060 0022     		movs	r2, #0
 2331 0062 81F85B21 		strb	r2, [r1, #347]
 2332              	.L181:
 749:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2333              		.loc 1 749 43 discriminator 2 view .LVU664
 2334 0066 0133     		adds	r3, r3, #1
 2335              	.LVL173:
 2336              	.L178:
 749:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2337              		.loc 1 749 2 discriminator 1 view .LVU665
 2338 0068 022B     		cmp	r3, #2
 2339 006a 23D8     		bhi	.L185
 750:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2340              		.loc 1 750 3 is_stmt 1 view .LVU666
 750:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2341              		.loc 1 750 49 is_stmt 0 view .LVU667
 2342 006c 00EB0412 		add	r2, r0, r4, lsl #4
 2343 0070 1A44     		add	r2, r2, r3
 2344 0072 92F85811 		ldrb	r1, [r2, #344]	@ zero_extendqisi2
 750:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2345              		.loc 1 750 14 view .LVU668
 2346 0076 06AA     		add	r2, sp, #24
 2347 0078 02EB8102 		add	r2, r2, r1, lsl #2
 2348 007c 52F80C2C 		ldr	r2, [r2, #-12]
 750:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2349              		.loc 1 750 77 view .LVU669
 2350 0080 92F82150 		ldrb	r5, [r2, #33]	@ zero_extendqisi2
 750:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2351              		.loc 1 750 87 view .LVU670
 2352 0084 06AA     		add	r2, sp, #24
 2353 0086 02EB8302 		add	r2, r2, r3, lsl #2
 2354 008a 52F8182C 		ldr	r2, [r2, #-24]
 750:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2355              		.loc 1 750 114 view .LVU671
 2356 008e 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 750:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2357              		.loc 1 750 5 view .LVU672
 2358 0090 9542     		cmp	r5, r2
 2359 0092 CCD0     		beq	.L186
 757:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2360              		.loc 1 757 4 is_stmt 1 view .LVU673
 757:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2361              		.loc 1 757 67 is_stmt 0 view .LVU674
 2362 0094 01EB4102 		add	r2, r1, r1, lsl #1
 2363 0098 1A44     		add	r2, r2, r3
 2364 009a 4832     		adds	r2, r2, #72
ARM GAS  /tmp/cc2BWKyh.s 			page 60


 2365 009c 00EB8202 		add	r2, r0, r2, lsl #2
 2366 00a0 5268     		ldr	r2, [r2, #4]
 757:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2367              		.loc 1 757 6 view .LVU675
 2368 00a2 002A     		cmp	r2, #0
 2369 00a4 D9D1     		bne	.L182
 758:Core/Src/hall_detection.c **** 			}else{
 2370              		.loc 1 758 5 is_stmt 1 view .LVU676
 758:Core/Src/hall_detection.c **** 			}else{
 2371              		.loc 1 758 81 is_stmt 0 view .LVU677
 2372 00a6 00EB0412 		add	r2, r0, r4, lsl #4
 2373 00aa 1144     		add	r1, r1, r2
 2374 00ac 0122     		movs	r2, #1
 2375 00ae 81F85B21 		strb	r2, [r1, #347]
 2376 00b2 D8E7     		b	.L181
 2377              	.L185:
 758:Core/Src/hall_detection.c **** 			}else{
 2378              		.loc 1 758 81 view .LVU678
 2379              	.LBE26:
 761:Core/Src/hall_detection.c **** 			}
 762:Core/Src/hall_detection.c **** 		}
 763:Core/Src/hall_detection.c **** 	}
 764:Core/Src/hall_detection.c **** 
 765:Core/Src/hall_detection.c **** }
 2380              		.loc 1 765 1 view .LVU679
 2381 00b4 06B0     		add	sp, sp, #24
 2382              	.LCFI31:
 2383              		.cfi_def_cfa_offset 8
 2384              		@ sp needed
 2385 00b6 30BC     		pop	{r4, r5}
 2386              	.LCFI32:
 2387              		.cfi_restore 5
 2388              		.cfi_restore 4
 2389              		.cfi_def_cfa_offset 0
 2390              	.LVL174:
 2391              		.loc 1 765 1 view .LVU680
 2392 00b8 7047     		bx	lr
 2393              		.cfi_endproc
 2394              	.LFE253:
 2396              		.section	.text.interpretation,"ax",%progbits
 2397              		.align	1
 2398              		.global	interpretation
 2399              		.syntax unified
 2400              		.thumb
 2401              		.thumb_func
 2402              		.fpu fpv4-sp-d16
 2404              	interpretation:
 2405              	.LVL175:
 2406              	.LFB241:
 291:Core/Src/hall_detection.c **** 
 2407              		.loc 1 291 84 is_stmt 1 view -0
 2408              		.cfi_startproc
 2409              		@ args = 0, pretend = 0, frame = 0
 2410              		@ frame_needed = 0, uses_anonymous_args = 0
 291:Core/Src/hall_detection.c **** 
 2411              		.loc 1 291 84 is_stmt 0 view .LVU682
 2412 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/cc2BWKyh.s 			page 61


 2413              	.LCFI33:
 2414              		.cfi_def_cfa_offset 16
 2415              		.cfi_offset 3, -16
 2416              		.cfi_offset 4, -12
 2417              		.cfi_offset 5, -8
 2418              		.cfi_offset 14, -4
 294:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2419              		.loc 1 294 2 is_stmt 1 view .LVU683
 294:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2420              		.loc 1 294 11 is_stmt 0 view .LVU684
 2421 0002 0C4B     		ldr	r3, .L191
 2422 0004 1A68     		ldr	r2, [r3]
 294:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2423              		.loc 1 294 4 view .LVU685
 2424 0006 0C4B     		ldr	r3, .L191+4
 2425 0008 9A42     		cmp	r2, r3
 2426 000a 02D9     		bls	.L188
 295:Core/Src/hall_detection.c **** 		return;
 2427              		.loc 1 295 3 is_stmt 1 view .LVU686
 295:Core/Src/hall_detection.c **** 		return;
 2428              		.loc 1 295 9 is_stmt 0 view .LVU687
 2429 000c 0723     		movs	r3, #7
 2430 000e 0370     		strb	r3, [r0]
 296:Core/Src/hall_detection.c **** 	}
 2431              		.loc 1 296 3 is_stmt 1 view .LVU688
 2432              	.LVL176:
 2433              	.L187:
 305:Core/Src/hall_detection.c **** 
 2434              		.loc 1 305 1 is_stmt 0 view .LVU689
 2435 0010 38BD     		pop	{r3, r4, r5, pc}
 2436              	.LVL177:
 2437              	.L188:
 305:Core/Src/hall_detection.c **** 
 2438              		.loc 1 305 1 view .LVU690
 2439 0012 0C46     		mov	r4, r1
 2440 0014 0546     		mov	r5, r0
 299:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2441              		.loc 1 299 2 is_stmt 1 view .LVU691
 2442 0016 0846     		mov	r0, r1
 2443              	.LVL178:
 299:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2444              		.loc 1 299 2 is_stmt 0 view .LVU692
 2445 0018 FFF7FEFF 		bl	assign_closest_phase_to_hall
 2446              	.LVL179:
 300:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 2447              		.loc 1 300 2 is_stmt 1 view .LVU693
 2448 001c 2046     		mov	r0, r4
 2449 001e FFF7FEFF 		bl	assign_polarity
 2450              	.LVL180:
 301:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2451              		.loc 1 301 2 view .LVU694
 301:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2452              		.loc 1 301 5 is_stmt 0 view .LVU695
 2453 0022 D4F84831 		ldr	r3, [r4, #328]
 301:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2454              		.loc 1 301 22 view .LVU696
 2455 0026 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cc2BWKyh.s 			page 62


 2456 0028 C4F84831 		str	r3, [r4, #328]
 302:Core/Src/hall_detection.c **** 
 2457              		.loc 1 302 2 is_stmt 1 view .LVU697
 302:Core/Src/hall_detection.c **** 
 2458              		.loc 1 302 8 is_stmt 0 view .LVU698
 2459 002c 0523     		movs	r3, #5
 2460 002e 2B70     		strb	r3, [r5]
 2461 0030 EEE7     		b	.L187
 2462              	.L192:
 2463 0032 00BF     		.align	2
 2464              	.L191:
 2465 0034 00000000 		.word	ticks
 2466 0038 38900D00 		.word	888888
 2467              		.cfi_endproc
 2468              	.LFE241:
 2470              		.section	.text.Hall_Identification_Test_measurement,"ax",%progbits
 2471              		.align	1
 2472              		.global	Hall_Identification_Test_measurement
 2473              		.syntax unified
 2474              		.thumb
 2475              		.thumb_func
 2476              		.fpu fpv4-sp-d16
 2478              	Hall_Identification_Test_measurement:
 2479              	.LVL181:
 2480              	.LFB237:
 171:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2481              		.loc 1 171 4 is_stmt 1 view -0
 2482              		.cfi_startproc
 2483              		@ args = 4, pretend = 0, frame = 0
 2484              		@ frame_needed = 0, uses_anonymous_args = 0
 171:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2485              		.loc 1 171 4 is_stmt 0 view .LVU700
 2486 0000 30B5     		push	{r4, r5, lr}
 2487              	.LCFI34:
 2488              		.cfi_def_cfa_offset 12
 2489              		.cfi_offset 4, -12
 2490              		.cfi_offset 5, -8
 2491              		.cfi_offset 14, -4
 2492 0002 85B0     		sub	sp, sp, #20
 2493              	.LCFI35:
 2494              		.cfi_def_cfa_offset 32
 172:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 2495              		.loc 1 172 2 is_stmt 1 view .LVU701
 2496 0004 2B4C     		ldr	r4, .L204
 2497 0006 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 2498 0008 013C     		subs	r4, r4, #1
 2499 000a 052C     		cmp	r4, #5
 2500 000c 4ED8     		bhi	.L194
 2501 000e DFE804F0 		tbb	[pc, r4]
 2502              	.L196:
 2503 0012 03       		.byte	(.L201-.L196)/2
 2504 0013 11       		.byte	(.L200-.L196)/2
 2505 0014 20       		.byte	(.L199-.L196)/2
 2506 0015 2F       		.byte	(.L198-.L196)/2
 2507 0016 38       		.byte	(.L197-.L196)/2
 2508 0017 44       		.byte	(.L195-.L196)/2
 2509              		.p2align 1
ARM GAS  /tmp/cc2BWKyh.s 			page 63


 2510              	.L201:
 174:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2511              		.loc 1 174 4 view .LVU702
 174:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2512              		.loc 1 174 9 is_stmt 0 view .LVU703
 2513 0018 274D     		ldr	r5, .L204+4
 2514 001a 0023     		movs	r3, #0
 2515              	.LVL182:
 174:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2516              		.loc 1 174 9 view .LVU704
 2517 001c 2B60     		str	r3, [r5]
 175:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2518              		.loc 1 175 4 is_stmt 1 view .LVU705
 2519 001e 274C     		ldr	r4, .L204+8
 2520 0020 2046     		mov	r0, r4
 2521              	.LVL183:
 175:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2522              		.loc 1 175 4 is_stmt 0 view .LVU706
 2523 0022 FFF7FEFF 		bl	resetVariables
 2524              	.LVL184:
 176:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 2525              		.loc 1 176 4 is_stmt 1 view .LVU707
 176:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 2526              		.loc 1 176 19 is_stmt 0 view .LVU708
 2527 0026 234B     		ldr	r3, .L204
 2528 0028 0222     		movs	r2, #2
 2529 002a 1A70     		strb	r2, [r3]
 177:Core/Src/hall_detection.c **** 			break;
 2530              		.loc 1 177 4 is_stmt 1 view .LVU709
 177:Core/Src/hall_detection.c **** 			break;
 2531              		.loc 1 177 35 is_stmt 0 view .LVU710
 2532 002c 2B68     		ldr	r3, [r5]
 2533 002e 2360     		str	r3, [r4]
 178:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 2534              		.loc 1 178 4 is_stmt 1 view .LVU711
 2535              	.L193:
 206:Core/Src/hall_detection.c **** 
 2536              		.loc 1 206 1 is_stmt 0 view .LVU712
 2537 0030 05B0     		add	sp, sp, #20
 2538              	.LCFI36:
 2539              		.cfi_remember_state
 2540              		.cfi_def_cfa_offset 12
 2541              		@ sp needed
 2542 0032 30BD     		pop	{r4, r5, pc}
 2543              	.LVL185:
 2544              	.L200:
 2545              	.LCFI37:
 2546              		.cfi_restore_state
 180:Core/Src/hall_detection.c **** 			ticks++;
 2547              		.loc 1 180 4 is_stmt 1 view .LVU713
 2548 0034 089C     		ldr	r4, [sp, #32]
 2549 0036 0294     		str	r4, [sp, #8]
 2550 0038 0193     		str	r3, [sp, #4]
 2551 003a 0092     		str	r2, [sp]
 2552 003c 0B46     		mov	r3, r1
 2553              	.LVL186:
 180:Core/Src/hall_detection.c **** 			ticks++;
ARM GAS  /tmp/cc2BWKyh.s 			page 64


 2554              		.loc 1 180 4 is_stmt 0 view .LVU714
 2555 003e 0246     		mov	r2, r0
 2556              	.LVL187:
 180:Core/Src/hall_detection.c **** 			ticks++;
 2557              		.loc 1 180 4 view .LVU715
 2558 0040 1E49     		ldr	r1, .L204+8
 2559              	.LVL188:
 180:Core/Src/hall_detection.c **** 			ticks++;
 2560              		.loc 1 180 4 view .LVU716
 2561 0042 1C48     		ldr	r0, .L204
 2562              	.LVL189:
 180:Core/Src/hall_detection.c **** 			ticks++;
 2563              		.loc 1 180 4 view .LVU717
 2564 0044 FFF7FEFF 		bl	wait_for_the_current_stationary
 2565              	.LVL190:
 181:Core/Src/hall_detection.c **** 			break;
 2566              		.loc 1 181 4 is_stmt 1 view .LVU718
 181:Core/Src/hall_detection.c **** 			break;
 2567              		.loc 1 181 9 is_stmt 0 view .LVU719
 2568 0048 1B4A     		ldr	r2, .L204+4
 2569 004a 1368     		ldr	r3, [r2]
 2570 004c 0133     		adds	r3, r3, #1
 2571 004e 1360     		str	r3, [r2]
 182:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 2572              		.loc 1 182 4 is_stmt 1 view .LVU720
 2573 0050 EEE7     		b	.L193
 2574              	.LVL191:
 2575              	.L199:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2576              		.loc 1 184 4 view .LVU721
 2577 0052 089C     		ldr	r4, [sp, #32]
 2578 0054 0294     		str	r4, [sp, #8]
 2579 0056 0193     		str	r3, [sp, #4]
 2580 0058 0092     		str	r2, [sp]
 2581 005a 0B46     		mov	r3, r1
 2582              	.LVL192:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2583              		.loc 1 184 4 is_stmt 0 view .LVU722
 2584 005c 0246     		mov	r2, r0
 2585              	.LVL193:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2586              		.loc 1 184 4 view .LVU723
 2587 005e 1749     		ldr	r1, .L204+8
 2588              	.LVL194:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2589              		.loc 1 184 4 view .LVU724
 2590 0060 1448     		ldr	r0, .L204
 2591              	.LVL195:
 184:Core/Src/hall_detection.c **** 			ticks++;
 2592              		.loc 1 184 4 view .LVU725
 2593 0062 FFF7FEFF 		bl	adquisition
 2594              	.LVL196:
 185:Core/Src/hall_detection.c **** 			break;
 2595              		.loc 1 185 4 is_stmt 1 view .LVU726
 185:Core/Src/hall_detection.c **** 			break;
 2596              		.loc 1 185 9 is_stmt 0 view .LVU727
 2597 0066 144A     		ldr	r2, .L204+4
ARM GAS  /tmp/cc2BWKyh.s 			page 65


 2598 0068 1368     		ldr	r3, [r2]
 2599 006a 0133     		adds	r3, r3, #1
 2600 006c 1360     		str	r3, [r2]
 186:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 2601              		.loc 1 186 4 is_stmt 1 view .LVU728
 2602 006e DFE7     		b	.L193
 2603              	.LVL197:
 2604              	.L198:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2605              		.loc 1 188 4 view .LVU729
 2606 0070 1249     		ldr	r1, .L204+8
 2607              	.LVL198:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2608              		.loc 1 188 4 is_stmt 0 view .LVU730
 2609 0072 1048     		ldr	r0, .L204
 2610              	.LVL199:
 188:Core/Src/hall_detection.c **** 			ticks++;
 2611              		.loc 1 188 4 view .LVU731
 2612 0074 FFF7FEFF 		bl	interpretation
 2613              	.LVL200:
 189:Core/Src/hall_detection.c **** 			break;
 2614              		.loc 1 189 4 is_stmt 1 view .LVU732
 189:Core/Src/hall_detection.c **** 			break;
 2615              		.loc 1 189 9 is_stmt 0 view .LVU733
 2616 0078 0F4A     		ldr	r2, .L204+4
 2617 007a 1368     		ldr	r3, [r2]
 2618 007c 0133     		adds	r3, r3, #1
 2619 007e 1360     		str	r3, [r2]
 190:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 2620              		.loc 1 190 4 is_stmt 1 view .LVU734
 2621 0080 D6E7     		b	.L193
 2622              	.LVL201:
 2623              	.L197:
 192:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2624              		.loc 1 192 4 view .LVU735
 192:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2625              		.loc 1 192 9 is_stmt 0 view .LVU736
 2626 0082 0D4C     		ldr	r4, .L204+4
 2627 0084 2368     		ldr	r3, [r4]
 2628              	.LVL202:
 192:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2629              		.loc 1 192 9 view .LVU737
 2630 0086 0133     		adds	r3, r3, #1
 2631 0088 2360     		str	r3, [r4]
 193:Core/Src/hall_detection.c **** 			ticks++;
 2632              		.loc 1 193 4 is_stmt 1 view .LVU738
 2633 008a 0C49     		ldr	r1, .L204+8
 2634              	.LVL203:
 193:Core/Src/hall_detection.c **** 			ticks++;
 2635              		.loc 1 193 4 is_stmt 0 view .LVU739
 2636 008c 0948     		ldr	r0, .L204
 2637              	.LVL204:
 193:Core/Src/hall_detection.c **** 			ticks++;
 2638              		.loc 1 193 4 view .LVU740
 2639 008e FFF7FEFF 		bl	validation
 2640              	.LVL205:
 194:Core/Src/hall_detection.c **** 			break;
ARM GAS  /tmp/cc2BWKyh.s 			page 66


 2641              		.loc 1 194 4 is_stmt 1 view .LVU741
 194:Core/Src/hall_detection.c **** 			break;
 2642              		.loc 1 194 9 is_stmt 0 view .LVU742
 2643 0092 2368     		ldr	r3, [r4]
 2644 0094 0133     		adds	r3, r3, #1
 2645 0096 2360     		str	r3, [r4]
 195:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 2646              		.loc 1 195 4 is_stmt 1 view .LVU743
 2647 0098 CAE7     		b	.L193
 2648              	.LVL206:
 2649              	.L195:
 197:Core/Src/hall_detection.c **** 			ticks++;
 2650              		.loc 1 197 4 view .LVU744
 2651 009a 0849     		ldr	r1, .L204+8
 2652              	.LVL207:
 197:Core/Src/hall_detection.c **** 			ticks++;
 2653              		.loc 1 197 4 is_stmt 0 view .LVU745
 2654 009c 0548     		ldr	r0, .L204
 2655              	.LVL208:
 197:Core/Src/hall_detection.c **** 			ticks++;
 2656              		.loc 1 197 4 view .LVU746
 2657 009e FFF7FEFF 		bl	present_and_finish
 2658              	.LVL209:
 198:Core/Src/hall_detection.c **** 			break;
 2659              		.loc 1 198 4 is_stmt 1 view .LVU747
 198:Core/Src/hall_detection.c **** 			break;
 2660              		.loc 1 198 9 is_stmt 0 view .LVU748
 2661 00a2 054A     		ldr	r2, .L204+4
 2662 00a4 1368     		ldr	r3, [r2]
 2663 00a6 0133     		adds	r3, r3, #1
 2664 00a8 1360     		str	r3, [r2]
 199:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 2665              		.loc 1 199 4 is_stmt 1 view .LVU749
 2666 00aa C1E7     		b	.L193
 2667              	.LVL210:
 2668              	.L194:
 203:Core/Src/hall_detection.c **** 			break;
 2669              		.loc 1 203 4 view .LVU750
 203:Core/Src/hall_detection.c **** 			break;
 2670              		.loc 1 203 19 is_stmt 0 view .LVU751
 2671 00ac 014B     		ldr	r3, .L204
 2672              	.LVL211:
 203:Core/Src/hall_detection.c **** 			break;
 2673              		.loc 1 203 19 view .LVU752
 2674 00ae 0022     		movs	r2, #0
 2675              	.LVL212:
 203:Core/Src/hall_detection.c **** 			break;
 2676              		.loc 1 203 19 view .LVU753
 2677 00b0 1A70     		strb	r2, [r3]
 204:Core/Src/hall_detection.c **** 	}
 2678              		.loc 1 204 4 is_stmt 1 view .LVU754
 206:Core/Src/hall_detection.c **** 
 2679              		.loc 1 206 1 is_stmt 0 view .LVU755
 2680 00b2 BDE7     		b	.L193
 2681              	.L205:
 2682              		.align	2
 2683              	.L204:
ARM GAS  /tmp/cc2BWKyh.s 			page 67


 2684 00b4 00000000 		.word	.LANCHOR0
 2685 00b8 00000000 		.word	ticks
 2686 00bc 00000000 		.word	.LANCHOR1
 2687              		.cfi_endproc
 2688              	.LFE237:
 2690              		.global	empty_general
 2691              		.global	general
 2692              		.global	detection_state
 2693              		.comm	ticks,4,4
 2694              		.section	.bss.detection_state,"aw",%nobits
 2695              		.set	.LANCHOR0,. + 0
 2698              	detection_state:
 2699 0000 00       		.space	1
 2700              		.section	.bss.general,"aw",%nobits
 2701              		.align	2
 2702              		.set	.LANCHOR1,. + 0
 2705              	general:
 2706 0000 00000000 		.space	440
 2706      00000000 
 2706      00000000 
 2706      00000000 
 2706      00000000 
 2707              		.section	.rodata.empty_general,"a"
 2708              		.align	2
 2711              	empty_general:
 2712 0000 00000000 		.space	440
 2712      00000000 
 2712      00000000 
 2712      00000000 
 2712      00000000 
 2713              		.text
 2714              	.Letext0:
 2715              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2716              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2717              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2718              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2719              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2720              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2721              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2722              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2723              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2724              		.file 11 "Core/Inc/main.h"
 2725              		.file 12 "Core/Inc/hall_detection.h"
 2726              		.file 13 "Core/Inc/usart.h"
 2727              		.file 14 "<built-in>"
ARM GAS  /tmp/cc2BWKyh.s 			page 68


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hall_detection.c
     /tmp/cc2BWKyh.s:18     .text.Hall_start_detection:0000000000000000 $t
     /tmp/cc2BWKyh.s:26     .text.Hall_start_detection:0000000000000000 Hall_start_detection
     /tmp/cc2BWKyh.s:44     .text.Hall_start_detection:0000000000000008 $d
     /tmp/cc2BWKyh.s:49     .text.Hall_is_detection_finished:0000000000000000 $t
     /tmp/cc2BWKyh.s:56     .text.Hall_is_detection_finished:0000000000000000 Hall_is_detection_finished
     /tmp/cc2BWKyh.s:80     .text.Hall_is_detection_finished:0000000000000010 $d
     /tmp/cc2BWKyh.s:85     .text.resetVariables:0000000000000000 $t
     /tmp/cc2BWKyh.s:92     .text.resetVariables:0000000000000000 resetVariables
     /tmp/cc2BWKyh.s:117    .text.validation:0000000000000000 $t
     /tmp/cc2BWKyh.s:124    .text.validation:0000000000000000 validation
     /tmp/cc2BWKyh.s:420    .text.validation:0000000000000128 $d
                            *COM*:0000000000000004 ticks
     /tmp/cc2BWKyh.s:426    .text.present_and_finish:0000000000000000 $t
     /tmp/cc2BWKyh.s:433    .text.present_and_finish:0000000000000000 present_and_finish
     /tmp/cc2BWKyh.s:600    .text.present_and_finish:00000000000000b4 $d
     /tmp/cc2BWKyh.s:606    .text.fill_buffers:0000000000000000 $t
     /tmp/cc2BWKyh.s:613    .text.fill_buffers:0000000000000000 fill_buffers
     /tmp/cc2BWKyh.s:715    .text.detect_N_current_zerocrossings:0000000000000000 $t
     /tmp/cc2BWKyh.s:722    .text.detect_N_current_zerocrossings:0000000000000000 detect_N_current_zerocrossings
     /tmp/cc2BWKyh.s:853    .text.detect_N_hall_zerocrossings:0000000000000000 $t
     /tmp/cc2BWKyh.s:860    .text.detect_N_hall_zerocrossings:0000000000000000 detect_N_hall_zerocrossings
     /tmp/cc2BWKyh.s:939    .text.detect_N_zerocrossings:0000000000000000 $t
     /tmp/cc2BWKyh.s:946    .text.detect_N_zerocrossings:0000000000000000 detect_N_zerocrossings
     /tmp/cc2BWKyh.s:1103   .text.detect_N_zerocrossings:00000000000000bc $d
     /tmp/cc2BWKyh.s:1109   .text.calculateElectricPeriod_inTicks:0000000000000000 $t
     /tmp/cc2BWKyh.s:1116   .text.calculateElectricPeriod_inTicks:0000000000000000 calculateElectricPeriod_inTicks
     /tmp/cc2BWKyh.s:1258   .text.calculateElectricPeriod_inTicks:00000000000000a0 $d
     /tmp/cc2BWKyh.s:1263   .text.adquisition:0000000000000000 $t
     /tmp/cc2BWKyh.s:1270   .text.adquisition:0000000000000000 adquisition
     /tmp/cc2BWKyh.s:1357   .text.adquisition:0000000000000050 $d
     /tmp/cc2BWKyh.s:1367   .text.is_deviation_from_period_acceptable:0000000000000000 $t
     /tmp/cc2BWKyh.s:1374   .text.is_deviation_from_period_acceptable:0000000000000000 is_deviation_from_period_acceptable
     /tmp/cc2BWKyh.s:1543   .text.is_deviation_from_period_acceptable:00000000000000a4 $d
     /tmp/cc2BWKyh.s:1549   .text.are_all_periods_stable:0000000000000000 $t
     /tmp/cc2BWKyh.s:1556   .text.are_all_periods_stable:0000000000000000 are_all_periods_stable
     /tmp/cc2BWKyh.s:1590   .text.are_all_periods_stable:0000000000000018 $d
     /tmp/cc2BWKyh.s:1595   .text.wait_for_the_current_stationary:0000000000000000 $t
     /tmp/cc2BWKyh.s:1602   .text.wait_for_the_current_stationary:0000000000000000 wait_for_the_current_stationary
     /tmp/cc2BWKyh.s:1710   .text.wait_for_the_current_stationary:000000000000006c $d
     /tmp/cc2BWKyh.s:1717   .text.absolute:0000000000000000 $t
     /tmp/cc2BWKyh.s:1724   .text.absolute:0000000000000000 absolute
     /tmp/cc2BWKyh.s:1745   .text.assign_closest_phase_to_hall:0000000000000000 $t
     /tmp/cc2BWKyh.s:1752   .text.assign_closest_phase_to_hall:0000000000000000 assign_closest_phase_to_hall
     /tmp/cc2BWKyh.s:2231   .text.assign_closest_phase_to_hall:0000000000000290 $d
     /tmp/cc2BWKyh.s:2238   .text.assign_polarity:0000000000000000 $t
     /tmp/cc2BWKyh.s:2245   .text.assign_polarity:0000000000000000 assign_polarity
     /tmp/cc2BWKyh.s:2397   .text.interpretation:0000000000000000 $t
     /tmp/cc2BWKyh.s:2404   .text.interpretation:0000000000000000 interpretation
     /tmp/cc2BWKyh.s:2465   .text.interpretation:0000000000000034 $d
     /tmp/cc2BWKyh.s:2471   .text.Hall_Identification_Test_measurement:0000000000000000 $t
     /tmp/cc2BWKyh.s:2478   .text.Hall_Identification_Test_measurement:0000000000000000 Hall_Identification_Test_measurement
     /tmp/cc2BWKyh.s:2503   .text.Hall_Identification_Test_measurement:0000000000000012 $d
     /tmp/cc2BWKyh.s:2509   .text.Hall_Identification_Test_measurement:0000000000000018 $t
     /tmp/cc2BWKyh.s:2684   .text.Hall_Identification_Test_measurement:00000000000000b4 $d
     /tmp/cc2BWKyh.s:2711   .rodata.empty_general:0000000000000000 empty_general
ARM GAS  /tmp/cc2BWKyh.s 			page 69


     /tmp/cc2BWKyh.s:2705   .bss.general:0000000000000000 general
     /tmp/cc2BWKyh.s:2698   .bss.detection_state:0000000000000000 detection_state
     /tmp/cc2BWKyh.s:2699   .bss.detection_state:0000000000000000 $d
     /tmp/cc2BWKyh.s:2701   .bss.general:0000000000000000 $d
     /tmp/cc2BWKyh.s:2708   .rodata.empty_general:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_UART_Transmit
huart2
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_d2iz
