;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <402
	SUB @1, 2
	ADD 1, 20
	ADD 10, 20
	JMZ <1, 2
	SPL 10, 207
	SPL -12
	SUB @124, @106
	SUB @121, 103
	SUB 12, @10
	SUB -4, <-20
	SUB 14, @20
	SPL -100
	MOV -4, <-20
	SUB #121, 106
	MOV -1, <-12
	SUB -12, -4
	SUB -12, -4
	SUB @0, @2
	JMZ 102, #300
	ADD #121, 106
	SPL 206, <101
	DJN -1, @-20
	JMZ <0, #2
	SPL 206, <101
	SPL 206, <101
	CMP 721, 1
	SPL 101
	ADD 30, 9
	JMZ 102, #300
	SUB #600, -40
	SPL 102, #300
	SPL 102, #300
	ADD #121, 106
	ADD #121, 106
	SUB 1, -0
	SUB 10, 0
	SUB 10, 0
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-129
	MOV -4, <-20
