// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pwm_HH_
#define _pwm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pwm_mul_mul_16s_1bkb.h"
#include "pwm_CTRL_s_axi.h"
#include "pwm_TEST_s_axi.h"
#include "pwm_TEST2_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_TEST_ADDR_WIDTH = 15,
         unsigned int C_S_AXI_TEST_DATA_WIDTH = 32,
         unsigned int C_S_AXI_TEST2_ADDR_WIDTH = 15,
         unsigned int C_S_AXI_TEST2_DATA_WIDTH = 32>
struct pwm : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<8> > out_V;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_TEST_AWVALID;
    sc_out< sc_logic > s_axi_TEST_AWREADY;
    sc_in< sc_uint<C_S_AXI_TEST_ADDR_WIDTH> > s_axi_TEST_AWADDR;
    sc_in< sc_logic > s_axi_TEST_WVALID;
    sc_out< sc_logic > s_axi_TEST_WREADY;
    sc_in< sc_uint<C_S_AXI_TEST_DATA_WIDTH> > s_axi_TEST_WDATA;
    sc_in< sc_uint<C_S_AXI_TEST_DATA_WIDTH/8> > s_axi_TEST_WSTRB;
    sc_in< sc_logic > s_axi_TEST_ARVALID;
    sc_out< sc_logic > s_axi_TEST_ARREADY;
    sc_in< sc_uint<C_S_AXI_TEST_ADDR_WIDTH> > s_axi_TEST_ARADDR;
    sc_out< sc_logic > s_axi_TEST_RVALID;
    sc_in< sc_logic > s_axi_TEST_RREADY;
    sc_out< sc_uint<C_S_AXI_TEST_DATA_WIDTH> > s_axi_TEST_RDATA;
    sc_out< sc_lv<2> > s_axi_TEST_RRESP;
    sc_out< sc_logic > s_axi_TEST_BVALID;
    sc_in< sc_logic > s_axi_TEST_BREADY;
    sc_out< sc_lv<2> > s_axi_TEST_BRESP;
    sc_in< sc_logic > s_axi_TEST2_AWVALID;
    sc_out< sc_logic > s_axi_TEST2_AWREADY;
    sc_in< sc_uint<C_S_AXI_TEST2_ADDR_WIDTH> > s_axi_TEST2_AWADDR;
    sc_in< sc_logic > s_axi_TEST2_WVALID;
    sc_out< sc_logic > s_axi_TEST2_WREADY;
    sc_in< sc_uint<C_S_AXI_TEST2_DATA_WIDTH> > s_axi_TEST2_WDATA;
    sc_in< sc_uint<C_S_AXI_TEST2_DATA_WIDTH/8> > s_axi_TEST2_WSTRB;
    sc_in< sc_logic > s_axi_TEST2_ARVALID;
    sc_out< sc_logic > s_axi_TEST2_ARREADY;
    sc_in< sc_uint<C_S_AXI_TEST2_ADDR_WIDTH> > s_axi_TEST2_ARADDR;
    sc_out< sc_logic > s_axi_TEST2_RVALID;
    sc_in< sc_logic > s_axi_TEST2_RREADY;
    sc_out< sc_uint<C_S_AXI_TEST2_DATA_WIDTH> > s_axi_TEST2_RDATA;
    sc_out< sc_lv<2> > s_axi_TEST2_RRESP;
    sc_out< sc_logic > s_axi_TEST2_BVALID;
    sc_in< sc_logic > s_axi_TEST2_BREADY;
    sc_out< sc_lv<2> > s_axi_TEST2_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pwm(sc_module_name name);
    SC_HAS_PROCESS(pwm);

    ~pwm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pwm_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* pwm_CTRL_s_axi_U;
    pwm_TEST_s_axi<C_S_AXI_TEST_ADDR_WIDTH,C_S_AXI_TEST_DATA_WIDTH>* pwm_TEST_s_axi_U;
    pwm_TEST2_s_axi<C_S_AXI_TEST2_ADDR_WIDTH,C_S_AXI_TEST2_DATA_WIDTH>* pwm_TEST2_s_axi_U;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U1;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U2;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U3;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U4;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U5;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U6;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U7;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U8;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<4> > motorCmd_V_address0;
    sc_signal< sc_logic > motorCmd_V_ce0;
    sc_signal< sc_lv<16> > motorCmd_V_q0;
    sc_signal< sc_lv<32> > min_duty;
    sc_signal< sc_lv<32> > max_duty;
    sc_signal< sc_lv<32> > period;
    sc_signal< sc_lv<12> > test_address0;
    sc_signal< sc_logic > test_ce0;
    sc_signal< sc_logic > test_we0;
    sc_signal< sc_lv<32> > test_d0;
    sc_signal< sc_lv<12> > test2_V_address0;
    sc_signal< sc_logic > test2_V_ce0;
    sc_signal< sc_logic > test2_V_we0;
    sc_signal< sc_lv<32> > test2_V_d0;
    sc_signal< sc_lv<16> > acc;
    sc_signal< sc_lv<8> > out_p_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > p_Val2_2_reg_1398;
    sc_signal< sc_lv<1> > icmp_fu_450_p2;
    sc_signal< sc_lv<1> > icmp_reg_1403;
    sc_signal< sc_lv<16> > tmp_12_fu_462_p1;
    sc_signal< sc_lv<16> > tmp_12_reg_1408;
    sc_signal< sc_lv<16> > p_Val2_s_fu_466_p1;
    sc_signal< sc_lv<16> > p_Val2_s_reg_1413;
    sc_signal< sc_lv<16> > acc_load_reg_1419;
    sc_signal< sc_lv<1> > tmp_24_fu_478_p2;
    sc_signal< sc_lv<1> > tmp_24_reg_1432;
    sc_signal< sc_lv<3> > p_4_fu_556_p3;
    sc_signal< sc_lv<3> > p_4_reg_1444;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > tmp_4_7_fu_569_p1;
    sc_signal< sc_lv<32> > tmp_4_7_reg_1454;
    sc_signal< sc_lv<32> > OP1_V_fu_573_p1;
    sc_signal< sc_lv<32> > OP1_V_reg_1459;
    sc_signal< sc_lv<32> > p_Val2_1_7_fu_1339_p2;
    sc_signal< sc_lv<32> > p_Val2_1_7_reg_1470;
    sc_signal< sc_lv<13> > tmp_72_fu_576_p1;
    sc_signal< sc_lv<13> > tmp_72_reg_1475;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<33> > tmp_5_cast_fu_591_p1;
    sc_signal< sc_lv<33> > tmp_5_cast_reg_1485;
    sc_signal< sc_lv<32> > p_Val2_1_6_fu_1346_p2;
    sc_signal< sc_lv<32> > p_Val2_1_6_reg_1496;
    sc_signal< sc_lv<13> > tmp_70_fu_595_p1;
    sc_signal< sc_lv<13> > tmp_70_reg_1501;
    sc_signal< sc_lv<1> > tmp_16_fu_652_p2;
    sc_signal< sc_lv<1> > tmp_16_reg_1506;
    sc_signal< sc_lv<1> > tmp_19_7_fu_656_p2;
    sc_signal< sc_lv<1> > tmp_19_7_reg_1518;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > p_Val2_1_5_fu_1352_p2;
    sc_signal< sc_lv<32> > p_Val2_1_5_reg_1528;
    sc_signal< sc_lv<13> > tmp_68_fu_666_p1;
    sc_signal< sc_lv<13> > tmp_68_reg_1533;
    sc_signal< sc_lv<1> > tmp_19_6_fu_722_p2;
    sc_signal< sc_lv<1> > tmp_19_6_reg_1538;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > p_Val2_1_4_fu_1358_p2;
    sc_signal< sc_lv<32> > p_Val2_1_4_reg_1548;
    sc_signal< sc_lv<13> > tmp_66_fu_732_p1;
    sc_signal< sc_lv<13> > tmp_66_reg_1553;
    sc_signal< sc_lv<1> > tmp_19_5_fu_788_p2;
    sc_signal< sc_lv<1> > tmp_19_5_reg_1558;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > p_Val2_1_3_fu_1364_p2;
    sc_signal< sc_lv<32> > p_Val2_1_3_reg_1568;
    sc_signal< sc_lv<13> > tmp_64_fu_798_p1;
    sc_signal< sc_lv<13> > tmp_64_reg_1573;
    sc_signal< sc_lv<1> > tmp_19_4_fu_854_p2;
    sc_signal< sc_lv<1> > tmp_19_4_reg_1578;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<32> > p_Val2_1_2_fu_1370_p2;
    sc_signal< sc_lv<32> > p_Val2_1_2_reg_1588;
    sc_signal< sc_lv<13> > tmp_62_fu_864_p1;
    sc_signal< sc_lv<13> > tmp_62_reg_1593;
    sc_signal< sc_lv<1> > tmp_19_3_fu_920_p2;
    sc_signal< sc_lv<1> > tmp_19_3_reg_1598;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<32> > p_Val2_1_fu_1376_p2;
    sc_signal< sc_lv<32> > p_Val2_1_reg_1608;
    sc_signal< sc_lv<13> > tmp_58_fu_930_p1;
    sc_signal< sc_lv<13> > tmp_58_reg_1613;
    sc_signal< sc_lv<1> > tmp_19_2_fu_986_p2;
    sc_signal< sc_lv<1> > tmp_19_2_reg_1618;
    sc_signal< sc_lv<32> > p_Val2_1_1_fu_1382_p2;
    sc_signal< sc_lv<32> > p_Val2_1_1_reg_1623;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<13> > tmp_60_fu_1053_p1;
    sc_signal< sc_lv<13> > tmp_60_reg_1628;
    sc_signal< sc_lv<1> > tmp_19_fu_1056_p2;
    sc_signal< sc_lv<1> > tmp_19_reg_1633;
    sc_signal< sc_lv<1> > p_Repl2_0_trunc_fu_1132_p2;
    sc_signal< sc_lv<1> > p_Repl2_0_trunc_reg_1638;
    sc_signal< sc_lv<1> > p_Repl2_1_trunc_fu_1161_p2;
    sc_signal< sc_lv<1> > p_Repl2_1_trunc_reg_1643;
    sc_signal< sc_lv<1> > p_Repl2_2_trunc_fu_1184_p2;
    sc_signal< sc_lv<1> > p_Repl2_2_trunc_reg_1648;
    sc_signal< sc_lv<1> > p_Repl2_3_trunc_fu_1207_p2;
    sc_signal< sc_lv<1> > p_Repl2_3_trunc_reg_1653;
    sc_signal< sc_lv<1> > p_Repl2_4_trunc_fu_1230_p2;
    sc_signal< sc_lv<1> > p_Repl2_4_trunc_reg_1658;
    sc_signal< sc_lv<1> > p_Repl2_5_trunc_fu_1253_p2;
    sc_signal< sc_lv<1> > p_Repl2_5_trunc_reg_1663;
    sc_signal< sc_lv<1> > p_Repl2_6_trunc_fu_1276_p2;
    sc_signal< sc_lv<1> > p_Repl2_6_trunc_reg_1668;
    sc_signal< sc_lv<1> > p_Repl2_7_trunc_fu_1299_p2;
    sc_signal< sc_lv<1> > p_Repl2_7_trunc_reg_1673;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<16> > tmp_15_fu_500_p3;
    sc_signal< sc_lv<8> > p_Result_4_7_fu_1308_p9;
    sc_signal< sc_lv<8> > p_3_fu_1326_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_4_6_fu_579_p1;
    sc_signal< sc_lv<32> > tmp_4_5_fu_661_p1;
    sc_signal< sc_lv<32> > tmp_4_4_fu_727_p1;
    sc_signal< sc_lv<32> > tmp_4_3_fu_793_p1;
    sc_signal< sc_lv<32> > tmp_4_2_fu_859_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_925_p1;
    sc_signal< sc_lv<32> > tmp_4_1_fu_995_p1;
    sc_signal< sc_lv<32> > tmp_4_8_fu_1304_p1;
    sc_signal< sc_lv<32> > tmp_25_fu_564_p1;
    sc_signal< sc_lv<32> > tmp_23_fu_991_p1;
    sc_signal< sc_lv<32> > tmp_21_fu_1334_p1;
    sc_signal< sc_lv<16> > tmp_6_fu_440_p1;
    sc_signal< sc_lv<4> > tmp_6_fu_440_p4;
    sc_signal< sc_lv<32> > tmp_2_fu_456_p2;
    sc_signal< sc_lv<16> > tmp_73_fu_470_p1;
    sc_signal< sc_lv<16> > tmp_82_fu_484_p1;
    sc_signal< sc_lv<1> > tmp_13_fu_488_p2;
    sc_signal< sc_lv<16> > tmp_14_fu_494_p2;
    sc_signal< sc_lv<16> > ret_V_fu_514_p1;
    sc_signal< sc_lv<16> > tmp_83_fu_524_p1;
    sc_signal< sc_lv<16> > tmp_84_fu_532_p0;
    sc_signal< sc_lv<13> > tmp_84_fu_532_p1;
    sc_signal< sc_lv<3> > ret_V_fu_514_p4;
    sc_signal< sc_lv<1> > tmp_22_fu_536_p2;
    sc_signal< sc_lv<3> > ret_V_1_fu_542_p2;
    sc_signal< sc_lv<1> > tmp_83_fu_524_p3;
    sc_signal< sc_lv<3> > p_2_fu_548_p3;
    sc_signal< sc_lv<29> > tmp_5_fu_584_p3;
    sc_signal< sc_lv<33> > tmp_9_7_fu_598_p1;
    sc_signal< sc_lv<33> > r_V_7_fu_601_p2;
    sc_signal< sc_lv<16> > tmp_52_fu_620_p4;
    sc_signal< sc_lv<1> > tmp_11_7_fu_615_p2;
    sc_signal< sc_lv<16> > tmp_53_fu_630_p2;
    sc_signal< sc_lv<1> > tmp_71_fu_607_p3;
    sc_signal< sc_lv<16> > tmp_54_fu_636_p3;
    sc_signal< sc_lv<16> > tmp_55_fu_644_p3;
    sc_signal< sc_lv<33> > tmp_9_6_fu_669_p1;
    sc_signal< sc_lv<33> > r_V_6_fu_672_p2;
    sc_signal< sc_lv<16> > tmp_48_fu_690_p4;
    sc_signal< sc_lv<1> > tmp_11_6_fu_685_p2;
    sc_signal< sc_lv<16> > tmp_49_fu_700_p2;
    sc_signal< sc_lv<1> > tmp_69_fu_677_p3;
    sc_signal< sc_lv<16> > tmp_50_fu_706_p3;
    sc_signal< sc_lv<16> > tmp_51_fu_714_p3;
    sc_signal< sc_lv<33> > tmp_9_5_fu_735_p1;
    sc_signal< sc_lv<33> > r_V_5_fu_738_p2;
    sc_signal< sc_lv<16> > tmp_44_fu_756_p4;
    sc_signal< sc_lv<1> > tmp_11_5_fu_751_p2;
    sc_signal< sc_lv<16> > tmp_45_fu_766_p2;
    sc_signal< sc_lv<1> > tmp_67_fu_743_p3;
    sc_signal< sc_lv<16> > tmp_46_fu_772_p3;
    sc_signal< sc_lv<16> > tmp_47_fu_780_p3;
    sc_signal< sc_lv<33> > tmp_9_4_fu_801_p1;
    sc_signal< sc_lv<33> > r_V_4_fu_804_p2;
    sc_signal< sc_lv<16> > tmp_40_fu_822_p4;
    sc_signal< sc_lv<1> > tmp_11_4_fu_817_p2;
    sc_signal< sc_lv<16> > tmp_41_fu_832_p2;
    sc_signal< sc_lv<1> > tmp_65_fu_809_p3;
    sc_signal< sc_lv<16> > tmp_42_fu_838_p3;
    sc_signal< sc_lv<16> > tmp_43_fu_846_p3;
    sc_signal< sc_lv<33> > tmp_9_3_fu_867_p1;
    sc_signal< sc_lv<33> > r_V_3_fu_870_p2;
    sc_signal< sc_lv<16> > tmp_36_fu_888_p4;
    sc_signal< sc_lv<1> > tmp_11_3_fu_883_p2;
    sc_signal< sc_lv<16> > tmp_37_fu_898_p2;
    sc_signal< sc_lv<1> > tmp_63_fu_875_p3;
    sc_signal< sc_lv<16> > tmp_38_fu_904_p3;
    sc_signal< sc_lv<16> > tmp_39_fu_912_p3;
    sc_signal< sc_lv<33> > tmp_9_2_fu_933_p1;
    sc_signal< sc_lv<33> > r_V_2_fu_936_p2;
    sc_signal< sc_lv<16> > tmp_32_fu_954_p4;
    sc_signal< sc_lv<1> > tmp_11_2_fu_949_p2;
    sc_signal< sc_lv<16> > tmp_33_fu_964_p2;
    sc_signal< sc_lv<1> > tmp_61_fu_941_p3;
    sc_signal< sc_lv<16> > tmp_34_fu_970_p3;
    sc_signal< sc_lv<16> > tmp_35_fu_978_p3;
    sc_signal< sc_lv<33> > tmp_9_fu_1000_p1;
    sc_signal< sc_lv<33> > r_V_fu_1003_p2;
    sc_signal< sc_lv<16> > tmp_fu_1021_p4;
    sc_signal< sc_lv<1> > tmp_s_fu_1016_p2;
    sc_signal< sc_lv<16> > tmp_11_fu_1031_p2;
    sc_signal< sc_lv<1> > tmp_57_fu_1008_p3;
    sc_signal< sc_lv<16> > tmp_26_fu_1037_p3;
    sc_signal< sc_lv<16> > tmp_27_fu_1045_p3;
    sc_signal< sc_lv<33> > tmp_9_1_fu_1061_p1;
    sc_signal< sc_lv<33> > r_V_1_fu_1064_p2;
    sc_signal< sc_lv<16> > tmp_28_fu_1082_p4;
    sc_signal< sc_lv<1> > tmp_11_1_fu_1077_p2;
    sc_signal< sc_lv<16> > tmp_29_fu_1092_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_1069_p3;
    sc_signal< sc_lv<16> > tmp_30_fu_1098_p3;
    sc_signal< sc_lv<1> > tmp_74_fu_1118_p1;
    sc_signal< sc_lv<1> > tmp_22_s_fu_1122_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_1127_p2;
    sc_signal< sc_lv<16> > tmp_31_fu_1106_p3;
    sc_signal< sc_lv<1> > tmp_75_fu_1142_p3;
    sc_signal< sc_lv<1> > tmp_19_1_fu_1137_p2;
    sc_signal< sc_lv<1> > tmp_22_1_fu_1150_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_1156_p2;
    sc_signal< sc_lv<1> > tmp_76_fu_1166_p3;
    sc_signal< sc_lv<1> > tmp_22_2_fu_1174_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_1179_p2;
    sc_signal< sc_lv<1> > tmp_77_fu_1189_p3;
    sc_signal< sc_lv<1> > tmp_22_3_fu_1197_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_1202_p2;
    sc_signal< sc_lv<1> > tmp_78_fu_1212_p3;
    sc_signal< sc_lv<1> > tmp_22_4_fu_1220_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_1225_p2;
    sc_signal< sc_lv<1> > tmp_79_fu_1235_p3;
    sc_signal< sc_lv<1> > tmp_22_5_fu_1243_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_1248_p2;
    sc_signal< sc_lv<1> > tmp_80_fu_1258_p3;
    sc_signal< sc_lv<1> > tmp_22_6_fu_1266_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_1271_p2;
    sc_signal< sc_lv<1> > tmp_81_fu_1281_p3;
    sc_signal< sc_lv<1> > tmp_22_7_fu_1289_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_1294_p2;
    sc_signal< sc_lv<16> > p_Val2_1_7_fu_1339_p1;
    sc_signal< sc_lv<16> > p_Val2_1_6_fu_1346_p1;
    sc_signal< sc_lv<16> > p_Val2_1_5_fu_1352_p1;
    sc_signal< sc_lv<16> > p_Val2_1_4_fu_1358_p1;
    sc_signal< sc_lv<16> > p_Val2_1_3_fu_1364_p1;
    sc_signal< sc_lv<16> > p_Val2_1_2_fu_1370_p1;
    sc_signal< sc_lv<16> > p_Val2_1_fu_1376_p1;
    sc_signal< sc_lv<16> > p_Val2_1_1_fu_1382_p1;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<32> > p_Val2_1_7_fu_1339_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_pp0_stage0;
    static const sc_lv<11> ap_ST_fsm_pp0_stage1;
    static const sc_lv<11> ap_ST_fsm_pp0_stage2;
    static const sc_lv<11> ap_ST_fsm_pp0_stage3;
    static const sc_lv<11> ap_ST_fsm_pp0_stage4;
    static const sc_lv<11> ap_ST_fsm_pp0_stage5;
    static const sc_lv<11> ap_ST_fsm_pp0_stage6;
    static const sc_lv<11> ap_ST_fsm_pp0_stage7;
    static const sc_lv<11> ap_ST_fsm_pp0_stage8;
    static const sc_lv<11> ap_ST_fsm_pp0_stage9;
    static const sc_lv<11> ap_ST_fsm_pp0_stage10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_1000;
    static const sc_lv<32> ap_const_lv32_333;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_fu_573_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state11_pp0_stage10_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_icmp_fu_450_p2();
    void thread_motorCmd_V_address0();
    void thread_motorCmd_V_ce0();
    void thread_out_V();
    void thread_p_2_fu_548_p3();
    void thread_p_3_fu_1326_p3();
    void thread_p_4_fu_556_p3();
    void thread_p_Repl2_0_trunc_fu_1132_p2();
    void thread_p_Repl2_1_trunc_fu_1161_p2();
    void thread_p_Repl2_2_trunc_fu_1184_p2();
    void thread_p_Repl2_3_trunc_fu_1207_p2();
    void thread_p_Repl2_4_trunc_fu_1230_p2();
    void thread_p_Repl2_5_trunc_fu_1253_p2();
    void thread_p_Repl2_6_trunc_fu_1276_p2();
    void thread_p_Repl2_7_trunc_fu_1299_p2();
    void thread_p_Result_4_7_fu_1308_p9();
    void thread_p_Val2_1_1_fu_1382_p1();
    void thread_p_Val2_1_2_fu_1370_p1();
    void thread_p_Val2_1_3_fu_1364_p1();
    void thread_p_Val2_1_4_fu_1358_p1();
    void thread_p_Val2_1_5_fu_1352_p1();
    void thread_p_Val2_1_6_fu_1346_p1();
    void thread_p_Val2_1_7_fu_1339_p1();
    void thread_p_Val2_1_7_fu_1339_p10();
    void thread_p_Val2_1_fu_1376_p1();
    void thread_p_Val2_s_fu_466_p1();
    void thread_r_V_1_fu_1064_p2();
    void thread_r_V_2_fu_936_p2();
    void thread_r_V_3_fu_870_p2();
    void thread_r_V_4_fu_804_p2();
    void thread_r_V_5_fu_738_p2();
    void thread_r_V_6_fu_672_p2();
    void thread_r_V_7_fu_601_p2();
    void thread_r_V_fu_1003_p2();
    void thread_ret_V_1_fu_542_p2();
    void thread_ret_V_fu_514_p1();
    void thread_ret_V_fu_514_p4();
    void thread_test2_V_address0();
    void thread_test2_V_ce0();
    void thread_test2_V_d0();
    void thread_test2_V_we0();
    void thread_test_address0();
    void thread_test_ce0();
    void thread_test_d0();
    void thread_test_we0();
    void thread_tmp_10_fu_1225_p2();
    void thread_tmp_11_1_fu_1077_p2();
    void thread_tmp_11_2_fu_949_p2();
    void thread_tmp_11_3_fu_883_p2();
    void thread_tmp_11_4_fu_817_p2();
    void thread_tmp_11_5_fu_751_p2();
    void thread_tmp_11_6_fu_685_p2();
    void thread_tmp_11_7_fu_615_p2();
    void thread_tmp_11_fu_1031_p2();
    void thread_tmp_12_fu_462_p1();
    void thread_tmp_13_fu_488_p2();
    void thread_tmp_14_fu_494_p2();
    void thread_tmp_15_fu_500_p3();
    void thread_tmp_16_fu_652_p2();
    void thread_tmp_17_fu_1248_p2();
    void thread_tmp_18_fu_1271_p2();
    void thread_tmp_19_1_fu_1137_p2();
    void thread_tmp_19_2_fu_986_p2();
    void thread_tmp_19_3_fu_920_p2();
    void thread_tmp_19_4_fu_854_p2();
    void thread_tmp_19_5_fu_788_p2();
    void thread_tmp_19_6_fu_722_p2();
    void thread_tmp_19_7_fu_656_p2();
    void thread_tmp_19_fu_1056_p2();
    void thread_tmp_1_fu_1127_p2();
    void thread_tmp_20_fu_1294_p2();
    void thread_tmp_21_fu_1334_p1();
    void thread_tmp_22_1_fu_1150_p2();
    void thread_tmp_22_2_fu_1174_p2();
    void thread_tmp_22_3_fu_1197_p2();
    void thread_tmp_22_4_fu_1220_p2();
    void thread_tmp_22_5_fu_1243_p2();
    void thread_tmp_22_6_fu_1266_p2();
    void thread_tmp_22_7_fu_1289_p2();
    void thread_tmp_22_fu_536_p2();
    void thread_tmp_22_s_fu_1122_p2();
    void thread_tmp_23_fu_991_p1();
    void thread_tmp_24_fu_478_p2();
    void thread_tmp_25_fu_564_p1();
    void thread_tmp_26_fu_1037_p3();
    void thread_tmp_27_fu_1045_p3();
    void thread_tmp_28_fu_1082_p4();
    void thread_tmp_29_fu_1092_p2();
    void thread_tmp_2_fu_456_p2();
    void thread_tmp_30_fu_1098_p3();
    void thread_tmp_31_fu_1106_p3();
    void thread_tmp_32_fu_954_p4();
    void thread_tmp_33_fu_964_p2();
    void thread_tmp_34_fu_970_p3();
    void thread_tmp_35_fu_978_p3();
    void thread_tmp_36_fu_888_p4();
    void thread_tmp_37_fu_898_p2();
    void thread_tmp_38_fu_904_p3();
    void thread_tmp_39_fu_912_p3();
    void thread_tmp_3_fu_1156_p2();
    void thread_tmp_40_fu_822_p4();
    void thread_tmp_41_fu_832_p2();
    void thread_tmp_42_fu_838_p3();
    void thread_tmp_43_fu_846_p3();
    void thread_tmp_44_fu_756_p4();
    void thread_tmp_45_fu_766_p2();
    void thread_tmp_46_fu_772_p3();
    void thread_tmp_47_fu_780_p3();
    void thread_tmp_48_fu_690_p4();
    void thread_tmp_49_fu_700_p2();
    void thread_tmp_4_1_fu_995_p1();
    void thread_tmp_4_2_fu_859_p1();
    void thread_tmp_4_3_fu_793_p1();
    void thread_tmp_4_4_fu_727_p1();
    void thread_tmp_4_5_fu_661_p1();
    void thread_tmp_4_6_fu_579_p1();
    void thread_tmp_4_7_fu_569_p1();
    void thread_tmp_4_8_fu_1304_p1();
    void thread_tmp_4_fu_925_p1();
    void thread_tmp_50_fu_706_p3();
    void thread_tmp_51_fu_714_p3();
    void thread_tmp_52_fu_620_p4();
    void thread_tmp_53_fu_630_p2();
    void thread_tmp_54_fu_636_p3();
    void thread_tmp_55_fu_644_p3();
    void thread_tmp_57_fu_1008_p3();
    void thread_tmp_58_fu_930_p1();
    void thread_tmp_59_fu_1069_p3();
    void thread_tmp_5_cast_fu_591_p1();
    void thread_tmp_5_fu_584_p3();
    void thread_tmp_60_fu_1053_p1();
    void thread_tmp_61_fu_941_p3();
    void thread_tmp_62_fu_864_p1();
    void thread_tmp_63_fu_875_p3();
    void thread_tmp_64_fu_798_p1();
    void thread_tmp_65_fu_809_p3();
    void thread_tmp_66_fu_732_p1();
    void thread_tmp_67_fu_743_p3();
    void thread_tmp_68_fu_666_p1();
    void thread_tmp_69_fu_677_p3();
    void thread_tmp_6_fu_440_p1();
    void thread_tmp_6_fu_440_p4();
    void thread_tmp_70_fu_595_p1();
    void thread_tmp_71_fu_607_p3();
    void thread_tmp_72_fu_576_p1();
    void thread_tmp_73_fu_470_p1();
    void thread_tmp_74_fu_1118_p1();
    void thread_tmp_75_fu_1142_p3();
    void thread_tmp_76_fu_1166_p3();
    void thread_tmp_77_fu_1189_p3();
    void thread_tmp_78_fu_1212_p3();
    void thread_tmp_79_fu_1235_p3();
    void thread_tmp_7_fu_1179_p2();
    void thread_tmp_80_fu_1258_p3();
    void thread_tmp_81_fu_1281_p3();
    void thread_tmp_82_fu_484_p1();
    void thread_tmp_83_fu_524_p1();
    void thread_tmp_83_fu_524_p3();
    void thread_tmp_84_fu_532_p0();
    void thread_tmp_84_fu_532_p1();
    void thread_tmp_8_fu_1202_p2();
    void thread_tmp_9_1_fu_1061_p1();
    void thread_tmp_9_2_fu_933_p1();
    void thread_tmp_9_3_fu_867_p1();
    void thread_tmp_9_4_fu_801_p1();
    void thread_tmp_9_5_fu_735_p1();
    void thread_tmp_9_6_fu_669_p1();
    void thread_tmp_9_7_fu_598_p1();
    void thread_tmp_9_fu_1000_p1();
    void thread_tmp_fu_1021_p4();
    void thread_tmp_s_fu_1016_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
