<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: Xmega Oscillator Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>Xmega Oscillator Register Definitions<br/>
<small>
[<a class="el" href="group__regs__group.html">Internal Register Definitions</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for Xmega Oscillator Register Definitions:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xmega__osc__regs__group.png" border="0" alt="" usemap="#group____xmega____osc____regs____group_map"/>
<map name="group____xmega____osc____regs____group_map" id="group____xmega____osc____regs____group">
<area shape="rect" href="group__regs__group.html" title="Internal Register Definitions" alt="" coords="5,5,187,35"/></map></td></tr></table></center>
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Register Offsets</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaa9f1c3806034d0e0b8b04a147782cf68">XMEGA_OSC_CTRL</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Oscillator Control.  <a href="#gaa9f1c3806034d0e0b8b04a147782cf68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaaaa595bc16ab9dff5d069dfa5bb82b9c">XMEGA_OSC_STATUS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Oscillator Status.  <a href="#gaaaa595bc16ab9dff5d069dfa5bb82b9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga3ebcf3c9c470f4d0a9b2a0e9210eb42f">XMEGA_OSC_XOSCCTRL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XOSC Control.  <a href="#ga3ebcf3c9c470f4d0a9b2a0e9210eb42f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga17bcf4d1c3eb396d5a4a9b1edd694f6b">XMEGA_OSC_XOSCFAIL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XOSC Failure Detection.  <a href="#ga17bcf4d1c3eb396d5a4a9b1edd694f6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga6aab0f19ebdf39d816512a570ad145b5">XMEGA_OSC_RC32KCAL</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz Oscillator Calibration  <a href="#ga6aab0f19ebdf39d816512a570ad145b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga2d2526f86701b61d16426a238f23653d">XMEGA_OSC_PLLCTRL</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL Control.  <a href="#ga2d2526f86701b61d16426a238f23653d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac7d45364903907f3e85d771b9fa855c6">XMEGA_OSC_DFLLCTRL</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DFLL Control.  <a href="#gac7d45364903907f3e85d771b9fa855c6"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in CTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp2b97f755d52189bb01c5ffb927c2b6b2"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaf789f9ab7a315c5ca6a50ec3a041712d">XMEGA_OSC_RC2MEN_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 MHz RCOSC Enable  <a href="#gaf789f9ab7a315c5ca6a50ec3a041712d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga49389148c4d854eff5fda03d80d51101">XMEGA_OSC_RC32MEN_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 MHz RCOSC Enable  <a href="#ga49389148c4d854eff5fda03d80d51101"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga39e86ccc32f7872c9d3138cc2e41f261">XMEGA_OSC_RC32KEN_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz RCOSC Enable  <a href="#ga39e86ccc32f7872c9d3138cc2e41f261"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac947150651eb97bbe0431b2814deab01">XMEGA_OSC_XOSCEN_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External Oscillator Enable.  <a href="#gac947150651eb97bbe0431b2814deab01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga2fb516cb98061669b5273559eb6688e8">XMEGA_OSC_PLLEN_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL Enable.  <a href="#ga2fb516cb98061669b5273559eb6688e8"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in STATUS</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpc6d733ff3fbe6d65663fe58d7298ac01"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gab44ff8261564e60254474bc0af76594b">XMEGA_OSC_RC2MRDY_BI</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 MHz RCOSC Enable  <a href="#gab44ff8261564e60254474bc0af76594b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac30f14bfb9b9a20cf6d06015ab0e1740">XMEGA_OSC_RC32MRDY_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 MHz RCOSC Enable  <a href="#gac30f14bfb9b9a20cf6d06015ab0e1740"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga0bbbfafbd1734189f1da191cc5bb6e7c">XMEGA_OSC_RC32KRDY_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kHz RCOSC Enable  <a href="#ga0bbbfafbd1734189f1da191cc5bb6e7c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gab618de4205188c81bb441474381a6920">XMEGA_OSC_XOSCRDY_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External Oscillator Enable.  <a href="#gab618de4205188c81bb441474381a6920"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga9dfc3b45840c3b4a1592aded4180cd2f">XMEGA_OSC_PLLRDY_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL Enable.  <a href="#ga9dfc3b45840c3b4a1592aded4180cd2f"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in XOSCCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp1963bb82362f4de86f26fb9af979773f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaf45fa871919bc92aa5906037c48778c1">XMEGA_OSC_XOSCSEL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Crystal Oscillator Type.  <a href="#gaf45fa871919bc92aa5906037c48778c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga035f4a33cc366f72f346e53687045149">XMEGA_OSC_XOSCSEL_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Crystal Oscillator Type.  <a href="#ga035f4a33cc366f72f346e53687045149"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gabe181c3d65e4335097b94d74a55d96a0">XMEGA_OSC_X32KLPM_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XTAL 32 kHz Low Power Mode.  <a href="#gabe181c3d65e4335097b94d74a55d96a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga9070652ca44daacb77022a1b597b37c8">XMEGA_OSC_FRQRANGE_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XTAL Frequency Range.  <a href="#ga9070652ca44daacb77022a1b597b37c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga94215821f1af662af2402626908d8404">XMEGA_OSC_FRQRANGE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XTAL Frequency Range.  <a href="#ga94215821f1af662af2402626908d8404"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in XOSCFAIL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp040f9356888034bace4dee39e1d5e04d"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gac7bfc93dc36948156cfe5de664b407e9">XMEGA_OSC_XOSCFDEN_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Failure Detection Enable.  <a href="#gac7bfc93dc36948156cfe5de664b407e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga015ab4fa5846bd2e30bb4c11de24f6b0">XMEGA_OSC_XOSCFDIF_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Failure Detection Interrupt Flag.  <a href="#ga015ab4fa5846bd2e30bb4c11de24f6b0"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bitfields in PLLCTRL</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpae09e110d0ddcd7a28f8ec75d1537f27"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaf9c107727005160f64e02d87cdeb4e14">XMEGA_OSC_PLLFAC_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiplication Factor.  <a href="#gaf9c107727005160f64e02d87cdeb4e14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga7524ecb21a28883ec8cd6cbc3414d196">XMEGA_OSC_PLLFAC_SIZE</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiplication Factor.  <a href="#ga7524ecb21a28883ec8cd6cbc3414d196"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaaefb9960cb5416116c2ef57f37107a38">XMEGA_OSC_PLLSRC_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Source.  <a href="#gaaefb9960cb5416116c2ef57f37107a38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga3d9c97dedf51f5ada948081b16c5476c">XMEGA_OSC_PLLSRC_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Source.  <a href="#ga3d9c97dedf51f5ada948081b16c5476c"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bit manipulation macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaa76fa326b01668011fc06e6cad39f18f">OSC_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; XMEGA_OSC_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="#gaa76fa326b01668011fc06e6cad39f18f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaca44d6e488bad21f6ac869bd4e0e27be">OSC_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; XMEGA_OSC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="#gaca44d6e488bad21f6ac869bd4e0e27be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gaa63f23fb4c6dfc8a5d62bda822360913">OSC_BFMASK</a>(name)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="#gaa63f23fb4c6dfc8a5d62bda822360913"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga114e0315086f9fbb0f518b5f1e16bac8">OSC_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="#ga114e0315086f9fbb0f518b5f1e16bac8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga721d3d4a026ee83b2ecb4e93ffd3c998">OSC_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="#ga721d3d4a026ee83b2ecb4e93ffd3c998"></a><br/></td></tr>
<tr><td colspan="2"><h2>Register access macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga205f660f0487d0286518b21814270a9d">osc_read_reg</a>(reg)&nbsp;&nbsp;&nbsp;_osc_read_reg(reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of OSC register <em>reg</em>.  <a href="#ga205f660f0487d0286518b21814270a9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0502cbf48a0635f4fd8bdba32ed5244f"></a><!-- doxytag: member="xmega_osc_regs_group::_osc_read_reg" ref="ga0502cbf48a0635f4fd8bdba32ed5244f" args="(reg)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_osc_read_reg</b>(reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)(OSC_BASE + XMEGA_OSC_##reg))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#gafc619e5d3ec2c8e273f57ca11537da40">osc_write_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_osc_write_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to OSC register <em>reg</em>.  <a href="#gafc619e5d3ec2c8e273f57ca11537da40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga851838a3e28c7368fcf1c62b4c7c6587"></a><!-- doxytag: member="xmega_osc_regs_group::_osc_write_reg" ref="ga851838a3e28c7368fcf1c62b4c7c6587" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_osc_write_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)(OSC_BASE + XMEGA_OSC_##reg), (value))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__osc__regs__group.html#ga40f2625265f0e280c0b2ec9d6479faab">osc_write_ccp_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_osc_write_ccp_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to CCP-protected OSC register <em>reg</em>.  <a href="#ga40f2625265f0e280c0b2ec9d6479faab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d78d34362fdfd3d6ecf78b0500337e3"></a><!-- doxytag: member="xmega_osc_regs_group::_osc_write_ccp_reg" ref="ga4d78d34362fdfd3d6ecf78b0500337e3" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_osc_write_ccp_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_ccp_write8((void *)(OSC_BASE + XMEGA_OSC_##reg), (value))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>These are the Xmega Oscillator registers taken from the Xmega A manual. </p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaca44d6e488bad21f6ac869bd4e0e27be"></a><!-- doxytag: member="xmega_osc.h::OSC_BF" ref="gaca44d6e488bad21f6ac869bd4e0e27be" args="(name, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSC_BF</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((value) &lt;&lt; XMEGA_OSC_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00111">111</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

<p>Referenced by <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00079">pll_config_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga114e0315086f9fbb0f518b5f1e16bac8"></a><!-- doxytag: member="xmega_osc.h::OSC_BFEXT" ref="ga114e0315086f9fbb0f518b5f1e16bac8" args="(name, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSC_BFEXT</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &gt;&gt; XMEGA_OSC_##name##_START)                         \
                &amp; ((1U &lt;&lt; XMEGA_OSC_##name##_SIZE) - 1))
</pre></div>
<p>Extract the value of bitfield <em>name</em> from <em>regval</em>. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00118">118</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga721d3d4a026ee83b2ecb4e93ffd3c998"></a><!-- doxytag: member="xmega_osc.h::OSC_BFINS" ref="ga721d3d4a026ee83b2ecb4e93ffd3c998" args="(name, value, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSC_BFINS</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &amp; ~(((1U &lt;&lt; XMEGA_OSC_##name##_SIZE) - 1)            \
                        &lt;&lt; XMEGA_OSC_##name##_START))                   \
                | XMEGA_OSC_BF(name, value))
</pre></div>
<p>Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00122">122</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa63f23fb4c6dfc8a5d62bda822360913"></a><!-- doxytag: member="xmega_osc.h::OSC_BFMASK" ref="gaa63f23fb4c6dfc8a5d62bda822360913" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSC_BFMASK</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((1U &lt;&lt; XMEGA_OSC_##name##_SIZE) - 1)                          \
                &lt;&lt; XMEGA_OSC_##name##_START)
</pre></div>
<p>Create a mask of the bitfield <em>name</em>. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00114">114</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa76fa326b01668011fc06e6cad39f18f"></a><!-- doxytag: member="xmega_osc.h::OSC_BIT" ref="gaa76fa326b01668011fc06e6cad39f18f" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSC_BIT</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(1U &lt;&lt; XMEGA_OSC_##name##_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bit <em>name</em> set. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00109">109</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

<p>Referenced by <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00129">pll_disable()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00118">pll_enable()</a>, and <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00140">pll_wait_for_lock()</a>.</p>

</div>
</div>
<a class="anchor" id="ga205f660f0487d0286518b21814270a9d"></a><!-- doxytag: member="xmega_osc.h::osc_read_reg" ref="ga205f660f0487d0286518b21814270a9d" args="(reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define osc_read_reg</td>
          <td>(</td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_osc_read_reg(reg)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the value of OSC register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00131">131</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

<p>Referenced by <a class="el" href="include_2clk_2xmega_2osc_8h_source.html#l00094">osc_disable()</a>, <a class="el" href="include_2clk_2xmega_2osc_8h_source.html#l00059">osc_enable_internal()</a>, <a class="el" href="include_2clk_2xmega_2osc_8h_source.html#l00103">osc_is_running()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00103">pll_config_read()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00129">pll_disable()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00118">pll_enable()</a>, and <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00140">pll_wait_for_lock()</a>.</p>

</div>
</div>
<a class="anchor" id="ga40f2625265f0e280c0b2ec9d6479faab"></a><!-- doxytag: member="xmega_osc.h::osc_write_ccp_reg" ref="ga40f2625265f0e280c0b2ec9d6479faab" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define osc_write_ccp_reg</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_osc_write_ccp_reg(reg, value)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to CCP-protected OSC register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00141">141</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc619e5d3ec2c8e273f57ca11537da40"></a><!-- doxytag: member="xmega_osc.h::osc_write_reg" ref="gafc619e5d3ec2c8e273f57ca11537da40" args="(reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define osc_write_reg</td>
          <td>(</td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_osc_write_reg(reg, value)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to OSC register <em>reg</em>. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00136">136</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

<p>Referenced by <a class="el" href="include_2clk_2xmega_2osc_8h_source.html#l00094">osc_disable()</a>, <a class="el" href="include_2clk_2xmega_2osc_8h_source.html#l00059">osc_enable_internal()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00110">pll_config_write()</a>, <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00129">pll_disable()</a>, and <a class="el" href="chip_2atxmega128a1_2include_2chip_2pll_8h_source.html#l00118">pll_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9f1c3806034d0e0b8b04a147782cf68"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_CTRL" ref="gaa9f1c3806034d0e0b8b04a147782cf68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_CTRL&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Oscillator Control. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00056">56</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7d45364903907f3e85d771b9fa855c6"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_DFLLCTRL" ref="gac7d45364903907f3e85d771b9fa855c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_DFLLCTRL&nbsp;&nbsp;&nbsp;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DFLL Control. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00062">62</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94215821f1af662af2402626908d8404"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_FRQRANGE_SIZE" ref="ga94215821f1af662af2402626908d8404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_FRQRANGE_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XTAL Frequency Range. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00089">89</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9070652ca44daacb77022a1b597b37c8"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_FRQRANGE_START" ref="ga9070652ca44daacb77022a1b597b37c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_FRQRANGE_START&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XTAL Frequency Range. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00088">88</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d2526f86701b61d16426a238f23653d"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_PLLCTRL" ref="ga2d2526f86701b61d16426a238f23653d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_PLLCTRL&nbsp;&nbsp;&nbsp;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL Control. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00061">61</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fb516cb98061669b5273559eb6688e8"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_PLLEN_BIT" ref="ga2fb516cb98061669b5273559eb6688e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_PLLEN_BIT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL Enable. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00071">71</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7524ecb21a28883ec8cd6cbc3414d196"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_PLLFAC_SIZE" ref="ga7524ecb21a28883ec8cd6cbc3414d196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_PLLFAC_SIZE&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multiplication Factor. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00101">101</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9c107727005160f64e02d87cdeb4e14"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_PLLFAC_START" ref="gaf9c107727005160f64e02d87cdeb4e14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_PLLFAC_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multiplication Factor. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00100">100</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dfc3b45840c3b4a1592aded4180cd2f"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_PLLRDY_BIT" ref="ga9dfc3b45840c3b4a1592aded4180cd2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_PLLRDY_BIT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL Enable. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00080">80</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d9c97dedf51f5ada948081b16c5476c"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_PLLSRC_SIZE" ref="ga3d9c97dedf51f5ada948081b16c5476c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_PLLSRC_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock Source. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00103">103</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaefb9960cb5416116c2ef57f37107a38"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_PLLSRC_START" ref="gaaefb9960cb5416116c2ef57f37107a38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_PLLSRC_START&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock Source. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00102">102</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf789f9ab7a315c5ca6a50ec3a041712d"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_RC2MEN_BIT" ref="gaf789f9ab7a315c5ca6a50ec3a041712d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_RC2MEN_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>2 MHz RCOSC Enable </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00067">67</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab44ff8261564e60254474bc0af76594b"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_RC2MRDY_BI" ref="gab44ff8261564e60254474bc0af76594b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_RC2MRDY_BI&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>2 MHz RCOSC Enable </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00076">76</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6aab0f19ebdf39d816512a570ad145b5"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_RC32KCAL" ref="ga6aab0f19ebdf39d816512a570ad145b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_RC32KCAL&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32 kHz Oscillator Calibration </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00060">60</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39e86ccc32f7872c9d3138cc2e41f261"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_RC32KEN_BIT" ref="ga39e86ccc32f7872c9d3138cc2e41f261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_RC32KEN_BIT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32 kHz RCOSC Enable </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00069">69</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bbbfafbd1734189f1da191cc5bb6e7c"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_RC32KRDY_BIT" ref="ga0bbbfafbd1734189f1da191cc5bb6e7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_RC32KRDY_BIT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32 kHz RCOSC Enable </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00078">78</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49389148c4d854eff5fda03d80d51101"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_RC32MEN_BIT" ref="ga49389148c4d854eff5fda03d80d51101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_RC32MEN_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32 MHz RCOSC Enable </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00068">68</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac30f14bfb9b9a20cf6d06015ab0e1740"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_RC32MRDY_BIT" ref="gac30f14bfb9b9a20cf6d06015ab0e1740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_RC32MRDY_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32 MHz RCOSC Enable </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00077">77</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaaa595bc16ab9dff5d069dfa5bb82b9c"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_STATUS" ref="gaaaa595bc16ab9dff5d069dfa5bb82b9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_STATUS&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Oscillator Status. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00057">57</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe181c3d65e4335097b94d74a55d96a0"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_X32KLPM_BIT" ref="gabe181c3d65e4335097b94d74a55d96a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_X32KLPM_BIT&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XTAL 32 kHz Low Power Mode. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00087">87</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ebcf3c9c470f4d0a9b2a0e9210eb42f"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCCTRL" ref="ga3ebcf3c9c470f4d0a9b2a0e9210eb42f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCCTRL&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XOSC Control. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00058">58</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac947150651eb97bbe0431b2814deab01"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCEN_BIT" ref="gac947150651eb97bbe0431b2814deab01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCEN_BIT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External Oscillator Enable. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00070">70</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17bcf4d1c3eb396d5a4a9b1edd694f6b"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCFAIL" ref="ga17bcf4d1c3eb396d5a4a9b1edd694f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCFAIL&nbsp;&nbsp;&nbsp;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XOSC Failure Detection. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00059">59</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7bfc93dc36948156cfe5de664b407e9"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCFDEN_BIT" ref="gac7bfc93dc36948156cfe5de664b407e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCFDEN_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Failure Detection Enable. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00094">94</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga015ab4fa5846bd2e30bb4c11de24f6b0"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCFDIF_BIT" ref="ga015ab4fa5846bd2e30bb4c11de24f6b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCFDIF_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Failure Detection Interrupt Flag. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00095">95</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab618de4205188c81bb441474381a6920"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCRDY_BIT" ref="gab618de4205188c81bb441474381a6920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCRDY_BIT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External Oscillator Enable. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00079">79</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga035f4a33cc366f72f346e53687045149"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCSEL_SIZE" ref="ga035f4a33cc366f72f346e53687045149" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCSEL_SIZE&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Crystal Oscillator Type. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00086">86</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf45fa871919bc92aa5906037c48778c1"></a><!-- doxytag: member="xmega_osc.h::XMEGA_OSC_XOSCSEL_START" ref="gaf45fa871919bc92aa5906037c48778c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMEGA_OSC_XOSCSEL_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Crystal Oscillator Type. </p>

<p>Definition at line <a class="el" href="xmega__osc_8h_source.html#l00085">85</a> of file <a class="el" href="xmega__osc_8h_source.html">xmega_osc.h</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:10:01 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
