<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005939A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005939</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17695341</doc-number><date>20220315</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086200</doc-number><date>20210701</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11524</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>423</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>66</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11519</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11529</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11524</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>42328</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>66825</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11519</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11529</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>WOO</last-name><first-name>Jong Sung</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Yong Kyu</first-name><address><city>Gwacheon-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">Provided is a semiconductor device. The semiconductor device includes a floating gate disposed on a substrate; a memory gate disposed on the floating gate; a first spacer disposed sidewalls of the floating gate and the memory gate, and an upper surface of the substrate; a second spacer disposed on the first spacer; a select high-k film disposed on a first portion of a sidewall of the first spacer between the substrate and the second spacer; and a select gate disposed on a second portion of the sidewall of the first spacer between the substrate and the second spacer. A width of a portion of the first spacer is reduced as a distance to the substrate decreases, and the portion of the first spacer is disposed between the substrate and the second spacer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="117.26mm" wi="146.47mm" file="US20230005939A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="134.37mm" wi="148.51mm" file="US20230005939A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="201.76mm" wi="130.81mm" orientation="landscape" file="US20230005939A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="205.74mm" wi="129.96mm" orientation="landscape" file="US20230005939A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="82.72mm" wi="126.83mm" file="US20230005939A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="109.14mm" wi="74.08mm" file="US20230005939A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="191.52mm" wi="141.05mm" orientation="landscape" file="US20230005939A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="191.60mm" wi="139.36mm" orientation="landscape" file="US20230005939A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="191.60mm" wi="139.53mm" orientation="landscape" file="US20230005939A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="210.65mm" wi="106.26mm" orientation="landscape" file="US20230005939A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="214.55mm" wi="99.14mm" orientation="landscape" file="US20230005939A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="202.52mm" wi="91.27mm" orientation="landscape" file="US20230005939A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="207.94mm" wi="94.23mm" orientation="landscape" file="US20230005939A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="212.68mm" wi="94.23mm" orientation="landscape" file="US20230005939A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="75.69mm" wi="85.17mm" file="US20230005939A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="218.27mm" wi="95.93mm" orientation="landscape" file="US20230005939A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="72.22mm" wi="85.34mm" file="US20230005939A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="216.32mm" wi="94.91mm" orientation="landscape" file="US20230005939A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="85.17mm" wi="78.06mm" orientation="landscape" file="US20230005939A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="210.23mm" wi="92.96mm" orientation="landscape" file="US20230005939A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="76.37mm" wi="85.26mm" file="US20230005939A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="215.14mm" wi="95.17mm" orientation="landscape" file="US20230005939A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="76.71mm" wi="85.43mm" file="US20230005939A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="213.78mm" wi="94.40mm" orientation="landscape" file="US20230005939A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="73.49mm" wi="85.26mm" file="US20230005939A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="212.43mm" wi="112.44mm" orientation="landscape" file="US20230005939A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="221.57mm" wi="117.35mm" orientation="landscape" file="US20230005939A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="230.72mm" wi="111.76mm" orientation="landscape" file="US20230005939A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="204.81mm" wi="103.12mm" orientation="landscape" file="US20230005939A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="207.94mm" wi="106.85mm" orientation="landscape" file="US20230005939A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><p id="p-0002" num="0001">This application claims priority from Korean Patent Application No. 10-2021-0086200, filed on Jul. 1, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.</p><heading id="h-0001" level="1">BACKGROUND</heading><heading id="h-0002" level="1">1. Field</heading><p id="p-0003" num="0002">Methods, apparatuses and systems consistent with example embodiments relate to a semiconductor device and a method of manufacturing the same.</p><heading id="h-0003" level="1">2. Description of Related Art</heading><p id="p-0004" num="0003">In a related computing system structure, instructions (or programs) and data are stored in a memory device separated from a processor, and the instructions and the data must be transmitted to process the data based on the instructions. Therefore, even if the processing speed of the processor increases, the data transmission speed between the processor and the memory device acts as an obstacle to performance improvement, thereby limiting throughput of the computing system. To solve this problem, a memory-in-logic device in which a processor logic includes memory cells may be used, or a dedicated processor logic or the like may be used.</p><p id="p-0005" num="0004">Accordingly, a memory-in-logic device that processes data such as voice, image, video, or text, which is target data of artificial intelligence, video/motion recognition, deep learning, machine learning, and the like, in units of one die or chip is used, or a dedicated processor logic is used.</p><p id="p-0006" num="0005">However, in a method of manufacturing a semiconductor device including an embedded memory such as memory-in-logic, both a process for processor logic and a process for memory must be considered, which requires a complex multilayered device that is expensive and inefficient for manufacturing.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0007" num="0006">One or more example embodiments provide a semiconductor device which prevents penetration due to a wet process by separating a high dielectric constant (high-k) film in a select transistor and improves durability through the penetration prevention.</p><p id="p-0008" num="0007">One or more example embodiments provide a method of manufacturing a split gate-type semiconductor device, in which a process of generating a high-k film in a logic region and a process of generating a high-k film of a select transistor in a memory cell array region are shared to simplify the process.</p><p id="p-0009" num="0008">However, aspects of the present disclosure are not restricted to those set forth herein. The above and other aspects of the present disclosure will become more apparent to one of ordinary skill in the art to which the present disclosure pertains by referencing the detailed description of the present disclosure given below.</p><p id="p-0010" num="0009">According to an aspect of an example embodiment, there is provided a semiconductor device including: a floating gate disposed on a substrate; a memory gate disposed on the floating gate; a first spacer disposed on a sidewall of the floating gate, a sidewall of the memory gate and an upper surface of the substrate; a second spacer disposed on the first spacer; a select high dielectric constant (high-k) film disposed on a first portion of a sidewall of the first spacer between the substrate and the second spacer; and a select gate disposed on a second portion of the sidewall of the first spacer between the substrate and the second spacer. The upper surface of the substrate extends along a first direction and a second direction that crosses the first direction, a third direction is perpendicular to the upper surface of the substrate, a width of a portion of the first spacer in the first direction is reduced as a distance to the substrate decreases along the third direction, and the portion of the first spacer is disposed between the substrate and the second spacer.</p><p id="p-0011" num="0010">According to an aspect of an example embodiment, there is provided a semiconductor device including: a floating gate disposed on a substrate in a first region; a memory gate disposed on the floating gate; a first spacer disposed on a sidewall of the floating gate, a sidewall of the memory gate and an upper surface of the substrate; a second spacer disposed on the first spacer; a first select high-k film disposed on the upper surface of the substrate and a first portion of a sidewall of the first spacer between the substrate and the second spacer; a first high-k film disposed on the substrate in a second region different from the first region; and a first gate disposed on the first high-k film. The upper surface of the substrate extends along a first direction and a second direction that crosses the first direction, a third direction is perpendicular to the upper surface of the substrate, a width of a portion of the first spacer in the first direction is reduced as a distance the substrate decreases along the third direction, the first spacer is disposed between the substrate and the second spacer, and the first high-k film and the first select high-k film include a common material.</p><p id="p-0012" num="0011">According to an aspect of an example embodiment, there is provided a method of manufacturing a semiconductor device, the method including: providing a substrate which includes a first region and a second region different from the first region; forming a memory gate structure on the first region of the substrate, the memory gate structure including a floating gate, a memory gate, a first spacer formed along a sidewall of the floating gate, a sidewall of the memory gate and an upper surface of the substrate, and a second spacer disposed on the first spacer; forming an oxide layer on the substrate and the memory gate structure; etching a portion of the first spacer between the substrate and the second spacer, together with the oxide layer; forming a high-k layer on the substrate, wherein a portion of the high-k layer is disposed between the substrate and the second spacer along a sidewall of the first spacer; and forming a conductive layer such that a portion of the conductive layer is disposed on the high-k layer between the substrate and the second spacer. A width of a portion of the first spacer in a first direction is reduced as a distance to the substrate decreases.</p><p id="p-0013" num="0012">According to an aspect of an example embodiment, there is provided a semiconductor device including: a tunnel insulating layer disposed on a substrate; a floating gate disposed on the tunnel insulating layer; a memory gate disposed on the floating gate; a first spacer disposed on a sidewall of the tunnel insulating layer, a sidewall of the floating gate, a sidewall of the memory gate and an upper surface of the substrate; a second spacer disposed on the first spacer; a high-k film disposed on a sidewall of the first spacer between the substrate and the second spacer; and a select gate disposed on a lower surface of the second spacer, the upper surface of the substrate and the sidewall of the first spacer. The sidewall of the first spacer is recessed toward the tunnel insulating layer and disposed between the substrate and the second spacer, and the high-k film includes TiN.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0014" num="0013">These and/or other aspects, features, and advantages will become apparent and more readily appreciated from the following description, taken in conjunction with the accompanying drawings in which:</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view of a semiconductor device according to example embodiments;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is a view illustrating a semiconductor device according to example embodiments;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged view of area R of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a circuit diagram illustrating unit memory cell elements that may be included in a memory cell array region according to example embodiments;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>5</b>A, <b>5</b>B and <b>5</b>C</figref> are views illustrating charge movement during operation of a unit memory cell element according to example embodiments; and</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIGS. <b>6</b> through <b>21</b>, <b>22</b>A, <b>22</b>B and <b>23</b> through <b>25</b></figref> are views illustrating a method of manufacturing a semiconductor device according to example embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0022" num="0021">Hereinafter, example embodiments will be described with reference to the accompanying drawings. In the description of <figref idref="DRAWINGS">FIGS. <b>1</b> through <b>25</b></figref>, substantially the same components are identified by the same reference characters, and any redundant description thereof will be omitted. In addition, similar components are identified by similar reference characters throughout the drawings. It will be understood that when an element or layer is referred to as being &#x201c;on,&#x201d; &#x201c;connected to&#x201d; or &#x201c;coupled to&#x201d; another element or layer, it can be directly on, connected or coupled to the other element or layer, or intervening elements or layers may be present. By contrast, when an element is referred to as being &#x201c;directly on,&#x201d; &#x201c;directly connected to&#x201d; or &#x201c;directly coupled to&#x201d; another element or layer, there are no intervening elements or layers present. As used herein, the term &#x201c;and/or&#x201d; includes any and all combinations of one or more of the associated listed items. Expressions such as &#x201c;at least one of,&#x201d; when preceding a list of elements, modify the entire list of elements and do not modify the individual elements of the list. For example, the expression, &#x201c;at least one of a, b, and c,&#x201d; should be understood as including only a, only b, only c, both a and b, both a and c, both b and c, or all of a, b, and c.</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view of a semiconductor device <b>1</b> according to example embodiments. <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a cross-sectional view taken along line A-A&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged view of area R of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0024" num="0023">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> through <b>3</b></figref>, the semiconductor device <b>1</b> may be implemented as a system-on-chip (SoC) in the form of a single chip. The semiconductor device <b>1</b> may include a processor logic which includes a neuromorphic processing unit, a graphics processing unit, central processing units (CPUs) and the like, and a memory in which data necessary for the operation of the processor logic can be stored.</p><p id="p-0025" num="0024">The memory may include, for example, a non-volatile memory. The non-volatile memory may include a memory cell element, and the memory cell element of the non-volatile memory according to some example embodiments may include at least one split gate-type transistor.</p><p id="p-0026" num="0025">The semiconductor device <b>1</b> may include a memory cell array region CAR and a logic region LR not overlapping each other in plan view. The memory may be disposed in the memory cell array region CAR, and the processor logic may be disposed in the logic region LR.</p><p id="p-0027" num="0026">In the memory cell array region CAR, the semiconductor device <b>1</b> may include a substrate <b>10</b>, a memory gate structure MGS, a select gate structure SGS, a first source/drain <b>117</b>, a second source/drain <b>134</b>, a bit line BL, and a word line WL.</p><p id="p-0028" num="0027">The substrate <b>10</b> may be bulk silicon or silicon-on-insulator (SOI). Alternatively, the substrate <b>10</b> may be a silicon substrate or may include another material such as, but not limited to, silicon germanium, silicon germanium on insulator (SGOI), indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, or gallium antimonide.</p><p id="p-0029" num="0028">The memory gate structure MGS extends along a second direction Y on the substrate <b>10</b> and is symmetrically formed with respect to an erase gate <b>124</b> extending in the second direction Y. For ease of description, one side of the memory gate structure MGS will be mainly described below, but the same description applies to the other side of the memory gate structure MGS.</p><p id="p-0030" num="0029">The memory gate structure MGS may include a first tunnel insulating layer <b>111</b>, a second tunnel insulating layer <b>112</b>, a first spacer <b>113</b>, a second spacer <b>114</b>, a first capping pattern <b>115</b>, a second capping pattern <b>116</b>, a floating gate <b>121</b>, a memory gate <b>122</b>, a dielectric layer <b>123</b>, and the erase gate <b>124</b>.</p><p id="p-0031" num="0030">Each component of the memory gate structure MGS may extend along the second direction Y, and the memory gate structure MGS may have a split gate structure in which the floating gate <b>121</b> and the memory gate <b>122</b> are disposed on both sides of the erase gate <b>124</b>.</p><p id="p-0032" num="0031">The first tunnel insulating layer <b>111</b> may be disposed on the substrate <b>10</b> and may include silicon oxide, but example embodiments are not limited thereto. The first tunnel insulating layer <b>111</b> may be formed by, for example, thermally oxidizing a surface of the substrate <b>10</b> in a thermal oxidation process.</p><p id="p-0033" num="0032">The second tunnel insulating layer <b>112</b> may be disposed on the first tunnel insulating layer <b>111</b> and may be formed on a side of the floating gate <b>121</b>, the memory gate <b>122</b>, and the dielectric layer <b>123</b>. The second tunnel insulating layer <b>112</b> may include silicon oxide, but example embodiments are not limited thereto. In particular, the second tunnel insulating layer <b>112</b> is disposed between the first source/drain <b>117</b> and the erase gate <b>124</b> to maintain a gap between the first source/drain <b>117</b> and the erase gate <b>124</b>. A distance between the substrate <b>10</b> and the erase gate <b>124</b> is greater than a distance between the substrate <b>10</b> and the floating gate <b>121</b>.</p><p id="p-0034" num="0033">The floating gate <b>121</b> may be disposed on the first tunnel insulating layer <b>111</b> and may include polysilicon doped with impurities or a metal, but example embodiments are not limited thereto.</p><p id="p-0035" num="0034">The dielectric layer <b>123</b> may be disposed between the floating gate <b>121</b> and the memory gate <b>122</b> and may include silicon oxide or silicon nitride. In an example embodiment, the dielectric layer <b>123</b> may have a multilayer structure in which an oxide layer, a nitride layer, and an oxide layer are sequentially stacked. The multilayer structure may increase a dielectric constant formed between the floating gate <b>121</b> and the memory gate <b>122</b>.</p><p id="p-0036" num="0035">The memory gate <b>122</b> may be connected to a memory gate line MG through a third contact MC<b>3</b> and may be disposed on the dielectric layer <b>123</b> to have a floating gate electrode structure. Like the floating gate <b>121</b>, the memory gate <b>122</b> may include polysilicon doped with impurities.</p><p id="p-0037" num="0036">The first capping pattern <b>115</b> and the second capping pattern <b>116</b> may be sequentially disposed on the memory gate <b>122</b> and may include silicon oxide and silicon nitride, respectively.</p><p id="p-0038" num="0037">The erase gate <b>124</b> may be connected to an erase gate line EG through a fourth contact MC<b>4</b> and, like the floating gate <b>121</b>, may include doped polysilicon.</p><p id="p-0039" num="0038">The first spacer <b>113</b> may extend along the second direction Y and may be formed along an upper surface of the substrate <b>10</b>, and a sidewall of the floating gate <b>121</b>, a sidewall of the memory gate <b>122</b>, a sidewall of the dielectric layer <b>123</b>, a sidewall of the first capping pattern <b>115</b> and a sidewall of the second capping pattern <b>116</b>.</p><p id="p-0040" num="0039">The first spacer <b>113</b> includes a first region <b>113</b>_<b>1</b>, and the first region <b>113</b>_<b>1</b> is disposed between the upper surface of the substrate <b>10</b> and a lower surface of the second spacer <b>114</b>. A first surface <b>113</b>A of the first region <b>113</b>_<b>1</b> extends in a direction opposite to a first direction X while in contact with the substrate <b>10</b>, and a second surface <b>113</b>B of a the first region <b>113</b>_<b>1</b> extends in the direction opposite to the first direction X while in contact with the second spacer <b>114</b>. The second surface <b>113</b>B protrudes further in the direction opposite to the first direction X than the first surface <b>113</b>A. That is, a width of the first region <b>113</b>_<b>1</b> in the first direction X is reduced as the first region <b>113</b>_<b>1</b> is closer to the substrate <b>10</b>.</p><p id="p-0041" num="0040">An undercut sidewall <b>113</b>UC of the first region <b>113</b>_<b>1</b> is disposed between the first surface <b>113</b>A and the second surface <b>113</b>B and connects the first surface <b>113</b>A and the second surface <b>113</b>B. The undercut sidewall <b>113</b>UC is recessed toward the first tunnel insulating layer <b>111</b> and the floating gate <b>121</b>.</p><p id="p-0042" num="0041">The first spacer <b>113</b> may include silicon oxide. In an example embodiment, the first spacer <b>113</b> may have a thickness of hundreds of &#x212b;, in particular, a thickness of 300 to 400 &#x212b;.</p><p id="p-0043" num="0042">The select gate structure SGS extends in the second direction Y and is symmetrically disposed on both sides of the memory gate structure MGS. At least a part of the select gate structure SGS overlaps the word line WL extending in the second direction Y in plan view, and the select gate structure SGS is electrically connected to the word line WL through a second contact MC<b>2</b>.</p><p id="p-0044" num="0043">The select gate structure SGS includes a select high-dielectric constant (high-k) film <b>131</b>, a select gate <b>132</b>, and a third spacer <b>133</b>. The select gate structure SGS may include a gate structure corresponding to a low-voltage transistor LVT which will be described later.</p><p id="p-0045" num="0044">The select high-k film <b>131</b> includes a first select high-k film <b>131</b>_<b>1</b> and a second select high-k film <b>131</b>_<b>2</b>.</p><p id="p-0046" num="0045">The first select high-k film <b>131</b>_<b>1</b> is formed between the upper surface of the substrate <b>10</b> and the lower surface of the second spacer <b>114</b> along the upper surface of the substrate <b>10</b>, and only a part of the undercut sidewall <b>113</b>UC. Due to low step coverage of the first select high-k film <b>131</b>_<b>1</b>, the first select high-k film <b>131</b>_<b>1</b> does not cover the entire undercut sidewall <b>113</b>UC, and thus at least a part of the undercut sidewall <b>113</b>UC is exposed to the select gate <b>132</b>.</p><p id="p-0047" num="0046">The second select high-k film <b>131</b>_<b>2</b> covers a sidewall of the second spacer <b>114</b> and is disposed between the select gate <b>132</b> and an upper surface of the second spacer <b>114</b>. The first select high-k film <b>131</b>_<b>1</b> and the second select high-k film <b>131</b>_<b>2</b> are physically separated by the select gate <b>132</b>.</p><p id="p-0048" num="0047">The first select high-k film <b>131</b>_<b>1</b> includes a (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>a </i>and <i>a </i>(<b>1</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>c</i>. The (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>a </i>is formed between the upper surface of the substrate <b>10</b> and the lower surface of the second spacer <b>114</b> along the upper surface of the substrate <b>10</b> and only a part of the undercut sidewall <b>113</b>UC. The (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>a </i>may include at least one of, for example, hafnium oxide, zirconium oxide, hafnium zirconium oxide, barium strontium titanium oxide, barium titanium oxide, and lead zirconium titanium oxide.</p><p id="p-0049" num="0048">The (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>c </i>is formed on the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>a </i>along the upper surface of the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>a</i>. The (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>c </i>may include, but is not limited to, at least one of lanthanum (La), titanium nitride (TIN), tantalum carbide (TaC), tantalum nitride (TaN), titanium silicon nitride (TiSiN), tantalum silicon nitride (TaSiN), tantalum titanium nitride (TaTiN), titanium aluminum nitride (TiAlN), tantalum aluminum nitride (TaAlN), tungsten nitride (WN), ruthenium (Ru), titanium aluminum (TiAl), titanium aluminum carbonitride (TAlC-N), titanium aluminum carbide (TiAlC), titanium carbide (TiC), tantalum carbonitride (TaCN), tungsten (W), aluminum (Al), copper (Cu), cobalt (Co), titanium (Ti), tantalum (Ta), nickel (Ni), platinum (Pt), nickel platinum (Ni&#x2014;Pt), niobium (Nb), niobium nitride (NbN), niobium carbide (NbC), molybdenum (Mo), molybdenum nitride (MoN), molybdenum carbide (MoC), tungsten carbide (WC), rhodium (Rh), palladium (Pd), iridium (Ir), osmium (Os), silver (Ag), gold (Au), zinc (Zn), vanadium (V), and combinations of the same. A conductive metal oxide and a conductive metal oxynitride may include, but are not limited to, oxidized forms of the above materials.</p><p id="p-0050" num="0049">The second select high-k film <b>131</b>_<b>2</b> includes a (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a </i>and <i>a </i>(<b>2</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>c</i>. The (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a </i>covers the sidewall of the second spacer <b>114</b> and is disposed between the select gate <b>132</b> and the upper surface of the second spacer <b>114</b>. The (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a </i>is disposed between the sidewall of the second spacer <b>114</b> and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>c</i>. The (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>c </i>is formed on the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a </i>along the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a. </i></p><p id="p-0051" num="0050">The (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a </i>and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>c </i>may correspond to the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>a </i>and the (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>c</i>, respectively. A description of materials of the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a </i>and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>c </i>may be replaced with the description of the materials of the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>a </i>and the (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>1</b><i>c. </i></p><p id="p-0052" num="0051">The select gate <b>132</b> is connected to the word line WL through the second contact MC<b>2</b>, covers the first spacer <b>113</b>, the second spacer <b>114</b> and at least a part of the substrate <b>10</b>, and is formed along an upper surface of the first spacer <b>113</b> and the upper surface of the second spacer <b>114</b>. Furthermore, at least a part of the select gate <b>132</b> is recessed toward the undercut sidewall <b>113</b>UC between the upper surface of the substrate <b>10</b> and the lower surface of the second spacer <b>114</b> to contact a part of the undercut sidewall <b>113</b>UC and physically separate the first select high-k film <b>131</b>_<b>1</b> and the second select high-k film <b>131</b>_<b>2</b>.</p><p id="p-0053" num="0052">The select gate <b>132</b> may overlap and cover at least a part of the memory gate <b>122</b> in plan view, and the first capping pattern <b>115</b> and the second capping pattern <b>116</b> are disposed between the select gate <b>132</b> and the memory gate <b>122</b>.</p><p id="p-0054" num="0053">The select gate <b>132</b>, like the floating gate <b>121</b>, may include polysilicon doped with impurities and may have a greater chemical resistance to phosphoric acid (H<sub>3</sub>PO<sub>4</sub>) than the select high-k film <b>131</b>.</p><p id="p-0055" num="0054">The third spacer <b>133</b> may be disposed on the substrate <b>10</b>, the second source/drain <b>134</b>, and the memory gate structure MGS. The third spacer <b>133</b> may be disposed on a sidewall of the select high-k film <b>131</b> and a sidewall of the select gate <b>132</b> and may include silicon nitride. The third spacer <b>133</b> may also be disposed on the first capping pattern <b>115</b> and another sidewall of the select gate <b>132</b>, and a sidewall of the second select high-k film <b>131</b>_<b>2</b>.</p><p id="p-0056" num="0055">The first source/drain <b>117</b> formed in the upper surface of the substrate <b>10</b> at a predetermined depth, doped with impurities, and may be disposed between the memory gate structure MGS and the substrate <b>10</b>. The first source/drain <b>117</b> may provide a source region and may be electrically connected to a source line SL.</p><p id="p-0057" num="0056">The second source/drain <b>134</b> doped with impurities may be disposed in a part of the substrate <b>10</b> which is adjacent to the select gate structure SGS. The second source/drain <b>134</b> intersects the memory gate structure MGS in plan view and is electrically connected to the bit line BL extending in the first direction X through a first contact MC<b>1</b>.</p><p id="p-0058" num="0057"><figref idref="DRAWINGS">FIG. <b>2</b>B</figref> illustrates a semiconductor device according to example embodiments. The semiconductor device according to example embodiments will now be described with reference to <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, focusing mainly on differences from the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0059" num="0058">Unlike the select high-k film <b>131</b> of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, a select high-k film <b>131</b>&#x2032; does not include a second select high-k film <b>131</b>_<b>2</b> and includes only a first select high-k film <b>131</b>_<b>1</b>.</p><p id="p-0060" num="0059">An air gap AG is disposed in a space, in which the second select high-k film <b>131</b>_<b>2</b> of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> used to be disposed, between a select gate <b>132</b> and an upper surface of a second spacer <b>114</b>.</p><p id="p-0061" num="0060"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a circuit diagram illustrating unit memory cell elements U<b>1</b> and U<b>2</b> that may be included in the memory cell array region CAR according to example embodiments.</p><p id="p-0062" num="0061">Referring to <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>4</b></figref>, the memory of the semiconductor device <b>1</b> may include a plurality of unit memory cell elements U<b>1</b>. Each of the unit memory cell elements U<b>1</b> may include one select transistor T<sub>S </sub>and one memory transistor T<sub>M</sub>. A gate of the select transistor T<sub>S </sub>may correspond to the select gate structure SGS of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>. The memory transistor T<sub>M </sub>may include a floating gate <b>121</b> and a memory gate <b>122</b>, and a gate of the memory transistor T<sub>M </sub>may correspond to the memory gate structure MGS of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>. Two neighboring unit memory cells U<b>2</b> may be symmetrically arranged to share one source line SL. The non-volatile memory device of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a cross-sectional view of two neighboring unit memory cells U<b>2</b> which share one source line SL.</p><p id="p-0063" num="0062"><figref idref="DRAWINGS">FIGS. <b>5</b>A through <b>5</b>C</figref> are cross-sectional views illustrating charge movement during operation of a unit memory cell element according to example embodiments. <figref idref="DRAWINGS">FIG. <b>5</b>A</figref> illustrates charge movement during a read operation of the unit memory element. <figref idref="DRAWINGS">FIG. <b>5</b>B</figref> illustrates charge movement during a write operation of the unit memory element. <figref idref="DRAWINGS">FIG. <b>5</b>C</figref> illustrates charge movement during an erase operation of the unit memory element.</p><p id="p-0064" num="0063">In the memory of the semiconductor device <b>1</b> according to example embodiments, voltage application during element operations may be, for example, as shown in Table 1.</p><p id="p-0065" num="0000"><tables id="TABLE-US-00001" num="00001"><table frame="none" colsep="0" rowsep="0"><tgroup align="left" colsep="0" rowsep="0" cols="6"><colspec colname="1" colwidth="70pt" align="left"/><colspec colname="2" colwidth="35pt" align="center"/><colspec colname="3" colwidth="28pt" align="center"/><colspec colname="4" colwidth="35pt" align="center"/><colspec colname="5" colwidth="21pt" align="center"/><colspec colname="6" colwidth="28pt" align="center"/><thead><row><entry namest="1" nameend="6" rowsep="1">TABLE 1</entry></row><row><entry namest="1" nameend="6" align="center" rowsep="1"/></row><row><entry>Operation</entry><entry>WL</entry><entry>MG</entry><entry>EG</entry><entry>BL</entry><entry>SL</entry></row><row><entry namest="1" nameend="6" align="center" rowsep="1"/></row></thead><tbody valign="top"><row><entry/></row></tbody></tgroup><tgroup align="left" colsep="0" rowsep="0" cols="7"><colspec colname="1" colwidth="28pt" align="left"/><colspec colname="2" colwidth="42pt" align="left"/><colspec colname="3" colwidth="35pt" align="center"/><colspec colname="4" colwidth="28pt" align="center"/><colspec colname="5" colwidth="35pt" align="center"/><colspec colname="6" colwidth="21pt" align="center"/><colspec colname="7" colwidth="28pt" align="center"/><tbody valign="top"><row><entry>Read</entry><entry>SELECT</entry><entry>1.1 V</entry><entry>&#x2009;&#x2009;1.5 V</entry><entry>&#x2002;&#x2009;0 V</entry><entry>0.4 V</entry><entry>&#x2002;&#x2009;0 V</entry></row><row><entry/><entry>UNSELECT</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2009;&#x2009;1.5 V</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2002;&#x2009;0 V</entry><entry>Float</entry></row><row><entry>Write</entry><entry>SELECT</entry><entry>0.8 V</entry><entry>&#x2009;&#x2009;9.0 V</entry><entry>4.5 V</entry><entry>0.3 V</entry><entry>4.5 V</entry></row><row><entry/><entry>UNSELECT</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2009;&#x2009;&#x2009;&#x2002;0 V</entry><entry>&#x2002;&#x2009;0 V</entry><entry>1.1 V</entry><entry>VDD/3</entry></row><row><entry>Erase</entry><entry>SELECT</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2212;8.0 V</entry><entry>9.5 V</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2002;&#x2009;0 V</entry></row><row><entry/><entry>UNSELECT</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2009;&#x2009;1.1 V</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2002;&#x2009;0 V</entry><entry>&#x2002;&#x2009;0 V</entry></row><row><entry namest="1" nameend="7" align="center" rowsep="1"/></row></tbody></tgroup></table></tables></p><p id="p-0066" num="0064"><figref idref="DRAWINGS">FIG. <b>5</b>A</figref> illustrates charge movement during a read operation of a unit memory element.</p><p id="p-0067" num="0065">Referring to <figref idref="DRAWINGS">FIG. <b>5</b>A</figref> and Table 1, a voltage (e.g., 1.1 V) sufficient to form a channel in the substrate <b>10</b> under a selected word line WL is applied to the word line WL. For example, 1.5 V, 0.4 V, and 0 V are applied to the memory gate line MG, the bit line BL, and the source line SL, respectively. Here, the flow of charges e is the same as the direction of arrows. The formation of a channel under the floating gate <b>121</b> may be determined according to whether charges are stored in the floating gate <b>121</b>, and whether the unit memory element is programmed may be recognized by sensing the formation of the channel. On the other hand, 0 V may be applied to all of word lines, memory gate lines, source lines, and bit lines of unselected unit memory elements.</p><p id="p-0068" num="0066"><figref idref="DRAWINGS">FIG. <b>5</b>B</figref> illustrates charge movement during a write operation of the unit memory element.</p><p id="p-0069" num="0067">Referring to <figref idref="DRAWINGS">FIG. <b>5</b>B</figref> and Table 1, the write operation may be executed on a bit-by-bit basis. First, a voltage of about 9.0 V may be applied to the memory gate <b>122</b> to provide coupling to the floating gate <b>121</b> located under the memory gate <b>122</b>, thereby moving the charges e as indicated by arrows. In addition, a voltage of 4.5 V corresponding to half of 9.0 V may be applied to the source line SL and the erase gate <b>124</b>. A voltage of about 0.8 V may be applied to the word line WL, and a voltage of about 0.3 V or less may be applied to the bit line BL. Accordingly, a current of several microamperes may flow through the bit line BL.</p><p id="p-0070" num="0068"><figref idref="DRAWINGS">FIG. <b>5</b>C</figref> illustrates charge movement during an erase operation of the unit memory element.</p><p id="p-0071" num="0069">Referring to <figref idref="DRAWINGS">FIG. <b>5</b>C</figref> and Table 1, during the erase operation, a voltage of about 9.5 V may be applied to the erase gate <b>124</b> of a memory cell element U<b>1</b> selected to erase data. Here, a negative (&#x2212;) voltage of &#x2212;8.0 V may be applied to the memory gate <b>122</b>. Therefore, electron tunneling may occur from a floating gate electrode located under the memory gate <b>122</b> to the erase gate <b>124</b>. Accordingly, the charges e may move in the direction of an arrow.</p><p id="p-0072" num="0070"><figref idref="DRAWINGS">FIGS. <b>6</b> through <b>25</b></figref> are views illustrating steps of a method of manufacturing a semiconductor device according to example embodiments. <figref idref="DRAWINGS">FIGS. <b>11</b>, <b>13</b>, <b>15</b>, <b>17</b>, <b>19</b> and <b>21</b></figref> are enlarged views of area R of <figref idref="DRAWINGS">FIGS. <b>10</b>, <b>12</b>, <b>14</b>, <b>16</b>, <b>18</b> and <b>20</b></figref>, respectively.</p><p id="p-0073" num="0071">Referring to <figref idref="DRAWINGS">FIGS. <b>2</b>A, <b>2</b>B and <b>6</b></figref>, a memory gate structure MGS may be formed on a substrate <b>10</b> in a memory cell array region CAR, and a plurality of element isolation layers <b>13</b> may be formed in the substrate <b>10</b> in a logic region LR. A first source/drain <b>117</b> may be disposed between the memory gate structure MGS and the substrate <b>10</b>.</p><p id="p-0074" num="0072">The element isolation layers <b>13</b> divide the logic region LR into a high-voltage transistor region HVT and a low-voltage transistor region LVT. The element isolation layers <b>13</b> may be formed in the shape of a plurality of lines crossing the substrate <b>10</b>.</p><p id="p-0075" num="0073">Referring additionally to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, an oxide layer <b>21</b> is formed to cover the entire surface of the substrate <b>10</b> including the memory cell array region CAR and the logic region LR and the memory gate structure MGS. The oxide layer <b>21</b> may contact sidewalls of first spacers <b>113</b> and second spacers <b>114</b>. The oxide layer <b>21</b> may include silicon oxide.</p><p id="p-0076" num="0074">Referring additionally to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a first photoresist pattern <b>31</b> is formed on the substrate <b>10</b> to expose the low-voltage transistor region LVT, and cover the memory cell array region CAR and the high-voltage transistor region HVT. In addition, a low-voltage well region <b>231</b> is formed by implanting impurity ions <b>33</b> using the first photoresist pattern <b>31</b> as an ion implantation mask.</p><p id="p-0077" num="0075">Referring additionally to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the first photoresist pattern <b>31</b> is removed. In addition, a second photoresist pattern <b>37</b> is formed on the substrate <b>10</b> to expose the high-voltage transistor region HVT, and to cover the low-voltage transistor region LVT and the memory cell array region CAR. Further, a high-voltage well region <b>241</b> is formed by implanting impurity ions <b>39</b> using the second photoresist pattern <b>37</b> as an ion implantation mask. The first and second spacers <b>113</b> and <b>114</b> may prevent memory gates <b>122</b>, dielectric layers <b>123</b>, floating gates <b>121</b> under the dielectric layers <b>123</b>, and a first tunnel insulating layer <b>111</b> under the floating gates <b>121</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref> from being damaged during the formation and removal of the first and second photoresist patterns <b>31</b> and <b>37</b>.</p><p id="p-0078" num="0076">Referring additionally to <figref idref="DRAWINGS">FIGS. <b>10</b> and <b>11</b></figref>, the second photoresist pattern <b>37</b> is removed. In addition, the oxide layer <b>21</b> is removed using a wet etching process, and at least a part of each first spacer <b>113</b> is removed together with the oxide layer <b>21</b> to form an undercut sidewall <b>113</b>UC of a first region <b>113</b>_<b>1</b> between the second spacer <b>114</b> and the substrate <b>10</b>. Through the wet etching process, the first region <b>113</b>_<b>1</b> of each first spacer <b>113</b> has a sidewall in the shape of the undercut sidewall <b>113</b>UC.</p><p id="p-0079" num="0077">In the above wet etching process, the oxide layer <b>21</b> and a part of each first spacer <b>113</b> are etched using at least one of a hydrogen fluoride (HF) solution and a buffered oxide etch (BOE) solution.</p><p id="p-0080" num="0078">Referring additionally to <figref idref="DRAWINGS">FIGS. <b>12</b> and <b>13</b></figref>, a first high-k layer a is formed to cover the entire surface (CAR and LR) of the substrate <b>10</b> and an upper surface of the memory gate structure MGS and cover only a part of the undercut sidewall <b>113</b>UC. The first high-k layer a may be formed through a method such as, but not limited to, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), or pulsed laser deposition (PLD).</p><p id="p-0081" num="0079">The first high-k layer a may correspond to the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>a </i>described above and may include the same material as the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>a</i>. Due to the recessed structure of the undercut sidewall <b>113</b>UC and the low step coverage of the first high-k layer a, the first high-k layer a covering only a part of the undercut sidewall <b>113</b>UC and formed along the undercut sidewall <b>113</b>UC becomes thinner in the third direction Z along the first direction X. An insulating layer may be formed by thermally oxidizing the surface of the substrate <b>10</b> before the stacking of the first high-k layer a.</p><p id="p-0082" num="0080">Referring additionally to <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, a second high-k layer b is formed along an upper surface of the first high-k layer a. The second high-k layer b may be formed through a method such as, but not limited to, ALD, CVD, PVD, or PLD.</p><p id="p-0083" num="0081">The second high-k layer b may include at least one of titanium (Ti), titanium nitride (TiN), tantalum carbide (TaC), and aluminum (Al). Due to the recessed structure of the undercut sidewall <b>113</b>UC and the low step coverage of the second high-k layer b, the second high-k layer b covering only a part of the undercut sidewall <b>113</b>UC and formed along the undercut sidewall <b>113</b>UC becomes thinner in the third direction Z along the first direction X.</p><p id="p-0084" num="0082">Referring additionally to <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref>, a third photoresist pattern <b>41</b> is formed on the substrate <b>10</b> to expose the low-voltage transistor region LVT and positions where select gate structures SGS are to be formed, and to cover the memory cell array region CAR and the high-voltage transistor region HVT. In addition, the second high-k layer b is removed using the third photoresist pattern <b>41</b> as an etch mask to expose the first high-k layer a in the low-voltage transistor region LVT and at the positions where the select gate structures SGS are to be formed.</p><p id="p-0085" num="0083">Referring additionally to <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref>, after the third photoresist pattern <b>41</b> is removed, a third high-k layer c is formed along upper surfaces of the first high-k layer a and the second high-k layer b&#x2032;. The third high-k layer c may be formed through a method such as, but not limited to, ALD, CVD, PVD, or PLD.</p><p id="p-0086" num="0084">The third high-k layer c may correspond to the (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>c </i>described above and may include the same material as the (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>c</i>. Due to the recessed structure of the undercut sidewall <b>113</b>UC and the low step coverage of the third high-k layer c, the third high-k layer c covering only a part of the undercut sidewall <b>113</b>UC and formed along the undercut sidewall <b>113</b>UC becomes thinner in the third direction Z along the first direction X.</p><p id="p-0087" num="0085">Referring additionally to <figref idref="DRAWINGS">FIGS. <b>20</b> and <b>21</b></figref>, a conductive layer Gp is formed on the substrate <b>10</b>. For example, the conductive layer Gp may cover the entire surface of the substrate <b>10</b>. The conductive layer Gp may be formed by, for example, depositing a polysilicon layer undoped with impurities and then performing an ion implantation process to dope the polysilicon layer with impurities, but example embodiments are not limited thereto.</p><p id="p-0088" num="0086">At least a part of the conductive layer Gp may contact the undercut sidewall <b>113</b>UC, and may be recessed toward the undercut sidewall <b>113</b>UC between a lower surface of each second spacer <b>114</b> and an upper surface of the substrate <b>10</b>.</p><p id="p-0089" num="0087">Referring additionally to <figref idref="DRAWINGS">FIG. <b>22</b>A</figref>, fourth photoresist patterns <b>43</b> respectively defining select gates <b>132</b>, a low-voltage gate electrode <b>233</b>, and a high-voltage gate electrode <b>243</b> are formed on the conductive layer Gp. Then, the conductive layer Gp and the first through third high-k layers a, b&#x2032; and c are partially etched using the fourth photoresist patterns <b>43</b> as an etch mask to form the select gates <b>132</b>, the low-voltage gate electrode <b>233</b>, and the high-voltage gate electrode <b>243</b> in the memory cell array region CAR, the low-voltage transistor region LVT, and the high-voltage transistor region HVT.</p><p id="p-0090" num="0088">In addition to the select gates <b>132</b>, the low-voltage gate electrode <b>233</b>, and the high-voltage gate electrode <b>243</b>, (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>a</i>, (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>c</i>, (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>a</i>, (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>c</i>, a first low-voltage high-k film <b>232</b><i>a</i>, a third low-voltage high-k film <b>232</b><i>c</i>, and first through third high-voltage high-k films <b>242</b><i>a </i>through <b>242</b><i>c </i>are formed. A part of each second capping pattern <b>116</b> is etched to expose sidewalls of a (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>a </i>and <i>a </i>(<b>2</b>_<b>3</b>)<sup>th </sup>select high-k film <b>131</b>_<b>2</b><i>c. </i></p><p id="p-0091" num="0089">In particular, considering the processes in <figref idref="DRAWINGS">FIGS. <b>12</b> through <b>21</b></figref>, it is apparent that a thickness of the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>a </i>and a thickness of the (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>c </i>in the third direction Z are the same as a thickness of the first low-voltage high-k film <b>232</b><i>a </i>and a thickness of the third low-voltage high-k film <b>232</b><i>c </i>in the third direction Z.</p><p id="p-0092" num="0090">Referring additionally to <figref idref="DRAWINGS">FIG. <b>22</b>B</figref>, when a wet etching process is performed in a state where the sidewalls of the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>a </i>and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>c </i>are exposed, the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>a </i>and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>c </i>may be removed to form air gaps AG. For example, the wet etching process may be a stripping process performed on each second capping pattern <b>116</b> by using phosphoric acid (H<sub>3</sub>PO<sub>4</sub>), but example embodiments are not limited thereto.</p><p id="p-0093" num="0091">However, because the (<b>1</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>a </i>and the (<b>1</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>1</b><i>c </i>are separated from the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>a </i>and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>c </i>by the select gates <b>132</b>, they are not affected by penetration of phosphoric acid (H<sub>3</sub>PO<sub>4</sub>) due to the wet etching process. For example, the select gates <b>132</b> may have a greater chemical resistance to the wet etching process than the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>a </i>and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>c. </i></p><p id="p-0094" num="0092">As illustrated in <figref idref="DRAWINGS">FIG. <b>22</b>B</figref>, when the (<b>2</b>_<b>1</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>a </i>and the (<b>2</b>_<b>3</b>)<sup>th </sup>select high-k films <b>131</b>_<b>2</b><i>c </i>are replaced with the air gaps AG, the select high-k films <b>131</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> may be formed.</p><p id="p-0095" num="0093">Referring to <figref idref="DRAWINGS">FIGS. <b>23</b> and <b>24</b></figref>, the fourth photoresist patterns <b>43</b> are removed, and third spacers <b>133</b> are formed in the memory cell array region CAR to form the select gate structures SGS. In addition, low-voltage spacers <b>234</b> are formed in the low-voltage transistor region LVT to form a low-voltage gate structure, and high-voltage spacers <b>244</b> are formed in the high-voltage transistor region HVT to form a high-voltage gate structure.</p><p id="p-0096" num="0094">Referring to <figref idref="DRAWINGS">FIG. <b>25</b></figref>, second sources/drains <b>134</b>, low-voltage sources/drains <b>235</b>, and high-voltage sources/drains <b>245</b> are formed using the memory gate structure MGS, the select gate structures SGS, the low-voltage gate structure and the high-voltage gate structure as an ion implantation mask. The select transistor T<sub>S </sub>and the memory transistor T<sub>M </sub>of <figref idref="DRAWINGS">FIG. <b>4</b></figref> are formed in the memory cell array region CAR, a low-voltage transistor is formed in the low-voltage transistor region LVT, and a high-voltage transistor is formed in the high-voltage transistor region HVT.</p><p id="p-0097" num="0095">At least a part of each select gate <b>132</b> of the semiconductor device <b>1</b> may be recessed toward the undercut sidewall <b>113</b>UC between the upper surface of the substrate <b>10</b> and the lower surface of the second spacer <b>114</b> to contact a part of the undercut sidewall <b>113</b>UC. Each select gate <b>131</b> may physically separate a first select high-k film <b>131</b>_<b>1</b> and a second select high-k film <b>131</b>_<b>2</b>. Through the physical separation, it is possible to protect the first select high-k film <b>131</b>_<b>1</b> despite penetration due to a wet etching process in the wet etching process as in <figref idref="DRAWINGS">FIG. <b>22</b>B</figref> and possible to prevent failure of the select transistor T<sub>S</sub>.</p><p id="p-0098" num="0096">In addition, because the first select high-k film <b>131</b>_<b>1</b> can be protected through the structure of each select gate <b>131</b>, high-k films can be formed together in the memory cell array region CAR and the logic region LR as in the processes of <figref idref="DRAWINGS">FIGS. <b>12</b> through <b>22</b>A</figref>, and unnecessary layer waste can be prevented.</p><p id="p-0099" num="0097">Although embodiments have been described in more detail with reference to the accompanying drawings, the present disclosure is not necessarily limited to these embodiments. The present disclosure may be implemented in various modified manners within the scope not departing from the technical idea of the present disclosure. Accordingly, the example embodiments disclosed herein are not intended to limit the technical idea of the present disclosure, but to describe the present disclosure. the scope of the technical idea of the present disclosure is not limited by the embodiments. Therefore, it should be understood that the example embodiments described above are illustrative and non-limiting in all respects. The scope of protection of the present disclosure should be interpreted by the claims, and all technical ideas within the scope of the present disclosure should be interpreted as being included in the scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device comprising:<claim-text>a floating gate disposed on a substrate;</claim-text><claim-text>a memory gate disposed on the floating gate;</claim-text><claim-text>a first spacer disposed on a sidewall of the floating gate, a sidewall of the memory gate and an upper surface of the substrate;</claim-text><claim-text>a second spacer disposed on the first spacer;</claim-text><claim-text>a select high dielectric constant (high-k) film disposed on a first portion of a sidewall of the first spacer between the substrate and the second spacer; and</claim-text><claim-text>a select gate disposed on a second portion of the sidewall of the first spacer between the substrate and the second spacer,</claim-text><claim-text>wherein the upper surface of the substrate extends along a first direction and a second direction that crosses the first direction, a third direction is perpendicular to the upper surface of the substrate, a width of a portion of the first spacer in the first direction is reduced as a distance to the substrate decreases along the third direction, and the portion of the first spacer is disposed between the substrate and the second spacer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a first surface of the first spacer contacts the substrate and extends in the first direction, and a second surface of the first spacer contacts the second spacer and extends in the first direction, wherein the second surface protrudes further in the first direction than the first surface.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising a tunnel insulating layer disposed between the substrate and the floating gate,<claim-text>wherein the sidewall of the first spacer is recessed toward the tunnel insulating layer, and the select gate is disposed between the substrate and the sidewall of the first spacer.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the select high-k film comprises titanium nitride (TiN).</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the select gate has a greater chemical resistance to phosphoric acid stripping than the select high-k film.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the select high-k film comprises a first select high-k film and a second select high-k film, the first select high-k film is disposed between the substrate and the second spacer, the second select high-k film is disposed between the second spacer and the select gate, and the first select high-k film and the second select high-k film are physically separated by the select gate.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising an air gap between a sidewall of the second spacer and the select gate.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the select gate covers a top surface of the first spacer, a top surface of the second spacer, and at least a portion of the memory gate.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising a capping pattern disposed between the memory gate and the select gate.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. A semiconductor device comprising:<claim-text>a floating gate disposed on a substrate in a first region;</claim-text><claim-text>a memory gate disposed on the floating gate;</claim-text><claim-text>a first spacer disposed on a sidewall of the floating gate, a sidewall of the memory gate and an upper surface of the substrate;</claim-text><claim-text>a second spacer disposed on the first spacer;</claim-text><claim-text>a first select high-k film disposed on the upper surface of the substrate and a first portion of a sidewall of the first spacer between the substrate and the second spacer;</claim-text><claim-text>a first high-k film disposed on the substrate in a second region different from the first region; and</claim-text><claim-text>a first gate disposed on the first high-k film,</claim-text><claim-text>wherein the upper surface of the substrate extends along a first direction and a second direction that crosses the first direction, a third direction is perpendicular to the upper surface of the substrate, a width of a portion of the first spacer in the first direction is reduced as a distance the substrate decreases along the third direction, the first spacer is disposed between the substrate and the second spacer, and the first high-k film and the first select high-k film comprise a common material.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the first high-k film and the first select high-k film comprise TiN.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the first gate and the first high-k film form a low-voltage transistor.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the first select high-k film and the first high-k film have a common thickness.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein a first surface of the first spacer contacts the substrate and extends in the first direction, a second surface of the first spacer contacts the second spacer and extends in the first direction, and the second surface protrudes further in the first direction than the first surface.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor device of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising:<claim-text>a tunnel insulating layer disposed between the substrate and the floating gate; and</claim-text><claim-text>a select gate disposed between a lower surface of the second spacer and the upper surface of the substrate,</claim-text><claim-text>wherein the sidewall of the first spacer is recessed toward the tunnel insulating layer, and the select gate is disposed between the substrate and the sidewall of the first spacer.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. A method of manufacturing a semiconductor device, the method comprising:<claim-text>providing a substrate comprising a first region and a second region different from the first region;</claim-text><claim-text>forming a memory gate structure on the first region of the substrate, the memory gate structure comprising a floating gate, a memory gate, a first spacer formed along a sidewall of the floating gate, a sidewall of the memory gate and an upper surface of the substrate, and a second spacer disposed on the first spacer;</claim-text><claim-text>forming an oxide layer on the substrate and the memory gate structure;</claim-text><claim-text>etching a portion of the first spacer between the substrate and the second spacer, together with the oxide layer;</claim-text><claim-text>forming a high-k layer on the substrate, wherein a portion of the high-k layer is disposed between the substrate and the second spacer along a sidewall of the first spacer; and</claim-text><claim-text>forming a conductive layer such that a portion of the conductive layer is disposed on the high-k layer between the substrate and the second spacer,</claim-text><claim-text>wherein a width of a portion of the first spacer in a first direction is reduced as a distance to the substrate decreases.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising etching a portion of the high-k layer and a portion of the conductive layer to form a select high-k film and a select gate in the first region, and a first high-k film and a first gate in the second region.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The method of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the select high-k film is disposed on a first portion of the sidewall of the first spacer between the substrate and the second spacer, and the select gate is disposed on a second portion of the sidewall of the first spacer between the substrate and the second spacer.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the etching of the first spacer is performed through wet etching, and the sidewall of the first spacer is recessed toward the floating gate.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The method of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the wet etching uses at least one of a hydrogen fluoride (HF) solution and a buffered oxide etch (BOE) solution.</claim-text></claim><claim id="CLM-00021" num="00021"><claim-text><b>21</b>. (canceled)</claim-text></claim></claims></us-patent-application>