# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition
# Date created = 20:32:22  March 26, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		stft_v1_my_system_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:32:22  MARCH 26, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.1 Standard Edition"
set_global_assignment -name TOP_LEVEL_ENTITY stft_v1_my_system
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name SDC_FILE ../rtl/stft_v1/stft_v1_my_system.sdc
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 1
set_global_assignment -name SEARCH_PATH ../rtl/stft_v1
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../rtl/stft_v1/stft_v1_my_system_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_Demux_Normalize.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_Downscale_1.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_Downscale_2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_FFT.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_IFFT.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_Mux_Windowing.sv
set_instance_assignment -name VIRTUAL_PIN ON -to v_s
set_instance_assignment -name VIRTUAL_PIN ON -to c_s
set_instance_assignment -name VIRTUAL_PIN ON -to d0_im
set_instance_assignment -name VIRTUAL_PIN ON -to d0_re
set_instance_assignment -name VIRTUAL_PIN ON -to qv_s
set_instance_assignment -name VIRTUAL_PIN ON -to qc_s
set_instance_assignment -name VIRTUAL_PIN ON -to q0_im
set_instance_assignment -name VIRTUAL_PIN ON -to q0_re
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/Libraries/sv/base/dspba_library_ver.sv
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top