0.6
2019.2
Dec  5 2019
04:51:02
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sim_1/imports/new/cla_TB.sv,1588792981,systemVerilog,,,,cla_TB,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/BSI_Adder_Top.v,1588963854,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv,,System_Multiplier_Top,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv,1588964225,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/BSI_Adder_Wrapper_level2.v,,System_Multiplier_Wrapper_level1,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/BSI_Adder_Wrapper_level2.v,1588963936,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/BSI_Memory_Module.sv,,CLA_Adder_Wrapper_level2,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/BSI_Memory_Module.sv,1588964032,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/bsi_mem_output_side.sv,,CLA_Memory_Module,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/bsi_mem_output_side.sv,1585558030,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/new/carry_lookahead_adder.v,,bsi_mem_output_side,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/input_buffer.sv,1585689867,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/output_buffer.sv,,input_buffer,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/output_buffer.sv,1585558056,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/output_mem_to_R0.sv,,output_buffer,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/output_mem_to_R0.sv,1585277625,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sim_1/imports/new/cla_TB.sv,,output_mem_to_R0,,,,,,,,
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/new/carry_lookahead_adder.v,1588794883,systemVerilog,,/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/sources_1/imports/sources_1/imports/new/input_buffer.sv,,multiplier,,,,,,,,
