
AP_controladorSevoMotor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800100  00001c90  00001d24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c90  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000010  00800152  00800152  00001d76  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d76  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001dd4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000006a0  00000000  00000000  00001e14  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000049cb  00000000  00000000  000024b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e28  00000000  00000000  00006e7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002f8b  00000000  00000000  00007ca7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ec4  00000000  00000000  0000ac34  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002bf8  00000000  00000000  0000baf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000348d  00000000  00000000  0000e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000690  00000000  00000000  00011b7d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__ctors_end>
       4:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
       8:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
       c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      10:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      14:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      18:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      1c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      20:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      24:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      28:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      2c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      30:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      34:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      38:	0c 94 30 03 	jmp	0x660	; 0x660 <__vector_14>
      3c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      40:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      44:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      48:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      4c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      50:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      54:	0c 94 e0 02 	jmp	0x5c0	; 0x5c0 <__vector_21>
      58:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      5c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      60:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      64:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      68:	fe 03       	fmulsu	r23, r22
      6a:	01 04       	cpc	r0, r1
      6c:	04 04       	cpc	r0, r4
      6e:	07 04       	cpc	r0, r7
      70:	0a 04       	cpc	r0, r10
      72:	0d 04       	cpc	r0, r13
      74:	10 04       	cpc	r1, r0
      76:	63 07       	cpc	r22, r19
      78:	6f 07       	cpc	r22, r31
      7a:	6f 07       	cpc	r22, r31
      7c:	6f 07       	cpc	r22, r31
      7e:	7b 07       	cpc	r23, r27
      80:	6f 07       	cpc	r22, r31
      82:	63 07       	cpc	r22, r19
      84:	6f 07       	cpc	r22, r31
      86:	7b 07       	cpc	r23, r27
      88:	63 07       	cpc	r22, r19
      8a:	6f 07       	cpc	r22, r31
      8c:	7b 07       	cpc	r23, r27
      8e:	63 07       	cpc	r22, r19
      90:	6f 07       	cpc	r22, r31
      92:	6f 07       	cpc	r22, r31
      94:	6f 07       	cpc	r22, r31
      96:	63 07       	cpc	r22, r19
      98:	6f 07       	cpc	r22, r31
      9a:	41 09       	sbc	r20, r1
      9c:	e0 08       	sbc	r14, r0
      9e:	e0 08       	sbc	r14, r0
      a0:	e0 08       	sbc	r14, r0
      a2:	e0 08       	sbc	r14, r0
      a4:	41 09       	sbc	r20, r1
      a6:	41 09       	sbc	r20, r1
      a8:	e0 08       	sbc	r14, r0
      aa:	e0 08       	sbc	r14, r0
      ac:	41 09       	sbc	r20, r1
      ae:	e0 08       	sbc	r14, r0
      b0:	e0 08       	sbc	r14, r0
      b2:	41 09       	sbc	r20, r1
      b4:	e0 08       	sbc	r14, r0
      b6:	e0 08       	sbc	r14, r0
      b8:	e0 08       	sbc	r14, r0
      ba:	41 09       	sbc	r20, r1
      bc:	e0 08       	sbc	r14, r0
      be:	43 09       	sbc	r20, r3
      c0:	43 09       	sbc	r20, r3
      c2:	43 09       	sbc	r20, r3
      c4:	43 09       	sbc	r20, r3
      c6:	f7 08       	sbc	r15, r7
      c8:	43 09       	sbc	r20, r3
      ca:	43 09       	sbc	r20, r3
      cc:	43 09       	sbc	r20, r3
      ce:	fa 08       	sbc	r15, r10
      d0:	43 09       	sbc	r20, r3
      d2:	43 09       	sbc	r20, r3
      d4:	fd 08       	sbc	r15, r13
      d6:	43 09       	sbc	r20, r3
      d8:	43 09       	sbc	r20, r3
      da:	43 09       	sbc	r20, r3
      dc:	43 09       	sbc	r20, r3
      de:	43 09       	sbc	r20, r3
      e0:	43 09       	sbc	r20, r3
      e2:	45 09       	sbc	r20, r5
      e4:	45 09       	sbc	r20, r5
      e6:	45 09       	sbc	r20, r5
      e8:	45 09       	sbc	r20, r5
      ea:	12 09       	sbc	r17, r2
      ec:	45 09       	sbc	r20, r5
      ee:	45 09       	sbc	r20, r5
      f0:	45 09       	sbc	r20, r5
      f2:	15 09       	sbc	r17, r5
      f4:	45 09       	sbc	r20, r5
      f6:	45 09       	sbc	r20, r5
      f8:	18 09       	sbc	r17, r8
      fa:	45 09       	sbc	r20, r5
      fc:	45 09       	sbc	r20, r5
      fe:	45 09       	sbc	r20, r5
     100:	45 09       	sbc	r20, r5
     102:	45 09       	sbc	r20, r5
     104:	45 09       	sbc	r20, r5
     106:	5e 09       	sbc	r21, r14
     108:	63 09       	sbc	r22, r3
     10a:	63 09       	sbc	r22, r3
     10c:	63 09       	sbc	r22, r3
     10e:	71 09       	sbc	r23, r1
     110:	5e 09       	sbc	r21, r14
     112:	5e 09       	sbc	r21, r14
     114:	63 09       	sbc	r22, r3
     116:	71 09       	sbc	r23, r1
     118:	5e 09       	sbc	r21, r14
     11a:	63 09       	sbc	r22, r3
     11c:	71 09       	sbc	r23, r1
     11e:	5e 09       	sbc	r21, r14
     120:	63 09       	sbc	r22, r3
     122:	63 09       	sbc	r22, r3
     124:	63 09       	sbc	r22, r3
     126:	5e 09       	sbc	r21, r14
     128:	63 09       	sbc	r22, r3
     12a:	c5 0a       	sbc	r12, r21
     12c:	c5 0a       	sbc	r12, r21
     12e:	d5 0a       	sbc	r13, r21
     130:	c7 0a       	sbc	r12, r23
     132:	c7 0a       	sbc	r12, r23
     134:	c9 0a       	sbc	r12, r25
     136:	c9 0a       	sbc	r12, r25
     138:	c9 0a       	sbc	r12, r25
     13a:	c9 0a       	sbc	r12, r25
     13c:	cb 0a       	sbc	r12, r27
     13e:	cb 0a       	sbc	r12, r27
     140:	cb 0a       	sbc	r12, r27
     142:	cd 0a       	sbc	r12, r29
     144:	cd 0a       	sbc	r12, r29
     146:	cf 0a       	sbc	r12, r31
     148:	d1 0a       	sbc	r13, r17
     14a:	d3 0a       	sbc	r13, r19
     14c:	d3 0a       	sbc	r13, r19

0000014e <__ctors_end>:
     14e:	11 24       	eor	r1, r1
     150:	1f be       	out	0x3f, r1	; 63
     152:	cf ef       	ldi	r28, 0xFF	; 255
     154:	d8 e0       	ldi	r29, 0x08	; 8
     156:	de bf       	out	0x3e, r29	; 62
     158:	cd bf       	out	0x3d, r28	; 61

0000015a <__do_copy_data>:
     15a:	11 e0       	ldi	r17, 0x01	; 1
     15c:	a0 e0       	ldi	r26, 0x00	; 0
     15e:	b1 e0       	ldi	r27, 0x01	; 1
     160:	e0 e9       	ldi	r30, 0x90	; 144
     162:	fc e1       	ldi	r31, 0x1C	; 28
     164:	02 c0       	rjmp	.+4      	; 0x16a <__do_copy_data+0x10>
     166:	05 90       	lpm	r0, Z+
     168:	0d 92       	st	X+, r0
     16a:	a2 35       	cpi	r26, 0x52	; 82
     16c:	b1 07       	cpc	r27, r17
     16e:	d9 f7       	brne	.-10     	; 0x166 <__do_copy_data+0xc>

00000170 <__do_clear_bss>:
     170:	21 e0       	ldi	r18, 0x01	; 1
     172:	a2 e5       	ldi	r26, 0x52	; 82
     174:	b1 e0       	ldi	r27, 0x01	; 1
     176:	01 c0       	rjmp	.+2      	; 0x17a <.do_clear_bss_start>

00000178 <.do_clear_bss_loop>:
     178:	1d 92       	st	X+, r1

0000017a <.do_clear_bss_start>:
     17a:	a2 36       	cpi	r26, 0x62	; 98
     17c:	b2 07       	cpc	r27, r18
     17e:	e1 f7       	brne	.-8      	; 0x178 <.do_clear_bss_loop>
     180:	0e 94 c6 00 	call	0x18c	; 0x18c <main>
     184:	0c 94 46 0e 	jmp	0x1c8c	; 0x1c8c <_exit>

00000188 <__bad_interrupt>:
     188:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000018c <main>:
uint8 sinal = 0;
uint16 leituraADC;
uint16 leituraServo;
uint8 contador = 0;
int main(void)
{
     18c:	cf 93       	push	r28
     18e:	df 93       	push	r29
     190:	cd b7       	in	r28, 0x3d	; 61
     192:	de b7       	in	r29, 0x3e	; 62
     194:	a2 97       	sbiw	r28, 0x22	; 34
     196:	0f b6       	in	r0, 0x3f	; 63
     198:	f8 94       	cli
     19a:	de bf       	out	0x3e, r29	; 62
     19c:	0f be       	out	0x3f, r0	; 63
     19e:	cd bf       	out	0x3d, r28	; 61
	//Variable declaration
	attachLcd(display);
     1a0:	fe 01       	movw	r30, r28
     1a2:	31 96       	adiw	r30, 0x01	; 1
     1a4:	80 e1       	ldi	r24, 0x10	; 16
     1a6:	df 01       	movw	r26, r30
     1a8:	1d 92       	st	X+, r1
     1aa:	8a 95       	dec	r24
     1ac:	e9 f7       	brne	.-6      	; 0x1a8 <main+0x1c>
     1ae:	8d 85       	ldd	r24, Y+13	; 0x0d
     1b0:	80 68       	ori	r24, 0x80	; 128
     1b2:	8d 87       	std	Y+13, r24	; 0x0d
     1b4:	80 e1       	ldi	r24, 0x10	; 16
     1b6:	de 01       	movw	r26, r28
     1b8:	51 96       	adiw	r26, 0x11	; 17
     1ba:	01 90       	ld	r0, Z+
     1bc:	0d 92       	st	X+, r0
     1be:	8a 95       	dec	r24
     1c0:	e1 f7       	brne	.-8      	; 0x1ba <main+0x2e>
	int16 multiplicador = 1;
	uint8 numero = 0;
	uint8 flag_botao = 0;

	//LCD configuration
	lcdSetControlPort(&display, &DDRC, &PORTC, PC5, PC1, PC2);
     1c2:	68 94       	set
     1c4:	ee 24       	eor	r14, r14
     1c6:	e1 f8       	bld	r14, 1
     1c8:	01 e0       	ldi	r16, 0x01	; 1
     1ca:	25 e0       	ldi	r18, 0x05	; 5
     1cc:	48 e2       	ldi	r20, 0x28	; 40
     1ce:	50 e0       	ldi	r21, 0x00	; 0
     1d0:	67 e2       	ldi	r22, 0x27	; 39
     1d2:	70 e0       	ldi	r23, 0x00	; 0
     1d4:	ce 01       	movw	r24, r28
     1d6:	41 96       	adiw	r24, 0x11	; 17
     1d8:	0e 94 4f 04 	call	0x89e	; 0x89e <lcdSetControlPort>
	lcdSetDataPort(&display, &DDRB, &PORTB, &PINB, PB2);
     1dc:	02 e0       	ldi	r16, 0x02	; 2
     1de:	23 e2       	ldi	r18, 0x23	; 35
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	45 e2       	ldi	r20, 0x25	; 37
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	64 e2       	ldi	r22, 0x24	; 36
     1e8:	70 e0       	ldi	r23, 0x00	; 0
     1ea:	ce 01       	movw	r24, r28
     1ec:	41 96       	adiw	r24, 0x11	; 17
     1ee:	0e 94 3c 04 	call	0x878	; 0x878 <lcdSetDataPort>
	lcdInit(&display, LCD_16X2, LCD_FONT_5X8);
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	68 e0       	ldi	r22, 0x08	; 8
     1f6:	ce 01       	movw	r24, r28
     1f8:	41 96       	adiw	r24, 0x11	; 17
     1fa:	0e 94 3e 07 	call	0xe7c	; 0xe7c <lcdInit>
	lcdStdio(&display);
     1fe:	ce 01       	movw	r24, r28
     200:	41 96       	adiw	r24, 0x11	; 17
     202:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <lcdStdio>

	//TIMER1 configuration
	timer1Config(TIMER_B_MODE_CTC_ICR, TIMER_A_PRESCALER_64);
     206:	63 e0       	ldi	r22, 0x03	; 3
     208:	8c e0       	ldi	r24, 0x0C	; 12
     20a:	0e 94 9b 03 	call	0x736	; 0x736 <timer1Config>
	timer1SetInputCaptureValue(2500);
     20e:	84 ec       	ldi	r24, 0xC4	; 196
     210:	99 e0       	ldi	r25, 0x09	; 9
     212:	0e 94 c5 03 	call	0x78a	; 0x78a <timer1SetInputCaptureValue>
	timer1SetCompareBValue(2500);
     216:	84 ec       	ldi	r24, 0xC4	; 196
     218:	99 e0       	ldi	r25, 0x09	; 9
     21a:	0e 94 bb 03 	call	0x776	; 0x776 <timer1SetCompareBValue>
	timer1ClearCompareBInterruptRequest();
     21e:	0e 94 b8 03 	call	0x770	; 0x770 <timer1ClearCompareBInterruptRequest>

	//Timer0 configuration
	timer0SetCompareAValue(249);
     222:	89 ef       	ldi	r24, 0xF9	; 249
     224:	0e 94 99 03 	call	0x732	; 0x732 <timer0SetCompareAValue>
	timer0ClearCompareAInterruptRequest();
     228:	0e 94 97 03 	call	0x72e	; 0x72e <timer0ClearCompareAInterruptRequest>
	timer0ActivateCompareAInterrupt();
     22c:	0e 94 8b 03 	call	0x716	; 0x716 <timer0ActivateCompareAInterrupt>

	//ADC configuration
	adcConfig(ADC_MODE_AUTO_TIMER1_COMPB, ADC_REFERENCE_POWER_SUPPLY, ADC_PRESCALER_128);
     230:	47 e0       	ldi	r20, 0x07	; 7
     232:	61 e0       	ldi	r22, 0x01	; 1
     234:	86 e0       	ldi	r24, 0x06	; 6
     236:	0e 94 cf 03 	call	0x79e	; 0x79e <adcConfig>
	adcSelectChannel(ADC_CHANNEL_3);
     23a:	83 e0       	ldi	r24, 0x03	; 3
     23c:	0e 94 1f 04 	call	0x83e	; 0x83e <adcSelectChannel>
	adcChannel = ADC_CHANNEL_3;
     240:	83 e0       	ldi	r24, 0x03	; 3
     242:	80 93 5b 01 	sts	0x015B, r24	; 0x80015b <adcChannel>
	adcEnable();
     246:	0e 94 27 04 	call	0x84e	; 0x84e <adcEnable>
	adcActivateInterrupt();
     24a:	0e 94 2e 04 	call	0x85c	; 0x85c <adcActivateInterrupt>

	//SERVO
	setBit(DDRB, PB0);
     24e:	20 9a       	sbi	0x04, 0	; 4
	setBit(DDRB, PB1);
     250:	21 9a       	sbi	0x04, 1	; 4
	clrBit(PORTB, PB0);
     252:	28 98       	cbi	0x05, 0	; 5
	clrBit(PORTB, PB1);
     254:	29 98       	cbi	0x05, 1	; 5

	printf("Controlador \nServo Motor\n"); //Mensagem Inicial
     256:	8e e0       	ldi	r24, 0x0E	; 14
     258:	91 e0       	ldi	r25, 0x01	; 1
     25a:	0e 94 4e 0b 	call	0x169c	; 0x169c <puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     25e:	bf ef       	ldi	r27, 0xFF	; 255
     260:	27 ea       	ldi	r18, 0xA7	; 167
     262:	41 e6       	ldi	r20, 0x61	; 97
     264:	b1 50       	subi	r27, 0x01	; 1
     266:	20 40       	sbci	r18, 0x00	; 0
     268:	40 40       	sbci	r20, 0x00	; 0
     26a:	e1 f7       	brne	.-8      	; 0x264 <main+0xd8>
     26c:	00 c0       	rjmp	.+0      	; 0x26e <main+0xe2>
     26e:	00 00       	nop
	_delay_ms(2000);
	lcdClearScreen(&display);
     270:	ce 01       	movw	r24, r28
     272:	41 96       	adiw	r24, 0x11	; 17
     274:	0e 94 a6 08 	call	0x114c	; 0x114c <lcdClearScreen>

	sei();
     278:	78 94       	sei
	//Variable declaration
	attachLcd(display);
	int16 angulo = 0, angulo_servo = 0;
	int16 multiplicador = 1;
	uint8 numero = 0;
	uint8 flag_botao = 0;
     27a:	71 2c       	mov	r7, r1
uint8 contador = 0;
int main(void)
{
	//Variable declaration
	attachLcd(display);
	int16 angulo = 0, angulo_servo = 0;
     27c:	c1 2c       	mov	r12, r1
     27e:	d1 2c       	mov	r13, r1
					angulo = 0;
					numero = 0;
					multiplicador = 1;
				}
			}
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
     280:	0f 2e       	mov	r0, r31
     282:	f7 e3       	ldi	r31, 0x37	; 55
     284:	ef 2e       	mov	r14, r31
     286:	f1 e0       	ldi	r31, 0x01	; 1
     288:	ff 2e       	mov	r15, r31
     28a:	f0 2d       	mov	r31, r0
				break;
			}

			timer0Config(TIMER_A_MODE_CTC, TIMER_A_PRESCALER_1024); //Anti Repique
			timer0ActivateCompareAInterrupt();
			if(sinal == 1 && contador > 20) { //Nega o valor
     28c:	66 24       	eor	r6, r6
     28e:	63 94       	inc	r6
					lcdClearScreen(&display);
					igual = 0;
					sinal = 0;
					angulo = 0;
					numero = 0;
					multiplicador = 1;
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	89 a3       	std	Y+33, r24	; 0x21
     294:	1a a2       	std	Y+34, r1	; 0x22
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
		}
		while(angulo_servo != angulo) {
			//converte o angulo do servo para graus
			angulo_servo = leituraServo * (-9);
			angulo_servo = angulo_servo / 34;
     296:	0f 2e       	mov	r0, r31
     298:	f2 e2       	ldi	r31, 0x22	; 34
     29a:	8f 2e       	mov	r8, r31
     29c:	91 2c       	mov	r9, r1
     29e:	f0 2d       	mov	r31, r0
	_delay_ms(2000);
	lcdClearScreen(&display);

	sei();
	while(1) {
		igual = 0;
     2a0:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <igual>
     2a4:	51 2c       	mov	r5, r1
     2a6:	aa 24       	eor	r10, r10
     2a8:	a3 94       	inc	r10
     2aa:	b1 2c       	mov	r11, r1
     2ac:	00 e0       	ldi	r16, 0x00	; 0
     2ae:	10 e0       	ldi	r17, 0x00	; 0
			case 469 ... 491:
				numero = 4;
				flag_botao = 1;
				break;
			case 512 ... 532:
				numero = 9;
     2b0:	0f 2e       	mov	r0, r31
     2b2:	f9 e0       	ldi	r31, 0x09	; 9
     2b4:	2f 2e       	mov	r2, r31
     2b6:	f0 2d       	mov	r31, r0
				numero = 5;
				flag_botao = 1;
				break;

			case 469 ... 491:
				numero = 4;
     2b8:	68 94       	set
     2ba:	33 24       	eor	r3, r3
     2bc:	32 f8       	bld	r3, 2
				numero = 1;
				flag_botao = 1;
				break;

			case 415 ... 442:
				numero = 6;
     2be:	0f 2e       	mov	r0, r31
     2c0:	f6 e0       	ldi	r31, 0x06	; 6
     2c2:	4f 2e       	mov	r4, r31
     2c4:	f0 2d       	mov	r31, r0
		igual = 0;
		multiplicador = 1;
		numero = 0;
		angulo = 0;
		while(igual != 1) { //Enquanto o igual não for pressionado pega os numeros digitados no teclado
			switch(leituraADC) {
     2c6:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <leituraADC>
     2ca:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <leituraADC+0x1>
     2ce:	82 38       	cpi	r24, 0x82	; 130
     2d0:	a1 e0       	ldi	r26, 0x01	; 1
     2d2:	9a 07       	cpc	r25, r26
     2d4:	d8 f4       	brcc	.+54     	; 0x30c <main+0x180>
     2d6:	81 36       	cpi	r24, 0x61	; 97
     2d8:	b1 e0       	ldi	r27, 0x01	; 1
     2da:	9b 07       	cpc	r25, r27
     2dc:	b8 f5       	brcc	.+110    	; 0x34c <main+0x1c0>
     2de:	80 31       	cpi	r24, 0x10	; 16
     2e0:	21 e0       	ldi	r18, 0x01	; 1
     2e2:	92 07       	cpc	r25, r18
     2e4:	70 f4       	brcc	.+28     	; 0x302 <main+0x176>
     2e6:	83 3e       	cpi	r24, 0xE3	; 227
     2e8:	91 05       	cpc	r25, r1
     2ea:	e0 f5       	brcc	.+120    	; 0x364 <main+0x1d8>
     2ec:	88 32       	cpi	r24, 0x28	; 40
     2ee:	91 05       	cpc	r25, r1
     2f0:	08 f4       	brcc	.+2      	; 0x2f4 <main+0x168>
     2f2:	4d c0       	rjmp	.+154    	; 0x38e <main+0x202>
     2f4:	81 37       	cpi	r24, 0x71	; 113
     2f6:	91 05       	cpc	r25, r1
     2f8:	58 f1       	brcs	.+86     	; 0x350 <main+0x1c4>
     2fa:	80 3b       	cpi	r24, 0xB0	; 176
     2fc:	91 05       	cpc	r25, r1
     2fe:	58 f1       	brcs	.+86     	; 0x356 <main+0x1ca>
     300:	46 c0       	rjmp	.+140    	; 0x38e <main+0x202>
     302:	8b 33       	cpi	r24, 0x3B	; 59
     304:	91 40       	sbci	r25, 0x01	; 1
     306:	08 f0       	brcs	.+2      	; 0x30a <main+0x17e>
     308:	3b c1       	rjmp	.+630    	; 0x580 <__LOCK_REGION_LENGTH__+0x180>
     30a:	4f c0       	rjmp	.+158    	; 0x3aa <main+0x21e>
     30c:	8c 3e       	cpi	r24, 0xEC	; 236
     30e:	a1 e0       	ldi	r26, 0x01	; 1
     310:	9a 07       	cpc	r25, r26
     312:	60 f4       	brcc	.+24     	; 0x32c <main+0x1a0>
     314:	85 3d       	cpi	r24, 0xD5	; 213
     316:	b1 e0       	ldi	r27, 0x01	; 1
     318:	9b 07       	cpc	r25, r27
     31a:	60 f5       	brcc	.+88     	; 0x374 <main+0x1e8>
     31c:	8f 39       	cpi	r24, 0x9F	; 159
     31e:	21 e0       	ldi	r18, 0x01	; 1
     320:	92 07       	cpc	r25, r18
     322:	a8 f1       	brcs	.+106    	; 0x38e <main+0x202>
     324:	8b 3b       	cpi	r24, 0xBB	; 187
     326:	91 40       	sbci	r25, 0x01	; 1
     328:	00 f5       	brcc	.+64     	; 0x36a <main+0x1de>
     32a:	2e c1       	rjmp	.+604    	; 0x588 <__LOCK_REGION_LENGTH__+0x188>
     32c:	88 32       	cpi	r24, 0x28	; 40
     32e:	a2 e0       	ldi	r26, 0x02	; 2
     330:	9a 07       	cpc	r25, r26
     332:	40 f4       	brcc	.+16     	; 0x344 <main+0x1b8>
     334:	85 31       	cpi	r24, 0x15	; 21
     336:	b2 e0       	ldi	r27, 0x02	; 2
     338:	9b 07       	cpc	r25, r27
     33a:	00 f5       	brcc	.+64     	; 0x37c <main+0x1f0>
     33c:	81 15       	cp	r24, r1
     33e:	92 40       	sbci	r25, 0x02	; 2
     340:	d8 f4       	brcc	.+54     	; 0x378 <main+0x1ec>
     342:	25 c0       	rjmp	.+74     	; 0x38e <main+0x202>
     344:	88 31       	cpi	r24, 0x18	; 24
     346:	93 40       	sbci	r25, 0x03	; 3
     348:	e8 f0       	brcs	.+58     	; 0x384 <main+0x1f8>
     34a:	21 c0       	rjmp	.+66     	; 0x38e <main+0x202>
				numero = 2;
				flag_botao = 1;
				break;

			case 353 ... 385:
				numero = 1;
     34c:	56 2c       	mov	r5, r6
     34e:	1d c1       	rjmp	.+570    	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
		numero = 0;
		angulo = 0;
		while(igual != 1) { //Enquanto o igual não for pressionado pega os numeros digitados no teclado
			switch(leituraADC) {
			case 40 ... 112:
				igual = 1;				//acionamento da flag do igual
     350:	60 92 54 01 	sts	0x0154, r6	; 0x800154 <igual>
				break;
     354:	2f c0       	rjmp	.+94     	; 0x3b4 <main+0x228>
			case 113 ... 175:
				numero = 0;
				flag_botao = 1;
				if(angulo == 0) {
					flag_botao = 0;
     356:	76 2c       	mov	r7, r6
     358:	01 15       	cp	r16, r1
     35a:	11 05       	cpc	r17, r1
     35c:	09 f4       	brne	.+2      	; 0x360 <main+0x1d4>
     35e:	71 2c       	mov	r7, r1
			switch(leituraADC) {
			case 40 ... 112:
				igual = 1;				//acionamento da flag do igual
				break;
			case 113 ... 175:
				numero = 0;
     360:	51 2c       	mov	r5, r1
     362:	28 c0       	rjmp	.+80     	; 0x3b4 <main+0x228>
					flag_botao = 0;
				}
				break;

			case 227 ... 271:
				sinal = 1;					//acionamento da flag do sinal
     364:	60 92 53 01 	sts	0x0153, r6	; 0x800153 <sinal>
				break;
     368:	25 c0       	rjmp	.+74     	; 0x3b4 <main+0x228>
				numero = 6;
				flag_botao = 1;
				break;

			case 443 ... 468:
				numero = 5;
     36a:	0f 2e       	mov	r0, r31
     36c:	f5 e0       	ldi	r31, 0x05	; 5
     36e:	5f 2e       	mov	r5, r31
     370:	f0 2d       	mov	r31, r0
				flag_botao = 1;
				break;
     372:	0b c1       	rjmp	.+534    	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>

			case 469 ... 491:
				numero = 4;
     374:	53 2c       	mov	r5, r3
				flag_botao = 1;
				break;
     376:	09 c1       	rjmp	.+530    	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
			case 512 ... 532:
				numero = 9;
     378:	52 2c       	mov	r5, r2
				flag_botao = 1;
				break;
     37a:	07 c1       	rjmp	.+526    	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>

			case 533 ... 551:
				numero = 8;
     37c:	68 94       	set
     37e:	55 24       	eor	r5, r5
     380:	53 f8       	bld	r5, 3
				flag_botao = 1;
				break;
     382:	03 c1       	rjmp	.+518    	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
			case 552 ... 791:
				numero = 7;
     384:	0f 2e       	mov	r0, r31
     386:	f7 e0       	ldi	r31, 0x07	; 7
     388:	5f 2e       	mov	r5, r31
     38a:	f0 2d       	mov	r31, r0
				flag_botao = 1;
				break;
     38c:	fe c0       	rjmp	.+508    	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
			default:
				flag_botao = 0;
				sinal  = 0;
     38e:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <sinal>
				break;
			}

			timer0Config(TIMER_A_MODE_CTC, TIMER_A_PRESCALER_1024); //Anti Repique
     392:	65 e0       	ldi	r22, 0x05	; 5
     394:	82 e0       	ldi	r24, 0x02	; 2
     396:	0e 94 41 03 	call	0x682	; 0x682 <timer0Config>
			timer0ActivateCompareAInterrupt();
     39a:	0e 94 8b 03 	call	0x716	; 0x716 <timer0ActivateCompareAInterrupt>
			if(sinal == 1 && contador > 20) { //Nega o valor
     39e:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <sinal>
     3a2:	81 30       	cpi	r24, 0x01	; 1
     3a4:	91 f0       	breq	.+36     	; 0x3ca <main+0x23e>
			case 552 ... 791:
				numero = 7;
				flag_botao = 1;
				break;
			default:
				flag_botao = 0;
     3a6:	71 2c       	mov	r7, r1
     3a8:	8a c0       	rjmp	.+276    	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
				sinal = 1;					//acionamento da flag do sinal
				break;

			case 272 ... 314:
				numero = 3;
				flag_botao = 1;
     3aa:	76 2c       	mov	r7, r6
			case 227 ... 271:
				sinal = 1;					//acionamento da flag do sinal
				break;

			case 272 ... 314:
				numero = 3;
     3ac:	0f 2e       	mov	r0, r31
     3ae:	f3 e0       	ldi	r31, 0x03	; 3
     3b0:	5f 2e       	mov	r5, r31
     3b2:	f0 2d       	mov	r31, r0
				flag_botao = 0;
				sinal  = 0;
				break;
			}

			timer0Config(TIMER_A_MODE_CTC, TIMER_A_PRESCALER_1024); //Anti Repique
     3b4:	65 e0       	ldi	r22, 0x05	; 5
     3b6:	82 e0       	ldi	r24, 0x02	; 2
     3b8:	0e 94 41 03 	call	0x682	; 0x682 <timer0Config>
			timer0ActivateCompareAInterrupt();
     3bc:	0e 94 8b 03 	call	0x716	; 0x716 <timer0ActivateCompareAInterrupt>
			if(sinal == 1 && contador > 20) { //Nega o valor
     3c0:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <sinal>
     3c4:	81 30       	cpi	r24, 0x01	; 1
     3c6:	a9 f4       	brne	.+42     	; 0x3f2 <main+0x266>
     3c8:	03 c0       	rjmp	.+6      	; 0x3d0 <main+0x244>
			case 552 ... 791:
				numero = 7;
				flag_botao = 1;
				break;
			default:
				flag_botao = 0;
     3ca:	71 2c       	mov	r7, r1
     3cc:	01 c0       	rjmp	.+2      	; 0x3d0 <main+0x244>
				break;
			}

			timer0Config(TIMER_A_MODE_CTC, TIMER_A_PRESCALER_1024); //Anti Repique
			timer0ActivateCompareAInterrupt();
			if(sinal == 1 && contador > 20) { //Nega o valor
     3ce:	76 2c       	mov	r7, r6
     3d0:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <__data_end>
     3d4:	85 31       	cpi	r24, 0x15	; 21
     3d6:	68 f0       	brcs	.+26     	; 0x3f2 <main+0x266>
				timer0Config(TIMER_A_CLOCK_DISABLE, TIMER_A_PRESCALER_OFF);
     3d8:	66 2d       	mov	r22, r6
     3da:	80 e0       	ldi	r24, 0x00	; 0
     3dc:	0e 94 41 03 	call	0x682	; 0x682 <timer0Config>
				timer0DeactivateCompareAInterrupt();
     3e0:	0e 94 91 03 	call	0x722	; 0x722 <timer0DeactivateCompareAInterrupt>
				contador = 0;
     3e4:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__data_end>
				angulo = angulo * (-1);
     3e8:	11 95       	neg	r17
     3ea:	01 95       	neg	r16
     3ec:	11 09       	sbc	r17, r1
				sinal = 0;
     3ee:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <sinal>
			}
			if(flag_botao == 1 && contador > 20) { //Adciona o numero selecionado
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	78 12       	cpse	r7, r24
     3f6:	63 c0       	rjmp	.+198    	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
     3f8:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <__data_end>
     3fc:	85 31       	cpi	r24, 0x15	; 21
     3fe:	08 f4       	brcc	.+2      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     400:	5b c0       	rjmp	.+182    	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
				timer0Config(TIMER_A_CLOCK_DISABLE, TIMER_A_PRESCALER_OFF);
     402:	66 2d       	mov	r22, r6
     404:	80 e0       	ldi	r24, 0x00	; 0
     406:	0e 94 41 03 	call	0x682	; 0x682 <timer0Config>
				timer0DeactivateCompareAInterrupt();
     40a:	0e 94 91 03 	call	0x722	; 0x722 <timer0DeactivateCompareAInterrupt>
				contador = 0;
     40e:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__data_end>
				flag_botao = 0;
				if(angulo >= 0) {
     412:	11 23       	and	r17, r17
     414:	64 f0       	brlt	.+24     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
					angulo = angulo * multiplicador + numero;
     416:	0a 9d       	mul	r16, r10
     418:	c0 01       	movw	r24, r0
     41a:	0b 9d       	mul	r16, r11
     41c:	90 0d       	add	r25, r0
     41e:	1a 9d       	mul	r17, r10
     420:	90 0d       	add	r25, r0
     422:	11 24       	eor	r1, r1
     424:	8c 01       	movw	r16, r24
     426:	05 0d       	add	r16, r5
     428:	11 1d       	adc	r17, r1
				}
				if(angulo < 0) {
     42a:	11 23       	and	r17, r17
     42c:	54 f4       	brge	.+20     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
					angulo = angulo * multiplicador - numero;
     42e:	0a 9d       	mul	r16, r10
     430:	c0 01       	movw	r24, r0
     432:	0b 9d       	mul	r16, r11
     434:	90 0d       	add	r25, r0
     436:	1a 9d       	mul	r17, r10
     438:	90 0d       	add	r25, r0
     43a:	11 24       	eor	r1, r1
     43c:	8c 01       	movw	r16, r24
     43e:	05 19       	sub	r16, r5
     440:	11 09       	sbc	r17, r1
				}
				if(angulo < 10 && angulo > -10) {
     442:	c8 01       	movw	r24, r16
     444:	98 01       	movw	r18, r16
     446:	27 5f       	subi	r18, 0xF7	; 247
     448:	3f 4f       	sbci	r19, 0xFF	; 255
     44a:	23 31       	cpi	r18, 0x13	; 19
     44c:	31 05       	cpc	r19, r1
     44e:	58 f4       	brcc	.+22     	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
					multiplicador = multiplicador * 10;
     450:	95 01       	movw	r18, r10
     452:	22 0f       	add	r18, r18
     454:	33 1f       	adc	r19, r19
     456:	aa 0c       	add	r10, r10
     458:	bb 1c       	adc	r11, r11
     45a:	aa 0c       	add	r10, r10
     45c:	bb 1c       	adc	r11, r11
     45e:	aa 0c       	add	r10, r10
     460:	bb 1c       	adc	r11, r11
     462:	a2 0e       	add	r10, r18
     464:	b3 1e       	adc	r11, r19
				}

				if(angulo > 135 || angulo < -135) {//Verifica se o numero é valido
     466:	89 57       	subi	r24, 0x79	; 121
     468:	9f 4f       	sbci	r25, 0xFF	; 255
     46a:	8f 30       	cpi	r24, 0x0F	; 15
     46c:	91 40       	sbci	r25, 0x01	; 1
     46e:	30 f1       	brcs	.+76     	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
					lcdClearScreen(&display);
     470:	ce 01       	movw	r24, r28
     472:	41 96       	adiw	r24, 0x11	; 17
     474:	0e 94 a6 08 	call	0x114c	; 0x114c <lcdClearScreen>
					printf("Angulo Invalido");
     478:	87 e2       	ldi	r24, 0x27	; 39
     47a:	91 e0       	ldi	r25, 0x01	; 1
     47c:	9f 93       	push	r25
     47e:	8f 93       	push	r24
     480:	0e 94 38 0b 	call	0x1670	; 0x1670 <printf>
     484:	bf ef       	ldi	r27, 0xFF	; 255
     486:	23 ed       	ldi	r18, 0xD3	; 211
     488:	40 e3       	ldi	r20, 0x30	; 48
     48a:	b1 50       	subi	r27, 0x01	; 1
     48c:	20 40       	sbci	r18, 0x00	; 0
     48e:	40 40       	sbci	r20, 0x00	; 0
     490:	e1 f7       	brne	.-8      	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
     492:	00 c0       	rjmp	.+0      	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
     494:	00 00       	nop
					_delay_ms(1000);
					lcdClearScreen(&display);
     496:	ce 01       	movw	r24, r28
     498:	41 96       	adiw	r24, 0x11	; 17
     49a:	0e 94 a6 08 	call	0x114c	; 0x114c <lcdClearScreen>
					igual = 0;
     49e:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <igual>
					sinal = 0;
     4a2:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <sinal>
     4a6:	0f 90       	pop	r0
     4a8:	0f 90       	pop	r0
			}
			if(flag_botao == 1 && contador > 20) { //Adciona o numero selecionado
				timer0Config(TIMER_A_CLOCK_DISABLE, TIMER_A_PRESCALER_OFF);
				timer0DeactivateCompareAInterrupt();
				contador = 0;
				flag_botao = 0;
     4aa:	71 2c       	mov	r7, r1
					_delay_ms(1000);
					lcdClearScreen(&display);
					igual = 0;
					sinal = 0;
					angulo = 0;
					numero = 0;
     4ac:	51 2c       	mov	r5, r1
					multiplicador = 1;
     4ae:	a9 a0       	ldd	r10, Y+33	; 0x21
     4b0:	ba a0       	ldd	r11, Y+34	; 0x22
					printf("Angulo Invalido");
					_delay_ms(1000);
					lcdClearScreen(&display);
					igual = 0;
					sinal = 0;
					angulo = 0;
     4b2:	00 e0       	ldi	r16, 0x00	; 0
     4b4:	10 e0       	ldi	r17, 0x00	; 0
     4b6:	03 c0       	rjmp	.+6      	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
     4b8:	76 2c       	mov	r7, r6
     4ba:	01 c0       	rjmp	.+2      	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
			}
			if(flag_botao == 1 && contador > 20) { //Adciona o numero selecionado
				timer0Config(TIMER_A_CLOCK_DISABLE, TIMER_A_PRESCALER_OFF);
				timer0DeactivateCompareAInterrupt();
				contador = 0;
				flag_botao = 0;
     4bc:	71 2c       	mov	r7, r1
					angulo = 0;
					numero = 0;
					multiplicador = 1;
				}
			}
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
     4be:	df 92       	push	r13
     4c0:	cf 92       	push	r12
     4c2:	1f 93       	push	r17
     4c4:	0f 93       	push	r16
     4c6:	ff 92       	push	r15
     4c8:	ef 92       	push	r14
     4ca:	0e 94 38 0b 	call	0x1670	; 0x1670 <printf>
	while(1) {
		igual = 0;
		multiplicador = 1;
		numero = 0;
		angulo = 0;
		while(igual != 1) { //Enquanto o igual não for pressionado pega os numeros digitados no teclado
     4ce:	0f 90       	pop	r0
     4d0:	0f 90       	pop	r0
     4d2:	0f 90       	pop	r0
     4d4:	0f 90       	pop	r0
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <igual>
     4de:	81 30       	cpi	r24, 0x01	; 1
     4e0:	09 f0       	breq	.+2      	; 0x4e4 <__LOCK_REGION_LENGTH__+0xe4>
     4e2:	f1 ce       	rjmp	.-542    	; 0x2c6 <main+0x13a>
					multiplicador = 1;
				}
			}
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
		}
		while(angulo_servo != angulo) {
     4e4:	0c 15       	cp	r16, r12
     4e6:	1d 05       	cpc	r17, r13
     4e8:	11 f4       	brne	.+4      	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
     4ea:	86 01       	movw	r16, r12
     4ec:	43 c0       	rjmp	.+134    	; 0x574 <__LOCK_REGION_LENGTH__+0x174>
			//converte o angulo do servo para graus
			angulo_servo = leituraServo * (-9);
     4ee:	0f 2e       	mov	r0, r31
     4f0:	f7 ef       	ldi	r31, 0xF7	; 247
     4f2:	bf 2e       	mov	r11, r31
     4f4:	f0 2d       	mov	r31, r0
     4f6:	20 91 57 01 	lds	r18, 0x0157	; 0x800157 <leituraServo>
     4fa:	30 91 58 01 	lds	r19, 0x0158	; 0x800158 <leituraServo+0x1>
     4fe:	4b 2d       	mov	r20, r11
     500:	42 03       	mulsu	r20, r18
     502:	c0 01       	movw	r24, r0
     504:	43 9f       	mul	r20, r19
     506:	90 0d       	add	r25, r0
     508:	11 24       	eor	r1, r1
			angulo_servo = angulo_servo / 34;
     50a:	b4 01       	movw	r22, r8
     50c:	0e 94 0a 0b 	call	0x1614	; 0x1614 <__divmodhi4>
			angulo_servo = angulo_servo + 135;
     510:	6b 01       	movw	r12, r22
     512:	87 e8       	ldi	r24, 0x87	; 135
     514:	c8 0e       	add	r12, r24
     516:	d1 1c       	adc	r13, r1
			//Gira o motor na direção correta ao comparar o angulo digitado com o angulo do servo
			if(angulo_servo > angulo) {
     518:	0c 15       	cp	r16, r12
     51a:	1d 05       	cpc	r17, r13
     51c:	34 f4       	brge	.+12     	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
				setBit(PORTB, PB1);
     51e:	29 9a       	sbi	0x05, 1	; 5
				clrBit(PORTB, PB0);
     520:	28 98       	cbi	0x05, 0	; 5
			}

			if(angulo_servo < angulo) {
     522:	c0 16       	cp	r12, r16
     524:	d1 06       	cpc	r13, r17
     526:	24 f0       	brlt	.+8      	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
     528:	3c c0       	rjmp	.+120    	; 0x5a2 <__LOCK_REGION_LENGTH__+0x1a2>
     52a:	c0 16       	cp	r12, r16
     52c:	d1 06       	cpc	r13, r17
     52e:	8c f4       	brge	.+34     	; 0x552 <__LOCK_REGION_LENGTH__+0x152>
				setBit(PORTB, PB0);
     530:	28 9a       	sbi	0x05, 0	; 5
				clrBit(PORTB, PB1);
     532:	29 98       	cbi	0x05, 1	; 5
			}
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
     534:	df 92       	push	r13
     536:	cf 92       	push	r12
     538:	1f 93       	push	r17
     53a:	0f 93       	push	r16
     53c:	ff 92       	push	r15
     53e:	ef 92       	push	r14
     540:	0e 94 38 0b 	call	0x1670	; 0x1670 <printf>
     544:	0f 90       	pop	r0
     546:	0f 90       	pop	r0
     548:	0f 90       	pop	r0
     54a:	0f 90       	pop	r0
     54c:	0f 90       	pop	r0
     54e:	0f 90       	pop	r0
     550:	d2 cf       	rjmp	.-92     	; 0x4f6 <__LOCK_REGION_LENGTH__+0xf6>
     552:	df 92       	push	r13
     554:	cf 92       	push	r12
     556:	1f 93       	push	r17
     558:	0f 93       	push	r16
     55a:	ff 92       	push	r15
     55c:	ef 92       	push	r14
     55e:	0e 94 38 0b 	call	0x1670	; 0x1670 <printf>
					multiplicador = 1;
				}
			}
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
		}
		while(angulo_servo != angulo) {
     562:	0f 90       	pop	r0
     564:	0f 90       	pop	r0
     566:	0f 90       	pop	r0
     568:	0f 90       	pop	r0
     56a:	0f 90       	pop	r0
     56c:	0f 90       	pop	r0
     56e:	0c 15       	cp	r16, r12
     570:	1d 05       	cpc	r17, r13
     572:	09 f6       	brne	.-126    	; 0x4f6 <__LOCK_REGION_LENGTH__+0xf6>
				setBit(PORTB, PB0);
				clrBit(PORTB, PB1);
			}
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
		}
		setBit(DDRB, PB0);
     574:	20 9a       	sbi	0x04, 0	; 4
		setBit(DDRB, PB1);
     576:	21 9a       	sbi	0x04, 1	; 4
		clrBit(PORTB, PB0);
     578:	28 98       	cbi	0x05, 0	; 5
		clrBit(PORTB, PB1);
     57a:	29 98       	cbi	0x05, 1	; 5
		//TODO:: Please write your application code
	}
     57c:	68 01       	movw	r12, r16
     57e:	90 ce       	rjmp	.-736    	; 0x2a0 <main+0x114>
				numero = 3;
				flag_botao = 1;
				break;

			case 315 ... 352:
				numero = 2;
     580:	68 94       	set
     582:	55 24       	eor	r5, r5
     584:	51 f8       	bld	r5, 1
     586:	01 c0       	rjmp	.+2      	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
				numero = 1;
				flag_botao = 1;
				break;

			case 415 ... 442:
				numero = 6;
     588:	54 2c       	mov	r5, r4
				flag_botao = 0;
				sinal  = 0;
				break;
			}

			timer0Config(TIMER_A_MODE_CTC, TIMER_A_PRESCALER_1024); //Anti Repique
     58a:	65 e0       	ldi	r22, 0x05	; 5
     58c:	82 e0       	ldi	r24, 0x02	; 2
     58e:	0e 94 41 03 	call	0x682	; 0x682 <timer0Config>
			timer0ActivateCompareAInterrupt();
     592:	0e 94 8b 03 	call	0x716	; 0x716 <timer0ActivateCompareAInterrupt>
			if(sinal == 1 && contador > 20) { //Nega o valor
     596:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <sinal>
     59a:	81 30       	cpi	r24, 0x01	; 1
     59c:	09 f4       	brne	.+2      	; 0x5a0 <__LOCK_REGION_LENGTH__+0x1a0>
     59e:	17 cf       	rjmp	.-466    	; 0x3ce <main+0x242>
     5a0:	2b cf       	rjmp	.-426    	; 0x3f8 <main+0x26c>

			if(angulo_servo < angulo) {
				setBit(PORTB, PB0);
				clrBit(PORTB, PB1);
			}
			printf("Angulo : %d \n servo : %d\n", angulo, angulo_servo);
     5a2:	df 92       	push	r13
     5a4:	cf 92       	push	r12
     5a6:	1f 93       	push	r17
     5a8:	0f 93       	push	r16
     5aa:	ff 92       	push	r15
     5ac:	ef 92       	push	r14
     5ae:	0e 94 38 0b 	call	0x1670	; 0x1670 <printf>
     5b2:	0f 90       	pop	r0
     5b4:	0f 90       	pop	r0
     5b6:	0f 90       	pop	r0
     5b8:	0f 90       	pop	r0
     5ba:	0f 90       	pop	r0
     5bc:	0f 90       	pop	r0
     5be:	9b cf       	rjmp	.-202    	; 0x4f6 <__LOCK_REGION_LENGTH__+0xf6>

000005c0 <__vector_21>:
		//TODO:: Please write your application code
	}
}

ISR(ADC_vect)
{
     5c0:	1f 92       	push	r1
     5c2:	0f 92       	push	r0
     5c4:	0f b6       	in	r0, 0x3f	; 63
     5c6:	0f 92       	push	r0
     5c8:	11 24       	eor	r1, r1
     5ca:	2f 93       	push	r18
     5cc:	3f 93       	push	r19
     5ce:	4f 93       	push	r20
     5d0:	5f 93       	push	r21
     5d2:	6f 93       	push	r22
     5d4:	7f 93       	push	r23
     5d6:	8f 93       	push	r24
     5d8:	9f 93       	push	r25
     5da:	af 93       	push	r26
     5dc:	bf 93       	push	r27
     5de:	ef 93       	push	r30
     5e0:	ff 93       	push	r31
	switch(adcChannel) {
     5e2:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <adcChannel>
     5e6:	83 30       	cpi	r24, 0x03	; 3
     5e8:	19 f0       	breq	.+6      	; 0x5f0 <__vector_21+0x30>
     5ea:	84 30       	cpi	r24, 0x04	; 4
     5ec:	d1 f0       	breq	.+52     	; 0x622 <__vector_21+0x62>
     5ee:	27 c0       	rjmp	.+78     	; 0x63e <__vector_21+0x7e>
	case ADC_CHANNEL_3:
		leituraServo = ADC;
     5f0:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     5f4:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     5f8:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <leituraServo+0x1>
     5fc:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <leituraServo>
		timer1ClearCompareBInterruptRequest();
     600:	0e 94 b8 03 	call	0x770	; 0x770 <timer1ClearCompareBInterruptRequest>
		adcSelectChannel(ADC_CHANNEL_4);
     604:	84 e0       	ldi	r24, 0x04	; 4
     606:	0e 94 1f 04 	call	0x83e	; 0x83e <adcSelectChannel>
		adcChannel = ADC_CHANNEL_4;
     60a:	84 e0       	ldi	r24, 0x04	; 4
     60c:	80 93 5b 01 	sts	0x015B, r24	; 0x80015b <adcChannel>
     610:	8f e9       	ldi	r24, 0x9F	; 159
     612:	9f e0       	ldi	r25, 0x0F	; 15
     614:	01 97       	sbiw	r24, 0x01	; 1
     616:	f1 f7       	brne	.-4      	; 0x614 <__vector_21+0x54>
     618:	00 c0       	rjmp	.+0      	; 0x61a <__vector_21+0x5a>
     61a:	00 00       	nop
		_delay_ms(1);
		adcStartConversion();
     61c:	0e 94 35 04 	call	0x86a	; 0x86a <adcStartConversion>
		break;
     620:	0e c0       	rjmp	.+28     	; 0x63e <__vector_21+0x7e>
	case ADC_CHANNEL_4:
		leituraADC = ADC;
     622:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     626:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     62a:	90 93 5a 01 	sts	0x015A, r25	; 0x80015a <leituraADC+0x1>
     62e:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <leituraADC>
		adcSelectChannel(ADC_CHANNEL_3);
     632:	83 e0       	ldi	r24, 0x03	; 3
     634:	0e 94 1f 04 	call	0x83e	; 0x83e <adcSelectChannel>
		adcChannel = ADC_CHANNEL_3;
     638:	83 e0       	ldi	r24, 0x03	; 3
     63a:	80 93 5b 01 	sts	0x015B, r24	; 0x80015b <adcChannel>
		break;
	default:
		break;

	}
}
     63e:	ff 91       	pop	r31
     640:	ef 91       	pop	r30
     642:	bf 91       	pop	r27
     644:	af 91       	pop	r26
     646:	9f 91       	pop	r25
     648:	8f 91       	pop	r24
     64a:	7f 91       	pop	r23
     64c:	6f 91       	pop	r22
     64e:	5f 91       	pop	r21
     650:	4f 91       	pop	r20
     652:	3f 91       	pop	r19
     654:	2f 91       	pop	r18
     656:	0f 90       	pop	r0
     658:	0f be       	out	0x3f, r0	; 63
     65a:	0f 90       	pop	r0
     65c:	1f 90       	pop	r1
     65e:	18 95       	reti

00000660 <__vector_14>:

ISR(TIMER0_COMPA_vect)
{
     660:	1f 92       	push	r1
     662:	0f 92       	push	r0
     664:	0f b6       	in	r0, 0x3f	; 63
     666:	0f 92       	push	r0
     668:	11 24       	eor	r1, r1
     66a:	8f 93       	push	r24
	contador++;
     66c:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <__data_end>
     670:	8f 5f       	subi	r24, 0xFF	; 255
     672:	80 93 52 01 	sts	0x0152, r24	; 0x800152 <__data_end>
     676:	8f 91       	pop	r24
     678:	0f 90       	pop	r0
     67a:	0f be       	out	0x3f, r0	; 63
     67c:	0f 90       	pop	r0
     67e:	1f 90       	pop	r1
     680:	18 95       	reti

00000682 <timer0Config>:
resultValue_t adcDeactivateInterrupt(void)
{
	clrBit(ADCSRA, ADIE);

	return RESULT_OK;
}
     682:	24 b5       	in	r18, 0x24	; 36
     684:	95 b5       	in	r25, 0x25	; 37
     686:	6f 3f       	cpi	r22, 0xFF	; 255
     688:	09 f1       	breq	.+66     	; 0x6cc <timer0Config+0x4a>
     68a:	98 7f       	andi	r25, 0xF8	; 248
     68c:	64 30       	cpi	r22, 0x04	; 4
     68e:	b9 f0       	breq	.+46     	; 0x6be <timer0Config+0x3c>
     690:	40 f4       	brcc	.+16     	; 0x6a2 <timer0Config+0x20>
     692:	61 30       	cpi	r22, 0x01	; 1
     694:	71 f0       	breq	.+28     	; 0x6b2 <timer0Config+0x30>
     696:	d0 f0       	brcs	.+52     	; 0x6cc <timer0Config+0x4a>
     698:	62 30       	cpi	r22, 0x02	; 2
     69a:	69 f0       	breq	.+26     	; 0x6b6 <timer0Config+0x34>
     69c:	63 30       	cpi	r22, 0x03	; 3
     69e:	69 f0       	breq	.+26     	; 0x6ba <timer0Config+0x38>
     6a0:	36 c0       	rjmp	.+108    	; 0x70e <timer0Config+0x8c>
     6a2:	66 30       	cpi	r22, 0x06	; 6
     6a4:	81 f0       	breq	.+32     	; 0x6c6 <timer0Config+0x44>
     6a6:	68 f0       	brcs	.+26     	; 0x6c2 <timer0Config+0x40>
     6a8:	67 30       	cpi	r22, 0x07	; 7
     6aa:	79 f0       	breq	.+30     	; 0x6ca <timer0Config+0x48>
     6ac:	6f 3f       	cpi	r22, 0xFF	; 255
     6ae:	71 f0       	breq	.+28     	; 0x6cc <timer0Config+0x4a>
     6b0:	2e c0       	rjmp	.+92     	; 0x70e <timer0Config+0x8c>
     6b2:	91 60       	ori	r25, 0x01	; 1
     6b4:	0b c0       	rjmp	.+22     	; 0x6cc <timer0Config+0x4a>
     6b6:	92 60       	ori	r25, 0x02	; 2
     6b8:	09 c0       	rjmp	.+18     	; 0x6cc <timer0Config+0x4a>
     6ba:	93 60       	ori	r25, 0x03	; 3
     6bc:	07 c0       	rjmp	.+14     	; 0x6cc <timer0Config+0x4a>
     6be:	94 60       	ori	r25, 0x04	; 4
     6c0:	05 c0       	rjmp	.+10     	; 0x6cc <timer0Config+0x4a>
     6c2:	95 60       	ori	r25, 0x05	; 5
     6c4:	03 c0       	rjmp	.+6      	; 0x6cc <timer0Config+0x4a>
     6c6:	96 60       	ori	r25, 0x06	; 6
     6c8:	01 c0       	rjmp	.+2      	; 0x6cc <timer0Config+0x4a>
     6ca:	97 60       	ori	r25, 0x07	; 7
     6cc:	8f 3f       	cpi	r24, 0xFF	; 255
     6ce:	d9 f0       	breq	.+54     	; 0x706 <timer0Config+0x84>
     6d0:	2c 7f       	andi	r18, 0xFC	; 252
     6d2:	97 7f       	andi	r25, 0xF7	; 247
     6d4:	83 30       	cpi	r24, 0x03	; 3
     6d6:	81 f0       	breq	.+32     	; 0x6f8 <timer0Config+0x76>
     6d8:	20 f4       	brcc	.+8      	; 0x6e2 <timer0Config+0x60>
     6da:	81 30       	cpi	r24, 0x01	; 1
     6dc:	49 f0       	breq	.+18     	; 0x6f0 <timer0Config+0x6e>
     6de:	50 f4       	brcc	.+20     	; 0x6f4 <timer0Config+0x72>
     6e0:	12 c0       	rjmp	.+36     	; 0x706 <timer0Config+0x84>
     6e2:	87 30       	cpi	r24, 0x07	; 7
     6e4:	71 f0       	breq	.+28     	; 0x702 <timer0Config+0x80>
     6e6:	8f 3f       	cpi	r24, 0xFF	; 255
     6e8:	71 f0       	breq	.+28     	; 0x706 <timer0Config+0x84>
     6ea:	85 30       	cpi	r24, 0x05	; 5
     6ec:	39 f0       	breq	.+14     	; 0x6fc <timer0Config+0x7a>
     6ee:	11 c0       	rjmp	.+34     	; 0x712 <timer0Config+0x90>
     6f0:	21 60       	ori	r18, 0x01	; 1
     6f2:	09 c0       	rjmp	.+18     	; 0x706 <timer0Config+0x84>
     6f4:	22 60       	ori	r18, 0x02	; 2
     6f6:	07 c0       	rjmp	.+14     	; 0x706 <timer0Config+0x84>
     6f8:	23 60       	ori	r18, 0x03	; 3
     6fa:	05 c0       	rjmp	.+10     	; 0x706 <timer0Config+0x84>
     6fc:	98 60       	ori	r25, 0x08	; 8
     6fe:	21 60       	ori	r18, 0x01	; 1
     700:	02 c0       	rjmp	.+4      	; 0x706 <timer0Config+0x84>
     702:	98 60       	ori	r25, 0x08	; 8
     704:	23 60       	ori	r18, 0x03	; 3
     706:	24 bd       	out	0x24, r18	; 36
     708:	95 bd       	out	0x25, r25	; 37
     70a:	80 e0       	ldi	r24, 0x00	; 0
     70c:	08 95       	ret
     70e:	83 e0       	ldi	r24, 0x03	; 3
     710:	08 95       	ret
     712:	84 e0       	ldi	r24, 0x04	; 4
     714:	08 95       	ret

00000716 <timer0ActivateCompareAInterrupt>:
     716:	ee e6       	ldi	r30, 0x6E	; 110
     718:	f0 e0       	ldi	r31, 0x00	; 0
     71a:	80 81       	ld	r24, Z
     71c:	82 60       	ori	r24, 0x02	; 2
     71e:	80 83       	st	Z, r24
     720:	08 95       	ret

00000722 <timer0DeactivateCompareAInterrupt>:
     722:	ee e6       	ldi	r30, 0x6E	; 110
     724:	f0 e0       	ldi	r31, 0x00	; 0
     726:	80 81       	ld	r24, Z
     728:	8d 7f       	andi	r24, 0xFD	; 253
     72a:	80 83       	st	Z, r24
     72c:	08 95       	ret

0000072e <timer0ClearCompareAInterruptRequest>:
     72e:	a9 9a       	sbi	0x15, 1	; 21
     730:	08 95       	ret

00000732 <timer0SetCompareAValue>:
     732:	87 bd       	out	0x27, r24	; 39
     734:	08 95       	ret

00000736 <timer1Config>:
     736:	20 91 80 00 	lds	r18, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
     73a:	90 91 81 00 	lds	r25, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
     73e:	6f 3f       	cpi	r22, 0xFF	; 255
     740:	11 f0       	breq	.+4      	; 0x746 <timer1Config+0x10>
     742:	98 7f       	andi	r25, 0xF8	; 248
     744:	96 2b       	or	r25, r22
     746:	8f 3f       	cpi	r24, 0xFF	; 255
     748:	69 f0       	breq	.+26     	; 0x764 <timer1Config+0x2e>
     74a:	83 ff       	sbrs	r24, 3
     74c:	02 c0       	rjmp	.+4      	; 0x752 <timer1Config+0x1c>
     74e:	90 61       	ori	r25, 0x10	; 16
     750:	01 c0       	rjmp	.+2      	; 0x754 <timer1Config+0x1e>
     752:	9f 7e       	andi	r25, 0xEF	; 239
     754:	82 ff       	sbrs	r24, 2
     756:	02 c0       	rjmp	.+4      	; 0x75c <timer1Config+0x26>
     758:	98 60       	ori	r25, 0x08	; 8
     75a:	01 c0       	rjmp	.+2      	; 0x75e <timer1Config+0x28>
     75c:	97 7f       	andi	r25, 0xF7	; 247
     75e:	83 70       	andi	r24, 0x03	; 3
     760:	2c 7f       	andi	r18, 0xFC	; 252
     762:	28 2b       	or	r18, r24
     764:	20 93 80 00 	sts	0x0080, r18	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
     768:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
     76c:	80 e0       	ldi	r24, 0x00	; 0
     76e:	08 95       	ret

00000770 <timer1ClearCompareBInterruptRequest>:
     770:	b2 9a       	sbi	0x16, 2	; 22
     772:	80 e0       	ldi	r24, 0x00	; 0
     774:	08 95       	ret

00000776 <timer1SetCompareBValue>:
     776:	9c 01       	movw	r18, r24
     778:	9f b7       	in	r25, 0x3f	; 63
     77a:	f8 94       	cli
     77c:	30 93 8b 00 	sts	0x008B, r19	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
     780:	20 93 8a 00 	sts	0x008A, r18	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     784:	9f bf       	out	0x3f, r25	; 63
     786:	80 e0       	ldi	r24, 0x00	; 0
     788:	08 95       	ret

0000078a <timer1SetInputCaptureValue>:
     78a:	9c 01       	movw	r18, r24
     78c:	9f b7       	in	r25, 0x3f	; 63
     78e:	f8 94       	cli
     790:	30 93 87 00 	sts	0x0087, r19	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     794:	20 93 86 00 	sts	0x0086, r18	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
     798:	9f bf       	out	0x3f, r25	; 63
     79a:	80 e0       	ldi	r24, 0x00	; 0
     79c:	08 95       	ret

0000079e <adcConfig>:
     79e:	e8 2f       	mov	r30, r24
     7a0:	6f 3f       	cpi	r22, 0xFF	; 255
     7a2:	51 f0       	breq	.+20     	; 0x7b8 <adcConfig+0x1a>
     7a4:	ac e7       	ldi	r26, 0x7C	; 124
     7a6:	b0 e0       	ldi	r27, 0x00	; 0
     7a8:	8c 91       	ld	r24, X
     7aa:	90 e4       	ldi	r25, 0x40	; 64
     7ac:	69 9f       	mul	r22, r25
     7ae:	b0 01       	movw	r22, r0
     7b0:	11 24       	eor	r1, r1
     7b2:	8f 73       	andi	r24, 0x3F	; 63
     7b4:	68 2b       	or	r22, r24
     7b6:	6c 93       	st	X, r22
     7b8:	4f 3f       	cpi	r20, 0xFF	; 255
     7ba:	31 f0       	breq	.+12     	; 0x7c8 <adcConfig+0x2a>
     7bc:	aa e7       	ldi	r26, 0x7A	; 122
     7be:	b0 e0       	ldi	r27, 0x00	; 0
     7c0:	8c 91       	ld	r24, X
     7c2:	88 7f       	andi	r24, 0xF8	; 248
     7c4:	48 2b       	or	r20, r24
     7c6:	4c 93       	st	X, r20
     7c8:	ef 3f       	cpi	r30, 0xFF	; 255
     7ca:	a9 f1       	breq	.+106    	; 0x836 <adcConfig+0x98>
     7cc:	e1 11       	cpse	r30, r1
     7ce:	07 c0       	rjmp	.+14     	; 0x7de <adcConfig+0x40>
     7d0:	ea e7       	ldi	r30, 0x7A	; 122
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
     7d4:	80 81       	ld	r24, Z
     7d6:	8f 7d       	andi	r24, 0xDF	; 223
     7d8:	80 83       	st	Z, r24
     7da:	80 e0       	ldi	r24, 0x00	; 0
     7dc:	08 95       	ret
     7de:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <__TEXT_REGION_LENGTH__+0x7e007b>
     7e2:	28 2f       	mov	r18, r24
     7e4:	28 7f       	andi	r18, 0xF8	; 248
     7e6:	8e 2f       	mov	r24, r30
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	fc 01       	movw	r30, r24
     7ec:	32 97       	sbiw	r30, 0x02	; 2
     7ee:	e7 30       	cpi	r30, 0x07	; 7
     7f0:	f1 05       	cpc	r31, r1
     7f2:	18 f5       	brcc	.+70     	; 0x83a <adcConfig+0x9c>
     7f4:	ec 5c       	subi	r30, 0xCC	; 204
     7f6:	ff 4f       	sbci	r31, 0xFF	; 255
     7f8:	0c 94 1e 0b 	jmp	0x163c	; 0x163c <__tablejump2__>
     7fc:	82 2f       	mov	r24, r18
     7fe:	81 60       	ori	r24, 0x01	; 1
     800:	11 c0       	rjmp	.+34     	; 0x824 <adcConfig+0x86>
     802:	82 2f       	mov	r24, r18
     804:	82 60       	ori	r24, 0x02	; 2
     806:	0e c0       	rjmp	.+28     	; 0x824 <adcConfig+0x86>
     808:	82 2f       	mov	r24, r18
     80a:	83 60       	ori	r24, 0x03	; 3
     80c:	0b c0       	rjmp	.+22     	; 0x824 <adcConfig+0x86>
     80e:	82 2f       	mov	r24, r18
     810:	84 60       	ori	r24, 0x04	; 4
     812:	08 c0       	rjmp	.+16     	; 0x824 <adcConfig+0x86>
     814:	82 2f       	mov	r24, r18
     816:	85 60       	ori	r24, 0x05	; 5
     818:	05 c0       	rjmp	.+10     	; 0x824 <adcConfig+0x86>
     81a:	82 2f       	mov	r24, r18
     81c:	86 60       	ori	r24, 0x06	; 6
     81e:	02 c0       	rjmp	.+4      	; 0x824 <adcConfig+0x86>
     820:	82 2f       	mov	r24, r18
     822:	87 60       	ori	r24, 0x07	; 7
     824:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x7e007b>
     828:	ea e7       	ldi	r30, 0x7A	; 122
     82a:	f0 e0       	ldi	r31, 0x00	; 0
     82c:	80 81       	ld	r24, Z
     82e:	80 62       	ori	r24, 0x20	; 32
     830:	80 83       	st	Z, r24
     832:	80 e0       	ldi	r24, 0x00	; 0
     834:	08 95       	ret
     836:	80 e0       	ldi	r24, 0x00	; 0
     838:	08 95       	ret
     83a:	87 e0       	ldi	r24, 0x07	; 7
     83c:	08 95       	ret

0000083e <adcSelectChannel>:
     83e:	ec e7       	ldi	r30, 0x7C	; 124
     840:	f0 e0       	ldi	r31, 0x00	; 0
     842:	90 81       	ld	r25, Z
     844:	90 7f       	andi	r25, 0xF0	; 240
     846:	89 2b       	or	r24, r25
     848:	80 83       	st	Z, r24
     84a:	80 e0       	ldi	r24, 0x00	; 0
     84c:	08 95       	ret

0000084e <adcEnable>:
     84e:	ea e7       	ldi	r30, 0x7A	; 122
     850:	f0 e0       	ldi	r31, 0x00	; 0
     852:	80 81       	ld	r24, Z
     854:	80 68       	ori	r24, 0x80	; 128
     856:	80 83       	st	Z, r24
     858:	80 e0       	ldi	r24, 0x00	; 0
     85a:	08 95       	ret

0000085c <adcActivateInterrupt>:
     85c:	ea e7       	ldi	r30, 0x7A	; 122
     85e:	f0 e0       	ldi	r31, 0x00	; 0
     860:	80 81       	ld	r24, Z
     862:	88 60       	ori	r24, 0x08	; 8
     864:	80 83       	st	Z, r24
     866:	80 e0       	ldi	r24, 0x00	; 0
     868:	08 95       	ret

0000086a <adcStartConversion>:
 * Starts an adc conversion
 * -------------------------------------------------------------------------- */

resultValue_t adcStartConversion(void)
{
	setBit(ADCSRA, ADSC);
     86a:	ea e7       	ldi	r30, 0x7A	; 122
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	80 81       	ld	r24, Z
     870:	80 64       	ori	r24, 0x40	; 64
     872:	80 83       	st	Z, r24

	return RESULT_OK;
}
     874:	80 e0       	ldi	r24, 0x00	; 0
     876:	08 95       	ret

00000878 <lcdSetDataPort>:
		return lcdWriteCommand(lcd, 0x18);
	}
	lcdCheckBusyFlag(lcd);
	lcd->cursorColumn++;
	return lcdWriteCommand(lcd, 0x1C);
}
     878:	0f 93       	push	r16
     87a:	fc 01       	movw	r30, r24
     87c:	71 83       	std	Z+1, r23	; 0x01
     87e:	60 83       	st	Z, r22
     880:	53 83       	std	Z+3, r21	; 0x03
     882:	42 83       	std	Z+2, r20	; 0x02
     884:	35 83       	std	Z+5, r19	; 0x05
     886:	24 83       	std	Z+4, r18	; 0x04
     888:	07 70       	andi	r16, 0x07	; 7
     88a:	86 81       	ldd	r24, Z+6	; 0x06
     88c:	88 7f       	andi	r24, 0xF8	; 248
     88e:	08 2b       	or	r16, r24
     890:	06 83       	std	Z+6, r16	; 0x06
     892:	86 85       	ldd	r24, Z+14	; 0x0e
     894:	80 61       	ori	r24, 0x10	; 16
     896:	86 87       	std	Z+14, r24	; 0x0e
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	0f 91       	pop	r16
     89c:	08 95       	ret

0000089e <lcdSetControlPort>:
     89e:	ef 92       	push	r14
     8a0:	0f 93       	push	r16
     8a2:	fc 01       	movw	r30, r24
     8a4:	70 87       	std	Z+8, r23	; 0x08
     8a6:	67 83       	std	Z+7, r22	; 0x07
     8a8:	52 87       	std	Z+10, r21	; 0x0a
     8aa:	41 87       	std	Z+9, r20	; 0x09
     8ac:	32 2f       	mov	r19, r18
     8ae:	32 95       	swap	r19
     8b0:	33 0f       	add	r19, r19
     8b2:	33 0f       	add	r19, r19
     8b4:	30 7c       	andi	r19, 0xC0	; 192
     8b6:	93 85       	ldd	r25, Z+11	; 0x0b
     8b8:	9f 73       	andi	r25, 0x3F	; 63
     8ba:	93 2b       	or	r25, r19
     8bc:	93 87       	std	Z+11, r25	; 0x0b
     8be:	22 fb       	bst	r18, 2
     8c0:	99 27       	eor	r25, r25
     8c2:	90 f9       	bld	r25, 0
     8c4:	24 85       	ldd	r18, Z+12	; 0x0c
     8c6:	2e 7f       	andi	r18, 0xFE	; 254
     8c8:	29 2b       	or	r18, r25
     8ca:	24 87       	std	Z+12, r18	; 0x0c
     8cc:	07 70       	andi	r16, 0x07	; 7
     8ce:	93 85       	ldd	r25, Z+11	; 0x0b
     8d0:	98 7f       	andi	r25, 0xF8	; 248
     8d2:	09 2b       	or	r16, r25
     8d4:	03 87       	std	Z+11, r16	; 0x0b
     8d6:	8e 2d       	mov	r24, r14
     8d8:	87 70       	andi	r24, 0x07	; 7
     8da:	88 0f       	add	r24, r24
     8dc:	88 0f       	add	r24, r24
     8de:	88 0f       	add	r24, r24
     8e0:	93 85       	ldd	r25, Z+11	; 0x0b
     8e2:	97 7c       	andi	r25, 0xC7	; 199
     8e4:	e9 2e       	mov	r14, r25
     8e6:	e8 2a       	or	r14, r24
     8e8:	e3 86       	std	Z+11, r14	; 0x0b
     8ea:	86 85       	ldd	r24, Z+14	; 0x0e
     8ec:	80 62       	ori	r24, 0x20	; 32
     8ee:	86 87       	std	Z+14, r24	; 0x0e
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	0f 91       	pop	r16
     8f4:	ef 90       	pop	r14
     8f6:	08 95       	ret

000008f8 <lcdStdio>:
     8f8:	fc 01       	movw	r30, r24
     8fa:	26 85       	ldd	r18, Z+14	; 0x0e
     8fc:	26 ff       	sbrs	r18, 6
     8fe:	10 c0       	rjmp	.+32     	; 0x920 <__stack+0x21>
     900:	ec e5       	ldi	r30, 0x5C	; 92
     902:	f1 e0       	ldi	r31, 0x01	; 1
     904:	20 e0       	ldi	r18, 0x00	; 0
     906:	31 e0       	ldi	r19, 0x01	; 1
     908:	35 83       	std	Z+5, r19	; 0x05
     90a:	24 83       	std	Z+4, r18	; 0x04
     90c:	33 83       	std	Z+3, r19	; 0x03
     90e:	22 83       	std	Z+2, r18	; 0x02
     910:	31 83       	std	Z+1, r19	; 0x01
     912:	20 83       	st	Z, r18
     914:	90 93 56 01 	sts	0x0156, r25	; 0x800156 <defaultDisplay+0x1>
     918:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <defaultDisplay>
     91c:	80 e0       	ldi	r24, 0x00	; 0
     91e:	08 95       	ret
     920:	87 e0       	ldi	r24, 0x07	; 7
     922:	08 95       	ret

00000924 <lcdWriteCommand>:
     924:	cf 93       	push	r28
     926:	df 93       	push	r29
     928:	fc 01       	movw	r30, r24
     92a:	33 85       	ldd	r19, Z+11	; 0x0b
     92c:	36 95       	lsr	r19
     92e:	36 95       	lsr	r19
     930:	36 95       	lsr	r19
     932:	37 70       	andi	r19, 0x07	; 7
     934:	a1 85       	ldd	r26, Z+9	; 0x09
     936:	b2 85       	ldd	r27, Z+10	; 0x0a
     938:	4c 91       	ld	r20, X
     93a:	81 e0       	ldi	r24, 0x01	; 1
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	ec 01       	movw	r28, r24
     940:	02 c0       	rjmp	.+4      	; 0x946 <lcdWriteCommand+0x22>
     942:	cc 0f       	add	r28, r28
     944:	dd 1f       	adc	r29, r29
     946:	3a 95       	dec	r19
     948:	e2 f7       	brpl	.-8      	; 0x942 <lcdWriteCommand+0x1e>
     94a:	9e 01       	movw	r18, r28
     94c:	20 95       	com	r18
     94e:	30 95       	com	r19
     950:	24 23       	and	r18, r20
     952:	2c 93       	st	X, r18
     954:	33 85       	ldd	r19, Z+11	; 0x0b
     956:	37 70       	andi	r19, 0x07	; 7
     958:	a1 85       	ldd	r26, Z+9	; 0x09
     95a:	b2 85       	ldd	r27, Z+10	; 0x0a
     95c:	4c 91       	ld	r20, X
     95e:	ec 01       	movw	r28, r24
     960:	02 c0       	rjmp	.+4      	; 0x966 <lcdWriteCommand+0x42>
     962:	cc 0f       	add	r28, r28
     964:	dd 1f       	adc	r29, r29
     966:	3a 95       	dec	r19
     968:	e2 f7       	brpl	.-8      	; 0x962 <lcdWriteCommand+0x3e>
     96a:	9e 01       	movw	r18, r28
     96c:	20 95       	com	r18
     96e:	30 95       	com	r19
     970:	24 23       	and	r18, r20
     972:	2c 93       	st	X, r18
     974:	33 85       	ldd	r19, Z+11	; 0x0b
     976:	23 2f       	mov	r18, r19
     978:	22 95       	swap	r18
     97a:	26 95       	lsr	r18
     97c:	26 95       	lsr	r18
     97e:	23 70       	andi	r18, 0x03	; 3
     980:	34 85       	ldd	r19, Z+12	; 0x0c
     982:	31 70       	andi	r19, 0x01	; 1
     984:	33 0f       	add	r19, r19
     986:	33 0f       	add	r19, r19
     988:	32 2b       	or	r19, r18
     98a:	a1 85       	ldd	r26, Z+9	; 0x09
     98c:	b2 85       	ldd	r27, Z+10	; 0x0a
     98e:	4c 91       	ld	r20, X
     990:	ec 01       	movw	r28, r24
     992:	02 c0       	rjmp	.+4      	; 0x998 <lcdWriteCommand+0x74>
     994:	cc 0f       	add	r28, r28
     996:	dd 1f       	adc	r29, r29
     998:	3a 95       	dec	r19
     99a:	e2 f7       	brpl	.-8      	; 0x994 <lcdWriteCommand+0x70>
     99c:	9e 01       	movw	r18, r28
     99e:	20 95       	com	r18
     9a0:	30 95       	com	r19
     9a2:	24 23       	and	r18, r20
     9a4:	2c 93       	st	X, r18
     9a6:	56 81       	ldd	r21, Z+6	; 0x06
     9a8:	57 70       	andi	r21, 0x07	; 7
     9aa:	a2 81       	ldd	r26, Z+2	; 0x02
     9ac:	b3 81       	ldd	r27, Z+3	; 0x03
     9ae:	7c 91       	ld	r23, X
     9b0:	2f e0       	ldi	r18, 0x0F	; 15
     9b2:	30 e0       	ldi	r19, 0x00	; 0
     9b4:	e9 01       	movw	r28, r18
     9b6:	02 c0       	rjmp	.+4      	; 0x9bc <lcdWriteCommand+0x98>
     9b8:	cc 0f       	add	r28, r28
     9ba:	dd 1f       	adc	r29, r29
     9bc:	5a 95       	dec	r21
     9be:	e2 f7       	brpl	.-8      	; 0x9b8 <lcdWriteCommand+0x94>
     9c0:	ae 01       	movw	r20, r28
     9c2:	40 95       	com	r20
     9c4:	50 95       	com	r21
     9c6:	47 23       	and	r20, r23
     9c8:	4c 93       	st	X, r20
     9ca:	76 81       	ldd	r23, Z+6	; 0x06
     9cc:	77 70       	andi	r23, 0x07	; 7
     9ce:	a2 81       	ldd	r26, Z+2	; 0x02
     9d0:	b3 81       	ldd	r27, Z+3	; 0x03
     9d2:	5c 91       	ld	r21, X
     9d4:	46 2f       	mov	r20, r22
     9d6:	42 95       	swap	r20
     9d8:	4f 70       	andi	r20, 0x0F	; 15
     9da:	01 c0       	rjmp	.+2      	; 0x9de <lcdWriteCommand+0xba>
     9dc:	44 0f       	add	r20, r20
     9de:	7a 95       	dec	r23
     9e0:	ea f7       	brpl	.-6      	; 0x9dc <lcdWriteCommand+0xb8>
     9e2:	45 2b       	or	r20, r21
     9e4:	4c 93       	st	X, r20
     9e6:	43 85       	ldd	r20, Z+11	; 0x0b
     9e8:	54 2f       	mov	r21, r20
     9ea:	52 95       	swap	r21
     9ec:	56 95       	lsr	r21
     9ee:	56 95       	lsr	r21
     9f0:	53 70       	andi	r21, 0x03	; 3
     9f2:	44 85       	ldd	r20, Z+12	; 0x0c
     9f4:	41 70       	andi	r20, 0x01	; 1
     9f6:	44 0f       	add	r20, r20
     9f8:	44 0f       	add	r20, r20
     9fa:	45 2b       	or	r20, r21
     9fc:	a1 85       	ldd	r26, Z+9	; 0x09
     9fe:	b2 85       	ldd	r27, Z+10	; 0x0a
     a00:	7c 91       	ld	r23, X
     a02:	ec 01       	movw	r28, r24
     a04:	02 c0       	rjmp	.+4      	; 0xa0a <lcdWriteCommand+0xe6>
     a06:	cc 0f       	add	r28, r28
     a08:	dd 1f       	adc	r29, r29
     a0a:	4a 95       	dec	r20
     a0c:	e2 f7       	brpl	.-8      	; 0xa06 <lcdWriteCommand+0xe2>
     a0e:	ae 01       	movw	r20, r28
     a10:	47 2b       	or	r20, r23
     a12:	4c 93       	st	X, r20
     a14:	d5 e0       	ldi	r29, 0x05	; 5
     a16:	da 95       	dec	r29
     a18:	f1 f7       	brne	.-4      	; 0xa16 <lcdWriteCommand+0xf2>
     a1a:	00 00       	nop
     a1c:	53 85       	ldd	r21, Z+11	; 0x0b
     a1e:	45 2f       	mov	r20, r21
     a20:	42 95       	swap	r20
     a22:	46 95       	lsr	r20
     a24:	46 95       	lsr	r20
     a26:	43 70       	andi	r20, 0x03	; 3
     a28:	54 85       	ldd	r21, Z+12	; 0x0c
     a2a:	51 70       	andi	r21, 0x01	; 1
     a2c:	55 0f       	add	r21, r21
     a2e:	55 0f       	add	r21, r21
     a30:	54 2b       	or	r21, r20
     a32:	a1 85       	ldd	r26, Z+9	; 0x09
     a34:	b2 85       	ldd	r27, Z+10	; 0x0a
     a36:	7c 91       	ld	r23, X
     a38:	ec 01       	movw	r28, r24
     a3a:	02 c0       	rjmp	.+4      	; 0xa40 <lcdWriteCommand+0x11c>
     a3c:	cc 0f       	add	r28, r28
     a3e:	dd 1f       	adc	r29, r29
     a40:	5a 95       	dec	r21
     a42:	e2 f7       	brpl	.-8      	; 0xa3c <lcdWriteCommand+0x118>
     a44:	ae 01       	movw	r20, r28
     a46:	40 95       	com	r20
     a48:	50 95       	com	r21
     a4a:	47 23       	and	r20, r23
     a4c:	4c 93       	st	X, r20
     a4e:	d5 e0       	ldi	r29, 0x05	; 5
     a50:	da 95       	dec	r29
     a52:	f1 f7       	brne	.-4      	; 0xa50 <lcdWriteCommand+0x12c>
     a54:	00 00       	nop
     a56:	46 81       	ldd	r20, Z+6	; 0x06
     a58:	47 70       	andi	r20, 0x07	; 7
     a5a:	a2 81       	ldd	r26, Z+2	; 0x02
     a5c:	b3 81       	ldd	r27, Z+3	; 0x03
     a5e:	5c 91       	ld	r21, X
     a60:	02 c0       	rjmp	.+4      	; 0xa66 <lcdWriteCommand+0x142>
     a62:	22 0f       	add	r18, r18
     a64:	33 1f       	adc	r19, r19
     a66:	4a 95       	dec	r20
     a68:	e2 f7       	brpl	.-8      	; 0xa62 <lcdWriteCommand+0x13e>
     a6a:	20 95       	com	r18
     a6c:	30 95       	com	r19
     a6e:	25 23       	and	r18, r21
     a70:	2c 93       	st	X, r18
     a72:	46 81       	ldd	r20, Z+6	; 0x06
     a74:	47 70       	andi	r20, 0x07	; 7
     a76:	a2 81       	ldd	r26, Z+2	; 0x02
     a78:	b3 81       	ldd	r27, Z+3	; 0x03
     a7a:	3c 91       	ld	r19, X
     a7c:	26 2f       	mov	r18, r22
     a7e:	2f 70       	andi	r18, 0x0F	; 15
     a80:	01 c0       	rjmp	.+2      	; 0xa84 <lcdWriteCommand+0x160>
     a82:	22 0f       	add	r18, r18
     a84:	4a 95       	dec	r20
     a86:	ea f7       	brpl	.-6      	; 0xa82 <lcdWriteCommand+0x15e>
     a88:	23 2b       	or	r18, r19
     a8a:	2c 93       	st	X, r18
     a8c:	23 85       	ldd	r18, Z+11	; 0x0b
     a8e:	32 2f       	mov	r19, r18
     a90:	32 95       	swap	r19
     a92:	36 95       	lsr	r19
     a94:	36 95       	lsr	r19
     a96:	33 70       	andi	r19, 0x03	; 3
     a98:	24 85       	ldd	r18, Z+12	; 0x0c
     a9a:	21 70       	andi	r18, 0x01	; 1
     a9c:	22 0f       	add	r18, r18
     a9e:	22 0f       	add	r18, r18
     aa0:	23 2b       	or	r18, r19
     aa2:	a1 85       	ldd	r26, Z+9	; 0x09
     aa4:	b2 85       	ldd	r27, Z+10	; 0x0a
     aa6:	4c 91       	ld	r20, X
     aa8:	ec 01       	movw	r28, r24
     aaa:	02 c0       	rjmp	.+4      	; 0xab0 <lcdWriteCommand+0x18c>
     aac:	cc 0f       	add	r28, r28
     aae:	dd 1f       	adc	r29, r29
     ab0:	2a 95       	dec	r18
     ab2:	e2 f7       	brpl	.-8      	; 0xaac <lcdWriteCommand+0x188>
     ab4:	9e 01       	movw	r18, r28
     ab6:	24 2b       	or	r18, r20
     ab8:	2c 93       	st	X, r18
     aba:	d5 e0       	ldi	r29, 0x05	; 5
     abc:	da 95       	dec	r29
     abe:	f1 f7       	brne	.-4      	; 0xabc <lcdWriteCommand+0x198>
     ac0:	00 00       	nop
     ac2:	23 85       	ldd	r18, Z+11	; 0x0b
     ac4:	32 2f       	mov	r19, r18
     ac6:	32 95       	swap	r19
     ac8:	36 95       	lsr	r19
     aca:	36 95       	lsr	r19
     acc:	33 70       	andi	r19, 0x03	; 3
     ace:	24 85       	ldd	r18, Z+12	; 0x0c
     ad0:	21 70       	andi	r18, 0x01	; 1
     ad2:	22 0f       	add	r18, r18
     ad4:	22 0f       	add	r18, r18
     ad6:	23 2b       	or	r18, r19
     ad8:	a1 85       	ldd	r26, Z+9	; 0x09
     ada:	b2 85       	ldd	r27, Z+10	; 0x0a
     adc:	3c 91       	ld	r19, X
     ade:	02 c0       	rjmp	.+4      	; 0xae4 <lcdWriteCommand+0x1c0>
     ae0:	88 0f       	add	r24, r24
     ae2:	99 1f       	adc	r25, r25
     ae4:	2a 95       	dec	r18
     ae6:	e2 f7       	brpl	.-8      	; 0xae0 <lcdWriteCommand+0x1bc>
     ae8:	80 95       	com	r24
     aea:	90 95       	com	r25
     aec:	83 23       	and	r24, r19
     aee:	8c 93       	st	X, r24
     af0:	25 e0       	ldi	r18, 0x05	; 5
     af2:	2a 95       	dec	r18
     af4:	f1 f7       	brne	.-4      	; 0xaf2 <lcdWriteCommand+0x1ce>
     af6:	00 00       	nop
     af8:	61 50       	subi	r22, 0x01	; 1
     afa:	62 30       	cpi	r22, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <lcdWriteCommand+0x1ec>
     afe:	86 85       	ldd	r24, Z+14	; 0x0e
     b00:	83 7f       	andi	r24, 0xF3	; 243
     b02:	86 87       	std	Z+14, r24	; 0x0e
     b04:	85 85       	ldd	r24, Z+13	; 0x0d
     b06:	8f 70       	andi	r24, 0x0F	; 15
     b08:	85 87       	std	Z+13, r24	; 0x0d
     b0a:	86 85       	ldd	r24, Z+14	; 0x0e
     b0c:	8c 7f       	andi	r24, 0xFC	; 252
     b0e:	86 87       	std	Z+14, r24	; 0x0e
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	08 95       	ret

00000b18 <lcdFunctionSet8Bits>:
     b18:	cf 93       	push	r28
     b1a:	df 93       	push	r29
     b1c:	fc 01       	movw	r30, r24
     b1e:	33 85       	ldd	r19, Z+11	; 0x0b
     b20:	36 95       	lsr	r19
     b22:	36 95       	lsr	r19
     b24:	36 95       	lsr	r19
     b26:	37 70       	andi	r19, 0x07	; 7
     b28:	a1 85       	ldd	r26, Z+9	; 0x09
     b2a:	b2 85       	ldd	r27, Z+10	; 0x0a
     b2c:	4c 91       	ld	r20, X
     b2e:	81 e0       	ldi	r24, 0x01	; 1
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	ec 01       	movw	r28, r24
     b34:	02 c0       	rjmp	.+4      	; 0xb3a <lcdFunctionSet8Bits+0x22>
     b36:	cc 0f       	add	r28, r28
     b38:	dd 1f       	adc	r29, r29
     b3a:	3a 95       	dec	r19
     b3c:	e2 f7       	brpl	.-8      	; 0xb36 <lcdFunctionSet8Bits+0x1e>
     b3e:	9e 01       	movw	r18, r28
     b40:	20 95       	com	r18
     b42:	30 95       	com	r19
     b44:	24 23       	and	r18, r20
     b46:	2c 93       	st	X, r18
     b48:	33 85       	ldd	r19, Z+11	; 0x0b
     b4a:	37 70       	andi	r19, 0x07	; 7
     b4c:	a1 85       	ldd	r26, Z+9	; 0x09
     b4e:	b2 85       	ldd	r27, Z+10	; 0x0a
     b50:	4c 91       	ld	r20, X
     b52:	ec 01       	movw	r28, r24
     b54:	02 c0       	rjmp	.+4      	; 0xb5a <lcdFunctionSet8Bits+0x42>
     b56:	cc 0f       	add	r28, r28
     b58:	dd 1f       	adc	r29, r29
     b5a:	3a 95       	dec	r19
     b5c:	e2 f7       	brpl	.-8      	; 0xb56 <lcdFunctionSet8Bits+0x3e>
     b5e:	9e 01       	movw	r18, r28
     b60:	20 95       	com	r18
     b62:	30 95       	com	r19
     b64:	24 23       	and	r18, r20
     b66:	2c 93       	st	X, r18
     b68:	33 85       	ldd	r19, Z+11	; 0x0b
     b6a:	23 2f       	mov	r18, r19
     b6c:	22 95       	swap	r18
     b6e:	26 95       	lsr	r18
     b70:	26 95       	lsr	r18
     b72:	23 70       	andi	r18, 0x03	; 3
     b74:	34 85       	ldd	r19, Z+12	; 0x0c
     b76:	31 70       	andi	r19, 0x01	; 1
     b78:	33 0f       	add	r19, r19
     b7a:	33 0f       	add	r19, r19
     b7c:	32 2b       	or	r19, r18
     b7e:	a1 85       	ldd	r26, Z+9	; 0x09
     b80:	b2 85       	ldd	r27, Z+10	; 0x0a
     b82:	4c 91       	ld	r20, X
     b84:	ec 01       	movw	r28, r24
     b86:	02 c0       	rjmp	.+4      	; 0xb8c <lcdFunctionSet8Bits+0x74>
     b88:	cc 0f       	add	r28, r28
     b8a:	dd 1f       	adc	r29, r29
     b8c:	3a 95       	dec	r19
     b8e:	e2 f7       	brpl	.-8      	; 0xb88 <lcdFunctionSet8Bits+0x70>
     b90:	9e 01       	movw	r18, r28
     b92:	20 95       	com	r18
     b94:	30 95       	com	r19
     b96:	24 23       	and	r18, r20
     b98:	2c 93       	st	X, r18
     b9a:	46 81       	ldd	r20, Z+6	; 0x06
     b9c:	47 70       	andi	r20, 0x07	; 7
     b9e:	a2 81       	ldd	r26, Z+2	; 0x02
     ba0:	b3 81       	ldd	r27, Z+3	; 0x03
     ba2:	5c 91       	ld	r21, X
     ba4:	2f e0       	ldi	r18, 0x0F	; 15
     ba6:	30 e0       	ldi	r19, 0x00	; 0
     ba8:	02 c0       	rjmp	.+4      	; 0xbae <lcdFunctionSet8Bits+0x96>
     baa:	22 0f       	add	r18, r18
     bac:	33 1f       	adc	r19, r19
     bae:	4a 95       	dec	r20
     bb0:	e2 f7       	brpl	.-8      	; 0xbaa <lcdFunctionSet8Bits+0x92>
     bb2:	20 95       	com	r18
     bb4:	30 95       	com	r19
     bb6:	25 23       	and	r18, r21
     bb8:	2c 93       	st	X, r18
     bba:	36 81       	ldd	r19, Z+6	; 0x06
     bbc:	37 70       	andi	r19, 0x07	; 7
     bbe:	a2 81       	ldd	r26, Z+2	; 0x02
     bc0:	b3 81       	ldd	r27, Z+3	; 0x03
     bc2:	2c 91       	ld	r18, X
     bc4:	62 95       	swap	r22
     bc6:	6f 70       	andi	r22, 0x0F	; 15
     bc8:	01 c0       	rjmp	.+2      	; 0xbcc <lcdFunctionSet8Bits+0xb4>
     bca:	66 0f       	add	r22, r22
     bcc:	3a 95       	dec	r19
     bce:	ea f7       	brpl	.-6      	; 0xbca <lcdFunctionSet8Bits+0xb2>
     bd0:	62 2b       	or	r22, r18
     bd2:	6c 93       	st	X, r22
     bd4:	23 85       	ldd	r18, Z+11	; 0x0b
     bd6:	32 2f       	mov	r19, r18
     bd8:	32 95       	swap	r19
     bda:	36 95       	lsr	r19
     bdc:	36 95       	lsr	r19
     bde:	33 70       	andi	r19, 0x03	; 3
     be0:	24 85       	ldd	r18, Z+12	; 0x0c
     be2:	21 70       	andi	r18, 0x01	; 1
     be4:	22 0f       	add	r18, r18
     be6:	22 0f       	add	r18, r18
     be8:	23 2b       	or	r18, r19
     bea:	a1 85       	ldd	r26, Z+9	; 0x09
     bec:	b2 85       	ldd	r27, Z+10	; 0x0a
     bee:	4c 91       	ld	r20, X
     bf0:	bc 01       	movw	r22, r24
     bf2:	02 c0       	rjmp	.+4      	; 0xbf8 <lcdFunctionSet8Bits+0xe0>
     bf4:	66 0f       	add	r22, r22
     bf6:	77 1f       	adc	r23, r23
     bf8:	2a 95       	dec	r18
     bfa:	e2 f7       	brpl	.-8      	; 0xbf4 <lcdFunctionSet8Bits+0xdc>
     bfc:	9b 01       	movw	r18, r22
     bfe:	24 2b       	or	r18, r20
     c00:	2c 93       	st	X, r18
     c02:	75 e0       	ldi	r23, 0x05	; 5
     c04:	7a 95       	dec	r23
     c06:	f1 f7       	brne	.-4      	; 0xc04 <lcdFunctionSet8Bits+0xec>
     c08:	00 00       	nop
     c0a:	23 85       	ldd	r18, Z+11	; 0x0b
     c0c:	32 2f       	mov	r19, r18
     c0e:	32 95       	swap	r19
     c10:	36 95       	lsr	r19
     c12:	36 95       	lsr	r19
     c14:	33 70       	andi	r19, 0x03	; 3
     c16:	24 85       	ldd	r18, Z+12	; 0x0c
     c18:	21 70       	andi	r18, 0x01	; 1
     c1a:	22 0f       	add	r18, r18
     c1c:	22 0f       	add	r18, r18
     c1e:	23 2b       	or	r18, r19
     c20:	01 84       	ldd	r0, Z+9	; 0x09
     c22:	f2 85       	ldd	r31, Z+10	; 0x0a
     c24:	e0 2d       	mov	r30, r0
     c26:	30 81       	ld	r19, Z
     c28:	02 c0       	rjmp	.+4      	; 0xc2e <lcdFunctionSet8Bits+0x116>
     c2a:	88 0f       	add	r24, r24
     c2c:	99 1f       	adc	r25, r25
     c2e:	2a 95       	dec	r18
     c30:	e2 f7       	brpl	.-8      	; 0xc2a <lcdFunctionSet8Bits+0x112>
     c32:	80 95       	com	r24
     c34:	90 95       	com	r25
     c36:	83 23       	and	r24, r19
     c38:	80 83       	st	Z, r24
     c3a:	85 e0       	ldi	r24, 0x05	; 5
     c3c:	8a 95       	dec	r24
     c3e:	f1 f7       	brne	.-4      	; 0xc3c <lcdFunctionSet8Bits+0x124>
     c40:	00 00       	nop
     c42:	80 e0       	ldi	r24, 0x00	; 0
     c44:	df 91       	pop	r29
     c46:	cf 91       	pop	r28
     c48:	08 95       	ret

00000c4a <lcdCheckBusyFlag>:
     c4a:	0f 93       	push	r16
     c4c:	1f 93       	push	r17
     c4e:	cf 93       	push	r28
     c50:	df 93       	push	r29
     c52:	fc 01       	movw	r30, r24
     c54:	36 81       	ldd	r19, Z+6	; 0x06
     c56:	37 70       	andi	r19, 0x07	; 7
     c58:	a2 81       	ldd	r26, Z+2	; 0x02
     c5a:	b3 81       	ldd	r27, Z+3	; 0x03
     c5c:	4c 91       	ld	r20, X
     c5e:	8f e0       	ldi	r24, 0x0F	; 15
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	8c 01       	movw	r16, r24
     c64:	02 c0       	rjmp	.+4      	; 0xc6a <lcdCheckBusyFlag+0x20>
     c66:	00 0f       	add	r16, r16
     c68:	11 1f       	adc	r17, r17
     c6a:	3a 95       	dec	r19
     c6c:	e2 f7       	brpl	.-8      	; 0xc66 <lcdCheckBusyFlag+0x1c>
     c6e:	98 01       	movw	r18, r16
     c70:	20 95       	com	r18
     c72:	30 95       	com	r19
     c74:	24 23       	and	r18, r20
     c76:	2c 93       	st	X, r18
     c78:	26 81       	ldd	r18, Z+6	; 0x06
     c7a:	27 70       	andi	r18, 0x07	; 7
     c7c:	a0 81       	ld	r26, Z
     c7e:	b1 81       	ldd	r27, Z+1	; 0x01
     c80:	3c 91       	ld	r19, X
     c82:	02 c0       	rjmp	.+4      	; 0xc88 <lcdCheckBusyFlag+0x3e>
     c84:	88 0f       	add	r24, r24
     c86:	99 1f       	adc	r25, r25
     c88:	2a 95       	dec	r18
     c8a:	e2 f7       	brpl	.-8      	; 0xc84 <lcdCheckBusyFlag+0x3a>
     c8c:	80 95       	com	r24
     c8e:	90 95       	com	r25
     c90:	83 23       	and	r24, r19
     c92:	8c 93       	st	X, r24
     c94:	33 85       	ldd	r19, Z+11	; 0x0b
     c96:	37 70       	andi	r19, 0x07	; 7
     c98:	a1 85       	ldd	r26, Z+9	; 0x09
     c9a:	b2 85       	ldd	r27, Z+10	; 0x0a
     c9c:	4c 91       	ld	r20, X
     c9e:	81 e0       	ldi	r24, 0x01	; 1
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	bc 01       	movw	r22, r24
     ca4:	02 c0       	rjmp	.+4      	; 0xcaa <lcdCheckBusyFlag+0x60>
     ca6:	66 0f       	add	r22, r22
     ca8:	77 1f       	adc	r23, r23
     caa:	3a 95       	dec	r19
     cac:	e2 f7       	brpl	.-8      	; 0xca6 <lcdCheckBusyFlag+0x5c>
     cae:	9b 01       	movw	r18, r22
     cb0:	20 95       	com	r18
     cb2:	30 95       	com	r19
     cb4:	24 23       	and	r18, r20
     cb6:	2c 93       	st	X, r18
     cb8:	23 85       	ldd	r18, Z+11	; 0x0b
     cba:	26 95       	lsr	r18
     cbc:	26 95       	lsr	r18
     cbe:	26 95       	lsr	r18
     cc0:	27 70       	andi	r18, 0x07	; 7
     cc2:	a1 85       	ldd	r26, Z+9	; 0x09
     cc4:	b2 85       	ldd	r27, Z+10	; 0x0a
     cc6:	4c 91       	ld	r20, X
     cc8:	ec 01       	movw	r28, r24
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <lcdCheckBusyFlag+0x86>
     ccc:	cc 0f       	add	r28, r28
     cce:	dd 1f       	adc	r29, r29
     cd0:	2a 95       	dec	r18
     cd2:	e2 f7       	brpl	.-8      	; 0xccc <lcdCheckBusyFlag+0x82>
     cd4:	9e 01       	movw	r18, r28
     cd6:	24 2b       	or	r18, r20
     cd8:	2c 93       	st	X, r18
     cda:	23 85       	ldd	r18, Z+11	; 0x0b
     cdc:	32 2f       	mov	r19, r18
     cde:	32 95       	swap	r19
     ce0:	36 95       	lsr	r19
     ce2:	36 95       	lsr	r19
     ce4:	33 70       	andi	r19, 0x03	; 3
     ce6:	24 85       	ldd	r18, Z+12	; 0x0c
     ce8:	21 70       	andi	r18, 0x01	; 1
     cea:	22 0f       	add	r18, r18
     cec:	22 0f       	add	r18, r18
     cee:	23 2b       	or	r18, r19
     cf0:	a1 85       	ldd	r26, Z+9	; 0x09
     cf2:	b2 85       	ldd	r27, Z+10	; 0x0a
     cf4:	3c 91       	ld	r19, X
     cf6:	02 c0       	rjmp	.+4      	; 0xcfc <lcdCheckBusyFlag+0xb2>
     cf8:	88 0f       	add	r24, r24
     cfa:	99 1f       	adc	r25, r25
     cfc:	2a 95       	dec	r18
     cfe:	e2 f7       	brpl	.-8      	; 0xcf8 <lcdCheckBusyFlag+0xae>
     d00:	80 95       	com	r24
     d02:	90 95       	com	r25
     d04:	83 23       	and	r24, r19
     d06:	8c 93       	st	X, r24
     d08:	21 e0       	ldi	r18, 0x01	; 1
     d0a:	30 e0       	ldi	r19, 0x00	; 0
     d0c:	48 e0       	ldi	r20, 0x08	; 8
     d0e:	50 e0       	ldi	r21, 0x00	; 0
     d10:	83 85       	ldd	r24, Z+11	; 0x0b
     d12:	98 2f       	mov	r25, r24
     d14:	92 95       	swap	r25
     d16:	96 95       	lsr	r25
     d18:	96 95       	lsr	r25
     d1a:	93 70       	andi	r25, 0x03	; 3
     d1c:	84 85       	ldd	r24, Z+12	; 0x0c
     d1e:	81 70       	andi	r24, 0x01	; 1
     d20:	88 0f       	add	r24, r24
     d22:	88 0f       	add	r24, r24
     d24:	89 2b       	or	r24, r25
     d26:	a1 85       	ldd	r26, Z+9	; 0x09
     d28:	b2 85       	ldd	r27, Z+10	; 0x0a
     d2a:	6c 91       	ld	r22, X
     d2c:	89 01       	movw	r16, r18
     d2e:	02 c0       	rjmp	.+4      	; 0xd34 <lcdCheckBusyFlag+0xea>
     d30:	00 0f       	add	r16, r16
     d32:	11 1f       	adc	r17, r17
     d34:	8a 95       	dec	r24
     d36:	e2 f7       	brpl	.-8      	; 0xd30 <lcdCheckBusyFlag+0xe6>
     d38:	c8 01       	movw	r24, r16
     d3a:	86 2b       	or	r24, r22
     d3c:	8c 93       	st	X, r24
     d3e:	15 e0       	ldi	r17, 0x05	; 5
     d40:	1a 95       	dec	r17
     d42:	f1 f7       	brne	.-4      	; 0xd40 <lcdCheckBusyFlag+0xf6>
     d44:	00 00       	nop
     d46:	a4 81       	ldd	r26, Z+4	; 0x04
     d48:	b5 81       	ldd	r27, Z+5	; 0x05
     d4a:	7c 91       	ld	r23, X
     d4c:	66 81       	ldd	r22, Z+6	; 0x06
     d4e:	67 70       	andi	r22, 0x07	; 7
     d50:	93 85       	ldd	r25, Z+11	; 0x0b
     d52:	89 2f       	mov	r24, r25
     d54:	82 95       	swap	r24
     d56:	86 95       	lsr	r24
     d58:	86 95       	lsr	r24
     d5a:	83 70       	andi	r24, 0x03	; 3
     d5c:	94 85       	ldd	r25, Z+12	; 0x0c
     d5e:	91 70       	andi	r25, 0x01	; 1
     d60:	99 0f       	add	r25, r25
     d62:	99 0f       	add	r25, r25
     d64:	98 2b       	or	r25, r24
     d66:	a1 85       	ldd	r26, Z+9	; 0x09
     d68:	b2 85       	ldd	r27, Z+10	; 0x0a
     d6a:	cc 91       	ld	r28, X
     d6c:	89 01       	movw	r16, r18
     d6e:	02 c0       	rjmp	.+4      	; 0xd74 <lcdCheckBusyFlag+0x12a>
     d70:	00 0f       	add	r16, r16
     d72:	11 1f       	adc	r17, r17
     d74:	9a 95       	dec	r25
     d76:	e2 f7       	brpl	.-8      	; 0xd70 <lcdCheckBusyFlag+0x126>
     d78:	c8 01       	movw	r24, r16
     d7a:	80 95       	com	r24
     d7c:	90 95       	com	r25
     d7e:	8c 23       	and	r24, r28
     d80:	8c 93       	st	X, r24
     d82:	15 e0       	ldi	r17, 0x05	; 5
     d84:	1a 95       	dec	r17
     d86:	f1 f7       	brne	.-4      	; 0xd84 <lcdCheckBusyFlag+0x13a>
     d88:	00 00       	nop
     d8a:	83 85       	ldd	r24, Z+11	; 0x0b
     d8c:	98 2f       	mov	r25, r24
     d8e:	92 95       	swap	r25
     d90:	96 95       	lsr	r25
     d92:	96 95       	lsr	r25
     d94:	93 70       	andi	r25, 0x03	; 3
     d96:	84 85       	ldd	r24, Z+12	; 0x0c
     d98:	81 70       	andi	r24, 0x01	; 1
     d9a:	88 0f       	add	r24, r24
     d9c:	88 0f       	add	r24, r24
     d9e:	89 2b       	or	r24, r25
     da0:	a1 85       	ldd	r26, Z+9	; 0x09
     da2:	b2 85       	ldd	r27, Z+10	; 0x0a
     da4:	cc 91       	ld	r28, X
     da6:	89 01       	movw	r16, r18
     da8:	02 c0       	rjmp	.+4      	; 0xdae <lcdCheckBusyFlag+0x164>
     daa:	00 0f       	add	r16, r16
     dac:	11 1f       	adc	r17, r17
     dae:	8a 95       	dec	r24
     db0:	e2 f7       	brpl	.-8      	; 0xdaa <lcdCheckBusyFlag+0x160>
     db2:	c8 01       	movw	r24, r16
     db4:	8c 2b       	or	r24, r28
     db6:	8c 93       	st	X, r24
     db8:	15 e0       	ldi	r17, 0x05	; 5
     dba:	1a 95       	dec	r17
     dbc:	f1 f7       	brne	.-4      	; 0xdba <lcdCheckBusyFlag+0x170>
     dbe:	00 00       	nop
     dc0:	93 85       	ldd	r25, Z+11	; 0x0b
     dc2:	89 2f       	mov	r24, r25
     dc4:	82 95       	swap	r24
     dc6:	86 95       	lsr	r24
     dc8:	86 95       	lsr	r24
     dca:	83 70       	andi	r24, 0x03	; 3
     dcc:	94 85       	ldd	r25, Z+12	; 0x0c
     dce:	91 70       	andi	r25, 0x01	; 1
     dd0:	99 0f       	add	r25, r25
     dd2:	99 0f       	add	r25, r25
     dd4:	98 2b       	or	r25, r24
     dd6:	a1 85       	ldd	r26, Z+9	; 0x09
     dd8:	b2 85       	ldd	r27, Z+10	; 0x0a
     dda:	cc 91       	ld	r28, X
     ddc:	89 01       	movw	r16, r18
     dde:	02 c0       	rjmp	.+4      	; 0xde4 <lcdCheckBusyFlag+0x19a>
     de0:	00 0f       	add	r16, r16
     de2:	11 1f       	adc	r17, r17
     de4:	9a 95       	dec	r25
     de6:	e2 f7       	brpl	.-8      	; 0xde0 <lcdCheckBusyFlag+0x196>
     de8:	c8 01       	movw	r24, r16
     dea:	80 95       	com	r24
     dec:	90 95       	com	r25
     dee:	8c 23       	and	r24, r28
     df0:	8c 93       	st	X, r24
     df2:	15 e0       	ldi	r17, 0x05	; 5
     df4:	1a 95       	dec	r17
     df6:	f1 f7       	brne	.-4      	; 0xdf4 <lcdCheckBusyFlag+0x1aa>
     df8:	00 00       	nop
     dfa:	ca 01       	movw	r24, r20
     dfc:	02 c0       	rjmp	.+4      	; 0xe02 <lcdCheckBusyFlag+0x1b8>
     dfe:	88 0f       	add	r24, r24
     e00:	99 1f       	adc	r25, r25
     e02:	6a 95       	dec	r22
     e04:	e2 f7       	brpl	.-8      	; 0xdfe <lcdCheckBusyFlag+0x1b4>
     e06:	78 23       	and	r23, r24
     e08:	09 f0       	breq	.+2      	; 0xe0c <lcdCheckBusyFlag+0x1c2>
     e0a:	82 cf       	rjmp	.-252    	; 0xd10 <lcdCheckBusyFlag+0xc6>
     e0c:	23 85       	ldd	r18, Z+11	; 0x0b
     e0e:	26 95       	lsr	r18
     e10:	26 95       	lsr	r18
     e12:	26 95       	lsr	r18
     e14:	27 70       	andi	r18, 0x07	; 7
     e16:	a1 85       	ldd	r26, Z+9	; 0x09
     e18:	b2 85       	ldd	r27, Z+10	; 0x0a
     e1a:	3c 91       	ld	r19, X
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	02 c0       	rjmp	.+4      	; 0xe26 <lcdCheckBusyFlag+0x1dc>
     e22:	88 0f       	add	r24, r24
     e24:	99 1f       	adc	r25, r25
     e26:	2a 95       	dec	r18
     e28:	e2 f7       	brpl	.-8      	; 0xe22 <lcdCheckBusyFlag+0x1d8>
     e2a:	80 95       	com	r24
     e2c:	90 95       	com	r25
     e2e:	83 23       	and	r24, r19
     e30:	8c 93       	st	X, r24
     e32:	36 81       	ldd	r19, Z+6	; 0x06
     e34:	37 70       	andi	r19, 0x07	; 7
     e36:	a2 81       	ldd	r26, Z+2	; 0x02
     e38:	b3 81       	ldd	r27, Z+3	; 0x03
     e3a:	4c 91       	ld	r20, X
     e3c:	8f e0       	ldi	r24, 0x0F	; 15
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	bc 01       	movw	r22, r24
     e42:	02 c0       	rjmp	.+4      	; 0xe48 <lcdCheckBusyFlag+0x1fe>
     e44:	66 0f       	add	r22, r22
     e46:	77 1f       	adc	r23, r23
     e48:	3a 95       	dec	r19
     e4a:	e2 f7       	brpl	.-8      	; 0xe44 <lcdCheckBusyFlag+0x1fa>
     e4c:	9b 01       	movw	r18, r22
     e4e:	20 95       	com	r18
     e50:	30 95       	com	r19
     e52:	24 23       	and	r18, r20
     e54:	2c 93       	st	X, r18
     e56:	26 81       	ldd	r18, Z+6	; 0x06
     e58:	27 70       	andi	r18, 0x07	; 7
     e5a:	01 90       	ld	r0, Z+
     e5c:	f0 81       	ld	r31, Z
     e5e:	e0 2d       	mov	r30, r0
     e60:	30 81       	ld	r19, Z
     e62:	02 c0       	rjmp	.+4      	; 0xe68 <lcdCheckBusyFlag+0x21e>
     e64:	88 0f       	add	r24, r24
     e66:	99 1f       	adc	r25, r25
     e68:	2a 95       	dec	r18
     e6a:	e2 f7       	brpl	.-8      	; 0xe64 <lcdCheckBusyFlag+0x21a>
     e6c:	83 2b       	or	r24, r19
     e6e:	80 83       	st	Z, r24
     e70:	80 e0       	ldi	r24, 0x00	; 0
     e72:	df 91       	pop	r29
     e74:	cf 91       	pop	r28
     e76:	1f 91       	pop	r17
     e78:	0f 91       	pop	r16
     e7a:	08 95       	ret

00000e7c <lcdInit>:
     e7c:	0f 93       	push	r16
     e7e:	1f 93       	push	r17
     e80:	cf 93       	push	r28
     e82:	df 93       	push	r29
     e84:	dc 01       	movw	r26, r24
     e86:	44 23       	and	r20, r20
     e88:	19 f0       	breq	.+6      	; 0xe90 <lcdInit+0x14>
     e8a:	41 30       	cpi	r20, 0x01	; 1
     e8c:	49 f0       	breq	.+18     	; 0xea0 <lcdInit+0x24>
     e8e:	52 c1       	rjmp	.+676    	; 0x1134 <lcdInit+0x2b8>
     e90:	1c 96       	adiw	r26, 0x0c	; 12
     e92:	8c 91       	ld	r24, X
     e94:	1c 97       	sbiw	r26, 0x0c	; 12
     e96:	8f 7b       	andi	r24, 0xBF	; 191
     e98:	1c 96       	adiw	r26, 0x0c	; 12
     e9a:	8c 93       	st	X, r24
     e9c:	1c 97       	sbiw	r26, 0x0c	; 12
     e9e:	07 c0       	rjmp	.+14     	; 0xeae <lcdInit+0x32>
     ea0:	1c 96       	adiw	r26, 0x0c	; 12
     ea2:	8c 91       	ld	r24, X
     ea4:	1c 97       	sbiw	r26, 0x0c	; 12
     ea6:	80 64       	ori	r24, 0x40	; 64
     ea8:	1c 96       	adiw	r26, 0x0c	; 12
     eaa:	8c 93       	st	X, r24
     eac:	1c 97       	sbiw	r26, 0x0c	; 12
     eae:	06 2f       	mov	r16, r22
     eb0:	10 e0       	ldi	r17, 0x00	; 0
     eb2:	f8 01       	movw	r30, r16
     eb4:	31 97       	sbiw	r30, 0x01	; 1
     eb6:	e2 31       	cpi	r30, 0x12	; 18
     eb8:	f1 05       	cpc	r31, r1
     eba:	08 f0       	brcs	.+2      	; 0xebe <lcdInit+0x42>
     ebc:	3d c1       	rjmp	.+634    	; 0x1138 <lcdInit+0x2bc>
     ebe:	e5 5c       	subi	r30, 0xC5	; 197
     ec0:	ff 4f       	sbci	r31, 0xFF	; 255
     ec2:	0c 94 1e 0b 	jmp	0x163c	; 0x163c <__tablejump2__>
     ec6:	6f 71       	andi	r22, 0x1F	; 31
     ec8:	66 0f       	add	r22, r22
     eca:	1c 96       	adiw	r26, 0x0c	; 12
     ecc:	8c 91       	ld	r24, X
     ece:	1c 97       	sbiw	r26, 0x0c	; 12
     ed0:	81 7c       	andi	r24, 0xC1	; 193
     ed2:	68 2b       	or	r22, r24
     ed4:	1c 96       	adiw	r26, 0x0c	; 12
     ed6:	6c 93       	st	X, r22
     ed8:	1c 97       	sbiw	r26, 0x0c	; 12
     eda:	11 e0       	ldi	r17, 0x01	; 1
     edc:	17 c0       	rjmp	.+46     	; 0xf0c <lcdInit+0x90>
     ede:	6f 71       	andi	r22, 0x1F	; 31
     ee0:	66 0f       	add	r22, r22
     ee2:	1c 96       	adiw	r26, 0x0c	; 12
     ee4:	8c 91       	ld	r24, X
     ee6:	1c 97       	sbiw	r26, 0x0c	; 12
     ee8:	81 7c       	andi	r24, 0xC1	; 193
     eea:	68 2b       	or	r22, r24
     eec:	1c 96       	adiw	r26, 0x0c	; 12
     eee:	6c 93       	st	X, r22
     ef0:	1c 97       	sbiw	r26, 0x0c	; 12
     ef2:	12 e0       	ldi	r17, 0x02	; 2
     ef4:	0b c0       	rjmp	.+22     	; 0xf0c <lcdInit+0x90>
     ef6:	6f 71       	andi	r22, 0x1F	; 31
     ef8:	66 0f       	add	r22, r22
     efa:	1c 96       	adiw	r26, 0x0c	; 12
     efc:	8c 91       	ld	r24, X
     efe:	1c 97       	sbiw	r26, 0x0c	; 12
     f00:	81 7c       	andi	r24, 0xC1	; 193
     f02:	68 2b       	or	r22, r24
     f04:	1c 96       	adiw	r26, 0x0c	; 12
     f06:	6c 93       	st	X, r22
     f08:	1c 97       	sbiw	r26, 0x0c	; 12
     f0a:	14 e0       	ldi	r17, 0x04	; 4
     f0c:	1e 96       	adiw	r26, 0x0e	; 14
     f0e:	8c 91       	ld	r24, X
     f10:	1e 97       	sbiw	r26, 0x0e	; 14
     f12:	84 ff       	sbrs	r24, 4
     f14:	13 c1       	rjmp	.+550    	; 0x113c <lcdInit+0x2c0>
     f16:	1e 96       	adiw	r26, 0x0e	; 14
     f18:	8c 91       	ld	r24, X
     f1a:	1e 97       	sbiw	r26, 0x0e	; 14
     f1c:	85 ff       	sbrs	r24, 5
     f1e:	10 c1       	rjmp	.+544    	; 0x1140 <lcdInit+0x2c4>
     f20:	ed 01       	movw	r28, r26
     f22:	3e 81       	ldd	r19, Y+6	; 0x06
     f24:	37 70       	andi	r19, 0x07	; 7
     f26:	ea 81       	ldd	r30, Y+2	; 0x02
     f28:	fb 81       	ldd	r31, Y+3	; 0x03
     f2a:	40 81       	ld	r20, Z
     f2c:	8f e0       	ldi	r24, 0x0F	; 15
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	bc 01       	movw	r22, r24
     f32:	02 c0       	rjmp	.+4      	; 0xf38 <lcdInit+0xbc>
     f34:	66 0f       	add	r22, r22
     f36:	77 1f       	adc	r23, r23
     f38:	3a 95       	dec	r19
     f3a:	e2 f7       	brpl	.-8      	; 0xf34 <lcdInit+0xb8>
     f3c:	9b 01       	movw	r18, r22
     f3e:	20 95       	com	r18
     f40:	30 95       	com	r19
     f42:	24 23       	and	r18, r20
     f44:	20 83       	st	Z, r18
     f46:	2e 81       	ldd	r18, Y+6	; 0x06
     f48:	27 70       	andi	r18, 0x07	; 7
     f4a:	e8 81       	ld	r30, Y
     f4c:	f9 81       	ldd	r31, Y+1	; 0x01
     f4e:	30 81       	ld	r19, Z
     f50:	02 c0       	rjmp	.+4      	; 0xf56 <lcdInit+0xda>
     f52:	88 0f       	add	r24, r24
     f54:	99 1f       	adc	r25, r25
     f56:	2a 95       	dec	r18
     f58:	e2 f7       	brpl	.-8      	; 0xf52 <lcdInit+0xd6>
     f5a:	83 2b       	or	r24, r19
     f5c:	80 83       	st	Z, r24
     f5e:	3b 85       	ldd	r19, Y+11	; 0x0b
     f60:	83 2f       	mov	r24, r19
     f62:	82 95       	swap	r24
     f64:	86 95       	lsr	r24
     f66:	86 95       	lsr	r24
     f68:	83 70       	andi	r24, 0x03	; 3
     f6a:	3c 85       	ldd	r19, Y+12	; 0x0c
     f6c:	31 70       	andi	r19, 0x01	; 1
     f6e:	33 0f       	add	r19, r19
     f70:	33 0f       	add	r19, r19
     f72:	38 2b       	or	r19, r24
     f74:	e9 85       	ldd	r30, Y+9	; 0x09
     f76:	fa 85       	ldd	r31, Y+10	; 0x0a
     f78:	40 81       	ld	r20, Z
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	bc 01       	movw	r22, r24
     f80:	02 c0       	rjmp	.+4      	; 0xf86 <lcdInit+0x10a>
     f82:	66 0f       	add	r22, r22
     f84:	77 1f       	adc	r23, r23
     f86:	3a 95       	dec	r19
     f88:	e2 f7       	brpl	.-8      	; 0xf82 <lcdInit+0x106>
     f8a:	9b 01       	movw	r18, r22
     f8c:	20 95       	com	r18
     f8e:	30 95       	com	r19
     f90:	24 23       	and	r18, r20
     f92:	20 83       	st	Z, r18
     f94:	2b 85       	ldd	r18, Y+11	; 0x0b
     f96:	32 2f       	mov	r19, r18
     f98:	32 95       	swap	r19
     f9a:	36 95       	lsr	r19
     f9c:	36 95       	lsr	r19
     f9e:	33 70       	andi	r19, 0x03	; 3
     fa0:	2c 85       	ldd	r18, Y+12	; 0x0c
     fa2:	21 70       	andi	r18, 0x01	; 1
     fa4:	22 0f       	add	r18, r18
     fa6:	22 0f       	add	r18, r18
     fa8:	23 2b       	or	r18, r19
     faa:	ef 81       	ldd	r30, Y+7	; 0x07
     fac:	f8 85       	ldd	r31, Y+8	; 0x08
     fae:	40 81       	ld	r20, Z
     fb0:	bc 01       	movw	r22, r24
     fb2:	02 c0       	rjmp	.+4      	; 0xfb8 <lcdInit+0x13c>
     fb4:	66 0f       	add	r22, r22
     fb6:	77 1f       	adc	r23, r23
     fb8:	2a 95       	dec	r18
     fba:	e2 f7       	brpl	.-8      	; 0xfb4 <lcdInit+0x138>
     fbc:	9b 01       	movw	r18, r22
     fbe:	24 2b       	or	r18, r20
     fc0:	20 83       	st	Z, r18
     fc2:	3b 85       	ldd	r19, Y+11	; 0x0b
     fc4:	37 70       	andi	r19, 0x07	; 7
     fc6:	e9 85       	ldd	r30, Y+9	; 0x09
     fc8:	fa 85       	ldd	r31, Y+10	; 0x0a
     fca:	40 81       	ld	r20, Z
     fcc:	bc 01       	movw	r22, r24
     fce:	02 c0       	rjmp	.+4      	; 0xfd4 <lcdInit+0x158>
     fd0:	66 0f       	add	r22, r22
     fd2:	77 1f       	adc	r23, r23
     fd4:	3a 95       	dec	r19
     fd6:	e2 f7       	brpl	.-8      	; 0xfd0 <lcdInit+0x154>
     fd8:	9b 01       	movw	r18, r22
     fda:	20 95       	com	r18
     fdc:	30 95       	com	r19
     fde:	24 23       	and	r18, r20
     fe0:	20 83       	st	Z, r18
     fe2:	3b 85       	ldd	r19, Y+11	; 0x0b
     fe4:	37 70       	andi	r19, 0x07	; 7
     fe6:	ef 81       	ldd	r30, Y+7	; 0x07
     fe8:	f8 85       	ldd	r31, Y+8	; 0x08
     fea:	40 81       	ld	r20, Z
     fec:	bc 01       	movw	r22, r24
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <lcdInit+0x178>
     ff0:	66 0f       	add	r22, r22
     ff2:	77 1f       	adc	r23, r23
     ff4:	3a 95       	dec	r19
     ff6:	e2 f7       	brpl	.-8      	; 0xff0 <lcdInit+0x174>
     ff8:	9b 01       	movw	r18, r22
     ffa:	24 2b       	or	r18, r20
     ffc:	20 83       	st	Z, r18
     ffe:	3b 85       	ldd	r19, Y+11	; 0x0b
    1000:	36 95       	lsr	r19
    1002:	36 95       	lsr	r19
    1004:	36 95       	lsr	r19
    1006:	37 70       	andi	r19, 0x07	; 7
    1008:	e9 85       	ldd	r30, Y+9	; 0x09
    100a:	fa 85       	ldd	r31, Y+10	; 0x0a
    100c:	40 81       	ld	r20, Z
    100e:	bc 01       	movw	r22, r24
    1010:	02 c0       	rjmp	.+4      	; 0x1016 <lcdInit+0x19a>
    1012:	66 0f       	add	r22, r22
    1014:	77 1f       	adc	r23, r23
    1016:	3a 95       	dec	r19
    1018:	e2 f7       	brpl	.-8      	; 0x1012 <lcdInit+0x196>
    101a:	9b 01       	movw	r18, r22
    101c:	20 95       	com	r18
    101e:	30 95       	com	r19
    1020:	24 23       	and	r18, r20
    1022:	20 83       	st	Z, r18
    1024:	2b 85       	ldd	r18, Y+11	; 0x0b
    1026:	26 95       	lsr	r18
    1028:	26 95       	lsr	r18
    102a:	26 95       	lsr	r18
    102c:	27 70       	andi	r18, 0x07	; 7
    102e:	ef 81       	ldd	r30, Y+7	; 0x07
    1030:	f8 85       	ldd	r31, Y+8	; 0x08
    1032:	30 81       	ld	r19, Z
    1034:	02 c0       	rjmp	.+4      	; 0x103a <lcdInit+0x1be>
    1036:	88 0f       	add	r24, r24
    1038:	99 1f       	adc	r25, r25
    103a:	2a 95       	dec	r18
    103c:	e2 f7       	brpl	.-8      	; 0x1036 <lcdInit+0x1ba>
    103e:	83 2b       	or	r24, r19
    1040:	80 83       	st	Z, r24
    1042:	8f e5       	ldi	r24, 0x5F	; 95
    1044:	9a ee       	ldi	r25, 0xEA	; 234
    1046:	01 97       	sbiw	r24, 0x01	; 1
    1048:	f1 f7       	brne	.-4      	; 0x1046 <lcdInit+0x1ca>
    104a:	00 c0       	rjmp	.+0      	; 0x104c <lcdInit+0x1d0>
    104c:	00 00       	nop
    104e:	60 e3       	ldi	r22, 0x30	; 48
    1050:	cd 01       	movw	r24, r26
    1052:	0e 94 8c 05 	call	0xb18	; 0xb18 <lcdFunctionSet8Bits>
    1056:	8f e1       	ldi	r24, 0x1F	; 31
    1058:	9e e4       	ldi	r25, 0x4E	; 78
    105a:	01 97       	sbiw	r24, 0x01	; 1
    105c:	f1 f7       	brne	.-4      	; 0x105a <lcdInit+0x1de>
    105e:	00 c0       	rjmp	.+0      	; 0x1060 <lcdInit+0x1e4>
    1060:	00 00       	nop
    1062:	60 e3       	ldi	r22, 0x30	; 48
    1064:	ce 01       	movw	r24, r28
    1066:	0e 94 8c 05 	call	0xb18	; 0xb18 <lcdFunctionSet8Bits>
    106a:	8f e8       	ldi	r24, 0x8F	; 143
    106c:	91 e0       	ldi	r25, 0x01	; 1
    106e:	01 97       	sbiw	r24, 0x01	; 1
    1070:	f1 f7       	brne	.-4      	; 0x106e <lcdInit+0x1f2>
    1072:	00 c0       	rjmp	.+0      	; 0x1074 <lcdInit+0x1f8>
    1074:	00 00       	nop
    1076:	60 e3       	ldi	r22, 0x30	; 48
    1078:	ce 01       	movw	r24, r28
    107a:	0e 94 8c 05 	call	0xb18	; 0xb18 <lcdFunctionSet8Bits>
    107e:	8f e8       	ldi	r24, 0x8F	; 143
    1080:	91 e0       	ldi	r25, 0x01	; 1
    1082:	01 97       	sbiw	r24, 0x01	; 1
    1084:	f1 f7       	brne	.-4      	; 0x1082 <lcdInit+0x206>
    1086:	00 c0       	rjmp	.+0      	; 0x1088 <lcdInit+0x20c>
    1088:	00 00       	nop
    108a:	60 e2       	ldi	r22, 0x20	; 32
    108c:	ce 01       	movw	r24, r28
    108e:	0e 94 8c 05 	call	0xb18	; 0xb18 <lcdFunctionSet8Bits>
    1092:	8f e8       	ldi	r24, 0x8F	; 143
    1094:	91 e0       	ldi	r25, 0x01	; 1
    1096:	01 97       	sbiw	r24, 0x01	; 1
    1098:	f1 f7       	brne	.-4      	; 0x1096 <lcdInit+0x21a>
    109a:	00 c0       	rjmp	.+0      	; 0x109c <lcdInit+0x220>
    109c:	00 00       	nop
    109e:	8c 85       	ldd	r24, Y+12	; 0x0c
    10a0:	8c 85       	ldd	r24, Y+12	; 0x0c
    10a2:	86 ff       	sbrs	r24, 6
    10a4:	02 c0       	rjmp	.+4      	; 0x10aa <lcdInit+0x22e>
    10a6:	64 e2       	ldi	r22, 0x24	; 36
    10a8:	01 c0       	rjmp	.+2      	; 0x10ac <lcdInit+0x230>
    10aa:	60 e2       	ldi	r22, 0x20	; 32
    10ac:	12 30       	cpi	r17, 0x02	; 2
    10ae:	11 f0       	breq	.+4      	; 0x10b4 <lcdInit+0x238>
    10b0:	14 30       	cpi	r17, 0x04	; 4
    10b2:	09 f4       	brne	.+2      	; 0x10b6 <lcdInit+0x23a>
    10b4:	68 60       	ori	r22, 0x08	; 8
    10b6:	ce 01       	movw	r24, r28
    10b8:	0e 94 92 04 	call	0x924	; 0x924 <lcdWriteCommand>
    10bc:	ce 01       	movw	r24, r28
    10be:	0e 94 25 06 	call	0xc4a	; 0xc4a <lcdCheckBusyFlag>
    10c2:	68 e0       	ldi	r22, 0x08	; 8
    10c4:	ce 01       	movw	r24, r28
    10c6:	0e 94 92 04 	call	0x924	; 0x924 <lcdWriteCommand>
    10ca:	ce 01       	movw	r24, r28
    10cc:	0e 94 25 06 	call	0xc4a	; 0xc4a <lcdCheckBusyFlag>
    10d0:	61 e0       	ldi	r22, 0x01	; 1
    10d2:	ce 01       	movw	r24, r28
    10d4:	0e 94 92 04 	call	0x924	; 0x924 <lcdWriteCommand>
    10d8:	8c 85       	ldd	r24, Y+12	; 0x0c
    10da:	88 23       	and	r24, r24
    10dc:	14 f0       	brlt	.+4      	; 0x10e2 <lcdInit+0x266>
    10de:	14 e0       	ldi	r17, 0x04	; 4
    10e0:	01 c0       	rjmp	.+2      	; 0x10e4 <lcdInit+0x268>
    10e2:	16 e0       	ldi	r17, 0x06	; 6
    10e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    10e6:	80 fd       	sbrc	r24, 0
    10e8:	11 60       	ori	r17, 0x01	; 1
    10ea:	ce 01       	movw	r24, r28
    10ec:	0e 94 25 06 	call	0xc4a	; 0xc4a <lcdCheckBusyFlag>
    10f0:	61 2f       	mov	r22, r17
    10f2:	ce 01       	movw	r24, r28
    10f4:	0e 94 92 04 	call	0x924	; 0x924 <lcdWriteCommand>
    10f8:	ce 01       	movw	r24, r28
    10fa:	0e 94 25 06 	call	0xc4a	; 0xc4a <lcdCheckBusyFlag>
    10fe:	6c e0       	ldi	r22, 0x0C	; 12
    1100:	ce 01       	movw	r24, r28
    1102:	0e 94 92 04 	call	0x924	; 0x924 <lcdWriteCommand>
    1106:	8e 85       	ldd	r24, Y+14	; 0x0e
    1108:	80 64       	ori	r24, 0x40	; 64
    110a:	8e 87       	std	Y+14, r24	; 0x0e
    110c:	8d 85       	ldd	r24, Y+13	; 0x0d
    110e:	82 60       	ori	r24, 0x02	; 2
    1110:	8d 87       	std	Y+13, r24	; 0x0d
    1112:	8d 85       	ldd	r24, Y+13	; 0x0d
    1114:	8b 7f       	andi	r24, 0xFB	; 251
    1116:	8d 87       	std	Y+13, r24	; 0x0d
    1118:	8d 85       	ldd	r24, Y+13	; 0x0d
    111a:	87 7f       	andi	r24, 0xF7	; 247
    111c:	8d 87       	std	Y+13, r24	; 0x0d
    111e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1120:	83 7f       	andi	r24, 0xF3	; 243
    1122:	8e 87       	std	Y+14, r24	; 0x0e
    1124:	8d 85       	ldd	r24, Y+13	; 0x0d
    1126:	8f 70       	andi	r24, 0x0F	; 15
    1128:	8d 87       	std	Y+13, r24	; 0x0d
    112a:	8e 85       	ldd	r24, Y+14	; 0x0e
    112c:	8c 7f       	andi	r24, 0xFC	; 252
    112e:	8e 87       	std	Y+14, r24	; 0x0e
    1130:	80 e0       	ldi	r24, 0x00	; 0
    1132:	07 c0       	rjmp	.+14     	; 0x1142 <lcdInit+0x2c6>
    1134:	81 e0       	ldi	r24, 0x01	; 1
    1136:	05 c0       	rjmp	.+10     	; 0x1142 <lcdInit+0x2c6>
    1138:	83 e0       	ldi	r24, 0x03	; 3
    113a:	03 c0       	rjmp	.+6      	; 0x1142 <lcdInit+0x2c6>
    113c:	85 e0       	ldi	r24, 0x05	; 5
    113e:	01 c0       	rjmp	.+2      	; 0x1142 <lcdInit+0x2c6>
    1140:	86 e0       	ldi	r24, 0x06	; 6
    1142:	df 91       	pop	r29
    1144:	cf 91       	pop	r28
    1146:	1f 91       	pop	r17
    1148:	0f 91       	pop	r16
    114a:	08 95       	ret

0000114c <lcdClearScreen>:
    114c:	cf 93       	push	r28
    114e:	df 93       	push	r29
    1150:	fc 01       	movw	r30, r24
    1152:	26 85       	ldd	r18, Z+14	; 0x0e
    1154:	26 ff       	sbrs	r18, 6
    1156:	08 c0       	rjmp	.+16     	; 0x1168 <lcdClearScreen+0x1c>
    1158:	ec 01       	movw	r28, r24
    115a:	0e 94 25 06 	call	0xc4a	; 0xc4a <lcdCheckBusyFlag>
    115e:	61 e0       	ldi	r22, 0x01	; 1
    1160:	ce 01       	movw	r24, r28
    1162:	0e 94 92 04 	call	0x924	; 0x924 <lcdWriteCommand>
    1166:	01 c0       	rjmp	.+2      	; 0x116a <lcdClearScreen+0x1e>
    1168:	87 e0       	ldi	r24, 0x07	; 7
    116a:	df 91       	pop	r29
    116c:	cf 91       	pop	r28
    116e:	08 95       	ret

00001170 <lcdCursorGoTo>:
    1170:	0f 93       	push	r16
    1172:	1f 93       	push	r17
    1174:	cf 93       	push	r28
    1176:	df 93       	push	r29
    1178:	fc 01       	movw	r30, r24
    117a:	26 85       	ldd	r18, Z+14	; 0x0e
    117c:	26 ff       	sbrs	r18, 6
    117e:	7d c0       	rjmp	.+250    	; 0x127a <lcdCursorGoTo+0x10a>
    1180:	61 30       	cpi	r22, 0x01	; 1
    1182:	51 f4       	brne	.+20     	; 0x1198 <lcdCursorGoTo+0x28>
    1184:	24 85       	ldd	r18, Z+12	; 0x0c
    1186:	26 95       	lsr	r18
    1188:	2f 71       	andi	r18, 0x1F	; 31
    118a:	21 50       	subi	r18, 0x01	; 1
    118c:	22 31       	cpi	r18, 0x12	; 18
    118e:	08 f0       	brcs	.+2      	; 0x1192 <lcdCursorGoTo+0x22>
    1190:	76 c0       	rjmp	.+236    	; 0x127e <lcdCursorGoTo+0x10e>
    1192:	1f ef       	ldi	r17, 0xFF	; 255
    1194:	14 0f       	add	r17, r20
    1196:	4e c0       	rjmp	.+156    	; 0x1234 <lcdCursorGoTo+0xc4>
    1198:	62 30       	cpi	r22, 0x02	; 2
    119a:	a9 f4       	brne	.+42     	; 0x11c6 <lcdCursorGoTo+0x56>
    119c:	fc 01       	movw	r30, r24
    119e:	04 85       	ldd	r16, Z+12	; 0x0c
    11a0:	e0 2f       	mov	r30, r16
    11a2:	e6 95       	lsr	r30
    11a4:	ef 71       	andi	r30, 0x1F	; 31
    11a6:	0e 2f       	mov	r16, r30
    11a8:	10 e0       	ldi	r17, 0x00	; 0
    11aa:	f8 01       	movw	r30, r16
    11ac:	31 97       	sbiw	r30, 0x01	; 1
    11ae:	e2 31       	cpi	r30, 0x12	; 18
    11b0:	f1 05       	cpc	r31, r1
    11b2:	20 f4       	brcc	.+8      	; 0x11bc <lcdCursorGoTo+0x4c>
    11b4:	e3 5b       	subi	r30, 0xB3	; 179
    11b6:	ff 4f       	sbci	r31, 0xFF	; 255
    11b8:	0c 94 1e 0b 	jmp	0x163c	; 0x163c <__tablejump2__>
    11bc:	83 e0       	ldi	r24, 0x03	; 3
    11be:	66 c0       	rjmp	.+204    	; 0x128c <lcdCursorGoTo+0x11c>
    11c0:	1f e3       	ldi	r17, 0x3F	; 63
    11c2:	14 0f       	add	r17, r20
    11c4:	37 c0       	rjmp	.+110    	; 0x1234 <lcdCursorGoTo+0xc4>
    11c6:	63 30       	cpi	r22, 0x03	; 3
    11c8:	d9 f4       	brne	.+54     	; 0x1200 <lcdCursorGoTo+0x90>
    11ca:	fc 01       	movw	r30, r24
    11cc:	04 85       	ldd	r16, Z+12	; 0x0c
    11ce:	e0 2f       	mov	r30, r16
    11d0:	e6 95       	lsr	r30
    11d2:	ef 71       	andi	r30, 0x1F	; 31
    11d4:	0e 2f       	mov	r16, r30
    11d6:	10 e0       	ldi	r17, 0x00	; 0
    11d8:	f8 01       	movw	r30, r16
    11da:	31 97       	sbiw	r30, 0x01	; 1
    11dc:	e2 31       	cpi	r30, 0x12	; 18
    11de:	f1 05       	cpc	r31, r1
    11e0:	20 f4       	brcc	.+8      	; 0x11ea <lcdCursorGoTo+0x7a>
    11e2:	e1 5a       	subi	r30, 0xA1	; 161
    11e4:	ff 4f       	sbci	r31, 0xFF	; 255
    11e6:	0c 94 1e 0b 	jmp	0x163c	; 0x163c <__tablejump2__>
    11ea:	83 e0       	ldi	r24, 0x03	; 3
    11ec:	4f c0       	rjmp	.+158    	; 0x128c <lcdCursorGoTo+0x11c>
    11ee:	1b e0       	ldi	r17, 0x0B	; 11
    11f0:	14 0f       	add	r17, r20
    11f2:	20 c0       	rjmp	.+64     	; 0x1234 <lcdCursorGoTo+0xc4>
    11f4:	1f e0       	ldi	r17, 0x0F	; 15
    11f6:	14 0f       	add	r17, r20
    11f8:	1d c0       	rjmp	.+58     	; 0x1234 <lcdCursorGoTo+0xc4>
    11fa:	13 e1       	ldi	r17, 0x13	; 19
    11fc:	14 0f       	add	r17, r20
    11fe:	1a c0       	rjmp	.+52     	; 0x1234 <lcdCursorGoTo+0xc4>
    1200:	fc 01       	movw	r30, r24
    1202:	04 85       	ldd	r16, Z+12	; 0x0c
    1204:	e0 2f       	mov	r30, r16
    1206:	e6 95       	lsr	r30
    1208:	ef 71       	andi	r30, 0x1F	; 31
    120a:	0e 2f       	mov	r16, r30
    120c:	10 e0       	ldi	r17, 0x00	; 0
    120e:	f8 01       	movw	r30, r16
    1210:	31 97       	sbiw	r30, 0x01	; 1
    1212:	e2 31       	cpi	r30, 0x12	; 18
    1214:	f1 05       	cpc	r31, r1
    1216:	20 f4       	brcc	.+8      	; 0x1220 <lcdCursorGoTo+0xb0>
    1218:	ef 58       	subi	r30, 0x8F	; 143
    121a:	ff 4f       	sbci	r31, 0xFF	; 255
    121c:	0c 94 1e 0b 	jmp	0x163c	; 0x163c <__tablejump2__>
    1220:	83 e0       	ldi	r24, 0x03	; 3
    1222:	34 c0       	rjmp	.+104    	; 0x128c <lcdCursorGoTo+0x11c>
    1224:	1b e4       	ldi	r17, 0x4B	; 75
    1226:	14 0f       	add	r17, r20
    1228:	05 c0       	rjmp	.+10     	; 0x1234 <lcdCursorGoTo+0xc4>
    122a:	1f e4       	ldi	r17, 0x4F	; 79
    122c:	14 0f       	add	r17, r20
    122e:	02 c0       	rjmp	.+4      	; 0x1234 <lcdCursorGoTo+0xc4>
    1230:	13 e5       	ldi	r17, 0x53	; 83
    1232:	14 0f       	add	r17, r20
    1234:	ec 01       	movw	r28, r24
    1236:	8f ef       	ldi	r24, 0xFF	; 255
    1238:	86 0f       	add	r24, r22
    123a:	83 70       	andi	r24, 0x03	; 3
    123c:	98 2f       	mov	r25, r24
    123e:	99 0f       	add	r25, r25
    1240:	99 0f       	add	r25, r25
    1242:	8e 85       	ldd	r24, Y+14	; 0x0e
    1244:	83 7f       	andi	r24, 0xF3	; 243
    1246:	89 2b       	or	r24, r25
    1248:	8e 87       	std	Y+14, r24	; 0x0e
    124a:	41 50       	subi	r20, 0x01	; 1
    124c:	4f 73       	andi	r20, 0x3F	; 63
    124e:	94 2f       	mov	r25, r20
    1250:	92 95       	swap	r25
    1252:	90 7f       	andi	r25, 0xF0	; 240
    1254:	8d 85       	ldd	r24, Y+13	; 0x0d
    1256:	8f 70       	andi	r24, 0x0F	; 15
    1258:	89 2b       	or	r24, r25
    125a:	8d 87       	std	Y+13, r24	; 0x0d
    125c:	42 95       	swap	r20
    125e:	4f 70       	andi	r20, 0x0F	; 15
    1260:	8e 85       	ldd	r24, Y+14	; 0x0e
    1262:	8c 7f       	andi	r24, 0xFC	; 252
    1264:	48 2b       	or	r20, r24
    1266:	4e 87       	std	Y+14, r20	; 0x0e
    1268:	ce 01       	movw	r24, r28
    126a:	0e 94 25 06 	call	0xc4a	; 0xc4a <lcdCheckBusyFlag>
    126e:	61 2f       	mov	r22, r17
    1270:	60 68       	ori	r22, 0x80	; 128
    1272:	ce 01       	movw	r24, r28
    1274:	0e 94 92 04 	call	0x924	; 0x924 <lcdWriteCommand>
    1278:	09 c0       	rjmp	.+18     	; 0x128c <lcdCursorGoTo+0x11c>
    127a:	87 e0       	ldi	r24, 0x07	; 7
    127c:	07 c0       	rjmp	.+14     	; 0x128c <lcdCursorGoTo+0x11c>
    127e:	83 e0       	ldi	r24, 0x03	; 3
    1280:	05 c0       	rjmp	.+10     	; 0x128c <lcdCursorGoTo+0x11c>
    1282:	84 e0       	ldi	r24, 0x04	; 4
    1284:	03 c0       	rjmp	.+6      	; 0x128c <lcdCursorGoTo+0x11c>
    1286:	84 e0       	ldi	r24, 0x04	; 4
    1288:	01 c0       	rjmp	.+2      	; 0x128c <lcdCursorGoTo+0x11c>
    128a:	84 e0       	ldi	r24, 0x04	; 4
    128c:	df 91       	pop	r29
    128e:	cf 91       	pop	r28
    1290:	1f 91       	pop	r17
    1292:	0f 91       	pop	r16
    1294:	08 95       	ret

00001296 <lcdCursorMoveNextLine>:
    1296:	fc 01       	movw	r30, r24
    1298:	26 85       	ldd	r18, Z+14	; 0x0e
    129a:	26 ff       	sbrs	r18, 6
    129c:	35 c0       	rjmp	.+106    	; 0x1308 <lcdCursorMoveNextLine+0x72>
    129e:	44 85       	ldd	r20, Z+12	; 0x0c
    12a0:	e4 2f       	mov	r30, r20
    12a2:	e6 95       	lsr	r30
    12a4:	ef 71       	andi	r30, 0x1F	; 31
    12a6:	4e 2f       	mov	r20, r30
    12a8:	50 e0       	ldi	r21, 0x00	; 0
    12aa:	fa 01       	movw	r30, r20
    12ac:	31 97       	sbiw	r30, 0x01	; 1
    12ae:	e2 31       	cpi	r30, 0x12	; 18
    12b0:	f1 05       	cpc	r31, r1
    12b2:	60 f5       	brcc	.+88     	; 0x130c <lcdCursorMoveNextLine+0x76>
    12b4:	ed 57       	subi	r30, 0x7D	; 125
    12b6:	ff 4f       	sbci	r31, 0xFF	; 255
    12b8:	0c 94 1e 0b 	jmp	0x163c	; 0x163c <__tablejump2__>
    12bc:	41 e0       	ldi	r20, 0x01	; 1
    12be:	61 e0       	ldi	r22, 0x01	; 1
    12c0:	0e 94 b8 08 	call	0x1170	; 0x1170 <lcdCursorGoTo>
    12c4:	08 95       	ret
    12c6:	fc 01       	movw	r30, r24
    12c8:	26 85       	ldd	r18, Z+14	; 0x0e
    12ca:	26 95       	lsr	r18
    12cc:	26 95       	lsr	r18
    12ce:	23 70       	andi	r18, 0x03	; 3
    12d0:	61 e0       	ldi	r22, 0x01	; 1
    12d2:	21 30       	cpi	r18, 0x01	; 1
    12d4:	09 f4       	brne	.+2      	; 0x12d8 <lcdCursorMoveNextLine+0x42>
    12d6:	60 e0       	ldi	r22, 0x00	; 0
    12d8:	6f 5f       	subi	r22, 0xFF	; 255
    12da:	41 e0       	ldi	r20, 0x01	; 1
    12dc:	0e 94 b8 08 	call	0x1170	; 0x1170 <lcdCursorGoTo>
    12e0:	08 95       	ret
    12e2:	fc 01       	movw	r30, r24
    12e4:	26 85       	ldd	r18, Z+14	; 0x0e
    12e6:	26 95       	lsr	r18
    12e8:	26 95       	lsr	r18
    12ea:	23 70       	andi	r18, 0x03	; 3
    12ec:	23 30       	cpi	r18, 0x03	; 3
    12ee:	31 f0       	breq	.+12     	; 0x12fc <lcdCursorMoveNextLine+0x66>
    12f0:	66 85       	ldd	r22, Z+14	; 0x0e
    12f2:	66 95       	lsr	r22
    12f4:	66 95       	lsr	r22
    12f6:	63 70       	andi	r22, 0x03	; 3
    12f8:	6f 5f       	subi	r22, 0xFF	; 255
    12fa:	01 c0       	rjmp	.+2      	; 0x12fe <lcdCursorMoveNextLine+0x68>
    12fc:	60 e0       	ldi	r22, 0x00	; 0
    12fe:	6f 5f       	subi	r22, 0xFF	; 255
    1300:	41 e0       	ldi	r20, 0x01	; 1
    1302:	0e 94 b8 08 	call	0x1170	; 0x1170 <lcdCursorGoTo>
    1306:	08 95       	ret
    1308:	87 e0       	ldi	r24, 0x07	; 7
    130a:	08 95       	ret
    130c:	83 e0       	ldi	r24, 0x03	; 3
    130e:	08 95       	ret

00001310 <lcdWriteCharacter>:
 * Returns:		LCD_NOT_INITIALIZED
 *				LCD_OK
 * -------------------------------------------------------------------------- */

lcdResult_t lcdWriteCharacter(volatile lcdConfiguration_t * lcd, uint8 character)
{
    1310:	1f 93       	push	r17
    1312:	cf 93       	push	r28
    1314:	df 93       	push	r29
	if(lcd->initialized == FALSE)
    1316:	dc 01       	movw	r26, r24
    1318:	1e 96       	adiw	r26, 0x0e	; 14
    131a:	2c 91       	ld	r18, X
    131c:	1e 97       	sbiw	r26, 0x0e	; 14
    131e:	26 ff       	sbrs	r18, 6
    1320:	10 c1       	rjmp	.+544    	; 0x1542 <lcdWriteCharacter+0x232>
		return LCD_NOT_INITIALIZED;

	if(lcd->cursorColumn < 40){
    1322:	1d 96       	adiw	r26, 0x0d	; 13
    1324:	2c 91       	ld	r18, X
    1326:	1d 97       	sbiw	r26, 0x0d	; 13
    1328:	32 2f       	mov	r19, r18
    132a:	32 95       	swap	r19
    132c:	3f 70       	andi	r19, 0x0F	; 15
    132e:	1e 96       	adiw	r26, 0x0e	; 14
    1330:	2c 91       	ld	r18, X
    1332:	23 70       	andi	r18, 0x03	; 3
    1334:	22 95       	swap	r18
    1336:	20 7f       	andi	r18, 0xF0	; 240
    1338:	23 2b       	or	r18, r19
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	28 32       	cpi	r18, 0x28	; 40
    133e:	31 05       	cpc	r19, r1
    1340:	0c f0       	brlt	.+2      	; 0x1344 <lcdWriteCharacter+0x34>
    1342:	01 c1       	rjmp	.+514    	; 0x1546 <lcdWriteCharacter+0x236>
    1344:	16 2f       	mov	r17, r22
    1346:	ec 01       	movw	r28, r24
		lcdCheckBusyFlag(lcd);
    1348:	0e 94 25 06 	call	0xc4a	; 0xc4a <lcdCheckBusyFlag>
		clrBit(*(lcd->controlPORT), lcd->controlRW);	// LCD in write mode
    134c:	3b 85       	ldd	r19, Y+11	; 0x0b
    134e:	36 95       	lsr	r19
    1350:	36 95       	lsr	r19
    1352:	36 95       	lsr	r19
    1354:	37 70       	andi	r19, 0x07	; 7
    1356:	e9 85       	ldd	r30, Y+9	; 0x09
    1358:	fa 85       	ldd	r31, Y+10	; 0x0a
    135a:	40 81       	ld	r20, Z
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	bc 01       	movw	r22, r24
    1362:	02 c0       	rjmp	.+4      	; 0x1368 <lcdWriteCharacter+0x58>
    1364:	66 0f       	add	r22, r22
    1366:	77 1f       	adc	r23, r23
    1368:	3a 95       	dec	r19
    136a:	e2 f7       	brpl	.-8      	; 0x1364 <lcdWriteCharacter+0x54>
    136c:	9b 01       	movw	r18, r22
    136e:	20 95       	com	r18
    1370:	30 95       	com	r19
    1372:	24 23       	and	r18, r20
    1374:	20 83       	st	Z, r18
		setBit(*(lcd->controlPORT), lcd->controlRS);		// LCD in command mode
    1376:	3b 85       	ldd	r19, Y+11	; 0x0b
    1378:	37 70       	andi	r19, 0x07	; 7
    137a:	e9 85       	ldd	r30, Y+9	; 0x09
    137c:	fa 85       	ldd	r31, Y+10	; 0x0a
    137e:	40 81       	ld	r20, Z
    1380:	dc 01       	movw	r26, r24
    1382:	02 c0       	rjmp	.+4      	; 0x1388 <lcdWriteCharacter+0x78>
    1384:	aa 0f       	add	r26, r26
    1386:	bb 1f       	adc	r27, r27
    1388:	3a 95       	dec	r19
    138a:	e2 f7       	brpl	.-8      	; 0x1384 <lcdWriteCharacter+0x74>
    138c:	9d 01       	movw	r18, r26
    138e:	24 2b       	or	r18, r20
    1390:	20 83       	st	Z, r18
		clrBit(*(lcd->controlPORT), lcd->controlE);			// Makes sure enable is LOW
    1392:	3b 85       	ldd	r19, Y+11	; 0x0b
    1394:	23 2f       	mov	r18, r19
    1396:	22 95       	swap	r18
    1398:	26 95       	lsr	r18
    139a:	26 95       	lsr	r18
    139c:	23 70       	andi	r18, 0x03	; 3
    139e:	3c 85       	ldd	r19, Y+12	; 0x0c
    13a0:	31 70       	andi	r19, 0x01	; 1
    13a2:	33 0f       	add	r19, r19
    13a4:	33 0f       	add	r19, r19
    13a6:	32 2b       	or	r19, r18
    13a8:	e9 85       	ldd	r30, Y+9	; 0x09
    13aa:	fa 85       	ldd	r31, Y+10	; 0x0a
    13ac:	40 81       	ld	r20, Z
    13ae:	bc 01       	movw	r22, r24
    13b0:	02 c0       	rjmp	.+4      	; 0x13b6 <lcdWriteCharacter+0xa6>
    13b2:	66 0f       	add	r22, r22
    13b4:	77 1f       	adc	r23, r23
    13b6:	3a 95       	dec	r19
    13b8:	e2 f7       	brpl	.-8      	; 0x13b2 <lcdWriteCharacter+0xa2>
    13ba:	9b 01       	movw	r18, r22
    13bc:	20 95       	com	r18
    13be:	30 95       	com	r19
    13c0:	24 23       	and	r18, r20
    13c2:	20 83       	st	Z, r18
		clrMask(*(lcd->dataPORT), 0x0F, lcd->dataFirst);	// Writes data (higher nibble)
    13c4:	5e 81       	ldd	r21, Y+6	; 0x06
    13c6:	57 70       	andi	r21, 0x07	; 7
    13c8:	ea 81       	ldd	r30, Y+2	; 0x02
    13ca:	fb 81       	ldd	r31, Y+3	; 0x03
    13cc:	60 81       	ld	r22, Z
    13ce:	2f e0       	ldi	r18, 0x0F	; 15
    13d0:	30 e0       	ldi	r19, 0x00	; 0
    13d2:	d9 01       	movw	r26, r18
    13d4:	02 c0       	rjmp	.+4      	; 0x13da <lcdWriteCharacter+0xca>
    13d6:	aa 0f       	add	r26, r26
    13d8:	bb 1f       	adc	r27, r27
    13da:	5a 95       	dec	r21
    13dc:	e2 f7       	brpl	.-8      	; 0x13d6 <lcdWriteCharacter+0xc6>
    13de:	ad 01       	movw	r20, r26
    13e0:	40 95       	com	r20
    13e2:	50 95       	com	r21
    13e4:	46 23       	and	r20, r22
    13e6:	40 83       	st	Z, r20
		*(lcd->dataPORT) |= ((character >> 4) << lcd->dataFirst);
    13e8:	6e 81       	ldd	r22, Y+6	; 0x06
    13ea:	67 70       	andi	r22, 0x07	; 7
    13ec:	ea 81       	ldd	r30, Y+2	; 0x02
    13ee:	fb 81       	ldd	r31, Y+3	; 0x03
    13f0:	50 81       	ld	r21, Z
    13f2:	41 2f       	mov	r20, r17
    13f4:	42 95       	swap	r20
    13f6:	4f 70       	andi	r20, 0x0F	; 15
    13f8:	01 c0       	rjmp	.+2      	; 0x13fc <lcdWriteCharacter+0xec>
    13fa:	44 0f       	add	r20, r20
    13fc:	6a 95       	dec	r22
    13fe:	ea f7       	brpl	.-6      	; 0x13fa <lcdWriteCharacter+0xea>
    1400:	45 2b       	or	r20, r21
    1402:	40 83       	st	Z, r20
		setBit(*(lcd->controlPORT), lcd->controlE);			// Enable pulse start
    1404:	4b 85       	ldd	r20, Y+11	; 0x0b
    1406:	54 2f       	mov	r21, r20
    1408:	52 95       	swap	r21
    140a:	56 95       	lsr	r21
    140c:	56 95       	lsr	r21
    140e:	53 70       	andi	r21, 0x03	; 3
    1410:	4c 85       	ldd	r20, Y+12	; 0x0c
    1412:	41 70       	andi	r20, 0x01	; 1
    1414:	44 0f       	add	r20, r20
    1416:	44 0f       	add	r20, r20
    1418:	45 2b       	or	r20, r21
    141a:	e9 85       	ldd	r30, Y+9	; 0x09
    141c:	fa 85       	ldd	r31, Y+10	; 0x0a
    141e:	60 81       	ld	r22, Z
    1420:	dc 01       	movw	r26, r24
    1422:	02 c0       	rjmp	.+4      	; 0x1428 <lcdWriteCharacter+0x118>
    1424:	aa 0f       	add	r26, r26
    1426:	bb 1f       	adc	r27, r27
    1428:	4a 95       	dec	r20
    142a:	e2 f7       	brpl	.-8      	; 0x1424 <lcdWriteCharacter+0x114>
    142c:	ad 01       	movw	r20, r26
    142e:	46 2b       	or	r20, r22
    1430:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1432:	b5 e0       	ldi	r27, 0x05	; 5
    1434:	ba 95       	dec	r27
    1436:	f1 f7       	brne	.-4      	; 0x1434 <lcdWriteCharacter+0x124>
    1438:	00 00       	nop
		_delay_us(1);
		clrBit(*(lcd->controlPORT), lcd->controlE);			// Enable pulse end
    143a:	5b 85       	ldd	r21, Y+11	; 0x0b
    143c:	45 2f       	mov	r20, r21
    143e:	42 95       	swap	r20
    1440:	46 95       	lsr	r20
    1442:	46 95       	lsr	r20
    1444:	43 70       	andi	r20, 0x03	; 3
    1446:	5c 85       	ldd	r21, Y+12	; 0x0c
    1448:	51 70       	andi	r21, 0x01	; 1
    144a:	55 0f       	add	r21, r21
    144c:	55 0f       	add	r21, r21
    144e:	54 2b       	or	r21, r20
    1450:	e9 85       	ldd	r30, Y+9	; 0x09
    1452:	fa 85       	ldd	r31, Y+10	; 0x0a
    1454:	60 81       	ld	r22, Z
    1456:	dc 01       	movw	r26, r24
    1458:	02 c0       	rjmp	.+4      	; 0x145e <lcdWriteCharacter+0x14e>
    145a:	aa 0f       	add	r26, r26
    145c:	bb 1f       	adc	r27, r27
    145e:	5a 95       	dec	r21
    1460:	e2 f7       	brpl	.-8      	; 0x145a <lcdWriteCharacter+0x14a>
    1462:	ad 01       	movw	r20, r26
    1464:	40 95       	com	r20
    1466:	50 95       	com	r21
    1468:	46 23       	and	r20, r22
    146a:	40 83       	st	Z, r20
    146c:	b5 e0       	ldi	r27, 0x05	; 5
    146e:	ba 95       	dec	r27
    1470:	f1 f7       	brne	.-4      	; 0x146e <lcdWriteCharacter+0x15e>
    1472:	00 00       	nop
		_delay_us(1);
		clrMask(*(lcd->dataPORT), 0x0F, lcd->dataFirst);	// Writes data (lower nibble)
    1474:	4e 81       	ldd	r20, Y+6	; 0x06
    1476:	47 70       	andi	r20, 0x07	; 7
    1478:	ea 81       	ldd	r30, Y+2	; 0x02
    147a:	fb 81       	ldd	r31, Y+3	; 0x03
    147c:	50 81       	ld	r21, Z
    147e:	02 c0       	rjmp	.+4      	; 0x1484 <lcdWriteCharacter+0x174>
    1480:	22 0f       	add	r18, r18
    1482:	33 1f       	adc	r19, r19
    1484:	4a 95       	dec	r20
    1486:	e2 f7       	brpl	.-8      	; 0x1480 <lcdWriteCharacter+0x170>
    1488:	20 95       	com	r18
    148a:	30 95       	com	r19
    148c:	25 23       	and	r18, r21
    148e:	20 83       	st	Z, r18
		*(lcd->dataPORT) |= ((character & 0x0F) << lcd->dataFirst);
    1490:	3e 81       	ldd	r19, Y+6	; 0x06
    1492:	37 70       	andi	r19, 0x07	; 7
    1494:	ea 81       	ldd	r30, Y+2	; 0x02
    1496:	fb 81       	ldd	r31, Y+3	; 0x03
    1498:	20 81       	ld	r18, Z
    149a:	61 2f       	mov	r22, r17
    149c:	6f 70       	andi	r22, 0x0F	; 15
    149e:	01 c0       	rjmp	.+2      	; 0x14a2 <lcdWriteCharacter+0x192>
    14a0:	66 0f       	add	r22, r22
    14a2:	3a 95       	dec	r19
    14a4:	ea f7       	brpl	.-6      	; 0x14a0 <lcdWriteCharacter+0x190>
    14a6:	62 2b       	or	r22, r18
    14a8:	60 83       	st	Z, r22
		setBit(*(lcd->controlPORT), lcd->controlE);			// Enable pulse start
    14aa:	2b 85       	ldd	r18, Y+11	; 0x0b
    14ac:	32 2f       	mov	r19, r18
    14ae:	32 95       	swap	r19
    14b0:	36 95       	lsr	r19
    14b2:	36 95       	lsr	r19
    14b4:	33 70       	andi	r19, 0x03	; 3
    14b6:	2c 85       	ldd	r18, Y+12	; 0x0c
    14b8:	21 70       	andi	r18, 0x01	; 1
    14ba:	22 0f       	add	r18, r18
    14bc:	22 0f       	add	r18, r18
    14be:	23 2b       	or	r18, r19
    14c0:	e9 85       	ldd	r30, Y+9	; 0x09
    14c2:	fa 85       	ldd	r31, Y+10	; 0x0a
    14c4:	40 81       	ld	r20, Z
    14c6:	bc 01       	movw	r22, r24
    14c8:	02 c0       	rjmp	.+4      	; 0x14ce <lcdWriteCharacter+0x1be>
    14ca:	66 0f       	add	r22, r22
    14cc:	77 1f       	adc	r23, r23
    14ce:	2a 95       	dec	r18
    14d0:	e2 f7       	brpl	.-8      	; 0x14ca <lcdWriteCharacter+0x1ba>
    14d2:	9b 01       	movw	r18, r22
    14d4:	24 2b       	or	r18, r20
    14d6:	20 83       	st	Z, r18
    14d8:	75 e0       	ldi	r23, 0x05	; 5
    14da:	7a 95       	dec	r23
    14dc:	f1 f7       	brne	.-4      	; 0x14da <lcdWriteCharacter+0x1ca>
    14de:	00 00       	nop
		_delay_us(1);
		clrBit(*(lcd->controlPORT), lcd->controlE);			// Enable pulse end
    14e0:	2b 85       	ldd	r18, Y+11	; 0x0b
    14e2:	32 2f       	mov	r19, r18
    14e4:	32 95       	swap	r19
    14e6:	36 95       	lsr	r19
    14e8:	36 95       	lsr	r19
    14ea:	33 70       	andi	r19, 0x03	; 3
    14ec:	2c 85       	ldd	r18, Y+12	; 0x0c
    14ee:	21 70       	andi	r18, 0x01	; 1
    14f0:	22 0f       	add	r18, r18
    14f2:	22 0f       	add	r18, r18
    14f4:	23 2b       	or	r18, r19
    14f6:	e9 85       	ldd	r30, Y+9	; 0x09
    14f8:	fa 85       	ldd	r31, Y+10	; 0x0a
    14fa:	30 81       	ld	r19, Z
    14fc:	02 c0       	rjmp	.+4      	; 0x1502 <lcdWriteCharacter+0x1f2>
    14fe:	88 0f       	add	r24, r24
    1500:	99 1f       	adc	r25, r25
    1502:	2a 95       	dec	r18
    1504:	e2 f7       	brpl	.-8      	; 0x14fe <lcdWriteCharacter+0x1ee>
    1506:	80 95       	com	r24
    1508:	90 95       	com	r25
    150a:	83 23       	and	r24, r19
    150c:	80 83       	st	Z, r24
		lcd->cursorColumn++;
    150e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1510:	98 2f       	mov	r25, r24
    1512:	92 95       	swap	r25
    1514:	9f 70       	andi	r25, 0x0F	; 15
    1516:	8e 85       	ldd	r24, Y+14	; 0x0e
    1518:	83 70       	andi	r24, 0x03	; 3
    151a:	82 95       	swap	r24
    151c:	80 7f       	andi	r24, 0xF0	; 240
    151e:	89 2b       	or	r24, r25
    1520:	8f 5f       	subi	r24, 0xFF	; 255
    1522:	8f 73       	andi	r24, 0x3F	; 63
    1524:	28 2f       	mov	r18, r24
    1526:	22 95       	swap	r18
    1528:	20 7f       	andi	r18, 0xF0	; 240
    152a:	9d 85       	ldd	r25, Y+13	; 0x0d
    152c:	9f 70       	andi	r25, 0x0F	; 15
    152e:	92 2b       	or	r25, r18
    1530:	9d 87       	std	Y+13, r25	; 0x0d
    1532:	82 95       	swap	r24
    1534:	8f 70       	andi	r24, 0x0F	; 15
    1536:	9e 85       	ldd	r25, Y+14	; 0x0e
    1538:	9c 7f       	andi	r25, 0xFC	; 252
    153a:	89 2b       	or	r24, r25
    153c:	8e 87       	std	Y+14, r24	; 0x0e
	}

	return LCD_OK;
    153e:	80 e0       	ldi	r24, 0x00	; 0
    1540:	03 c0       	rjmp	.+6      	; 0x1548 <lcdWriteCharacter+0x238>
 * -------------------------------------------------------------------------- */

lcdResult_t lcdWriteCharacter(volatile lcdConfiguration_t * lcd, uint8 character)
{
	if(lcd->initialized == FALSE)
		return LCD_NOT_INITIALIZED;
    1542:	87 e0       	ldi	r24, 0x07	; 7
    1544:	01 c0       	rjmp	.+2      	; 0x1548 <lcdWriteCharacter+0x238>
		_delay_us(1);
		clrBit(*(lcd->controlPORT), lcd->controlE);			// Enable pulse end
		lcd->cursorColumn++;
	}

	return LCD_OK;
    1546:	80 e0       	ldi	r24, 0x00	; 0
}
    1548:	df 91       	pop	r29
    154a:	cf 91       	pop	r28
    154c:	1f 91       	pop	r17
    154e:	08 95       	ret

00001550 <lcdWriteStd>:
 * Note:		This function must not be used outside this file
 * -------------------------------------------------------------------------- */


int16 lcdWriteStd(int8 character, FILE * stream)
{
    1550:	cf 93       	push	r28
    1552:	df 93       	push	r29
	uint8 columns = 0;
	uint8 i = 0;

	if(defaultDisplay->initialized == FALSE)
    1554:	a0 91 55 01 	lds	r26, 0x0155	; 0x800155 <defaultDisplay>
    1558:	b0 91 56 01 	lds	r27, 0x0156	; 0x800156 <defaultDisplay+0x1>
    155c:	1e 96       	adiw	r26, 0x0e	; 14
    155e:	9c 91       	ld	r25, X
    1560:	1e 97       	sbiw	r26, 0x0e	; 14
    1562:	96 ff       	sbrs	r25, 6
    1564:	52 c0       	rjmp	.+164    	; 0x160a <lcdWriteStd+0xba>
		return FALSE;

	switch(defaultDisplay->size){
    1566:	1c 96       	adiw	r26, 0x0c	; 12
    1568:	4c 91       	ld	r20, X
    156a:	1c 97       	sbiw	r26, 0x0c	; 12
    156c:	e4 2f       	mov	r30, r20
    156e:	e6 95       	lsr	r30
    1570:	ef 71       	andi	r30, 0x1F	; 31
    1572:	4e 2f       	mov	r20, r30
    1574:	50 e0       	ldi	r21, 0x00	; 0
    1576:	fa 01       	movw	r30, r20
    1578:	31 97       	sbiw	r30, 0x01	; 1
    157a:	e2 31       	cpi	r30, 0x12	; 18
    157c:	f1 05       	cpc	r31, r1
    157e:	08 f0       	brcs	.+2      	; 0x1582 <lcdWriteStd+0x32>
    1580:	41 c0       	rjmp	.+130    	; 0x1604 <lcdWriteStd+0xb4>
    1582:	eb 56       	subi	r30, 0x6B	; 107
    1584:	ff 4f       	sbci	r31, 0xFF	; 255
    1586:	0c 94 1e 0b 	jmp	0x163c	; 0x163c <__tablejump2__>
	case LCD_8X1:
	case LCD_8X2:
		columns = 8;
    158a:	d8 e0       	ldi	r29, 0x08	; 8
    158c:	0f c0       	rjmp	.+30     	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_10x2:
		columns = 10;
		break;
	case LCD_12X2:
	case LCD_12X4:
		columns = 12;
    158e:	dc e0       	ldi	r29, 0x0C	; 12
		break;
    1590:	0d c0       	rjmp	.+26     	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_16X1:
	case LCD_16X1b:
	case LCD_16X2:
	case LCD_16X4:
		columns = 16;
    1592:	d0 e1       	ldi	r29, 0x10	; 16
		break;
    1594:	0b c0       	rjmp	.+22     	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_20X1:
	case LCD_20X2:
	case LCD_20X4:
		columns = 20;
    1596:	d4 e1       	ldi	r29, 0x14	; 20
		break;
    1598:	09 c0       	rjmp	.+18     	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_24X1:
	case LCD_24X2:
		columns = 24;
    159a:	d8 e1       	ldi	r29, 0x18	; 24
		break;
    159c:	07 c0       	rjmp	.+14     	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_30X2:
		columns = 30;
    159e:	de e1       	ldi	r29, 0x1E	; 30
		break;
    15a0:	05 c0       	rjmp	.+10     	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_32X2:
		columns = 32;
    15a2:	d0 e2       	ldi	r29, 0x20	; 32
		break;
    15a4:	03 c0       	rjmp	.+6      	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_40X1:
	case LCD_40X2:
		columns = 40;
    15a6:	d8 e2       	ldi	r29, 0x28	; 40
		break;
    15a8:	01 c0       	rjmp	.+2      	; 0x15ac <lcdWriteStd+0x5c>
	case LCD_8X1:
	case LCD_8X2:
		columns = 8;
		break;
	case LCD_10x2:
		columns = 10;
    15aa:	da e0       	ldi	r29, 0x0A	; 10
	case LCD_40X2:
		columns = 40;
		break;
	}

	if(character == '\n'){
    15ac:	8a 30       	cpi	r24, 0x0A	; 10
    15ae:	f9 f4       	brne	.+62     	; 0x15ee <lcdWriteStd+0x9e>
		for(i = defaultDisplay->cursorColumn;i < columns;i++)
    15b0:	1d 96       	adiw	r26, 0x0d	; 13
    15b2:	cc 91       	ld	r28, X
    15b4:	1d 97       	sbiw	r26, 0x0d	; 13
    15b6:	9c 2f       	mov	r25, r28
    15b8:	92 95       	swap	r25
    15ba:	9f 70       	andi	r25, 0x0F	; 15
    15bc:	1e 96       	adiw	r26, 0x0e	; 14
    15be:	cc 91       	ld	r28, X
    15c0:	c3 70       	andi	r28, 0x03	; 3
    15c2:	c2 95       	swap	r28
    15c4:	c0 7f       	andi	r28, 0xF0	; 240
    15c6:	c9 2b       	or	r28, r25
    15c8:	cd 17       	cp	r28, r29
    15ca:	50 f4       	brcc	.+20     	; 0x15e0 <lcdWriteStd+0x90>
			lcdWriteCharacter(defaultDisplay, ' ');
    15cc:	60 e2       	ldi	r22, 0x20	; 32
    15ce:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <defaultDisplay>
    15d2:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <defaultDisplay+0x1>
    15d6:	0e 94 88 09 	call	0x1310	; 0x1310 <lcdWriteCharacter>
		columns = 40;
		break;
	}

	if(character == '\n'){
		for(i = defaultDisplay->cursorColumn;i < columns;i++)
    15da:	cf 5f       	subi	r28, 0xFF	; 255
    15dc:	cd 17       	cp	r28, r29
    15de:	b0 f3       	brcs	.-20     	; 0x15cc <lcdWriteStd+0x7c>
			lcdWriteCharacter(defaultDisplay, ' ');
			lcdCursorMoveNextLine(defaultDisplay);
    15e0:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <defaultDisplay>
    15e4:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <defaultDisplay+0x1>
    15e8:	0e 94 4b 09 	call	0x1296	; 0x1296 <lcdCursorMoveNextLine>
    15ec:	0e c0       	rjmp	.+28     	; 0x160a <lcdWriteStd+0xba>
	}else{
		lcdWriteCharacter(defaultDisplay, character);
    15ee:	68 2f       	mov	r22, r24
    15f0:	cd 01       	movw	r24, r26
    15f2:	0e 94 88 09 	call	0x1310	; 0x1310 <lcdWriteCharacter>
    15f6:	09 c0       	rjmp	.+18     	; 0x160a <lcdWriteStd+0xba>
		columns = 40;
		break;
	}

	if(character == '\n'){
		for(i = defaultDisplay->cursorColumn;i < columns;i++)
    15f8:	1d 96       	adiw	r26, 0x0d	; 13
    15fa:	8c 91       	ld	r24, X
    15fc:	1d 97       	sbiw	r26, 0x0d	; 13
    15fe:	1e 96       	adiw	r26, 0x0e	; 14
    1600:	8c 91       	ld	r24, X
    1602:	ee cf       	rjmp	.-36     	; 0x15e0 <lcdWriteStd+0x90>
	case LCD_40X2:
		columns = 40;
		break;
	}

	if(character == '\n'){
    1604:	8a 30       	cpi	r24, 0x0A	; 10
    1606:	99 f7       	brne	.-26     	; 0x15ee <lcdWriteStd+0x9e>
    1608:	f7 cf       	rjmp	.-18     	; 0x15f8 <lcdWriteStd+0xa8>
	}else{
		lcdWriteCharacter(defaultDisplay, character);
	}

	return 0;
}
    160a:	80 e0       	ldi	r24, 0x00	; 0
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	df 91       	pop	r29
    1610:	cf 91       	pop	r28
    1612:	08 95       	ret

00001614 <__divmodhi4>:
    1614:	97 fb       	bst	r25, 7
    1616:	07 2e       	mov	r0, r23
    1618:	16 f4       	brtc	.+4      	; 0x161e <__divmodhi4+0xa>
    161a:	00 94       	com	r0
    161c:	07 d0       	rcall	.+14     	; 0x162c <__divmodhi4_neg1>
    161e:	77 fd       	sbrc	r23, 7
    1620:	09 d0       	rcall	.+18     	; 0x1634 <__divmodhi4_neg2>
    1622:	0e 94 24 0b 	call	0x1648	; 0x1648 <__udivmodhi4>
    1626:	07 fc       	sbrc	r0, 7
    1628:	05 d0       	rcall	.+10     	; 0x1634 <__divmodhi4_neg2>
    162a:	3e f4       	brtc	.+14     	; 0x163a <__divmodhi4_exit>

0000162c <__divmodhi4_neg1>:
    162c:	90 95       	com	r25
    162e:	81 95       	neg	r24
    1630:	9f 4f       	sbci	r25, 0xFF	; 255
    1632:	08 95       	ret

00001634 <__divmodhi4_neg2>:
    1634:	70 95       	com	r23
    1636:	61 95       	neg	r22
    1638:	7f 4f       	sbci	r23, 0xFF	; 255

0000163a <__divmodhi4_exit>:
    163a:	08 95       	ret

0000163c <__tablejump2__>:
    163c:	ee 0f       	add	r30, r30
    163e:	ff 1f       	adc	r31, r31
    1640:	05 90       	lpm	r0, Z+
    1642:	f4 91       	lpm	r31, Z
    1644:	e0 2d       	mov	r30, r0
    1646:	09 94       	ijmp

00001648 <__udivmodhi4>:
    1648:	aa 1b       	sub	r26, r26
    164a:	bb 1b       	sub	r27, r27
    164c:	51 e1       	ldi	r21, 0x11	; 17
    164e:	07 c0       	rjmp	.+14     	; 0x165e <__udivmodhi4_ep>

00001650 <__udivmodhi4_loop>:
    1650:	aa 1f       	adc	r26, r26
    1652:	bb 1f       	adc	r27, r27
    1654:	a6 17       	cp	r26, r22
    1656:	b7 07       	cpc	r27, r23
    1658:	10 f0       	brcs	.+4      	; 0x165e <__udivmodhi4_ep>
    165a:	a6 1b       	sub	r26, r22
    165c:	b7 0b       	sbc	r27, r23

0000165e <__udivmodhi4_ep>:
    165e:	88 1f       	adc	r24, r24
    1660:	99 1f       	adc	r25, r25
    1662:	5a 95       	dec	r21
    1664:	a9 f7       	brne	.-22     	; 0x1650 <__udivmodhi4_loop>
    1666:	80 95       	com	r24
    1668:	90 95       	com	r25
    166a:	bc 01       	movw	r22, r24
    166c:	cd 01       	movw	r24, r26
    166e:	08 95       	ret

00001670 <printf>:
    1670:	a0 e0       	ldi	r26, 0x00	; 0
    1672:	b0 e0       	ldi	r27, 0x00	; 0
    1674:	ee e3       	ldi	r30, 0x3E	; 62
    1676:	fb e0       	ldi	r31, 0x0B	; 11
    1678:	0c 94 1f 0e 	jmp	0x1c3e	; 0x1c3e <__prologue_saves__+0x20>
    167c:	ae 01       	movw	r20, r28
    167e:	4b 5f       	subi	r20, 0xFB	; 251
    1680:	5f 4f       	sbci	r21, 0xFF	; 255
    1682:	fa 01       	movw	r30, r20
    1684:	61 91       	ld	r22, Z+
    1686:	71 91       	ld	r23, Z+
    1688:	af 01       	movw	r20, r30
    168a:	80 91 5e 01 	lds	r24, 0x015E	; 0x80015e <__iob+0x2>
    168e:	90 91 5f 01 	lds	r25, 0x015F	; 0x80015f <__iob+0x3>
    1692:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <vfprintf>
    1696:	e2 e0       	ldi	r30, 0x02	; 2
    1698:	0c 94 3b 0e 	jmp	0x1c76	; 0x1c76 <__epilogue_restores__+0x20>

0000169c <puts>:
    169c:	0f 93       	push	r16
    169e:	1f 93       	push	r17
    16a0:	cf 93       	push	r28
    16a2:	df 93       	push	r29
    16a4:	e0 91 5e 01 	lds	r30, 0x015E	; 0x80015e <__iob+0x2>
    16a8:	f0 91 5f 01 	lds	r31, 0x015F	; 0x80015f <__iob+0x3>
    16ac:	23 81       	ldd	r18, Z+3	; 0x03
    16ae:	21 ff       	sbrs	r18, 1
    16b0:	1b c0       	rjmp	.+54     	; 0x16e8 <puts+0x4c>
    16b2:	8c 01       	movw	r16, r24
    16b4:	d0 e0       	ldi	r29, 0x00	; 0
    16b6:	c0 e0       	ldi	r28, 0x00	; 0
    16b8:	f8 01       	movw	r30, r16
    16ba:	81 91       	ld	r24, Z+
    16bc:	8f 01       	movw	r16, r30
    16be:	60 91 5e 01 	lds	r22, 0x015E	; 0x80015e <__iob+0x2>
    16c2:	70 91 5f 01 	lds	r23, 0x015F	; 0x80015f <__iob+0x3>
    16c6:	db 01       	movw	r26, r22
    16c8:	18 96       	adiw	r26, 0x08	; 8
    16ca:	ed 91       	ld	r30, X+
    16cc:	fc 91       	ld	r31, X
    16ce:	19 97       	sbiw	r26, 0x09	; 9
    16d0:	88 23       	and	r24, r24
    16d2:	31 f0       	breq	.+12     	; 0x16e0 <puts+0x44>
    16d4:	09 95       	icall
    16d6:	89 2b       	or	r24, r25
    16d8:	79 f3       	breq	.-34     	; 0x16b8 <puts+0x1c>
    16da:	df ef       	ldi	r29, 0xFF	; 255
    16dc:	cf ef       	ldi	r28, 0xFF	; 255
    16de:	ec cf       	rjmp	.-40     	; 0x16b8 <puts+0x1c>
    16e0:	8a e0       	ldi	r24, 0x0A	; 10
    16e2:	09 95       	icall
    16e4:	89 2b       	or	r24, r25
    16e6:	19 f0       	breq	.+6      	; 0x16ee <puts+0x52>
    16e8:	8f ef       	ldi	r24, 0xFF	; 255
    16ea:	9f ef       	ldi	r25, 0xFF	; 255
    16ec:	02 c0       	rjmp	.+4      	; 0x16f2 <puts+0x56>
    16ee:	8d 2f       	mov	r24, r29
    16f0:	9c 2f       	mov	r25, r28
    16f2:	df 91       	pop	r29
    16f4:	cf 91       	pop	r28
    16f6:	1f 91       	pop	r17
    16f8:	0f 91       	pop	r16
    16fa:	08 95       	ret

000016fc <vfprintf>:
    16fc:	ab e0       	ldi	r26, 0x0B	; 11
    16fe:	b0 e0       	ldi	r27, 0x00	; 0
    1700:	e4 e8       	ldi	r30, 0x84	; 132
    1702:	fb e0       	ldi	r31, 0x0B	; 11
    1704:	0c 94 0f 0e 	jmp	0x1c1e	; 0x1c1e <__prologue_saves__>
    1708:	6c 01       	movw	r12, r24
    170a:	7b 01       	movw	r14, r22
    170c:	8a 01       	movw	r16, r20
    170e:	fc 01       	movw	r30, r24
    1710:	17 82       	std	Z+7, r1	; 0x07
    1712:	16 82       	std	Z+6, r1	; 0x06
    1714:	83 81       	ldd	r24, Z+3	; 0x03
    1716:	81 ff       	sbrs	r24, 1
    1718:	cc c1       	rjmp	.+920    	; 0x1ab2 <vfprintf+0x3b6>
    171a:	ce 01       	movw	r24, r28
    171c:	01 96       	adiw	r24, 0x01	; 1
    171e:	3c 01       	movw	r6, r24
    1720:	f6 01       	movw	r30, r12
    1722:	93 81       	ldd	r25, Z+3	; 0x03
    1724:	f7 01       	movw	r30, r14
    1726:	93 fd       	sbrc	r25, 3
    1728:	85 91       	lpm	r24, Z+
    172a:	93 ff       	sbrs	r25, 3
    172c:	81 91       	ld	r24, Z+
    172e:	7f 01       	movw	r14, r30
    1730:	88 23       	and	r24, r24
    1732:	09 f4       	brne	.+2      	; 0x1736 <vfprintf+0x3a>
    1734:	ba c1       	rjmp	.+884    	; 0x1aaa <vfprintf+0x3ae>
    1736:	85 32       	cpi	r24, 0x25	; 37
    1738:	39 f4       	brne	.+14     	; 0x1748 <vfprintf+0x4c>
    173a:	93 fd       	sbrc	r25, 3
    173c:	85 91       	lpm	r24, Z+
    173e:	93 ff       	sbrs	r25, 3
    1740:	81 91       	ld	r24, Z+
    1742:	7f 01       	movw	r14, r30
    1744:	85 32       	cpi	r24, 0x25	; 37
    1746:	29 f4       	brne	.+10     	; 0x1752 <vfprintf+0x56>
    1748:	b6 01       	movw	r22, r12
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1750:	e7 cf       	rjmp	.-50     	; 0x1720 <vfprintf+0x24>
    1752:	91 2c       	mov	r9, r1
    1754:	21 2c       	mov	r2, r1
    1756:	31 2c       	mov	r3, r1
    1758:	ff e1       	ldi	r31, 0x1F	; 31
    175a:	f3 15       	cp	r31, r3
    175c:	d8 f0       	brcs	.+54     	; 0x1794 <vfprintf+0x98>
    175e:	8b 32       	cpi	r24, 0x2B	; 43
    1760:	79 f0       	breq	.+30     	; 0x1780 <vfprintf+0x84>
    1762:	38 f4       	brcc	.+14     	; 0x1772 <vfprintf+0x76>
    1764:	80 32       	cpi	r24, 0x20	; 32
    1766:	79 f0       	breq	.+30     	; 0x1786 <vfprintf+0x8a>
    1768:	83 32       	cpi	r24, 0x23	; 35
    176a:	a1 f4       	brne	.+40     	; 0x1794 <vfprintf+0x98>
    176c:	23 2d       	mov	r18, r3
    176e:	20 61       	ori	r18, 0x10	; 16
    1770:	1d c0       	rjmp	.+58     	; 0x17ac <vfprintf+0xb0>
    1772:	8d 32       	cpi	r24, 0x2D	; 45
    1774:	61 f0       	breq	.+24     	; 0x178e <vfprintf+0x92>
    1776:	80 33       	cpi	r24, 0x30	; 48
    1778:	69 f4       	brne	.+26     	; 0x1794 <vfprintf+0x98>
    177a:	23 2d       	mov	r18, r3
    177c:	21 60       	ori	r18, 0x01	; 1
    177e:	16 c0       	rjmp	.+44     	; 0x17ac <vfprintf+0xb0>
    1780:	83 2d       	mov	r24, r3
    1782:	82 60       	ori	r24, 0x02	; 2
    1784:	38 2e       	mov	r3, r24
    1786:	e3 2d       	mov	r30, r3
    1788:	e4 60       	ori	r30, 0x04	; 4
    178a:	3e 2e       	mov	r3, r30
    178c:	2a c0       	rjmp	.+84     	; 0x17e2 <vfprintf+0xe6>
    178e:	f3 2d       	mov	r31, r3
    1790:	f8 60       	ori	r31, 0x08	; 8
    1792:	1d c0       	rjmp	.+58     	; 0x17ce <vfprintf+0xd2>
    1794:	37 fc       	sbrc	r3, 7
    1796:	2d c0       	rjmp	.+90     	; 0x17f2 <vfprintf+0xf6>
    1798:	20 ed       	ldi	r18, 0xD0	; 208
    179a:	28 0f       	add	r18, r24
    179c:	2a 30       	cpi	r18, 0x0A	; 10
    179e:	40 f0       	brcs	.+16     	; 0x17b0 <vfprintf+0xb4>
    17a0:	8e 32       	cpi	r24, 0x2E	; 46
    17a2:	b9 f4       	brne	.+46     	; 0x17d2 <vfprintf+0xd6>
    17a4:	36 fc       	sbrc	r3, 6
    17a6:	81 c1       	rjmp	.+770    	; 0x1aaa <vfprintf+0x3ae>
    17a8:	23 2d       	mov	r18, r3
    17aa:	20 64       	ori	r18, 0x40	; 64
    17ac:	32 2e       	mov	r3, r18
    17ae:	19 c0       	rjmp	.+50     	; 0x17e2 <vfprintf+0xe6>
    17b0:	36 fe       	sbrs	r3, 6
    17b2:	06 c0       	rjmp	.+12     	; 0x17c0 <vfprintf+0xc4>
    17b4:	8a e0       	ldi	r24, 0x0A	; 10
    17b6:	98 9e       	mul	r9, r24
    17b8:	20 0d       	add	r18, r0
    17ba:	11 24       	eor	r1, r1
    17bc:	92 2e       	mov	r9, r18
    17be:	11 c0       	rjmp	.+34     	; 0x17e2 <vfprintf+0xe6>
    17c0:	ea e0       	ldi	r30, 0x0A	; 10
    17c2:	2e 9e       	mul	r2, r30
    17c4:	20 0d       	add	r18, r0
    17c6:	11 24       	eor	r1, r1
    17c8:	22 2e       	mov	r2, r18
    17ca:	f3 2d       	mov	r31, r3
    17cc:	f0 62       	ori	r31, 0x20	; 32
    17ce:	3f 2e       	mov	r3, r31
    17d0:	08 c0       	rjmp	.+16     	; 0x17e2 <vfprintf+0xe6>
    17d2:	8c 36       	cpi	r24, 0x6C	; 108
    17d4:	21 f4       	brne	.+8      	; 0x17de <vfprintf+0xe2>
    17d6:	83 2d       	mov	r24, r3
    17d8:	80 68       	ori	r24, 0x80	; 128
    17da:	38 2e       	mov	r3, r24
    17dc:	02 c0       	rjmp	.+4      	; 0x17e2 <vfprintf+0xe6>
    17de:	88 36       	cpi	r24, 0x68	; 104
    17e0:	41 f4       	brne	.+16     	; 0x17f2 <vfprintf+0xf6>
    17e2:	f7 01       	movw	r30, r14
    17e4:	93 fd       	sbrc	r25, 3
    17e6:	85 91       	lpm	r24, Z+
    17e8:	93 ff       	sbrs	r25, 3
    17ea:	81 91       	ld	r24, Z+
    17ec:	7f 01       	movw	r14, r30
    17ee:	81 11       	cpse	r24, r1
    17f0:	b3 cf       	rjmp	.-154    	; 0x1758 <vfprintf+0x5c>
    17f2:	98 2f       	mov	r25, r24
    17f4:	9f 7d       	andi	r25, 0xDF	; 223
    17f6:	95 54       	subi	r25, 0x45	; 69
    17f8:	93 30       	cpi	r25, 0x03	; 3
    17fa:	28 f4       	brcc	.+10     	; 0x1806 <vfprintf+0x10a>
    17fc:	0c 5f       	subi	r16, 0xFC	; 252
    17fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1800:	9f e3       	ldi	r25, 0x3F	; 63
    1802:	99 83       	std	Y+1, r25	; 0x01
    1804:	0d c0       	rjmp	.+26     	; 0x1820 <vfprintf+0x124>
    1806:	83 36       	cpi	r24, 0x63	; 99
    1808:	31 f0       	breq	.+12     	; 0x1816 <vfprintf+0x11a>
    180a:	83 37       	cpi	r24, 0x73	; 115
    180c:	71 f0       	breq	.+28     	; 0x182a <vfprintf+0x12e>
    180e:	83 35       	cpi	r24, 0x53	; 83
    1810:	09 f0       	breq	.+2      	; 0x1814 <vfprintf+0x118>
    1812:	59 c0       	rjmp	.+178    	; 0x18c6 <vfprintf+0x1ca>
    1814:	21 c0       	rjmp	.+66     	; 0x1858 <vfprintf+0x15c>
    1816:	f8 01       	movw	r30, r16
    1818:	80 81       	ld	r24, Z
    181a:	89 83       	std	Y+1, r24	; 0x01
    181c:	0e 5f       	subi	r16, 0xFE	; 254
    181e:	1f 4f       	sbci	r17, 0xFF	; 255
    1820:	88 24       	eor	r8, r8
    1822:	83 94       	inc	r8
    1824:	91 2c       	mov	r9, r1
    1826:	53 01       	movw	r10, r6
    1828:	13 c0       	rjmp	.+38     	; 0x1850 <vfprintf+0x154>
    182a:	28 01       	movw	r4, r16
    182c:	f2 e0       	ldi	r31, 0x02	; 2
    182e:	4f 0e       	add	r4, r31
    1830:	51 1c       	adc	r5, r1
    1832:	f8 01       	movw	r30, r16
    1834:	a0 80       	ld	r10, Z
    1836:	b1 80       	ldd	r11, Z+1	; 0x01
    1838:	36 fe       	sbrs	r3, 6
    183a:	03 c0       	rjmp	.+6      	; 0x1842 <vfprintf+0x146>
    183c:	69 2d       	mov	r22, r9
    183e:	70 e0       	ldi	r23, 0x00	; 0
    1840:	02 c0       	rjmp	.+4      	; 0x1846 <vfprintf+0x14a>
    1842:	6f ef       	ldi	r22, 0xFF	; 255
    1844:	7f ef       	ldi	r23, 0xFF	; 255
    1846:	c5 01       	movw	r24, r10
    1848:	0e 94 6a 0d 	call	0x1ad4	; 0x1ad4 <strnlen>
    184c:	4c 01       	movw	r8, r24
    184e:	82 01       	movw	r16, r4
    1850:	f3 2d       	mov	r31, r3
    1852:	ff 77       	andi	r31, 0x7F	; 127
    1854:	3f 2e       	mov	r3, r31
    1856:	16 c0       	rjmp	.+44     	; 0x1884 <vfprintf+0x188>
    1858:	28 01       	movw	r4, r16
    185a:	22 e0       	ldi	r18, 0x02	; 2
    185c:	42 0e       	add	r4, r18
    185e:	51 1c       	adc	r5, r1
    1860:	f8 01       	movw	r30, r16
    1862:	a0 80       	ld	r10, Z
    1864:	b1 80       	ldd	r11, Z+1	; 0x01
    1866:	36 fe       	sbrs	r3, 6
    1868:	03 c0       	rjmp	.+6      	; 0x1870 <vfprintf+0x174>
    186a:	69 2d       	mov	r22, r9
    186c:	70 e0       	ldi	r23, 0x00	; 0
    186e:	02 c0       	rjmp	.+4      	; 0x1874 <vfprintf+0x178>
    1870:	6f ef       	ldi	r22, 0xFF	; 255
    1872:	7f ef       	ldi	r23, 0xFF	; 255
    1874:	c5 01       	movw	r24, r10
    1876:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <strnlen_P>
    187a:	4c 01       	movw	r8, r24
    187c:	f3 2d       	mov	r31, r3
    187e:	f0 68       	ori	r31, 0x80	; 128
    1880:	3f 2e       	mov	r3, r31
    1882:	82 01       	movw	r16, r4
    1884:	33 fc       	sbrc	r3, 3
    1886:	1b c0       	rjmp	.+54     	; 0x18be <vfprintf+0x1c2>
    1888:	82 2d       	mov	r24, r2
    188a:	90 e0       	ldi	r25, 0x00	; 0
    188c:	88 16       	cp	r8, r24
    188e:	99 06       	cpc	r9, r25
    1890:	b0 f4       	brcc	.+44     	; 0x18be <vfprintf+0x1c2>
    1892:	b6 01       	movw	r22, r12
    1894:	80 e2       	ldi	r24, 0x20	; 32
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    189c:	2a 94       	dec	r2
    189e:	f4 cf       	rjmp	.-24     	; 0x1888 <vfprintf+0x18c>
    18a0:	f5 01       	movw	r30, r10
    18a2:	37 fc       	sbrc	r3, 7
    18a4:	85 91       	lpm	r24, Z+
    18a6:	37 fe       	sbrs	r3, 7
    18a8:	81 91       	ld	r24, Z+
    18aa:	5f 01       	movw	r10, r30
    18ac:	b6 01       	movw	r22, r12
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    18b4:	21 10       	cpse	r2, r1
    18b6:	2a 94       	dec	r2
    18b8:	21 e0       	ldi	r18, 0x01	; 1
    18ba:	82 1a       	sub	r8, r18
    18bc:	91 08       	sbc	r9, r1
    18be:	81 14       	cp	r8, r1
    18c0:	91 04       	cpc	r9, r1
    18c2:	71 f7       	brne	.-36     	; 0x18a0 <vfprintf+0x1a4>
    18c4:	e8 c0       	rjmp	.+464    	; 0x1a96 <vfprintf+0x39a>
    18c6:	84 36       	cpi	r24, 0x64	; 100
    18c8:	11 f0       	breq	.+4      	; 0x18ce <vfprintf+0x1d2>
    18ca:	89 36       	cpi	r24, 0x69	; 105
    18cc:	41 f5       	brne	.+80     	; 0x191e <vfprintf+0x222>
    18ce:	f8 01       	movw	r30, r16
    18d0:	37 fe       	sbrs	r3, 7
    18d2:	07 c0       	rjmp	.+14     	; 0x18e2 <vfprintf+0x1e6>
    18d4:	60 81       	ld	r22, Z
    18d6:	71 81       	ldd	r23, Z+1	; 0x01
    18d8:	82 81       	ldd	r24, Z+2	; 0x02
    18da:	93 81       	ldd	r25, Z+3	; 0x03
    18dc:	0c 5f       	subi	r16, 0xFC	; 252
    18de:	1f 4f       	sbci	r17, 0xFF	; 255
    18e0:	08 c0       	rjmp	.+16     	; 0x18f2 <vfprintf+0x1f6>
    18e2:	60 81       	ld	r22, Z
    18e4:	71 81       	ldd	r23, Z+1	; 0x01
    18e6:	07 2e       	mov	r0, r23
    18e8:	00 0c       	add	r0, r0
    18ea:	88 0b       	sbc	r24, r24
    18ec:	99 0b       	sbc	r25, r25
    18ee:	0e 5f       	subi	r16, 0xFE	; 254
    18f0:	1f 4f       	sbci	r17, 0xFF	; 255
    18f2:	f3 2d       	mov	r31, r3
    18f4:	ff 76       	andi	r31, 0x6F	; 111
    18f6:	3f 2e       	mov	r3, r31
    18f8:	97 ff       	sbrs	r25, 7
    18fa:	09 c0       	rjmp	.+18     	; 0x190e <vfprintf+0x212>
    18fc:	90 95       	com	r25
    18fe:	80 95       	com	r24
    1900:	70 95       	com	r23
    1902:	61 95       	neg	r22
    1904:	7f 4f       	sbci	r23, 0xFF	; 255
    1906:	8f 4f       	sbci	r24, 0xFF	; 255
    1908:	9f 4f       	sbci	r25, 0xFF	; 255
    190a:	f0 68       	ori	r31, 0x80	; 128
    190c:	3f 2e       	mov	r3, r31
    190e:	2a e0       	ldi	r18, 0x0A	; 10
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	a3 01       	movw	r20, r6
    1914:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__ultoa_invert>
    1918:	88 2e       	mov	r8, r24
    191a:	86 18       	sub	r8, r6
    191c:	45 c0       	rjmp	.+138    	; 0x19a8 <vfprintf+0x2ac>
    191e:	85 37       	cpi	r24, 0x75	; 117
    1920:	31 f4       	brne	.+12     	; 0x192e <vfprintf+0x232>
    1922:	23 2d       	mov	r18, r3
    1924:	2f 7e       	andi	r18, 0xEF	; 239
    1926:	b2 2e       	mov	r11, r18
    1928:	2a e0       	ldi	r18, 0x0A	; 10
    192a:	30 e0       	ldi	r19, 0x00	; 0
    192c:	25 c0       	rjmp	.+74     	; 0x1978 <vfprintf+0x27c>
    192e:	93 2d       	mov	r25, r3
    1930:	99 7f       	andi	r25, 0xF9	; 249
    1932:	b9 2e       	mov	r11, r25
    1934:	8f 36       	cpi	r24, 0x6F	; 111
    1936:	c1 f0       	breq	.+48     	; 0x1968 <vfprintf+0x26c>
    1938:	18 f4       	brcc	.+6      	; 0x1940 <vfprintf+0x244>
    193a:	88 35       	cpi	r24, 0x58	; 88
    193c:	79 f0       	breq	.+30     	; 0x195c <vfprintf+0x260>
    193e:	b5 c0       	rjmp	.+362    	; 0x1aaa <vfprintf+0x3ae>
    1940:	80 37       	cpi	r24, 0x70	; 112
    1942:	19 f0       	breq	.+6      	; 0x194a <vfprintf+0x24e>
    1944:	88 37       	cpi	r24, 0x78	; 120
    1946:	21 f0       	breq	.+8      	; 0x1950 <vfprintf+0x254>
    1948:	b0 c0       	rjmp	.+352    	; 0x1aaa <vfprintf+0x3ae>
    194a:	e9 2f       	mov	r30, r25
    194c:	e0 61       	ori	r30, 0x10	; 16
    194e:	be 2e       	mov	r11, r30
    1950:	b4 fe       	sbrs	r11, 4
    1952:	0d c0       	rjmp	.+26     	; 0x196e <vfprintf+0x272>
    1954:	fb 2d       	mov	r31, r11
    1956:	f4 60       	ori	r31, 0x04	; 4
    1958:	bf 2e       	mov	r11, r31
    195a:	09 c0       	rjmp	.+18     	; 0x196e <vfprintf+0x272>
    195c:	34 fe       	sbrs	r3, 4
    195e:	0a c0       	rjmp	.+20     	; 0x1974 <vfprintf+0x278>
    1960:	29 2f       	mov	r18, r25
    1962:	26 60       	ori	r18, 0x06	; 6
    1964:	b2 2e       	mov	r11, r18
    1966:	06 c0       	rjmp	.+12     	; 0x1974 <vfprintf+0x278>
    1968:	28 e0       	ldi	r18, 0x08	; 8
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	05 c0       	rjmp	.+10     	; 0x1978 <vfprintf+0x27c>
    196e:	20 e1       	ldi	r18, 0x10	; 16
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	02 c0       	rjmp	.+4      	; 0x1978 <vfprintf+0x27c>
    1974:	20 e1       	ldi	r18, 0x10	; 16
    1976:	32 e0       	ldi	r19, 0x02	; 2
    1978:	f8 01       	movw	r30, r16
    197a:	b7 fe       	sbrs	r11, 7
    197c:	07 c0       	rjmp	.+14     	; 0x198c <vfprintf+0x290>
    197e:	60 81       	ld	r22, Z
    1980:	71 81       	ldd	r23, Z+1	; 0x01
    1982:	82 81       	ldd	r24, Z+2	; 0x02
    1984:	93 81       	ldd	r25, Z+3	; 0x03
    1986:	0c 5f       	subi	r16, 0xFC	; 252
    1988:	1f 4f       	sbci	r17, 0xFF	; 255
    198a:	06 c0       	rjmp	.+12     	; 0x1998 <vfprintf+0x29c>
    198c:	60 81       	ld	r22, Z
    198e:	71 81       	ldd	r23, Z+1	; 0x01
    1990:	80 e0       	ldi	r24, 0x00	; 0
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	0e 5f       	subi	r16, 0xFE	; 254
    1996:	1f 4f       	sbci	r17, 0xFF	; 255
    1998:	a3 01       	movw	r20, r6
    199a:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__ultoa_invert>
    199e:	88 2e       	mov	r8, r24
    19a0:	86 18       	sub	r8, r6
    19a2:	fb 2d       	mov	r31, r11
    19a4:	ff 77       	andi	r31, 0x7F	; 127
    19a6:	3f 2e       	mov	r3, r31
    19a8:	36 fe       	sbrs	r3, 6
    19aa:	0d c0       	rjmp	.+26     	; 0x19c6 <vfprintf+0x2ca>
    19ac:	23 2d       	mov	r18, r3
    19ae:	2e 7f       	andi	r18, 0xFE	; 254
    19b0:	a2 2e       	mov	r10, r18
    19b2:	89 14       	cp	r8, r9
    19b4:	58 f4       	brcc	.+22     	; 0x19cc <vfprintf+0x2d0>
    19b6:	34 fe       	sbrs	r3, 4
    19b8:	0b c0       	rjmp	.+22     	; 0x19d0 <vfprintf+0x2d4>
    19ba:	32 fc       	sbrc	r3, 2
    19bc:	09 c0       	rjmp	.+18     	; 0x19d0 <vfprintf+0x2d4>
    19be:	83 2d       	mov	r24, r3
    19c0:	8e 7e       	andi	r24, 0xEE	; 238
    19c2:	a8 2e       	mov	r10, r24
    19c4:	05 c0       	rjmp	.+10     	; 0x19d0 <vfprintf+0x2d4>
    19c6:	b8 2c       	mov	r11, r8
    19c8:	a3 2c       	mov	r10, r3
    19ca:	03 c0       	rjmp	.+6      	; 0x19d2 <vfprintf+0x2d6>
    19cc:	b8 2c       	mov	r11, r8
    19ce:	01 c0       	rjmp	.+2      	; 0x19d2 <vfprintf+0x2d6>
    19d0:	b9 2c       	mov	r11, r9
    19d2:	a4 fe       	sbrs	r10, 4
    19d4:	0f c0       	rjmp	.+30     	; 0x19f4 <vfprintf+0x2f8>
    19d6:	fe 01       	movw	r30, r28
    19d8:	e8 0d       	add	r30, r8
    19da:	f1 1d       	adc	r31, r1
    19dc:	80 81       	ld	r24, Z
    19de:	80 33       	cpi	r24, 0x30	; 48
    19e0:	21 f4       	brne	.+8      	; 0x19ea <vfprintf+0x2ee>
    19e2:	9a 2d       	mov	r25, r10
    19e4:	99 7e       	andi	r25, 0xE9	; 233
    19e6:	a9 2e       	mov	r10, r25
    19e8:	09 c0       	rjmp	.+18     	; 0x19fc <vfprintf+0x300>
    19ea:	a2 fe       	sbrs	r10, 2
    19ec:	06 c0       	rjmp	.+12     	; 0x19fa <vfprintf+0x2fe>
    19ee:	b3 94       	inc	r11
    19f0:	b3 94       	inc	r11
    19f2:	04 c0       	rjmp	.+8      	; 0x19fc <vfprintf+0x300>
    19f4:	8a 2d       	mov	r24, r10
    19f6:	86 78       	andi	r24, 0x86	; 134
    19f8:	09 f0       	breq	.+2      	; 0x19fc <vfprintf+0x300>
    19fa:	b3 94       	inc	r11
    19fc:	a3 fc       	sbrc	r10, 3
    19fe:	11 c0       	rjmp	.+34     	; 0x1a22 <vfprintf+0x326>
    1a00:	a0 fe       	sbrs	r10, 0
    1a02:	06 c0       	rjmp	.+12     	; 0x1a10 <vfprintf+0x314>
    1a04:	b2 14       	cp	r11, r2
    1a06:	88 f4       	brcc	.+34     	; 0x1a2a <vfprintf+0x32e>
    1a08:	28 0c       	add	r2, r8
    1a0a:	92 2c       	mov	r9, r2
    1a0c:	9b 18       	sub	r9, r11
    1a0e:	0e c0       	rjmp	.+28     	; 0x1a2c <vfprintf+0x330>
    1a10:	b2 14       	cp	r11, r2
    1a12:	60 f4       	brcc	.+24     	; 0x1a2c <vfprintf+0x330>
    1a14:	b6 01       	movw	r22, r12
    1a16:	80 e2       	ldi	r24, 0x20	; 32
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1a1e:	b3 94       	inc	r11
    1a20:	f7 cf       	rjmp	.-18     	; 0x1a10 <vfprintf+0x314>
    1a22:	b2 14       	cp	r11, r2
    1a24:	18 f4       	brcc	.+6      	; 0x1a2c <vfprintf+0x330>
    1a26:	2b 18       	sub	r2, r11
    1a28:	02 c0       	rjmp	.+4      	; 0x1a2e <vfprintf+0x332>
    1a2a:	98 2c       	mov	r9, r8
    1a2c:	21 2c       	mov	r2, r1
    1a2e:	a4 fe       	sbrs	r10, 4
    1a30:	10 c0       	rjmp	.+32     	; 0x1a52 <vfprintf+0x356>
    1a32:	b6 01       	movw	r22, r12
    1a34:	80 e3       	ldi	r24, 0x30	; 48
    1a36:	90 e0       	ldi	r25, 0x00	; 0
    1a38:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1a3c:	a2 fe       	sbrs	r10, 2
    1a3e:	17 c0       	rjmp	.+46     	; 0x1a6e <vfprintf+0x372>
    1a40:	a1 fc       	sbrc	r10, 1
    1a42:	03 c0       	rjmp	.+6      	; 0x1a4a <vfprintf+0x34e>
    1a44:	88 e7       	ldi	r24, 0x78	; 120
    1a46:	90 e0       	ldi	r25, 0x00	; 0
    1a48:	02 c0       	rjmp	.+4      	; 0x1a4e <vfprintf+0x352>
    1a4a:	88 e5       	ldi	r24, 0x58	; 88
    1a4c:	90 e0       	ldi	r25, 0x00	; 0
    1a4e:	b6 01       	movw	r22, r12
    1a50:	0c c0       	rjmp	.+24     	; 0x1a6a <vfprintf+0x36e>
    1a52:	8a 2d       	mov	r24, r10
    1a54:	86 78       	andi	r24, 0x86	; 134
    1a56:	59 f0       	breq	.+22     	; 0x1a6e <vfprintf+0x372>
    1a58:	a1 fe       	sbrs	r10, 1
    1a5a:	02 c0       	rjmp	.+4      	; 0x1a60 <vfprintf+0x364>
    1a5c:	8b e2       	ldi	r24, 0x2B	; 43
    1a5e:	01 c0       	rjmp	.+2      	; 0x1a62 <vfprintf+0x366>
    1a60:	80 e2       	ldi	r24, 0x20	; 32
    1a62:	a7 fc       	sbrc	r10, 7
    1a64:	8d e2       	ldi	r24, 0x2D	; 45
    1a66:	b6 01       	movw	r22, r12
    1a68:	90 e0       	ldi	r25, 0x00	; 0
    1a6a:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1a6e:	89 14       	cp	r8, r9
    1a70:	38 f4       	brcc	.+14     	; 0x1a80 <vfprintf+0x384>
    1a72:	b6 01       	movw	r22, r12
    1a74:	80 e3       	ldi	r24, 0x30	; 48
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1a7c:	9a 94       	dec	r9
    1a7e:	f7 cf       	rjmp	.-18     	; 0x1a6e <vfprintf+0x372>
    1a80:	8a 94       	dec	r8
    1a82:	f3 01       	movw	r30, r6
    1a84:	e8 0d       	add	r30, r8
    1a86:	f1 1d       	adc	r31, r1
    1a88:	80 81       	ld	r24, Z
    1a8a:	b6 01       	movw	r22, r12
    1a8c:	90 e0       	ldi	r25, 0x00	; 0
    1a8e:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1a92:	81 10       	cpse	r8, r1
    1a94:	f5 cf       	rjmp	.-22     	; 0x1a80 <vfprintf+0x384>
    1a96:	22 20       	and	r2, r2
    1a98:	09 f4       	brne	.+2      	; 0x1a9c <vfprintf+0x3a0>
    1a9a:	42 ce       	rjmp	.-892    	; 0x1720 <vfprintf+0x24>
    1a9c:	b6 01       	movw	r22, r12
    1a9e:	80 e2       	ldi	r24, 0x20	; 32
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1aa6:	2a 94       	dec	r2
    1aa8:	f6 cf       	rjmp	.-20     	; 0x1a96 <vfprintf+0x39a>
    1aaa:	f6 01       	movw	r30, r12
    1aac:	86 81       	ldd	r24, Z+6	; 0x06
    1aae:	97 81       	ldd	r25, Z+7	; 0x07
    1ab0:	02 c0       	rjmp	.+4      	; 0x1ab6 <vfprintf+0x3ba>
    1ab2:	8f ef       	ldi	r24, 0xFF	; 255
    1ab4:	9f ef       	ldi	r25, 0xFF	; 255
    1ab6:	2b 96       	adiw	r28, 0x0b	; 11
    1ab8:	e2 e1       	ldi	r30, 0x12	; 18
    1aba:	0c 94 2b 0e 	jmp	0x1c56	; 0x1c56 <__epilogue_restores__>

00001abe <strnlen_P>:
    1abe:	fc 01       	movw	r30, r24
    1ac0:	05 90       	lpm	r0, Z+
    1ac2:	61 50       	subi	r22, 0x01	; 1
    1ac4:	70 40       	sbci	r23, 0x00	; 0
    1ac6:	01 10       	cpse	r0, r1
    1ac8:	d8 f7       	brcc	.-10     	; 0x1ac0 <strnlen_P+0x2>
    1aca:	80 95       	com	r24
    1acc:	90 95       	com	r25
    1ace:	8e 0f       	add	r24, r30
    1ad0:	9f 1f       	adc	r25, r31
    1ad2:	08 95       	ret

00001ad4 <strnlen>:
    1ad4:	fc 01       	movw	r30, r24
    1ad6:	61 50       	subi	r22, 0x01	; 1
    1ad8:	70 40       	sbci	r23, 0x00	; 0
    1ada:	01 90       	ld	r0, Z+
    1adc:	01 10       	cpse	r0, r1
    1ade:	d8 f7       	brcc	.-10     	; 0x1ad6 <strnlen+0x2>
    1ae0:	80 95       	com	r24
    1ae2:	90 95       	com	r25
    1ae4:	8e 0f       	add	r24, r30
    1ae6:	9f 1f       	adc	r25, r31
    1ae8:	08 95       	ret

00001aea <fputc>:
    1aea:	0f 93       	push	r16
    1aec:	1f 93       	push	r17
    1aee:	cf 93       	push	r28
    1af0:	df 93       	push	r29
    1af2:	fb 01       	movw	r30, r22
    1af4:	23 81       	ldd	r18, Z+3	; 0x03
    1af6:	21 fd       	sbrc	r18, 1
    1af8:	03 c0       	rjmp	.+6      	; 0x1b00 <fputc+0x16>
    1afa:	8f ef       	ldi	r24, 0xFF	; 255
    1afc:	9f ef       	ldi	r25, 0xFF	; 255
    1afe:	2c c0       	rjmp	.+88     	; 0x1b58 <fputc+0x6e>
    1b00:	22 ff       	sbrs	r18, 2
    1b02:	16 c0       	rjmp	.+44     	; 0x1b30 <fputc+0x46>
    1b04:	46 81       	ldd	r20, Z+6	; 0x06
    1b06:	57 81       	ldd	r21, Z+7	; 0x07
    1b08:	24 81       	ldd	r18, Z+4	; 0x04
    1b0a:	35 81       	ldd	r19, Z+5	; 0x05
    1b0c:	42 17       	cp	r20, r18
    1b0e:	53 07       	cpc	r21, r19
    1b10:	44 f4       	brge	.+16     	; 0x1b22 <fputc+0x38>
    1b12:	a0 81       	ld	r26, Z
    1b14:	b1 81       	ldd	r27, Z+1	; 0x01
    1b16:	9d 01       	movw	r18, r26
    1b18:	2f 5f       	subi	r18, 0xFF	; 255
    1b1a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b1c:	31 83       	std	Z+1, r19	; 0x01
    1b1e:	20 83       	st	Z, r18
    1b20:	8c 93       	st	X, r24
    1b22:	26 81       	ldd	r18, Z+6	; 0x06
    1b24:	37 81       	ldd	r19, Z+7	; 0x07
    1b26:	2f 5f       	subi	r18, 0xFF	; 255
    1b28:	3f 4f       	sbci	r19, 0xFF	; 255
    1b2a:	37 83       	std	Z+7, r19	; 0x07
    1b2c:	26 83       	std	Z+6, r18	; 0x06
    1b2e:	14 c0       	rjmp	.+40     	; 0x1b58 <fputc+0x6e>
    1b30:	8b 01       	movw	r16, r22
    1b32:	ec 01       	movw	r28, r24
    1b34:	fb 01       	movw	r30, r22
    1b36:	00 84       	ldd	r0, Z+8	; 0x08
    1b38:	f1 85       	ldd	r31, Z+9	; 0x09
    1b3a:	e0 2d       	mov	r30, r0
    1b3c:	09 95       	icall
    1b3e:	89 2b       	or	r24, r25
    1b40:	e1 f6       	brne	.-72     	; 0x1afa <fputc+0x10>
    1b42:	d8 01       	movw	r26, r16
    1b44:	16 96       	adiw	r26, 0x06	; 6
    1b46:	8d 91       	ld	r24, X+
    1b48:	9c 91       	ld	r25, X
    1b4a:	17 97       	sbiw	r26, 0x07	; 7
    1b4c:	01 96       	adiw	r24, 0x01	; 1
    1b4e:	17 96       	adiw	r26, 0x07	; 7
    1b50:	9c 93       	st	X, r25
    1b52:	8e 93       	st	-X, r24
    1b54:	16 97       	sbiw	r26, 0x06	; 6
    1b56:	ce 01       	movw	r24, r28
    1b58:	df 91       	pop	r29
    1b5a:	cf 91       	pop	r28
    1b5c:	1f 91       	pop	r17
    1b5e:	0f 91       	pop	r16
    1b60:	08 95       	ret

00001b62 <__ultoa_invert>:
    1b62:	fa 01       	movw	r30, r20
    1b64:	aa 27       	eor	r26, r26
    1b66:	28 30       	cpi	r18, 0x08	; 8
    1b68:	51 f1       	breq	.+84     	; 0x1bbe <__ultoa_invert+0x5c>
    1b6a:	20 31       	cpi	r18, 0x10	; 16
    1b6c:	81 f1       	breq	.+96     	; 0x1bce <__ultoa_invert+0x6c>
    1b6e:	e8 94       	clt
    1b70:	6f 93       	push	r22
    1b72:	6e 7f       	andi	r22, 0xFE	; 254
    1b74:	6e 5f       	subi	r22, 0xFE	; 254
    1b76:	7f 4f       	sbci	r23, 0xFF	; 255
    1b78:	8f 4f       	sbci	r24, 0xFF	; 255
    1b7a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b7c:	af 4f       	sbci	r26, 0xFF	; 255
    1b7e:	b1 e0       	ldi	r27, 0x01	; 1
    1b80:	3e d0       	rcall	.+124    	; 0x1bfe <__ultoa_invert+0x9c>
    1b82:	b4 e0       	ldi	r27, 0x04	; 4
    1b84:	3c d0       	rcall	.+120    	; 0x1bfe <__ultoa_invert+0x9c>
    1b86:	67 0f       	add	r22, r23
    1b88:	78 1f       	adc	r23, r24
    1b8a:	89 1f       	adc	r24, r25
    1b8c:	9a 1f       	adc	r25, r26
    1b8e:	a1 1d       	adc	r26, r1
    1b90:	68 0f       	add	r22, r24
    1b92:	79 1f       	adc	r23, r25
    1b94:	8a 1f       	adc	r24, r26
    1b96:	91 1d       	adc	r25, r1
    1b98:	a1 1d       	adc	r26, r1
    1b9a:	6a 0f       	add	r22, r26
    1b9c:	71 1d       	adc	r23, r1
    1b9e:	81 1d       	adc	r24, r1
    1ba0:	91 1d       	adc	r25, r1
    1ba2:	a1 1d       	adc	r26, r1
    1ba4:	20 d0       	rcall	.+64     	; 0x1be6 <__ultoa_invert+0x84>
    1ba6:	09 f4       	brne	.+2      	; 0x1baa <__ultoa_invert+0x48>
    1ba8:	68 94       	set
    1baa:	3f 91       	pop	r19
    1bac:	2a e0       	ldi	r18, 0x0A	; 10
    1bae:	26 9f       	mul	r18, r22
    1bb0:	11 24       	eor	r1, r1
    1bb2:	30 19       	sub	r19, r0
    1bb4:	30 5d       	subi	r19, 0xD0	; 208
    1bb6:	31 93       	st	Z+, r19
    1bb8:	de f6       	brtc	.-74     	; 0x1b70 <__ultoa_invert+0xe>
    1bba:	cf 01       	movw	r24, r30
    1bbc:	08 95       	ret
    1bbe:	46 2f       	mov	r20, r22
    1bc0:	47 70       	andi	r20, 0x07	; 7
    1bc2:	40 5d       	subi	r20, 0xD0	; 208
    1bc4:	41 93       	st	Z+, r20
    1bc6:	b3 e0       	ldi	r27, 0x03	; 3
    1bc8:	0f d0       	rcall	.+30     	; 0x1be8 <__ultoa_invert+0x86>
    1bca:	c9 f7       	brne	.-14     	; 0x1bbe <__ultoa_invert+0x5c>
    1bcc:	f6 cf       	rjmp	.-20     	; 0x1bba <__ultoa_invert+0x58>
    1bce:	46 2f       	mov	r20, r22
    1bd0:	4f 70       	andi	r20, 0x0F	; 15
    1bd2:	40 5d       	subi	r20, 0xD0	; 208
    1bd4:	4a 33       	cpi	r20, 0x3A	; 58
    1bd6:	18 f0       	brcs	.+6      	; 0x1bde <__ultoa_invert+0x7c>
    1bd8:	49 5d       	subi	r20, 0xD9	; 217
    1bda:	31 fd       	sbrc	r19, 1
    1bdc:	40 52       	subi	r20, 0x20	; 32
    1bde:	41 93       	st	Z+, r20
    1be0:	02 d0       	rcall	.+4      	; 0x1be6 <__ultoa_invert+0x84>
    1be2:	a9 f7       	brne	.-22     	; 0x1bce <__ultoa_invert+0x6c>
    1be4:	ea cf       	rjmp	.-44     	; 0x1bba <__ultoa_invert+0x58>
    1be6:	b4 e0       	ldi	r27, 0x04	; 4
    1be8:	a6 95       	lsr	r26
    1bea:	97 95       	ror	r25
    1bec:	87 95       	ror	r24
    1bee:	77 95       	ror	r23
    1bf0:	67 95       	ror	r22
    1bf2:	ba 95       	dec	r27
    1bf4:	c9 f7       	brne	.-14     	; 0x1be8 <__ultoa_invert+0x86>
    1bf6:	00 97       	sbiw	r24, 0x00	; 0
    1bf8:	61 05       	cpc	r22, r1
    1bfa:	71 05       	cpc	r23, r1
    1bfc:	08 95       	ret
    1bfe:	9b 01       	movw	r18, r22
    1c00:	ac 01       	movw	r20, r24
    1c02:	0a 2e       	mov	r0, r26
    1c04:	06 94       	lsr	r0
    1c06:	57 95       	ror	r21
    1c08:	47 95       	ror	r20
    1c0a:	37 95       	ror	r19
    1c0c:	27 95       	ror	r18
    1c0e:	ba 95       	dec	r27
    1c10:	c9 f7       	brne	.-14     	; 0x1c04 <__ultoa_invert+0xa2>
    1c12:	62 0f       	add	r22, r18
    1c14:	73 1f       	adc	r23, r19
    1c16:	84 1f       	adc	r24, r20
    1c18:	95 1f       	adc	r25, r21
    1c1a:	a0 1d       	adc	r26, r0
    1c1c:	08 95       	ret

00001c1e <__prologue_saves__>:
    1c1e:	2f 92       	push	r2
    1c20:	3f 92       	push	r3
    1c22:	4f 92       	push	r4
    1c24:	5f 92       	push	r5
    1c26:	6f 92       	push	r6
    1c28:	7f 92       	push	r7
    1c2a:	8f 92       	push	r8
    1c2c:	9f 92       	push	r9
    1c2e:	af 92       	push	r10
    1c30:	bf 92       	push	r11
    1c32:	cf 92       	push	r12
    1c34:	df 92       	push	r13
    1c36:	ef 92       	push	r14
    1c38:	ff 92       	push	r15
    1c3a:	0f 93       	push	r16
    1c3c:	1f 93       	push	r17
    1c3e:	cf 93       	push	r28
    1c40:	df 93       	push	r29
    1c42:	cd b7       	in	r28, 0x3d	; 61
    1c44:	de b7       	in	r29, 0x3e	; 62
    1c46:	ca 1b       	sub	r28, r26
    1c48:	db 0b       	sbc	r29, r27
    1c4a:	0f b6       	in	r0, 0x3f	; 63
    1c4c:	f8 94       	cli
    1c4e:	de bf       	out	0x3e, r29	; 62
    1c50:	0f be       	out	0x3f, r0	; 63
    1c52:	cd bf       	out	0x3d, r28	; 61
    1c54:	09 94       	ijmp

00001c56 <__epilogue_restores__>:
    1c56:	2a 88       	ldd	r2, Y+18	; 0x12
    1c58:	39 88       	ldd	r3, Y+17	; 0x11
    1c5a:	48 88       	ldd	r4, Y+16	; 0x10
    1c5c:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c5e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c60:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c62:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c64:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c66:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c68:	b9 84       	ldd	r11, Y+9	; 0x09
    1c6a:	c8 84       	ldd	r12, Y+8	; 0x08
    1c6c:	df 80       	ldd	r13, Y+7	; 0x07
    1c6e:	ee 80       	ldd	r14, Y+6	; 0x06
    1c70:	fd 80       	ldd	r15, Y+5	; 0x05
    1c72:	0c 81       	ldd	r16, Y+4	; 0x04
    1c74:	1b 81       	ldd	r17, Y+3	; 0x03
    1c76:	aa 81       	ldd	r26, Y+2	; 0x02
    1c78:	b9 81       	ldd	r27, Y+1	; 0x01
    1c7a:	ce 0f       	add	r28, r30
    1c7c:	d1 1d       	adc	r29, r1
    1c7e:	0f b6       	in	r0, 0x3f	; 63
    1c80:	f8 94       	cli
    1c82:	de bf       	out	0x3e, r29	; 62
    1c84:	0f be       	out	0x3f, r0	; 63
    1c86:	cd bf       	out	0x3d, r28	; 61
    1c88:	ed 01       	movw	r28, r26
    1c8a:	08 95       	ret

00001c8c <_exit>:
    1c8c:	f8 94       	cli

00001c8e <__stop_program>:
    1c8e:	ff cf       	rjmp	.-2      	; 0x1c8e <__stop_program>
