
*** Running vivado
    with args -log design_1_NGrover64_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NGrover64_0_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_NGrover64_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 338.918 ; gain = 129.961
INFO: [Synth 8-638] synthesizing module 'design_1_NGrover64_0_bram_0' [c:/Users/caos1/Desktop/Tesis/Vivado/NGrover64/NGrover64.srcs/sources_1/bd/design_1/ip/design_1_NGrover64_0_bram_0/synth/design_1_NGrover64_0_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_NGrover64_0_bram_0' (9#1) [c:/Users/caos1/Desktop/Tesis/Vivado/NGrover64/NGrover64.srcs/sources_1/bd/design_1/ip/design_1_NGrover64_0_bram_0/synth/design_1_NGrover64_0_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 538.398 ; gain = 329.441
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 538.398 ; gain = 329.441
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 625.016 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 625.016 ; gain = 416.059
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 625.016 ; gain = 416.059
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 625.016 ; gain = 416.059
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 625.016 ; gain = 416.059
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 625.016 ; gain = 416.059
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 643.617 ; gain = 434.660
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 644.527 ; gain = 435.570
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 654.246 ; gain = 445.289
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 654.246 ; gain = 445.289
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 654.246 ; gain = 445.289
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 654.246 ; gain = 445.289
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 654.246 ; gain = 445.289
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 654.246 ; gain = 445.289
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 654.246 ; gain = 445.289

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 654.246 ; gain = 445.289
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:01 . Memory (MB): peak = 683.051 ; gain = 421.430
