\documentclass[11pt, dvipsnames, svgnames, x11names]{article}

% URLs and hyperlinks ---------------------------------------
\usepackage{hyperref}
\hypersetup{
    colorlinks=true,
    linkcolor=blue,
    filecolor=magenta,      
    urlcolor=black,
}
\usepackage{xurl}
%---------------------------------------------------

% footnotes in headings -------------------------------------
\usepackage[stable]{footmisc}
%----------------------------------------------------

\usepackage{float}
\usepackage{listings}
\usepackage{color}
\usepackage{xcolor}
\usepackage{adjustbox}
\usepackage{makecell}

\definecolor{dkgreen}{rgb}{0,0.6,0}
\definecolor{gray}{rgb}{0.5,0.5,0.5}
\definecolor{mauve}{rgb}{0.58,0,0.82}

\lstset{frame=tb,
    language=vhdl,
    aboveskip=3mm,
    belowskip=3mm,
    showstringspaces=false,
    columns=flexible,
    basicstyle=\ttfamily,
    numbers=left,
    numberstyle=\small\color{gray},
    keywordstyle=\bfseries\color{Green4},
    commentstyle=\color{gray},
    stringstyle=\color{mauve},
    breaklines=true,
    breakatwhitespace=true,
    tabsize=4,
    identifierstyle=\color{black}
}

\usepackage{xepersian}
\settextfont{Yas}
\setdigitfont{Yas}

\title{پاسخ تمرین سری سوم}
\date{}

\begin{document}
\maketitle
\tableofcontents
\newpage
\section{سیگنال‌های کنترلی در یک پردازنده‌ی \lr{Single Cycle}}
\begin{latin}
\begin{table}[H]
\begin{adjustbox}{width=\textwidth}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline
&
RegWrite &
MemRead&
ALUMux&
MemWrite&
ALUOp&
RegMux&
Branch\\
\hline
\hline
a. &
1 &
0 &
0 (Reg)&
0 &
AND &
1 (ALU)&
0 \\
\hline
b. &
0 &
0 &
1 (Imm)&
1 &
ADD &
X &
0 \\
\hline
\end{tabular}
\end{adjustbox}
\end{table}
\end{latin}

\section{پیش‌نیاز‌‌های داده‌ای}
\subsection{وابستگی‌ها}
\begin{latin}
\begin{table}[H]
\begin{adjustbox}{width=\textwidth}
\begin{tabular}{|c|l|l|}
\hline
& Instruction Sequence & Dependencies \\
\hline
a. &
\makecell[l]{\texttt{I1: SW R16, –100(R6)} \\ \texttt{I2: LW  R4, 8(R16)} \\ \texttt{I3: ADD R5, R4, R4}}
& \makecell[l]{\texttt{\texttt{RAW}} on \texttt{R4} from \texttt{I2} to \texttt{I3}} \\
\hline
b. &
\makecell[l]{\texttt{I1: OR R1, R2, R3} \\ \texttt{I2: OR R2, R1, R4} \\ \texttt{I3: OR R1, R1, R2}} &
\makecell[l]{\texttt{\texttt{RAW}} on \texttt{R1} from \texttt{I1} to \texttt{I2} and \texttt{I3} \\ \texttt{RAW} on \texttt{R2} from \texttt{I2} to \texttt{I3} \\ \texttt{WAR} on \texttt{R2} from \texttt{I1} to \texttt{I2} \\ \texttt{WAR} on \texttt{R1} from \texttt{I2} to \texttt{I3} \\ \texttt{WAW} on \texttt{R1} from \texttt{I1} to \texttt{I3}}
\\
\hline
\end{tabular}
\end{adjustbox}
\end{table}
\end{latin}
برای مطالعه‌ی معنی وابستگی‌ها به این لینک مراجعه کنید:
\begin{flushleft}
\url{https://en.wikipedia.org/wiki/Data_dependency}
\end{flushleft}

\subsection{افزودن \lr{NOOP} بدون وجود \lr{Full Forwarding}}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|l|l|}
\hline
& Instruction Sequence & \\
\hline
a. &
\makecell[l]{
\texttt{SW R16, –100(R6)} \\
\texttt{LW  R4, 8(R16)} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{ADD R5, R4, R4}}&
Delay \texttt{I3} to avoid \texttt{RAW} hazard on \texttt{R4} from \texttt{I2}\\
\hline
b. &
\makecell[l]{
\texttt{OR R1, R2, R3} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{OR R2, R1, R4} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{OR R1, R1, R2} \\
} &
\makecell[l]{
Delay \texttt{I2} to avoid \texttt{RAW} hazard on \texttt{R1} from \texttt{I1} \\ \\ \\
Delay \texttt{I3} to avoid \texttt{RAW} hazard on \texttt{R2} from \texttt{I2}}
\\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}

\subsection{افزون \lr{NOOP} با وجود \lr{Full Forwarding}}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|l|l|}
\hline
& Instruction Sequence & \\
\hline
a. &
\makecell[l]{
\texttt{SW R16, –100(R6)} \\
\texttt{LW  R4, 8(R16)} \\
\texttt{NOOP} \\
\texttt{ADD R5, R4, R4}}&
\makecell[l]{ \\ \\
Delay \texttt{I3} to avoid \texttt{RAW} hazard on \texttt{R4} from \texttt{I2} \\
Value for \texttt{R4} is forwarded from \texttt{I2} now
} \\
\hline
b. &
\makecell[l]{
\texttt{OR R1, R2, R3} \\
\texttt{OR R2, R1, R4} \\
\texttt{OR R1, R1, R2} \\
} &
\makecell[l]{ \\
No \texttt{RAW} hazard on \texttt{R1} from \texttt{text} (forwarded) \\
No \texttt{RAW} hazard on \texttt{R2} from \texttt{text} (forwarded) \\}
\\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}
\newpage
\section{نوشتن یک \lr{Pipeline Stage}}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|l|}
\hline
& Instruction \\
\hline
a. &
\makecell[l]{
\texttt{SW R16, 12(R6)} \\ 
\texttt{LW R16, 8(R6)} \\ 
\texttt{BEQ R5, R4, Label ; Assume R5 != R4} \\
\texttt{ADD R5, R1, R4} \\ 
\texttt{SLT R5, R15, R4}} \\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}|}
\hline
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}&
&
&
&
&
&
\\
&
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}&
&
&
&
&
\\
&
&
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}&
&
&
&
\\
&
&
&
\texttt{**}&
\texttt{**}&
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}&
\\
&
&
&
&
&
&
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}\\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}

\hrule
\vspace{0.5cm}

\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|l|}
\hline
& Instruction \\
\hline
b. &
\makecell[l]{
\texttt{SW R2, 0(R3)} \\ 
\texttt{OR R1, R2, R3} \\ 
\texttt{BEQ R2, R0, Label ; Assume R2 == R0} \\
\texttt{OR R2, R2, R0} \\
\texttt{Label: ADD R1, R4, R3}}\\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}p{0.5cm}|}
\hline
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}&
&
&
&
\\
&
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}&
&
&
\\
&
&
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB}&
&
\\
&
&
&
\texttt{**}&
\texttt{IF}&
\texttt{ID}&
\texttt{EXE}&
\texttt{MEM}&
\texttt{WB} \\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}

\newpage
\section{رجیستر‌های \lr{Pipeline}ها}
\subsection{رجیستر‌های \lr{Pipeline}}
\begin{itemize}
\item 
برای هر دستورالعمل، رجیستر
\lr{IF/ID}
مقدار
\lr{\texttt{PC + 4}}
و خود دستورالعمل را نگه می دارد.

\item 
رجیستر
\lr{ID/EX} 
تمام سیگنال های کنترلی را برای
\begin{itemize}
\item \lr{EX}،
\item \lr{MEM}،
\item \lr{WB}،
\item \lr{\texttt{PC + 4}}،
\item دو مقدار خوانده شده از رجیستر‌ها،
\item 
16 بیت پایین دستورالعمل که 
\rl{sign-extend}
شده است و
\item 
قسمت های
\lr{Rd} 
و
\lr{Rt}
از دستورالعمل (حتی برای دستورالعمل هایی که فرمت آنها از این فیلدها استفاده نمی کند.)
\end{itemize}

\item 
رجیستر 
\lr{EX/MEM}
سیگنال های کنترلی را برای مراحل
\begin{itemize}
\item \lr{MEM}،
\item \lr{WB}، 
\item 
\lr{\texttt{PC + 4 + Offset}}
(جایی که آفست 16 بیت دستورالعمل‌ها 
\lr{sign-extend}
شده است، حتی برای دستورالعمل‌هایی که فیلد افست ندارند)،
\item 
نتیجه \lr{ALU} و مقدار خروجی صفر آن،
\item 
مقداری که از ثبات دوم در مرحله 
\lr{ID}
خوانده شد (حتی برای دستورالعمل که هرگز به این مقدار نیاز ندارند) و
\item 
شماره رجیستر مقصد (حتی برای دستورالعمل هایی که نیازی به ثبت ندارند. برای این دستورالعمل ها شماره ثبت مقصد به سادگی یک انتخاب "تصادفی" بین
\lr{Rd} 
یا
\lr{Rt}
است.)
\end{itemize} 

\item 
رجیستر 
\lr{MEM/WB}
\begin{itemize}
\item 
سیگنال‌های کنترل \lr{WB}،
\item 
مقدار خوانده شده از حافظه (یا مقداری تصادفی وقتی که چیزی از مموری خوانده نشده است)،
\item 
نتیجه \lr{ALU} و
\item 
عدد ریجستر مقصد.
\end{itemize}
\end{itemize}

\subsection{اتفاقات هنگام اجرا}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|c|c|}
\hline
&
\texttt{EXE}&
\texttt{MEM}\\
\hline
\hline
a. &
\texttt{-100 + R6}&
Write value to memory \\
\hline
b. &
\texttt{R1 Or R0} &
Nothing \\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}

\section{\lr{Execution} در یک \lr{CPU} عه \lr{Pipeline} شده}
هیچ سیگنالی در 
\lr{\texttt{IF}}
و
\lr{\texttt{ID}}
وارد نمی‌شود، باقی سیگنال‌ها:
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|c|c|c|}
\hline
&
\texttt{EXE} &
\texttt{MEM}&
\texttt{WB}
\\
\hline
\hline
a. &
\makecell[l]{
ALUSrc = 1 \\
ALUOp = 00 \\
RegDst = 0}&
\makecell[l]{
Branch = 0 \\
MemWrite = 0 \\
MemRead = 1}&
\makecell[l]{
MemToReg = 0 \\
RegWrite = 1}
\\
\hline
b. &
\makecell[l]{
ALUSrc = 0 \\
ALUOp = 10 \\
RegDst = 1}&
\makecell[l]{
Branch = 0 \\
MemWrite = 0 \\
MemRead = 0}&
\makecell[l]{
MemToReg = 1 \\
RegWrite = 1}
\\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}
\section{\lr{Hazard}ها}

\begin{latin}
\begin{table}[H]
\begin{adjustbox}{width=\textwidth}
\begin{tabular}{|c|l|l|l|}
\hline
& Instruction & With Forw. & Without Forw.\\
\hline
a. &
\makecell[l]{
\texttt{I1: ADD R1, R2, R1} \\ 
\texttt{I2: LW R2, 0(R1)} \\ 
\texttt{I3: LW R1, 4(R1)} \\
\texttt{I4: OR R3, R1, R2}} &
\texttt{(R1)} \texttt{I3} to \texttt{I4}&
\makecell[l]{
\texttt{(R1)} \texttt{I1} to \texttt{I2}, \texttt{I3} \\
\texttt{(R2)} \texttt{I2} to \texttt{I4} \\
\texttt{(R1)} \texttt{I3} to \texttt{I4} 
}\\ 
\hline
b. &
\makecell[l]{
\texttt{I1: LW R1, 0(R1)} \\ 
\texttt{I2: AND R1, R1, R2} \\ 
\texttt{I3: LW R2, 0(R1)} \\
\texttt{I4: LW R1, 0(R3)}} &
\texttt{(R1)} \texttt{I1} to \texttt{I2}&
\makecell[l]{
\texttt{(R1)} \texttt{I1} to \texttt{I2} \\
\texttt{(R1)} \texttt{I2} to \texttt{I3} 
}\\
\hline
\end{tabular}
\end{adjustbox}
\end{table}
\end{latin}

\section{ارتباط بین \lr{Forwarding}، \lr{Hazard} و \lr{ISA Desing}}
\subsection{افزودن \lr{NOOP}}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|c|}
\hline
a. &
\makecell[l]{
\texttt{ADD R5, R2, R1} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{LW R3, 4(R5)} \\
\texttt{LW R2, 0(R2)} \\
\texttt{NOOP} \\
\texttt{OR R3, R5, R3} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{SW R3, 0(R5)}
} \\
\hline
b. &
\makecell[l]{
\texttt{LW R2, 0(R1)} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{AND R1, R2, R1} \\
\texttt{LW R3, 0(R2)} \\
\texttt{NOOP} \\
\texttt{LW R1, 0(R1)} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{SW R1, 0(R2)}
} \\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}
\subsection{جابجا کردن دستورات}
\begin{latin}
\begin{table}[H]
\begin{center}
\begin{tabular}{|c|c|}
\hline
a. &
\makecell[l]{
\texttt{ADD R5, R2, R1} \\
\texttt{LW R3, 4(R5)} \\
\texttt{NOOP} \\
\texttt{LW R2, 0(R2)} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{OR R3, R5, R3} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{SW R3, 0(R5)}
} \\
\hline
b. &
\makecell[l]{
\texttt{LW R2, 0(R1)} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{AND R1, R2, R1} \\
\texttt{LW R3, 0(R2)} \\
\texttt{NOOP} \\
\texttt{LW R1, 0(R1)} \\
\texttt{NOOP} \\
\texttt{NOOP} \\
\texttt{SW R1, 0(R2)}
} \\
\hline
\end{tabular}
\end{center}
\end{table}
\end{latin}
\end{document}