// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mm2_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        A,
        p_cast16,
        tmp_address0,
        tmp_ce0,
        tmp_we0,
        tmp_d0,
        B
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] A;
input  [31:0] p_cast16;
output  [7:0] tmp_address0;
output   tmp_ce0;
output   tmp_we0;
output  [31:0] tmp_d0;
input  [63:0] B;

reg ap_idle;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg m_axi_gmem_RREADY;
reg tmp_ce0;
reg tmp_we0;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage9;
reg   [0:0] exitcond_flatten_reg_2334;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state10_io;
wire    ap_block_state42_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_subdone;
reg    ap_condition_exit_pp0_iter0_stage9;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage31;
reg    ap_block_state32_pp0_stage31_iter0;
reg    ap_block_state32_io;
reg    ap_block_pp0_stage31_subdone;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage31;
wire    ap_block_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state33_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [44:0] p_cast16_cast_fu_575_p1;
reg   [44:0] p_cast16_cast_reg_2309;
reg   [4:0] indvars_iv29_load_reg_2329;
wire   [0:0] exitcond_flatten_fu_632_p2;
reg   [4:0] indvars_iv25_load_reg_2338;
wire   [0:0] exitcond285412_fu_647_p2;
reg   [0:0] exitcond285412_reg_2343;
wire   [4:0] indvars_iv_next30_dup393_fu_653_p2;
reg   [4:0] indvars_iv_next30_dup393_reg_2349;
wire  signed [61:0] empty_95_fu_691_p3;
reg  signed [61:0] empty_95_reg_2354;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state2_io;
reg    ap_block_state34_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire  signed [62:0] p_v_fu_714_p1;
reg  signed [62:0] p_v_reg_2366;
reg   [63:0] gmem_addr_3_reg_2384;
reg   [63:0] gmem_addr_5_reg_2390;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg    ap_block_state35_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [63:0] gmem_addr_7_reg_2396;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg    ap_block_state36_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [63:0] gmem_addr_9_reg_2402;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_state37_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [63:0] gmem_addr_11_reg_2408;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state6_io;
reg    ap_block_state38_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [63:0] gmem_addr_13_reg_2414;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state7_io;
reg    ap_block_state39_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [63:0] gmem_addr_15_reg_2420;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state8_io;
reg    ap_block_state40_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg  signed [31:0] gmem_addr_1_read_reg_2426;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state9_io;
wire    ap_block_state41_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
reg   [63:0] gmem_addr_reg_2431;
reg   [31:0] mul21_u0_32fixp_0_cast_mid2_v_reg_2437;
reg    ap_block_pp0_stage9_11001;
reg  signed [31:0] gmem_addr_3_read_reg_2442;
reg   [63:0] gmem_addr_17_reg_2447;
reg   [31:0] mul21_u0_32fixp_1_cast_mid2_v_reg_2453;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage10_11001;
reg  signed [31:0] gmem_addr_5_read_reg_2458;
reg   [63:0] gmem_addr_19_reg_2463;
reg   [31:0] mul21_u0_32fixp_2_cast_mid2_v_reg_2469;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state12_io;
reg    ap_block_pp0_stage11_11001;
reg  signed [31:0] gmem_addr_7_read_reg_2474;
reg   [63:0] gmem_addr_21_reg_2479;
reg   [31:0] mul21_u0_32fixp_3_cast_mid2_v_reg_2485;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage12_11001;
reg  signed [31:0] gmem_addr_9_read_reg_2490;
reg   [63:0] gmem_addr_23_reg_2495;
reg   [31:0] mul21_u0_32fixp_4_cast_mid2_v_reg_2501;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state14_io;
reg    ap_block_pp0_stage13_11001;
reg  signed [31:0] gmem_addr_11_read_reg_2506;
reg   [63:0] gmem_addr_25_reg_2511;
reg   [31:0] mul21_u0_32fixp_5_cast_mid2_v_reg_2517;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state15_io;
reg    ap_block_pp0_stage14_11001;
reg  signed [31:0] gmem_addr_13_read_reg_2522;
reg   [63:0] gmem_addr_27_reg_2527;
reg   [63:0] gmem_addr_29_reg_2533;
reg   [31:0] mul21_u0_32fixp_6_cast_mid2_v_reg_2539;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state16_io;
reg    ap_block_pp0_stage15_11001;
reg  signed [31:0] gmem_addr_15_read_reg_2544;
wire   [4:0] indvars_iv25_mid2_fu_1069_p3;
reg   [4:0] indvars_iv25_mid2_reg_2549;
reg    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_state17_io;
reg    ap_block_pp0_stage16_11001;
reg   [31:0] mul21_u0_32fixp_7_cast_mid2_v_reg_2554;
reg  signed [31:0] gmem_addr_read_reg_2559;
wire   [3:0] empty_111_fu_1093_p1;
reg   [3:0] empty_111_reg_2564;
reg   [63:0] gmem_addr_2_reg_2577;
reg   [31:0] mul21_u0_32fixp_8_cast_mid2_v_reg_2583;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_state18_io;
reg    ap_block_pp0_stage17_11001;
reg  signed [31:0] gmem_addr_17_read_reg_2588;
wire  signed [6:0] p_cast190_cast_fu_1152_p4;
reg  signed [6:0] p_cast190_cast_reg_2593;
reg   [63:0] gmem_addr_4_reg_2600;
reg   [31:0] mul21_u0_32fixp_9_cast_mid2_v_reg_2606;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_state19_io;
reg    ap_block_pp0_stage18_11001;
reg  signed [31:0] gmem_addr_19_read_reg_2611;
wire  signed [7:0] p_cast191_cast_fu_1208_p4;
reg  signed [7:0] p_cast191_cast_reg_2616;
reg   [63:0] gmem_addr_6_reg_2622;
reg   [31:0] mul21_u0_32fixp_10_cast_mid2_v_reg_2628;
reg    ap_block_state20_pp0_stage19_iter0;
reg    ap_block_state20_io;
reg    ap_block_pp0_stage19_11001;
reg  signed [31:0] gmem_addr_21_read_reg_2633;
reg   [63:0] gmem_addr_8_reg_2638;
reg   [31:0] mul21_u0_32fixp_11_cast_mid2_v_reg_2644;
reg    ap_block_state21_pp0_stage20_iter0;
reg    ap_block_state21_io;
reg    ap_block_pp0_stage20_11001;
reg  signed [31:0] gmem_addr_23_read_reg_2649;
wire  signed [8:0] p_cast193_cast_fu_1314_p4;
reg  signed [8:0] p_cast193_cast_reg_2654;
reg   [63:0] gmem_addr_10_reg_2659;
reg   [31:0] mul21_u0_32fixp_12_cast_mid2_v_reg_2665;
reg    ap_block_state22_pp0_stage21_iter0;
reg    ap_block_state22_io;
reg    ap_block_pp0_stage21_11001;
reg  signed [31:0] gmem_addr_25_read_reg_2670;
wire  signed [8:0] p_cast194_cast_fu_1370_p4;
reg  signed [8:0] p_cast194_cast_reg_2675;
reg   [63:0] gmem_addr_12_reg_2680;
reg   [31:0] mul21_u0_32fixp_13_cast_mid2_v_reg_2686;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_block_state23_io;
reg    ap_block_pp0_stage22_11001;
reg  signed [31:0] gmem_addr_27_read_reg_2691;
reg   [63:0] gmem_addr_14_reg_2696;
reg   [31:0] mul21_u0_32fixp_14_cast_mid2_v_reg_2702;
reg    ap_block_state24_pp0_stage23_iter0;
reg    ap_block_state24_io;
reg    ap_block_pp0_stage23_11001;
reg  signed [31:0] gmem_addr_29_read_reg_2707;
reg   [63:0] gmem_addr_16_reg_2712;
reg   [31:0] mul21_u0_32fixp_15_cast_mid2_v_reg_2718;
reg    ap_block_state25_pp0_stage24_iter0;
reg    ap_block_state25_io;
reg    ap_block_pp0_stage24_11001;
reg  signed [31:0] gmem_addr_2_read_reg_2723;
reg   [63:0] gmem_addr_18_reg_2728;
reg   [31:0] mul26_u0_32fixp_reg_2734;
reg    ap_block_state26_pp0_stage25_iter0;
reg    ap_block_state26_io;
reg    ap_block_pp0_stage25_11001;
reg  signed [31:0] gmem_addr_4_read_reg_2739;
reg   [63:0] gmem_addr_20_reg_2744;
reg   [31:0] mul26_u0_32fixp_1_reg_2750;
reg    ap_block_state27_pp0_stage26_iter0;
reg    ap_block_state27_io;
reg    ap_block_pp0_stage26_11001;
reg  signed [31:0] gmem_addr_6_read_reg_2755;
reg   [63:0] gmem_addr_22_reg_2760;
reg   [31:0] mul26_u0_32fixp_2_reg_2766;
reg    ap_block_state28_pp0_stage27_iter0;
reg    ap_block_state28_io;
reg    ap_block_pp0_stage27_11001;
reg  signed [31:0] gmem_addr_8_read_reg_2771;
reg   [63:0] gmem_addr_24_reg_2776;
reg  signed [31:0] gmem_addr_10_read_reg_2782;
reg    ap_block_state29_pp0_stage28_iter0;
reg    ap_block_state29_io;
reg    ap_block_pp0_stage28_11001;
reg   [63:0] gmem_addr_26_reg_2787;
wire   [31:0] tmp2_fu_1807_p2;
reg   [31:0] tmp2_reg_2793;
reg   [31:0] mul26_u0_32fixp_4_reg_2798;
reg    ap_block_state30_pp0_stage29_iter0;
reg    ap_block_state30_io;
reg    ap_block_pp0_stage29_11001;
reg  signed [31:0] gmem_addr_12_read_reg_2803;
reg   [63:0] gmem_addr_28_reg_2808;
reg   [31:0] mul26_u0_32fixp_5_reg_2814;
reg    ap_block_state31_pp0_stage30_iter0;
reg    ap_block_state31_io;
reg    ap_block_pp0_stage30_11001;
reg  signed [31:0] gmem_addr_14_read_reg_2819;
reg   [63:0] gmem_addr_30_reg_2824;
reg   [63:0] gmem_addr_31_reg_2830;
wire   [3:0] empty_94_fu_1958_p1;
reg   [3:0] empty_94_reg_2836;
reg    ap_block_pp0_stage31_11001;
reg   [31:0] mul26_u0_32fixp_6_reg_2841;
reg  signed [31:0] gmem_addr_16_read_reg_2846;
reg  signed [31:0] gmem_addr_18_read_reg_2851;
wire   [31:0] tmp5_fu_2030_p2;
reg   [31:0] tmp5_reg_2856;
reg   [31:0] mul26_u0_32fixp_8_reg_2861;
reg  signed [31:0] gmem_addr_20_read_reg_2866;
reg  signed [31:0] gmem_addr_22_read_reg_2871;
wire   [31:0] tmp10_fu_2080_p2;
reg   [31:0] tmp10_reg_2876;
reg   [31:0] mul26_u0_32fixp_s_reg_2881;
reg  signed [31:0] gmem_addr_24_read_reg_2886;
reg  signed [31:0] gmem_addr_26_read_reg_2891;
wire   [31:0] tmp11_fu_2129_p2;
reg   [31:0] tmp11_reg_2896;
reg   [31:0] mul26_u0_32fixp_11_reg_2901;
reg  signed [31:0] gmem_addr_28_read_reg_2906;
reg   [31:0] mul26_u0_32fixp_12_reg_2911;
reg  signed [31:0] gmem_addr_30_read_reg_2916;
reg   [31:0] mul26_u0_32fixp_13_reg_2921;
reg  signed [31:0] gmem_addr_31_read_reg_2926;
wire   [31:0] add31_u0_32fixp_15_fu_2251_p2;
reg   [31:0] add31_u0_32fixp_15_reg_2931;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] p_cast188_fu_2263_p1;
wire  signed [63:0] mul21_u0_32fixp_0_cast_mid2_v_v_v_v_fu_704_p1;
wire  signed [63:0] mul21_u0_32fixp_1_cast_mid2_v_v_v_v_fu_723_p1;
wire  signed [63:0] mul21_u0_32fixp_2_cast_mid2_v_v_v_v_fu_738_p1;
wire  signed [63:0] mul21_u0_32fixp_3_cast_mid2_v_v_v_v_fu_753_p1;
wire  signed [63:0] mul21_u0_32fixp_4_cast_mid2_v_v_v_v_fu_768_p1;
wire  signed [63:0] mul21_u0_32fixp_5_cast_mid2_v_v_v_v_fu_783_p1;
wire  signed [63:0] mul21_u0_32fixp_6_cast_mid2_v_v_v_v_fu_798_p1;
wire  signed [63:0] mul21_u0_32fixp_7_cast_mid2_v_v_v_v_fu_813_p1;
wire  signed [63:0] mul21_u0_32fixp_8_cast_mid2_v_v_v_v_fu_828_p1;
wire  signed [63:0] mul21_u0_32fixp_9_cast_mid2_v_v_v_v_fu_861_p1;
wire  signed [63:0] mul21_u0_32fixp_10_cast_mid2_v_v_v_v_fu_894_p1;
wire  signed [63:0] mul21_u0_32fixp_11_cast_mid2_v_v_v_v_fu_927_p1;
wire  signed [63:0] mul21_u0_32fixp_12_cast_mid2_v_v_v_v_fu_960_p1;
wire  signed [63:0] mul21_u0_32fixp_13_cast_mid2_v_v_v_v_fu_993_p1;
wire  signed [63:0] mul21_u0_32fixp_14_cast_mid2_v_v_v_v_fu_1026_p1;
wire  signed [63:0] mul21_u0_32fixp_15_cast_mid2_v_v_v_v_fu_1041_p1;
wire  signed [63:0] p_cast34_cast_fu_1124_p1;
wire  signed [63:0] p_cast38_cast_fu_1180_p1;
wire  signed [63:0] p_cast42_cast_fu_1236_p1;
wire  signed [63:0] p_cast45_cast_fu_1286_p1;
wire  signed [63:0] p_cast49_cast_fu_1342_p1;
wire  signed [63:0] p_cast52_cast_fu_1398_p1;
wire  signed [63:0] p_cast55_cast_fu_1448_p1;
wire  signed [63:0] p_cast58_cast_fu_1498_p1;
wire  signed [63:0] p_cast61_cast_fu_1554_p1;
wire  signed [63:0] p_cast64_cast_fu_1614_p1;
wire  signed [63:0] p_cast67_cast_fu_1674_p1;
wire  signed [63:0] p_cast70_cast_fu_1734_p1;
wire  signed [63:0] p_cast73_cast_fu_1788_p1;
wire  signed [63:0] p_cast76_cast_fu_1857_p1;
wire  signed [63:0] p_cast79_cast_fu_1911_p1;
wire  signed [63:0] p_cast82_cast_fu_1943_p1;
reg   [4:0] indvars_iv25_fu_148;
wire   [4:0] indvars_iv_next26_fu_1984_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_indvars_iv25_load;
reg   [4:0] indvars_iv29_fu_152;
wire   [4:0] indvars_iv29_cast15_mid2_v_fu_1953_p3;
reg   [4:0] ap_sig_allocacmp_indvars_iv29_load;
reg   [8:0] indvar_flatten_fu_156;
wire   [8:0] indvar_flatten_next_fu_638_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [3:0] empty_fu_600_p1;
wire   [9:0] tmp_5_fu_604_p3;
wire   [63:0] p_cast155_fu_612_p1;
wire   [63:0] empty_91_fu_616_p2;
wire   [3:0] empty_93_fu_659_p1;
wire   [9:0] p_mid1_fu_663_p3;
wire   [63:0] p_cast155_mid1_fu_671_p1;
wire   [63:0] p_mid1116_fu_675_p2;
wire   [61:0] p_cast_mid1_fu_681_p4;
wire   [61:0] p_cast_fu_622_p4;
wire   [62:0] empty_96_fu_717_p2;
wire   [62:0] empty_97_fu_733_p2;
wire   [62:0] empty_98_fu_748_p2;
wire   [62:0] empty_99_fu_763_p2;
wire   [62:0] empty_100_fu_778_p2;
wire   [62:0] empty_101_fu_793_p2;
wire   [62:0] empty_102_fu_808_p2;
wire   [62:0] empty_103_fu_823_p2;
wire   [31:0] mul21_u0_32fixp_0_cast_mid2_v_v_fu_841_p1;
wire   [44:0] mul21_u0_32fixp_0_cast_mid2_v_v_fu_841_p2;
wire   [62:0] empty_104_fu_856_p2;
wire   [31:0] mul21_u0_32fixp_1_cast_mid2_v_v_fu_874_p1;
wire   [44:0] mul21_u0_32fixp_1_cast_mid2_v_v_fu_874_p2;
wire   [62:0] empty_105_fu_889_p2;
wire   [31:0] mul21_u0_32fixp_2_cast_mid2_v_v_fu_907_p1;
wire   [44:0] mul21_u0_32fixp_2_cast_mid2_v_v_fu_907_p2;
wire   [62:0] empty_106_fu_922_p2;
wire   [31:0] mul21_u0_32fixp_3_cast_mid2_v_v_fu_940_p1;
wire   [44:0] mul21_u0_32fixp_3_cast_mid2_v_v_fu_940_p2;
wire   [62:0] empty_107_fu_955_p2;
wire   [31:0] mul21_u0_32fixp_4_cast_mid2_v_v_fu_973_p1;
wire   [44:0] mul21_u0_32fixp_4_cast_mid2_v_v_fu_973_p2;
wire   [62:0] empty_108_fu_988_p2;
wire   [31:0] mul21_u0_32fixp_5_cast_mid2_v_v_fu_1006_p1;
wire   [44:0] mul21_u0_32fixp_5_cast_mid2_v_v_fu_1006_p2;
wire   [62:0] empty_109_fu_1021_p2;
wire   [62:0] empty_110_fu_1036_p2;
wire   [31:0] mul21_u0_32fixp_6_cast_mid2_v_v_fu_1054_p1;
wire   [44:0] mul21_u0_32fixp_6_cast_mid2_v_v_fu_1054_p2;
wire   [31:0] mul21_u0_32fixp_7_cast_mid2_v_v_fu_1078_p1;
wire   [44:0] mul21_u0_32fixp_7_cast_mid2_v_v_fu_1078_p2;
wire   [5:0] tmp_8_fu_1097_p3;
wire   [63:0] p_cast189_fu_1105_p1;
wire   [63:0] empty_112_fu_1109_p2;
wire   [61:0] p_cast1_fu_1114_p4;
wire   [31:0] mul21_u0_32fixp_8_cast_mid2_v_v_fu_1137_p1;
wire   [44:0] mul21_u0_32fixp_8_cast_mid2_v_v_fu_1137_p2;
wire   [63:0] p_cast190_cast_cast_fu_1161_p1;
wire   [63:0] empty_114_fu_1165_p2;
wire   [61:0] p_cast2_fu_1170_p4;
wire   [31:0] mul21_u0_32fixp_9_cast_mid2_v_v_fu_1193_p1;
wire   [44:0] mul21_u0_32fixp_9_cast_mid2_v_v_fu_1193_p2;
wire   [63:0] p_cast191_cast_cast_fu_1217_p1;
wire   [63:0] empty_116_fu_1221_p2;
wire   [61:0] p_cast3_fu_1226_p4;
wire   [31:0] mul21_u0_32fixp_10_cast_mid2_v_v_fu_1249_p1;
wire   [44:0] mul21_u0_32fixp_10_cast_mid2_v_v_fu_1249_p2;
wire  signed [7:0] p_cast192_cast_fu_1264_p1;
wire   [63:0] p_cast192_cast_cast_fu_1267_p1;
wire   [63:0] empty_118_fu_1271_p2;
wire   [61:0] p_cast4_fu_1276_p4;
wire   [31:0] mul21_u0_32fixp_11_cast_mid2_v_v_fu_1299_p1;
wire   [44:0] mul21_u0_32fixp_11_cast_mid2_v_v_fu_1299_p2;
wire   [63:0] p_cast193_cast_cast_fu_1323_p1;
wire   [63:0] empty_120_fu_1327_p2;
wire   [61:0] p_cast5_fu_1332_p4;
wire   [31:0] mul21_u0_32fixp_12_cast_mid2_v_v_fu_1355_p1;
wire   [44:0] mul21_u0_32fixp_12_cast_mid2_v_v_fu_1355_p2;
wire   [63:0] p_cast194_cast_cast_fu_1379_p1;
wire   [63:0] empty_122_fu_1383_p2;
wire   [61:0] p_cast6_fu_1388_p4;
wire   [31:0] mul21_u0_32fixp_13_cast_mid2_v_v_fu_1411_p1;
wire   [44:0] mul21_u0_32fixp_13_cast_mid2_v_v_fu_1411_p2;
wire  signed [8:0] p_cast195_cast_fu_1426_p1;
wire   [63:0] p_cast195_cast_cast_fu_1429_p1;
wire   [63:0] empty_124_fu_1433_p2;
wire   [61:0] p_cast7_fu_1438_p4;
wire   [31:0] mul21_u0_32fixp_14_cast_mid2_v_v_fu_1461_p1;
wire   [44:0] mul21_u0_32fixp_14_cast_mid2_v_v_fu_1461_p2;
wire  signed [8:0] p_cast196_cast_fu_1476_p1;
wire   [63:0] p_cast196_cast_cast_fu_1479_p1;
wire   [63:0] empty_126_fu_1483_p2;
wire   [61:0] p_cast8_fu_1488_p4;
wire   [31:0] mul21_u0_32fixp_15_cast_mid2_v_v_fu_1511_p1;
wire   [44:0] mul21_u0_32fixp_15_cast_mid2_v_v_fu_1511_p2;
wire   [9:0] p_cast197_cast_fu_1526_p4;
wire   [63:0] p_cast197_cast_cast_fu_1535_p1;
wire   [63:0] empty_128_fu_1539_p2;
wire   [61:0] p_cast9_fu_1544_p4;
wire   [31:0] empty_113_fu_1570_p0;
wire   [47:0] empty_113_fu_1570_p2;
wire   [9:0] p_cast198_cast_fu_1586_p4;
wire   [63:0] p_cast198_cast_cast_fu_1595_p1;
wire   [63:0] empty_130_fu_1599_p2;
wire   [61:0] p_cast10_fu_1604_p4;
wire   [31:0] empty_115_fu_1630_p0;
wire   [47:0] empty_115_fu_1630_p2;
wire   [9:0] p_cast199_cast_fu_1646_p4;
wire   [63:0] p_cast199_cast_cast_fu_1655_p1;
wire   [63:0] empty_132_fu_1659_p2;
wire   [61:0] p_cast11_fu_1664_p4;
wire   [31:0] empty_117_fu_1690_p0;
wire   [47:0] empty_117_fu_1690_p2;
wire   [9:0] p_cast200_cast_fu_1706_p4;
wire   [63:0] p_cast200_cast_cast_fu_1715_p1;
wire   [63:0] empty_134_fu_1719_p2;
wire   [61:0] p_cast12_fu_1724_p4;
wire   [31:0] empty_119_fu_1750_p0;
wire   [47:0] empty_119_fu_1750_p2;
wire  signed [9:0] p_cast201_cast_fu_1766_p1;
wire   [63:0] p_cast201_cast_cast_fu_1769_p1;
wire   [63:0] empty_136_fu_1773_p2;
wire   [61:0] p_cast13_fu_1778_p4;
wire   [31:0] mul26_u0_32fixp_3_fu_1756_p4;
wire   [31:0] tmp4_fu_1802_p2;
wire   [31:0] tmp3_fu_1798_p2;
wire   [31:0] empty_121_fu_1819_p0;
wire   [47:0] empty_121_fu_1819_p2;
wire  signed [9:0] p_cast202_cast_fu_1835_p1;
wire   [63:0] p_cast202_cast_cast_fu_1838_p1;
wire   [63:0] empty_138_fu_1842_p2;
wire   [61:0] p_cast14_fu_1847_p4;
wire   [31:0] empty_123_fu_1873_p0;
wire   [47:0] empty_123_fu_1873_p2;
wire  signed [9:0] p_cast203_cast_fu_1889_p1;
wire   [63:0] p_cast203_cast_cast_fu_1892_p1;
wire   [63:0] empty_140_fu_1896_p2;
wire   [61:0] p_cast15_fu_1901_p4;
wire  signed [9:0] p_cast204_cast_fu_1921_p1;
wire   [63:0] p_cast204_cast_cast_fu_1924_p1;
wire   [63:0] empty_142_fu_1928_p2;
wire   [61:0] p_cast17_fu_1933_p4;
wire   [31:0] empty_125_fu_1968_p0;
wire   [47:0] empty_125_fu_1968_p2;
wire   [31:0] empty_127_fu_2005_p0;
wire   [47:0] empty_127_fu_2005_p2;
wire   [31:0] mul26_u0_32fixp_7_fu_2011_p4;
wire   [31:0] tmp7_fu_2025_p2;
wire   [31:0] tmp6_fu_2021_p2;
wire   [31:0] empty_129_fu_2042_p0;
wire   [47:0] empty_129_fu_2042_p2;
wire   [31:0] empty_131_fu_2064_p0;
wire   [47:0] empty_131_fu_2064_p2;
wire   [31:0] mul26_u0_32fixp_9_fu_2070_p4;
wire   [31:0] empty_133_fu_2091_p0;
wire   [47:0] empty_133_fu_2091_p2;
wire   [31:0] empty_135_fu_2113_p0;
wire   [47:0] empty_135_fu_2113_p2;
wire   [31:0] mul26_u0_32fixp_10_fu_2119_p4;
wire   [31:0] empty_137_fu_2140_p0;
wire   [47:0] empty_137_fu_2140_p2;
wire   [31:0] empty_139_fu_2162_p0;
wire   [47:0] empty_139_fu_2162_p2;
wire   [31:0] empty_141_fu_2184_p0;
wire   [47:0] empty_141_fu_2184_p2;
wire   [31:0] empty_143_fu_2206_p0;
wire   [47:0] empty_143_fu_2206_p2;
wire   [31:0] mul26_u0_32fixp_14_fu_2212_p4;
wire   [31:0] tmp14_fu_2234_p2;
wire   [31:0] tmp13_fu_2230_p2;
wire   [31:0] tmp12_fu_2239_p2;
wire   [31:0] tmp9_fu_2226_p2;
wire   [31:0] tmp8_fu_2245_p2;
wire   [31:0] tmp1_fu_2222_p2;
wire   [7:0] tmp_3_fu_2257_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [31:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
reg    ap_block_pp0_stage29_subdone;
reg    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [47:0] empty_113_fu_1570_p00;
wire   [47:0] empty_115_fu_1630_p00;
wire   [47:0] empty_117_fu_1690_p00;
wire   [47:0] empty_119_fu_1750_p00;
wire   [47:0] empty_121_fu_1819_p00;
wire   [47:0] empty_123_fu_1873_p00;
wire   [47:0] empty_125_fu_1968_p00;
wire   [47:0] empty_127_fu_2005_p00;
wire   [47:0] empty_129_fu_2042_p00;
wire   [47:0] empty_131_fu_2064_p00;
wire   [47:0] empty_133_fu_2091_p00;
wire   [47:0] empty_135_fu_2113_p00;
wire   [47:0] empty_137_fu_2140_p00;
wire   [47:0] empty_139_fu_2162_p00;
wire   [47:0] empty_141_fu_2184_p00;
wire   [47:0] empty_143_fu_2206_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U1(
    .din0(gmem_addr_1_read_reg_2426),
    .din1(mul21_u0_32fixp_0_cast_mid2_v_v_fu_841_p1),
    .dout(mul21_u0_32fixp_0_cast_mid2_v_v_fu_841_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U2(
    .din0(gmem_addr_3_read_reg_2442),
    .din1(mul21_u0_32fixp_1_cast_mid2_v_v_fu_874_p1),
    .dout(mul21_u0_32fixp_1_cast_mid2_v_v_fu_874_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U3(
    .din0(gmem_addr_5_read_reg_2458),
    .din1(mul21_u0_32fixp_2_cast_mid2_v_v_fu_907_p1),
    .dout(mul21_u0_32fixp_2_cast_mid2_v_v_fu_907_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U4(
    .din0(gmem_addr_7_read_reg_2474),
    .din1(mul21_u0_32fixp_3_cast_mid2_v_v_fu_940_p1),
    .dout(mul21_u0_32fixp_3_cast_mid2_v_v_fu_940_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U5(
    .din0(gmem_addr_9_read_reg_2490),
    .din1(mul21_u0_32fixp_4_cast_mid2_v_v_fu_973_p1),
    .dout(mul21_u0_32fixp_4_cast_mid2_v_v_fu_973_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U6(
    .din0(gmem_addr_11_read_reg_2506),
    .din1(mul21_u0_32fixp_5_cast_mid2_v_v_fu_1006_p1),
    .dout(mul21_u0_32fixp_5_cast_mid2_v_v_fu_1006_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U7(
    .din0(gmem_addr_13_read_reg_2522),
    .din1(mul21_u0_32fixp_6_cast_mid2_v_v_fu_1054_p1),
    .dout(mul21_u0_32fixp_6_cast_mid2_v_v_fu_1054_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U8(
    .din0(gmem_addr_15_read_reg_2544),
    .din1(mul21_u0_32fixp_7_cast_mid2_v_v_fu_1078_p1),
    .dout(mul21_u0_32fixp_7_cast_mid2_v_v_fu_1078_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U9(
    .din0(gmem_addr_read_reg_2559),
    .din1(mul21_u0_32fixp_8_cast_mid2_v_v_fu_1137_p1),
    .dout(mul21_u0_32fixp_8_cast_mid2_v_v_fu_1137_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U10(
    .din0(gmem_addr_17_read_reg_2588),
    .din1(mul21_u0_32fixp_9_cast_mid2_v_v_fu_1193_p1),
    .dout(mul21_u0_32fixp_9_cast_mid2_v_v_fu_1193_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U11(
    .din0(gmem_addr_19_read_reg_2611),
    .din1(mul21_u0_32fixp_10_cast_mid2_v_v_fu_1249_p1),
    .dout(mul21_u0_32fixp_10_cast_mid2_v_v_fu_1249_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U12(
    .din0(gmem_addr_21_read_reg_2633),
    .din1(mul21_u0_32fixp_11_cast_mid2_v_v_fu_1299_p1),
    .dout(mul21_u0_32fixp_11_cast_mid2_v_v_fu_1299_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U13(
    .din0(gmem_addr_23_read_reg_2649),
    .din1(mul21_u0_32fixp_12_cast_mid2_v_v_fu_1355_p1),
    .dout(mul21_u0_32fixp_12_cast_mid2_v_v_fu_1355_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U14(
    .din0(gmem_addr_25_read_reg_2670),
    .din1(mul21_u0_32fixp_13_cast_mid2_v_v_fu_1411_p1),
    .dout(mul21_u0_32fixp_13_cast_mid2_v_v_fu_1411_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U15(
    .din0(gmem_addr_27_read_reg_2691),
    .din1(mul21_u0_32fixp_14_cast_mid2_v_v_fu_1461_p1),
    .dout(mul21_u0_32fixp_14_cast_mid2_v_v_fu_1461_p2)
);

mm2_mul_32s_32ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
mul_32s_32ns_45_1_1_U16(
    .din0(gmem_addr_29_read_reg_2707),
    .din1(mul21_u0_32fixp_15_cast_mid2_v_v_fu_1511_p1),
    .dout(mul21_u0_32fixp_15_cast_mid2_v_v_fu_1511_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U17(
    .din0(empty_113_fu_1570_p0),
    .din1(gmem_addr_2_read_reg_2723),
    .dout(empty_113_fu_1570_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U18(
    .din0(empty_115_fu_1630_p0),
    .din1(gmem_addr_4_read_reg_2739),
    .dout(empty_115_fu_1630_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U19(
    .din0(empty_117_fu_1690_p0),
    .din1(gmem_addr_6_read_reg_2755),
    .dout(empty_117_fu_1690_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U20(
    .din0(empty_119_fu_1750_p0),
    .din1(gmem_addr_8_read_reg_2771),
    .dout(empty_119_fu_1750_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U21(
    .din0(empty_121_fu_1819_p0),
    .din1(gmem_addr_10_read_reg_2782),
    .dout(empty_121_fu_1819_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U22(
    .din0(empty_123_fu_1873_p0),
    .din1(gmem_addr_12_read_reg_2803),
    .dout(empty_123_fu_1873_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U23(
    .din0(empty_125_fu_1968_p0),
    .din1(gmem_addr_14_read_reg_2819),
    .dout(empty_125_fu_1968_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U24(
    .din0(empty_127_fu_2005_p0),
    .din1(gmem_addr_16_read_reg_2846),
    .dout(empty_127_fu_2005_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U25(
    .din0(empty_129_fu_2042_p0),
    .din1(gmem_addr_18_read_reg_2851),
    .dout(empty_129_fu_2042_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U26(
    .din0(empty_131_fu_2064_p0),
    .din1(gmem_addr_20_read_reg_2866),
    .dout(empty_131_fu_2064_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U27(
    .din0(empty_133_fu_2091_p0),
    .din1(gmem_addr_22_read_reg_2871),
    .dout(empty_133_fu_2091_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U28(
    .din0(empty_135_fu_2113_p0),
    .din1(gmem_addr_24_read_reg_2886),
    .dout(empty_135_fu_2113_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U29(
    .din0(empty_137_fu_2140_p0),
    .din1(gmem_addr_26_read_reg_2891),
    .dout(empty_137_fu_2140_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U30(
    .din0(empty_139_fu_2162_p0),
    .din1(gmem_addr_28_read_reg_2906),
    .dout(empty_139_fu_2162_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U31(
    .din0(empty_141_fu_2184_p0),
    .din1(gmem_addr_30_read_reg_2916),
    .dout(empty_141_fu_2184_p2)
);

mm2_mul_32ns_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32ns_32s_48_1_1_U32(
    .din0(empty_143_fu_2206_p0),
    .din1(gmem_addr_31_read_reg_2926),
    .dout(empty_143_fu_2206_p2)
);

mm2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage9),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage9)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((exitcond_flatten_fu_632_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_156 <= indvar_flatten_next_fu_638_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_156 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        indvars_iv25_fu_148 <= 5'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        indvars_iv25_fu_148 <= indvars_iv_next26_fu_1984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        indvars_iv29_fu_152 <= 5'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        indvars_iv29_fu_152 <= indvars_iv29_cast15_mid2_v_fu_1953_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        add31_u0_32fixp_15_reg_2931 <= add31_u0_32fixp_15_fu_2251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        empty_111_reg_2564 <= empty_111_fu_1093_p1;
        gmem_addr_2_reg_2577 <= p_cast34_cast_fu_1124_p1;
        gmem_addr_read_reg_2559 <= m_axi_gmem_RDATA;
        indvars_iv25_mid2_reg_2549 <= indvars_iv25_mid2_fu_1069_p3;
        mul21_u0_32fixp_7_cast_mid2_v_reg_2554 <= {{mul21_u0_32fixp_7_cast_mid2_v_v_fu_1078_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        empty_94_reg_2836 <= empty_94_fu_1958_p1;
        gmem_addr_16_read_reg_2846 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_6_reg_2841 <= {{empty_125_fu_1968_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_632_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_95_reg_2354 <= empty_95_fu_691_p3;
        exitcond285412_reg_2343 <= exitcond285412_fu_647_p2;
        indvars_iv25_load_reg_2338 <= ap_sig_allocacmp_indvars_iv25_load;
        indvars_iv_next30_dup393_reg_2349 <= indvars_iv_next30_dup393_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_2334 <= exitcond_flatten_fu_632_p2;
        gmem_addr_18_read_reg_2851 <= m_axi_gmem_RDATA;
        indvars_iv29_load_reg_2329 <= ap_sig_allocacmp_indvars_iv29_load;
        p_cast16_cast_reg_2309[31 : 0] <= p_cast16_cast_fu_575_p1[31 : 0];
        tmp5_reg_2856 <= tmp5_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_10_read_reg_2782 <= m_axi_gmem_RDATA;
        gmem_addr_26_reg_2787 <= p_cast73_cast_fu_1788_p1;
        tmp2_reg_2793 <= tmp2_fu_1807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_10_reg_2659 <= p_cast49_cast_fu_1342_p1;
        gmem_addr_23_read_reg_2649 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_11_cast_mid2_v_reg_2644 <= {{mul21_u0_32fixp_11_cast_mid2_v_v_fu_1299_p2[44:13]}};
        p_cast193_cast_reg_2654[5 : 2] <= p_cast193_cast_fu_1314_p4[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_11_read_reg_2506 <= m_axi_gmem_RDATA;
        gmem_addr_25_reg_2511 <= mul21_u0_32fixp_13_cast_mid2_v_v_v_v_fu_993_p1;
        mul21_u0_32fixp_4_cast_mid2_v_reg_2501 <= {{mul21_u0_32fixp_4_cast_mid2_v_v_fu_973_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_11_reg_2408 <= mul21_u0_32fixp_5_cast_mid2_v_v_v_v_fu_783_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_12_read_reg_2803 <= m_axi_gmem_RDATA;
        gmem_addr_28_reg_2808 <= p_cast76_cast_fu_1857_p1;
        mul26_u0_32fixp_4_reg_2798 <= {{empty_121_fu_1819_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_12_reg_2680 <= p_cast52_cast_fu_1398_p1;
        gmem_addr_25_read_reg_2670 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_12_cast_mid2_v_reg_2665 <= {{mul21_u0_32fixp_12_cast_mid2_v_v_fu_1355_p2[44:13]}};
        p_cast194_cast_reg_2675[5 : 2] <= p_cast194_cast_fu_1370_p4[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_13_read_reg_2522 <= m_axi_gmem_RDATA;
        gmem_addr_27_reg_2527 <= mul21_u0_32fixp_14_cast_mid2_v_v_v_v_fu_1026_p1;
        gmem_addr_29_reg_2533 <= mul21_u0_32fixp_15_cast_mid2_v_v_v_v_fu_1041_p1;
        mul21_u0_32fixp_5_cast_mid2_v_reg_2517 <= {{mul21_u0_32fixp_5_cast_mid2_v_v_fu_1006_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_13_reg_2414 <= mul21_u0_32fixp_6_cast_mid2_v_v_v_v_fu_798_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_14_read_reg_2819 <= m_axi_gmem_RDATA;
        gmem_addr_30_reg_2824 <= p_cast79_cast_fu_1911_p1;
        gmem_addr_31_reg_2830 <= p_cast82_cast_fu_1943_p1;
        mul26_u0_32fixp_5_reg_2814 <= {{empty_123_fu_1873_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_14_reg_2696 <= p_cast55_cast_fu_1448_p1;
        gmem_addr_27_read_reg_2691 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_13_cast_mid2_v_reg_2686 <= {{mul21_u0_32fixp_13_cast_mid2_v_v_fu_1411_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_15_read_reg_2544 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_6_cast_mid2_v_reg_2539 <= {{mul21_u0_32fixp_6_cast_mid2_v_v_fu_1054_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_15_reg_2420 <= mul21_u0_32fixp_7_cast_mid2_v_v_v_v_fu_813_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_16_reg_2712 <= p_cast58_cast_fu_1498_p1;
        gmem_addr_29_read_reg_2707 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_14_cast_mid2_v_reg_2702 <= {{mul21_u0_32fixp_14_cast_mid2_v_v_fu_1461_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_17_read_reg_2588 <= m_axi_gmem_RDATA;
        gmem_addr_4_reg_2600 <= p_cast38_cast_fu_1180_p1;
        mul21_u0_32fixp_8_cast_mid2_v_reg_2583 <= {{mul21_u0_32fixp_8_cast_mid2_v_v_fu_1137_p2[44:13]}};
        p_cast190_cast_reg_2593[5 : 2] <= p_cast190_cast_fu_1152_p4[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_17_reg_2447 <= mul21_u0_32fixp_9_cast_mid2_v_v_v_v_fu_861_p1;
        gmem_addr_3_read_reg_2442 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_0_cast_mid2_v_reg_2437 <= {{mul21_u0_32fixp_0_cast_mid2_v_v_fu_841_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_18_reg_2728 <= p_cast61_cast_fu_1554_p1;
        gmem_addr_2_read_reg_2723 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_15_cast_mid2_v_reg_2718 <= {{mul21_u0_32fixp_15_cast_mid2_v_v_fu_1511_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_19_read_reg_2611 <= m_axi_gmem_RDATA;
        gmem_addr_6_reg_2622 <= p_cast42_cast_fu_1236_p1;
        mul21_u0_32fixp_9_cast_mid2_v_reg_2606 <= {{mul21_u0_32fixp_9_cast_mid2_v_v_fu_1193_p2[44:13]}};
        p_cast191_cast_reg_2616[5 : 2] <= p_cast191_cast_fu_1208_p4[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_19_reg_2463 <= mul21_u0_32fixp_10_cast_mid2_v_v_v_v_fu_894_p1;
        gmem_addr_5_read_reg_2458 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_1_cast_mid2_v_reg_2453 <= {{mul21_u0_32fixp_1_cast_mid2_v_v_fu_874_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_1_read_reg_2426 <= m_axi_gmem_RDATA;
        gmem_addr_reg_2431 <= mul21_u0_32fixp_8_cast_mid2_v_v_v_v_fu_828_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gmem_addr_20_read_reg_2866 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_8_reg_2861 <= {{empty_129_fu_2042_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_20_reg_2744 <= p_cast64_cast_fu_1614_p1;
        gmem_addr_4_read_reg_2739 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_reg_2734 <= {{empty_113_fu_1570_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_21_read_reg_2633 <= m_axi_gmem_RDATA;
        gmem_addr_8_reg_2638 <= p_cast45_cast_fu_1286_p1;
        mul21_u0_32fixp_10_cast_mid2_v_reg_2628 <= {{mul21_u0_32fixp_10_cast_mid2_v_v_fu_1249_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_21_reg_2479 <= mul21_u0_32fixp_11_cast_mid2_v_v_v_v_fu_927_p1;
        gmem_addr_7_read_reg_2474 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_2_cast_mid2_v_reg_2469 <= {{mul21_u0_32fixp_2_cast_mid2_v_v_fu_907_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        gmem_addr_22_read_reg_2871 <= m_axi_gmem_RDATA;
        tmp10_reg_2876 <= tmp10_fu_2080_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_22_reg_2760 <= p_cast67_cast_fu_1674_p1;
        gmem_addr_6_read_reg_2755 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_1_reg_2750 <= {{empty_115_fu_1630_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_23_reg_2495 <= mul21_u0_32fixp_12_cast_mid2_v_v_v_v_fu_960_p1;
        gmem_addr_9_read_reg_2490 <= m_axi_gmem_RDATA;
        mul21_u0_32fixp_3_cast_mid2_v_reg_2485 <= {{mul21_u0_32fixp_3_cast_mid2_v_v_fu_940_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        gmem_addr_24_read_reg_2886 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_s_reg_2881 <= {{empty_133_fu_2091_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_24_reg_2776 <= p_cast70_cast_fu_1734_p1;
        gmem_addr_8_read_reg_2771 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_2_reg_2766 <= {{empty_117_fu_1690_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        gmem_addr_26_read_reg_2891 <= m_axi_gmem_RDATA;
        tmp11_reg_2896 <= tmp11_fu_2129_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        gmem_addr_28_read_reg_2906 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_11_reg_2901 <= {{empty_137_fu_2140_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        gmem_addr_30_read_reg_2916 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_12_reg_2911 <= {{empty_139_fu_2162_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        gmem_addr_31_read_reg_2926 <= m_axi_gmem_RDATA;
        mul26_u0_32fixp_13_reg_2921 <= {{empty_141_fu_2184_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_3_reg_2384 <= mul21_u0_32fixp_1_cast_mid2_v_v_v_v_fu_723_p1;
        p_v_reg_2366 <= p_v_fu_714_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_5_reg_2390 <= mul21_u0_32fixp_2_cast_mid2_v_v_v_v_fu_738_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_7_reg_2396 <= mul21_u0_32fixp_3_cast_mid2_v_v_v_v_fu_753_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        gmem_addr_9_reg_2402 <= mul21_u0_32fixp_4_cast_mid2_v_v_v_v_fu_768_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone) & (exitcond_flatten_reg_2334 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_156;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvars_iv25_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvars_iv25_load = indvars_iv25_fu_148;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvars_iv29_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvars_iv29_load = indvars_iv29_fu_152;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31) & (exitcond_flatten_reg_2334 == 1'd0)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31) & (exitcond_flatten_reg_2334 == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_ARADDR = gmem_addr_31_reg_2830;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_30_reg_2824;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_28_reg_2808;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_26_reg_2787;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_24_reg_2776;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_22_reg_2760;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_20_reg_2744;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_18_reg_2728;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_16_reg_2712;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_14_reg_2696;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_12_reg_2680;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_10_reg_2659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_8_reg_2638;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_6_reg_2622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_4_reg_2600;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_2_reg_2577;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_29_reg_2533;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_27_reg_2527;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_25_reg_2511;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_23_reg_2495;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_21_reg_2479;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_19_reg_2463;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_17_reg_2447;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_reg_2431;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_15_reg_2420;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_13_reg_2414;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_11_reg_2408;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_9_reg_2402;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_7_reg_2396;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_5_reg_2390;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = gmem_addr_3_reg_2384;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_2334 == 1'd0))) begin
        m_axi_gmem_ARADDR = mul21_u0_32fixp_0_cast_mid2_v_v_v_v_fu_704_p1;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond_flatten_reg_2334 == 1'd0)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_2334 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001) & (exitcond_flatten_reg_2334 == 1'd0)))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        tmp_ce0 = 1'b1;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        tmp_we0 = 1'b1;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage9)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add31_u0_32fixp_15_fu_2251_p2 = (tmp8_fu_2245_p2 + tmp1_fu_2222_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_ARREADY == 1'b0) | (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_ARREADY == 1'b0) | (m_axi_gmem_RVALID == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage28_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage30_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state32_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state32_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_state10_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state11_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state12_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state13_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state14_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state15_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state16_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state17_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state18_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state19_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state21_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state22_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state23_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state24_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state25_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state26_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state27_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state28_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state29_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state31_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state32_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp0_stage0_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state34_pp0_stage1_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state35_pp0_stage2_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state36_pp0_stage3_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state37_pp0_stage4_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state38_pp0_stage5_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state39_pp0_stage6_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state3_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state40_pp0_stage7_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

assign ap_block_state41_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((m_axi_gmem_ARREADY == 1'b0) & (exitcond_flatten_reg_2334 == 1'd0));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((exitcond_flatten_reg_2334 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage9;

assign empty_100_fu_778_p2 = ($signed(p_v_reg_2366) + $signed(63'd5));

assign empty_101_fu_793_p2 = ($signed(p_v_reg_2366) + $signed(63'd6));

assign empty_102_fu_808_p2 = ($signed(p_v_reg_2366) + $signed(63'd7));

assign empty_103_fu_823_p2 = ($signed(p_v_reg_2366) + $signed(63'd8));

assign empty_104_fu_856_p2 = ($signed(p_v_reg_2366) + $signed(63'd9));

assign empty_105_fu_889_p2 = ($signed(p_v_reg_2366) + $signed(63'd10));

assign empty_106_fu_922_p2 = ($signed(p_v_reg_2366) + $signed(63'd11));

assign empty_107_fu_955_p2 = ($signed(p_v_reg_2366) + $signed(63'd12));

assign empty_108_fu_988_p2 = ($signed(p_v_reg_2366) + $signed(63'd13));

assign empty_109_fu_1021_p2 = ($signed(p_v_reg_2366) + $signed(63'd14));

assign empty_110_fu_1036_p2 = ($signed(p_v_reg_2366) + $signed(63'd15));

assign empty_111_fu_1093_p1 = indvars_iv25_mid2_fu_1069_p3[3:0];

assign empty_112_fu_1109_p2 = (p_cast189_fu_1105_p1 + B);

assign empty_113_fu_1570_p0 = empty_113_fu_1570_p00;

assign empty_113_fu_1570_p00 = mul21_u0_32fixp_0_cast_mid2_v_reg_2437;

assign empty_114_fu_1165_p2 = (p_cast190_cast_cast_fu_1161_p1 + B);

assign empty_115_fu_1630_p0 = empty_115_fu_1630_p00;

assign empty_115_fu_1630_p00 = mul21_u0_32fixp_1_cast_mid2_v_reg_2453;

assign empty_116_fu_1221_p2 = (p_cast191_cast_cast_fu_1217_p1 + B);

assign empty_117_fu_1690_p0 = empty_117_fu_1690_p00;

assign empty_117_fu_1690_p00 = mul21_u0_32fixp_2_cast_mid2_v_reg_2469;

assign empty_118_fu_1271_p2 = (p_cast192_cast_cast_fu_1267_p1 + B);

assign empty_119_fu_1750_p0 = empty_119_fu_1750_p00;

assign empty_119_fu_1750_p00 = mul21_u0_32fixp_3_cast_mid2_v_reg_2485;

assign empty_120_fu_1327_p2 = (p_cast193_cast_cast_fu_1323_p1 + B);

assign empty_121_fu_1819_p0 = empty_121_fu_1819_p00;

assign empty_121_fu_1819_p00 = mul21_u0_32fixp_4_cast_mid2_v_reg_2501;

assign empty_122_fu_1383_p2 = (p_cast194_cast_cast_fu_1379_p1 + B);

assign empty_123_fu_1873_p0 = empty_123_fu_1873_p00;

assign empty_123_fu_1873_p00 = mul21_u0_32fixp_5_cast_mid2_v_reg_2517;

assign empty_124_fu_1433_p2 = (p_cast195_cast_cast_fu_1429_p1 + B);

assign empty_125_fu_1968_p0 = empty_125_fu_1968_p00;

assign empty_125_fu_1968_p00 = mul21_u0_32fixp_6_cast_mid2_v_reg_2539;

assign empty_126_fu_1483_p2 = (p_cast196_cast_cast_fu_1479_p1 + B);

assign empty_127_fu_2005_p0 = empty_127_fu_2005_p00;

assign empty_127_fu_2005_p00 = mul21_u0_32fixp_7_cast_mid2_v_reg_2554;

assign empty_128_fu_1539_p2 = (p_cast197_cast_cast_fu_1535_p1 + B);

assign empty_129_fu_2042_p0 = empty_129_fu_2042_p00;

assign empty_129_fu_2042_p00 = mul21_u0_32fixp_8_cast_mid2_v_reg_2583;

assign empty_130_fu_1599_p2 = (p_cast198_cast_cast_fu_1595_p1 + B);

assign empty_131_fu_2064_p0 = empty_131_fu_2064_p00;

assign empty_131_fu_2064_p00 = mul21_u0_32fixp_9_cast_mid2_v_reg_2606;

assign empty_132_fu_1659_p2 = (p_cast199_cast_cast_fu_1655_p1 + B);

assign empty_133_fu_2091_p0 = empty_133_fu_2091_p00;

assign empty_133_fu_2091_p00 = mul21_u0_32fixp_10_cast_mid2_v_reg_2628;

assign empty_134_fu_1719_p2 = (p_cast200_cast_cast_fu_1715_p1 + B);

assign empty_135_fu_2113_p0 = empty_135_fu_2113_p00;

assign empty_135_fu_2113_p00 = mul21_u0_32fixp_11_cast_mid2_v_reg_2644;

assign empty_136_fu_1773_p2 = (p_cast201_cast_cast_fu_1769_p1 + B);

assign empty_137_fu_2140_p0 = empty_137_fu_2140_p00;

assign empty_137_fu_2140_p00 = mul21_u0_32fixp_12_cast_mid2_v_reg_2665;

assign empty_138_fu_1842_p2 = (p_cast202_cast_cast_fu_1838_p1 + B);

assign empty_139_fu_2162_p0 = empty_139_fu_2162_p00;

assign empty_139_fu_2162_p00 = mul21_u0_32fixp_13_cast_mid2_v_reg_2686;

assign empty_140_fu_1896_p2 = (p_cast203_cast_cast_fu_1892_p1 + B);

assign empty_141_fu_2184_p0 = empty_141_fu_2184_p00;

assign empty_141_fu_2184_p00 = mul21_u0_32fixp_14_cast_mid2_v_reg_2702;

assign empty_142_fu_1928_p2 = (p_cast204_cast_cast_fu_1924_p1 + B);

assign empty_143_fu_2206_p0 = empty_143_fu_2206_p00;

assign empty_143_fu_2206_p00 = mul21_u0_32fixp_15_cast_mid2_v_reg_2718;

assign empty_91_fu_616_p2 = (p_cast155_fu_612_p1 + A);

assign empty_93_fu_659_p1 = indvars_iv_next30_dup393_fu_653_p2[3:0];

assign empty_94_fu_1958_p1 = indvars_iv29_cast15_mid2_v_fu_1953_p3[3:0];

assign empty_95_fu_691_p3 = ((exitcond285412_fu_647_p2[0:0] == 1'b1) ? p_cast_mid1_fu_681_p4 : p_cast_fu_622_p4);

assign empty_96_fu_717_p2 = ($signed(p_v_fu_714_p1) + $signed(63'd1));

assign empty_97_fu_733_p2 = ($signed(p_v_reg_2366) + $signed(63'd2));

assign empty_98_fu_748_p2 = ($signed(p_v_reg_2366) + $signed(63'd3));

assign empty_99_fu_763_p2 = ($signed(p_v_reg_2366) + $signed(63'd4));

assign empty_fu_600_p1 = ap_sig_allocacmp_indvars_iv29_load[3:0];

assign exitcond285412_fu_647_p2 = ((ap_sig_allocacmp_indvars_iv25_load == 5'd16) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_632_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd256) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_638_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign indvars_iv25_mid2_fu_1069_p3 = ((exitcond285412_reg_2343[0:0] == 1'b1) ? 5'd0 : indvars_iv25_load_reg_2338);

assign indvars_iv29_cast15_mid2_v_fu_1953_p3 = ((exitcond285412_reg_2343[0:0] == 1'b1) ? indvars_iv_next30_dup393_reg_2349 : indvars_iv29_load_reg_2329);

assign indvars_iv_next26_fu_1984_p2 = (indvars_iv25_mid2_reg_2549 + 5'd1);

assign indvars_iv_next30_dup393_fu_653_p2 = (ap_sig_allocacmp_indvars_iv29_load + 5'd1);

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign mul21_u0_32fixp_0_cast_mid2_v_v_fu_841_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_0_cast_mid2_v_v_v_v_fu_704_p1 = empty_95_reg_2354;

assign mul21_u0_32fixp_10_cast_mid2_v_v_fu_1249_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_10_cast_mid2_v_v_v_v_fu_894_p1 = $signed(empty_105_fu_889_p2);

assign mul21_u0_32fixp_11_cast_mid2_v_v_fu_1299_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_11_cast_mid2_v_v_v_v_fu_927_p1 = $signed(empty_106_fu_922_p2);

assign mul21_u0_32fixp_12_cast_mid2_v_v_fu_1355_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_12_cast_mid2_v_v_v_v_fu_960_p1 = $signed(empty_107_fu_955_p2);

assign mul21_u0_32fixp_13_cast_mid2_v_v_fu_1411_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_13_cast_mid2_v_v_v_v_fu_993_p1 = $signed(empty_108_fu_988_p2);

assign mul21_u0_32fixp_14_cast_mid2_v_v_fu_1461_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_14_cast_mid2_v_v_v_v_fu_1026_p1 = $signed(empty_109_fu_1021_p2);

assign mul21_u0_32fixp_15_cast_mid2_v_v_fu_1511_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_15_cast_mid2_v_v_v_v_fu_1041_p1 = $signed(empty_110_fu_1036_p2);

assign mul21_u0_32fixp_1_cast_mid2_v_v_fu_874_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_1_cast_mid2_v_v_v_v_fu_723_p1 = $signed(empty_96_fu_717_p2);

assign mul21_u0_32fixp_2_cast_mid2_v_v_fu_907_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_2_cast_mid2_v_v_v_v_fu_738_p1 = $signed(empty_97_fu_733_p2);

assign mul21_u0_32fixp_3_cast_mid2_v_v_fu_940_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_3_cast_mid2_v_v_v_v_fu_753_p1 = $signed(empty_98_fu_748_p2);

assign mul21_u0_32fixp_4_cast_mid2_v_v_fu_973_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_4_cast_mid2_v_v_v_v_fu_768_p1 = $signed(empty_99_fu_763_p2);

assign mul21_u0_32fixp_5_cast_mid2_v_v_fu_1006_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_5_cast_mid2_v_v_v_v_fu_783_p1 = $signed(empty_100_fu_778_p2);

assign mul21_u0_32fixp_6_cast_mid2_v_v_fu_1054_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_6_cast_mid2_v_v_v_v_fu_798_p1 = $signed(empty_101_fu_793_p2);

assign mul21_u0_32fixp_7_cast_mid2_v_v_fu_1078_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_7_cast_mid2_v_v_v_v_fu_813_p1 = $signed(empty_102_fu_808_p2);

assign mul21_u0_32fixp_8_cast_mid2_v_v_fu_1137_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_8_cast_mid2_v_v_v_v_fu_828_p1 = $signed(empty_103_fu_823_p2);

assign mul21_u0_32fixp_9_cast_mid2_v_v_fu_1193_p1 = p_cast16_cast_reg_2309;

assign mul21_u0_32fixp_9_cast_mid2_v_v_v_v_fu_861_p1 = $signed(empty_104_fu_856_p2);

assign mul26_u0_32fixp_10_fu_2119_p4 = {{empty_135_fu_2113_p2[47:16]}};

assign mul26_u0_32fixp_14_fu_2212_p4 = {{empty_143_fu_2206_p2[47:16]}};

assign mul26_u0_32fixp_3_fu_1756_p4 = {{empty_119_fu_1750_p2[47:16]}};

assign mul26_u0_32fixp_7_fu_2011_p4 = {{empty_127_fu_2005_p2[47:16]}};

assign mul26_u0_32fixp_9_fu_2070_p4 = {{empty_131_fu_2064_p2[47:16]}};

assign p_cast10_fu_1604_p4 = {{empty_130_fu_1599_p2[63:2]}};

assign p_cast11_fu_1664_p4 = {{empty_132_fu_1659_p2[63:2]}};

assign p_cast12_fu_1724_p4 = {{empty_134_fu_1719_p2[63:2]}};

assign p_cast13_fu_1778_p4 = {{empty_136_fu_1773_p2[63:2]}};

assign p_cast14_fu_1847_p4 = {{empty_138_fu_1842_p2[63:2]}};

assign p_cast155_fu_612_p1 = tmp_5_fu_604_p3;

assign p_cast155_mid1_fu_671_p1 = p_mid1_fu_663_p3;

assign p_cast15_fu_1901_p4 = {{empty_140_fu_1896_p2[63:2]}};

assign p_cast16_cast_fu_575_p1 = p_cast16;

assign p_cast17_fu_1933_p4 = {{empty_142_fu_1928_p2[63:2]}};

assign p_cast188_fu_2263_p1 = tmp_3_fu_2257_p3;

assign p_cast189_fu_1105_p1 = tmp_8_fu_1097_p3;

assign p_cast190_cast_cast_fu_1161_p1 = $unsigned(p_cast190_cast_fu_1152_p4);

assign p_cast190_cast_fu_1152_p4 = {{{{1'd1}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast191_cast_cast_fu_1217_p1 = $unsigned(p_cast191_cast_fu_1208_p4);

assign p_cast191_cast_fu_1208_p4 = {{{{2'd2}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast192_cast_cast_fu_1267_p1 = $unsigned(p_cast192_cast_fu_1264_p1);

assign p_cast192_cast_fu_1264_p1 = p_cast190_cast_reg_2593;

assign p_cast193_cast_cast_fu_1323_p1 = $unsigned(p_cast193_cast_fu_1314_p4);

assign p_cast193_cast_fu_1314_p4 = {{{{3'd4}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast194_cast_cast_fu_1379_p1 = $unsigned(p_cast194_cast_fu_1370_p4);

assign p_cast194_cast_fu_1370_p4 = {{{{3'd5}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast195_cast_cast_fu_1429_p1 = $unsigned(p_cast195_cast_fu_1426_p1);

assign p_cast195_cast_fu_1426_p1 = p_cast191_cast_reg_2616;

assign p_cast196_cast_cast_fu_1479_p1 = $unsigned(p_cast196_cast_fu_1476_p1);

assign p_cast196_cast_fu_1476_p1 = p_cast190_cast_reg_2593;

assign p_cast197_cast_cast_fu_1535_p1 = p_cast197_cast_fu_1526_p4;

assign p_cast197_cast_fu_1526_p4 = {{{{4'd8}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast198_cast_cast_fu_1595_p1 = p_cast198_cast_fu_1586_p4;

assign p_cast198_cast_fu_1586_p4 = {{{{4'd9}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast199_cast_cast_fu_1655_p1 = p_cast199_cast_fu_1646_p4;

assign p_cast199_cast_fu_1646_p4 = {{{{4'd10}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast1_fu_1114_p4 = {{empty_112_fu_1109_p2[63:2]}};

assign p_cast200_cast_cast_fu_1715_p1 = p_cast200_cast_fu_1706_p4;

assign p_cast200_cast_fu_1706_p4 = {{{{4'd11}, {empty_111_reg_2564}}}, {2'd0}};

assign p_cast201_cast_cast_fu_1769_p1 = $unsigned(p_cast201_cast_fu_1766_p1);

assign p_cast201_cast_fu_1766_p1 = p_cast193_cast_reg_2654;

assign p_cast202_cast_cast_fu_1838_p1 = $unsigned(p_cast202_cast_fu_1835_p1);

assign p_cast202_cast_fu_1835_p1 = p_cast194_cast_reg_2675;

assign p_cast203_cast_cast_fu_1892_p1 = $unsigned(p_cast203_cast_fu_1889_p1);

assign p_cast203_cast_fu_1889_p1 = p_cast191_cast_reg_2616;

assign p_cast204_cast_cast_fu_1924_p1 = $unsigned(p_cast204_cast_fu_1921_p1);

assign p_cast204_cast_fu_1921_p1 = p_cast190_cast_reg_2593;

assign p_cast2_fu_1170_p4 = {{empty_114_fu_1165_p2[63:2]}};

assign p_cast34_cast_fu_1124_p1 = $signed(p_cast1_fu_1114_p4);

assign p_cast38_cast_fu_1180_p1 = $signed(p_cast2_fu_1170_p4);

assign p_cast3_fu_1226_p4 = {{empty_116_fu_1221_p2[63:2]}};

assign p_cast42_cast_fu_1236_p1 = $signed(p_cast3_fu_1226_p4);

assign p_cast45_cast_fu_1286_p1 = $signed(p_cast4_fu_1276_p4);

assign p_cast49_cast_fu_1342_p1 = $signed(p_cast5_fu_1332_p4);

assign p_cast4_fu_1276_p4 = {{empty_118_fu_1271_p2[63:2]}};

assign p_cast52_cast_fu_1398_p1 = $signed(p_cast6_fu_1388_p4);

assign p_cast55_cast_fu_1448_p1 = $signed(p_cast7_fu_1438_p4);

assign p_cast58_cast_fu_1498_p1 = $signed(p_cast8_fu_1488_p4);

assign p_cast5_fu_1332_p4 = {{empty_120_fu_1327_p2[63:2]}};

assign p_cast61_cast_fu_1554_p1 = $signed(p_cast9_fu_1544_p4);

assign p_cast64_cast_fu_1614_p1 = $signed(p_cast10_fu_1604_p4);

assign p_cast67_cast_fu_1674_p1 = $signed(p_cast11_fu_1664_p4);

assign p_cast6_fu_1388_p4 = {{empty_122_fu_1383_p2[63:2]}};

assign p_cast70_cast_fu_1734_p1 = $signed(p_cast12_fu_1724_p4);

assign p_cast73_cast_fu_1788_p1 = $signed(p_cast13_fu_1778_p4);

assign p_cast76_cast_fu_1857_p1 = $signed(p_cast14_fu_1847_p4);

assign p_cast79_cast_fu_1911_p1 = $signed(p_cast15_fu_1901_p4);

assign p_cast7_fu_1438_p4 = {{empty_124_fu_1433_p2[63:2]}};

assign p_cast82_cast_fu_1943_p1 = $signed(p_cast17_fu_1933_p4);

assign p_cast8_fu_1488_p4 = {{empty_126_fu_1483_p2[63:2]}};

assign p_cast9_fu_1544_p4 = {{empty_128_fu_1539_p2[63:2]}};

assign p_cast_fu_622_p4 = {{empty_91_fu_616_p2[63:2]}};

assign p_cast_mid1_fu_681_p4 = {{p_mid1116_fu_675_p2[63:2]}};

assign p_mid1116_fu_675_p2 = (p_cast155_mid1_fu_671_p1 + A);

assign p_mid1_fu_663_p3 = {{empty_93_fu_659_p1}, {6'd0}};

assign p_v_fu_714_p1 = empty_95_reg_2354;

assign tmp10_fu_2080_p2 = (mul26_u0_32fixp_8_reg_2861 + mul26_u0_32fixp_9_fu_2070_p4);

assign tmp11_fu_2129_p2 = (mul26_u0_32fixp_s_reg_2881 + mul26_u0_32fixp_10_fu_2119_p4);

assign tmp12_fu_2239_p2 = (tmp14_fu_2234_p2 + tmp13_fu_2230_p2);

assign tmp13_fu_2230_p2 = (mul26_u0_32fixp_11_reg_2901 + mul26_u0_32fixp_12_reg_2911);

assign tmp14_fu_2234_p2 = (mul26_u0_32fixp_13_reg_2921 + mul26_u0_32fixp_14_fu_2212_p4);

assign tmp1_fu_2222_p2 = (tmp5_reg_2856 + tmp2_reg_2793);

assign tmp2_fu_1807_p2 = (tmp4_fu_1802_p2 + tmp3_fu_1798_p2);

assign tmp3_fu_1798_p2 = (mul26_u0_32fixp_1_reg_2750 + mul26_u0_32fixp_reg_2734);

assign tmp4_fu_1802_p2 = (mul26_u0_32fixp_2_reg_2766 + mul26_u0_32fixp_3_fu_1756_p4);

assign tmp5_fu_2030_p2 = (tmp7_fu_2025_p2 + tmp6_fu_2021_p2);

assign tmp6_fu_2021_p2 = (mul26_u0_32fixp_4_reg_2798 + mul26_u0_32fixp_5_reg_2814);

assign tmp7_fu_2025_p2 = (mul26_u0_32fixp_6_reg_2841 + mul26_u0_32fixp_7_fu_2011_p4);

assign tmp8_fu_2245_p2 = (tmp12_fu_2239_p2 + tmp9_fu_2226_p2);

assign tmp9_fu_2226_p2 = (tmp11_reg_2896 + tmp10_reg_2876);

assign tmp_3_fu_2257_p3 = {{empty_94_reg_2836}, {empty_111_reg_2564}};

assign tmp_5_fu_604_p3 = {{empty_fu_600_p1}, {6'd0}};

assign tmp_8_fu_1097_p3 = {{empty_111_fu_1093_p1}, {2'd0}};

assign tmp_address0 = p_cast188_fu_2263_p1;

assign tmp_d0 = add31_u0_32fixp_15_reg_2931;

always @ (posedge ap_clk) begin
    p_cast16_cast_reg_2309[44:32] <= 13'b0000000000000;
    p_cast190_cast_reg_2593[1:0] <= 2'b00;
    p_cast190_cast_reg_2593[6] <= 1'b1;
    p_cast191_cast_reg_2616[1:0] <= 2'b00;
    p_cast191_cast_reg_2616[7:6] <= 2'b10;
    p_cast193_cast_reg_2654[1:0] <= 2'b00;
    p_cast193_cast_reg_2654[8:6] <= 3'b100;
    p_cast194_cast_reg_2675[1:0] <= 2'b00;
    p_cast194_cast_reg_2675[8:6] <= 3'b101;
end

endmodule //mm2_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
