; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8, i32 %9) local_unnamed_addr !dbg !7 {
__nv_sqrtf.exit:
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %11 = shl i32 %10, 3, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = lshr i32 %12, 4, !dbg !12
  %14 = and i32 %13, 7, !dbg !12
  %15 = or disjoint i32 %11, %14, !dbg !13
  %16 = icmp slt i32 %15, 2048, !dbg !14
  %17 = shl i32 %12, 2, !dbg !15
  %18 = and i32 %17, 60, !dbg !15
  %19 = srem i32 %15, 512, !dbg !16
  %20 = shl i32 %15, 6, !dbg !17
  %21 = or disjoint i32 %20, %18, !dbg !18
  %22 = sext i32 %21 to i64, !dbg !19
  %23 = getelementptr float, ptr addrspace(1) %1, i64 %22, !dbg !19
  %24 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %23, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16) #5, !dbg !20
  %25 = getelementptr float, ptr addrspace(1) %2, i64 %22, !dbg !21
  %26 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %25, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16, i32 0, i1 %16) #5, !dbg !22
  %27 = sext i32 %19 to i64, !dbg !23
  %28 = getelementptr float, ptr addrspace(1) %3, i64 %27, !dbg !23
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %16) #5, !dbg !24
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %16) #5, !dbg !24
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %16) #5, !dbg !24
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %16) #5, !dbg !24
  %33 = getelementptr float, ptr addrspace(1) %4, i64 %27, !dbg !25
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %16) #5, !dbg !26
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %16) #5, !dbg !26
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %16) #5, !dbg !26
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %16) #5, !dbg !26
  %38 = bitcast i32 %37 to float, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %5, i64 %27, !dbg !27
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %16) #5, !dbg !28
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %16) #5, !dbg !28
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %16) #5, !dbg !28
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %16) #5, !dbg !28
  %44 = getelementptr float, ptr addrspace(1) %6, i64 %27, !dbg !29
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %16) #5, !dbg !30
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %16) #5, !dbg !30
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %16) #5, !dbg !30
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %16) #5, !dbg !30
  %49 = fadd float %38, 0x3EE4F8B580000000, !dbg !31
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !32
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !32
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !32
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !32
  %.not.i11 = icmp eq i32 %56, 0, !dbg !32
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !32
  %.not1.i14 = icmp eq i32 %57, 0, !dbg !32
  br i1 %.not.i11, label %63, label %58, !dbg !32

58:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i14, label %61, label %59, !dbg !32

59:                                               ; preds = %58
  %60 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %49) #5, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

61:                                               ; preds = %58
  %62 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %49) #5, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

63:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i14, label %66, label %64, !dbg !32

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.f(float %49) #5, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.f(float %49) #5, !dbg !32
  br label %__nv_sqrtf.exit15, !dbg !32

__nv_sqrtf.exit15:                                ; preds = %59, %61, %64, %66
  %.0.i13 = phi float [ %60, %59 ], [ %62, %61 ], [ %65, %64 ], [ %67, %66 ], !dbg !32
  %68 = extractvalue { i32, i32, i32, i32 } %26, 3, !dbg !22
  %69 = bitcast i32 %68 to float, !dbg !22
  %70 = bitcast i32 %32 to float, !dbg !24
  %71 = fsub float %69, %70, !dbg !33
  %72 = extractvalue { i32, i32, i32, i32 } %26, 2, !dbg !22
  %73 = bitcast i32 %72 to float, !dbg !22
  %74 = fsub float %73, %70, !dbg !33
  %75 = extractvalue { i32, i32, i32, i32 } %26, 1, !dbg !22
  %76 = bitcast i32 %75 to float, !dbg !22
  %77 = fsub float %76, %70, !dbg !33
  %78 = extractvalue { i32, i32, i32, i32 } %26, 0, !dbg !22
  %79 = bitcast i32 %78 to float, !dbg !22
  %80 = fsub float %79, %70, !dbg !33
  %81 = bitcast i32 %48 to float, !dbg !30
  %82 = bitcast i32 %43 to float, !dbg !28
  %83 = extractvalue { i32, i32, i32, i32 } %24, 3, !dbg !20
  %84 = bitcast i32 %83 to float, !dbg !20
  %85 = extractvalue { i32, i32, i32, i32 } %24, 2, !dbg !20
  %86 = bitcast i32 %85 to float, !dbg !20
  %87 = extractvalue { i32, i32, i32, i32 } %24, 1, !dbg !20
  %88 = bitcast i32 %87 to float, !dbg !20
  %89 = extractvalue { i32, i32, i32, i32 } %24, 0, !dbg !20
  %90 = bitcast i32 %89 to float, !dbg !20
  %91 = and i32 %12, 7, !dbg !12
  %92 = or disjoint i32 %11, %91, !dbg !13
  %93 = icmp slt i32 %92, 2048, !dbg !14
  %94 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #5, !dbg !34
  %95 = fmul float %80, %94, !dbg !35
  %96 = fmul float %77, %94, !dbg !35
  %97 = fmul float %74, %94, !dbg !35
  %98 = fmul float %71, %94, !dbg !35
  %99 = fmul float %95, %82, !dbg !36
  %100 = fmul float %96, %82, !dbg !36
  %101 = fmul float %97, %82, !dbg !36
  %102 = fmul float %98, %82, !dbg !36
  %103 = fadd float %99, %81, !dbg !37
  %104 = fadd float %100, %81, !dbg !37
  %105 = fadd float %101, %81, !dbg !37
  %106 = fadd float %102, %81, !dbg !37
  %107 = fcmp olt float %103, 0.000000e+00, !dbg !38
  %108 = fcmp olt float %104, 0.000000e+00, !dbg !38
  %109 = fcmp olt float %105, 0.000000e+00, !dbg !38
  %110 = fcmp olt float %106, 0.000000e+00, !dbg !38
  %111 = select i1 %107, float 0.000000e+00, float %103, !dbg !42
  %112 = select i1 %108, float 0.000000e+00, float %104, !dbg !42
  %113 = select i1 %109, float 0.000000e+00, float %105, !dbg !42
  %114 = select i1 %110, float 0.000000e+00, float %106, !dbg !42
  %115 = fadd float %111, %90, !dbg !43
  %116 = fadd float %112, %88, !dbg !43
  %117 = fadd float %113, %86, !dbg !43
  %118 = fadd float %114, %84, !dbg !43
  %119 = fcmp olt float %115, 0.000000e+00, !dbg !44
  %120 = fcmp olt float %116, 0.000000e+00, !dbg !44
  %121 = fcmp olt float %117, 0.000000e+00, !dbg !44
  %122 = fcmp olt float %118, 0.000000e+00, !dbg !44
  %123 = select i1 %119, float 0.000000e+00, float %115, !dbg !46
  %124 = select i1 %120, float 0.000000e+00, float %116, !dbg !46
  %125 = select i1 %121, float 0.000000e+00, float %117, !dbg !46
  %126 = select i1 %122, float 0.000000e+00, float %118, !dbg !46
  %127 = fadd float %123, %124, !dbg !47
  %128 = fadd float %125, %127, !dbg !47
  %129 = fadd float %126, %128, !dbg !47
  %130 = select i1 %16, float %129, float 0.000000e+00, !dbg !47
  %131 = bitcast float %130 to i32, !dbg !52
  %132 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %131, i32 8, i32 31), !dbg !52
  %133 = bitcast i32 %132 to float, !dbg !52
  %134 = fadd float %130, %133, !dbg !47
  %135 = bitcast float %134 to i32, !dbg !52
  %136 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %135, i32 4, i32 31), !dbg !52
  %137 = bitcast i32 %136 to float, !dbg !52
  %138 = fadd float %134, %137, !dbg !47
  %139 = bitcast float %138 to i32, !dbg !52
  %140 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %139, i32 2, i32 31), !dbg !52
  %141 = bitcast i32 %140 to float, !dbg !52
  %142 = fadd float %138, %141, !dbg !47
  %143 = bitcast float %142 to i32, !dbg !52
  %144 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %143, i32 1, i32 31), !dbg !52
  %145 = bitcast i32 %144 to float, !dbg !52
  %146 = fadd float %142, %145, !dbg !47
  %147 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %14, !dbg !53
  %148 = bitcast float %146 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %147, <1 x i32> %148, i1 true) #5, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %149 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %91, !dbg !53
  %150 = load float, ptr addrspace(3) %149, align 4, !dbg !53
  %151 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %150, float 6.400000e+01) #5, !dbg !53
  %152 = getelementptr float, ptr addrspace(1) %7, i64 %22, !dbg !54
  %153 = bitcast float %123 to i32, !dbg !55
  %154 = bitcast float %124 to i32, !dbg !55
  %155 = bitcast float %125 to i32, !dbg !55
  %156 = bitcast float %126 to i32, !dbg !55
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %153, i32 %154, i32 %155, i32 %156, ptr addrspace(1) %152, i1 %16) #5, !dbg !55
  tail call void @llvm.nvvm.barrier0(), !dbg !56
  %157 = sext i32 %92 to i64, !dbg !57
  %158 = getelementptr float, ptr addrspace(1) %0, i64 %157, !dbg !57
  %159 = and i32 %12, 120, !dbg !58
  %160 = icmp eq i32 %159, 0, !dbg !58
  %161 = bitcast float %151 to i32, !dbg !58
  %162 = and i1 %160, %93, !dbg !58
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %161, ptr addrspace(1) %158, i1 %162) #5, !dbg !58
  ret void, !dbg !59
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cknxxwt27jgtqosokexoqpviy7aw46ic5kewofojtkef6opodqn6.py", directory: "inductor_cache/kn")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16", linkageName: "triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 38, scope: !7)
!18 = !DILocation(line: 32, column: 35, scope: !7)
!19 = !DILocation(line: 32, column: 30, scope: !7)
!20 = !DILocation(line: 32, column: 43, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 43, scope: !7)
!23 = !DILocation(line: 34, column: 30, scope: !7)
!24 = !DILocation(line: 34, column: 35, scope: !7)
!25 = !DILocation(line: 35, column: 30, scope: !7)
!26 = !DILocation(line: 35, column: 35, scope: !7)
!27 = !DILocation(line: 36, column: 31, scope: !7)
!28 = !DILocation(line: 36, column: 36, scope: !7)
!29 = !DILocation(line: 37, column: 31, scope: !7)
!30 = !DILocation(line: 37, column: 36, scope: !7)
!31 = !DILocation(line: 40, column: 18, scope: !7)
!32 = !DILocation(line: 41, column: 26, scope: !7)
!33 = !DILocation(line: 38, column: 18, scope: !7)
!34 = !DILocation(line: 43, column: 18, scope: !7)
!35 = !DILocation(line: 46, column: 19, scope: !7)
!36 = !DILocation(line: 47, column: 20, scope: !7)
!37 = !DILocation(line: 48, column: 20, scope: !7)
!38 = !DILocation(line: 118, column: 15, scope: !39, inlinedAt: !41)
!39 = distinct !DILexicalBlockFile(scope: !7, file: !40, discriminator: 0)
!40 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!41 = !DILocation(line: 50, column: 42, scope: !7)
!42 = !DILocation(line: 121, column: 29, scope: !39, inlinedAt: !41)
!43 = !DILocation(line: 51, column: 19, scope: !7)
!44 = !DILocation(line: 118, column: 15, scope: !39, inlinedAt: !45)
!45 = !DILocation(line: 52, column: 42, scope: !7)
!46 = !DILocation(line: 121, column: 29, scope: !39, inlinedAt: !45)
!47 = !DILocation(line: 256, column: 15, scope: !48, inlinedAt: !51)
!48 = distinct !DILexicalBlockFile(scope: !50, file: !49, discriminator: 0)
!49 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!50 = distinct !DILexicalBlockFile(scope: !7, file: !49, discriminator: 0)
!51 = !DILocation(line: 55, column: 26, scope: !7)
!52 = !DILocation(line: 267, column: 36, scope: !50, inlinedAt: !51)
!53 = !DILocation(line: 57, column: 20, scope: !7)
!54 = !DILocation(line: 58, column: 25, scope: !7)
!55 = !DILocation(line: 58, column: 45, scope: !7)
!56 = !DILocation(line: 59, column: 4, scope: !7)
!57 = !DILocation(line: 60, column: 28, scope: !7)
!58 = !DILocation(line: 60, column: 40, scope: !7)
!59 = !DILocation(line: 60, column: 4, scope: !7)
