

================================================================
== Vivado HLS Report for 'dut_conv'
================================================================
* Date:           Sat Oct 29 00:22:26 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  47393|  992321|  47393|  992321|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+--------+--------------+-----------+-----------+---------+----------+
        |               |     Latency    |   Iteration  |  Initiation Interval  |   Trip  |          |
        |   Loop Name   |  min  |   max  |    Latency   |  achieved |   target  |  Count  | Pipelined|
        +---------------+-------+--------+--------------+-----------+-----------+---------+----------+
        |- LOOP_N       |  47392|  992320| 2962 ~ 31010 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_X      |   2960|   31008|  370 ~ 1938  |          -|          -|  8 ~ 16 |    no    |
        |  ++ LOOP_Y    |    368|    1936|   46 ~ 121   |          -|          -|  8 ~ 16 |    no    |
        |   +++ LOOP_M  |     23|      98|            24|          5|          1|  1 ~ 16 |    yes   |
        +---------------+-------+--------+--------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 49
* Pipeline: 1
  Pipeline-0: II = 5, D = 24, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_28)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / true
6 --> 
	30  / (!tmp_31)
	7  / (tmp_31)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	6  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: L_read [1/1] 1.04ns
:0  %L_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %L)

ST_1: I_read [1/1] 1.04ns
:1  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: N_read [1/1] 1.04ns
:2  %N_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %N)

ST_1: M_read [1/1] 1.04ns
:3  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_53 [1/1] 0.00ns
:4  %tmp_53 = trunc i6 %I_read to i5

ST_1: O [1/1] 1.72ns
:5  %O = add i5 -2, %tmp_53

ST_1: O_cast106_cast [1/1] 0.00ns
:6  %O_cast106_cast = zext i5 %O to i13

ST_1: O_cast105_cast [1/1] 0.00ns
:7  %O_cast105_cast = zext i5 %O to i9

ST_1: tmp_54 [1/1] 0.00ns
:8  %tmp_54 = trunc i7 %M_read to i6

ST_1: I_cast5 [1/1] 0.00ns
:9  %I_cast5 = zext i6 %I_read to i9

ST_1: N_cast [1/1] 0.00ns
:10  %N_cast = zext i7 %N_read to i9

ST_1: tmp_i [1/1] 1.72ns
:11  %tmp_i = add i5 -1, %tmp_53

ST_1: I_cast7 [1/1] 0.00ns
:12  %I_cast7 = zext i6 %I_read to i13

ST_1: stg_63 [1/1] 1.57ns
:13  br label %1


 <State 2>: 6.38ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i6 [ 0, %0 ], [ %n_2, %48 ]

ST_2: n_cast [1/1] 0.00ns
:1  %n_cast = zext i6 %n to i7

ST_2: tmp_28 [1/1] 1.97ns
:2  %tmp_28 = icmp slt i7 %n_cast, %N_read

ST_2: n_2 [1/1] 1.72ns
:3  %n_2 = add i6 %n, 1

ST_2: stg_68 [1/1] 0.00ns
:4  br i1 %tmp_28, label %2, label %49

ST_2: n_cast1 [1/1] 0.00ns
:0  %n_cast1 = zext i6 %n to i9

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)

ST_2: stg_71 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)

ST_2: stg_73 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_2: tmp_s [1/1] 6.38ns
:5  %tmp_s = mul i9 %n_cast1, %O_cast105_cast

ST_2: stg_75 [1/1] 1.57ns
:6  br label %3

ST_2: stg_76 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.63ns
ST_3: x_assign [1/1] 0.00ns
:0  %x_assign = phi i5 [ 0, %2 ], [ %x, %47 ]

ST_3: exitcond [1/1] 1.91ns
:1  %exitcond = icmp eq i5 %x_assign, %O

ST_3: x [1/1] 1.72ns
:2  %x = add i5 %x_assign, 1

ST_3: stg_80 [1/1] 0.00ns
:3  br i1 %exitcond, label %48, label %4

ST_3: x_cast [1/1] 0.00ns
:0  %x_cast = zext i5 %x_assign to i13

ST_3: empty_36 [1/1] 0.00ns
:1  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_3: stg_83 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

ST_3: tmp_30 [1/1] 0.00ns
:3  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

ST_3: stg_85 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_3: tmp_51_1_cast1 [1/1] 0.00ns
:5  %tmp_51_1_cast1 = zext i5 %x to i13

ST_3: x_assign_2 [1/1] 1.72ns
:6  %x_assign_2 = add i5 %x_assign, 2

ST_3: tmp_51_2_cast1 [1/1] 0.00ns
:7  %tmp_51_2_cast1 = zext i5 %x_assign_2 to i13

ST_3: notlhs_i [1/1] 1.91ns
:8  %notlhs_i = icmp ugt i5 %tmp_i, %x_assign

ST_3: sel_tmp_i [1/1] 1.91ns
:9  %sel_tmp_i = icmp ne i5 %x_assign, 0

ST_3: notlhs_i3 [1/1] 1.91ns
:10  %notlhs_i3 = icmp ugt i5 %tmp_i, %x

ST_3: sel_tmp_i2 [1/1] 1.91ns
:11  %sel_tmp_i2 = icmp ne i5 %x, 0

ST_3: notlhs_i6 [1/1] 1.91ns
:12  %notlhs_i6 = icmp ugt i5 %tmp_i, %x_assign_2

ST_3: sel_tmp_i5 [1/1] 1.91ns
:13  %sel_tmp_i5 = icmp ne i5 %x_assign_2, 0

ST_3: stg_95 [1/1] 1.57ns
:14  br label %5

ST_3: empty_42 [1/1] 0.00ns
:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp)

ST_3: stg_97 [1/1] 0.00ns
:1  br label %1


 <State 4>: 8.22ns
ST_4: y_assign [1/1] 0.00ns
:0  %y_assign = phi i5 [ 0, %4 ], [ %y, %46 ]

ST_4: exitcond3 [1/1] 1.91ns
:1  %exitcond3 = icmp eq i5 %y_assign, %O

ST_4: y [1/1] 1.72ns
:2  %y = add i5 %y_assign, 1

ST_4: stg_101 [1/1] 0.00ns
:3  br i1 %exitcond3, label %47, label %6

ST_4: y_cast [1/1] 0.00ns
:0  %y_cast = zext i5 %y_assign to i9

ST_4: tmp4 [1/1] 1.84ns
:5  %tmp4 = add i9 %y_cast, %tmp_s

ST_4: tmp4_cast_cast [1/1] 0.00ns
:6  %tmp4_cast_cast = zext i9 %tmp4 to i13

ST_4: tmp5 [1/1] 6.38ns
:7  %tmp5 = mul i13 %tmp4_cast_cast, %O_cast106_cast

ST_4: y_assign_2 [1/1] 1.72ns
:9  %y_assign_2 = add i5 %y_assign, 2

ST_4: notrhs_i [1/1] 1.91ns
:10  %notrhs_i = icmp ne i5 %y_assign, 0

ST_4: tmp_5_i [1/1] 1.91ns
:11  %tmp_5_i = icmp ugt i5 %tmp_i, %y_assign

ST_4: tmp35 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i)
:12  %tmp35 = and i1 %notrhs_i, %notlhs_i

ST_4: tmp36 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i)
:13  %tmp36 = and i1 %tmp_5_i, %sel_tmp_i

ST_4: sel_tmp1_i [1/1] 1.37ns (out node of the LUT)
:14  %sel_tmp1_i = and i1 %tmp36, %tmp35

ST_4: notrhs_i3 [1/1] 1.91ns
:15  %notrhs_i3 = icmp ne i5 %y, 0

ST_4: tmp_5_i5 [1/1] 1.91ns
:16  %tmp_5_i5 = icmp ugt i5 %tmp_i, %y

ST_4: tmp37 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i8)
:17  %tmp37 = and i1 %notrhs_i3, %notlhs_i

ST_4: tmp38 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i8)
:18  %tmp38 = and i1 %tmp_5_i5, %sel_tmp_i

ST_4: sel_tmp1_i8 [1/1] 1.37ns (out node of the LUT)
:19  %sel_tmp1_i8 = and i1 %tmp38, %tmp37

ST_4: notrhs_i1 [1/1] 1.91ns
:20  %notrhs_i1 = icmp ne i5 %y_assign_2, 0

ST_4: tmp_5_i1 [1/1] 1.91ns
:21  %tmp_5_i1 = icmp ugt i5 %tmp_i, %y_assign_2

ST_4: tmp39 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i1)
:22  %tmp39 = and i1 %notrhs_i1, %notlhs_i

ST_4: tmp40 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i1)
:23  %tmp40 = and i1 %tmp_5_i1, %sel_tmp_i

ST_4: sel_tmp1_i1 [1/1] 1.37ns (out node of the LUT)
:24  %sel_tmp1_i1 = and i1 %tmp40, %tmp39

ST_4: tmp41 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i2)
:25  %tmp41 = and i1 %notrhs_i, %notlhs_i3

ST_4: tmp42 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i2)
:26  %tmp42 = and i1 %tmp_5_i, %sel_tmp_i2

ST_4: sel_tmp1_i2 [1/1] 1.37ns (out node of the LUT)
:27  %sel_tmp1_i2 = and i1 %tmp42, %tmp41

ST_4: tmp43 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i3)
:28  %tmp43 = and i1 %notrhs_i3, %notlhs_i3

ST_4: tmp44 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i3)
:29  %tmp44 = and i1 %tmp_5_i5, %sel_tmp_i2

ST_4: sel_tmp1_i3 [1/1] 1.37ns (out node of the LUT)
:30  %sel_tmp1_i3 = and i1 %tmp44, %tmp43

ST_4: tmp45 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i4)
:31  %tmp45 = and i1 %notrhs_i1, %notlhs_i3

ST_4: tmp46 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i4)
:32  %tmp46 = and i1 %tmp_5_i1, %sel_tmp_i2

ST_4: sel_tmp1_i4 [1/1] 1.37ns (out node of the LUT)
:33  %sel_tmp1_i4 = and i1 %tmp46, %tmp45

ST_4: tmp47 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i5)
:34  %tmp47 = and i1 %notrhs_i, %notlhs_i6

ST_4: tmp49 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i5)
:35  %tmp49 = and i1 %tmp_5_i, %sel_tmp_i5

ST_4: sel_tmp1_i5 [1/1] 1.37ns (out node of the LUT)
:36  %sel_tmp1_i5 = and i1 %tmp49, %tmp47

ST_4: tmp50 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i6)
:37  %tmp50 = and i1 %notrhs_i3, %notlhs_i6

ST_4: tmp51 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i6)
:38  %tmp51 = and i1 %tmp_5_i5, %sel_tmp_i5

ST_4: sel_tmp1_i6 [1/1] 1.37ns (out node of the LUT)
:39  %sel_tmp1_i6 = and i1 %tmp51, %tmp50

ST_4: tmp52 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i7)
:40  %tmp52 = and i1 %notrhs_i1, %notlhs_i6

ST_4: tmp54 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1_i7)
:41  %tmp54 = and i1 %tmp_5_i1, %sel_tmp_i5

ST_4: sel_tmp1_i7 [1/1] 1.37ns (out node of the LUT)
:42  %sel_tmp1_i7 = and i1 %tmp54, %tmp52

ST_4: empty_41 [1/1] 0.00ns
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_30)

ST_4: stg_141 [1/1] 0.00ns
:1  br label %3


 <State 5>: 1.96ns
ST_5: empty_37 [1/1] 0.00ns
:1  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_5: stg_143 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind

ST_5: tmp_32 [1/1] 0.00ns
:3  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10)

ST_5: stg_145 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_5: o_index [1/1] 1.96ns
:8  %o_index = add i13 %tmp5, %x_cast

ST_5: stg_147 [1/1] 1.57ns
:43  br label %7


 <State 6>: 8.22ns
ST_6: sum [1/1] 0.00ns
:0  %sum = phi i32 [ 0, %6 ], [ %sum_1, %._crit_edge.2.2 ]

ST_6: m [1/1] 0.00ns
:1  %m = phi i5 [ 0, %6 ], [ %m_4, %._crit_edge.2.2 ]

ST_6: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i9 [ 0, %6 ], [ %next_mul, %._crit_edge.2.2 ]

ST_6: phi_mul1 [1/1] 0.00ns
:3  %phi_mul1 = phi i9 [ 0, %6 ], [ %next_mul1, %._crit_edge.2.2 ]

ST_6: m_cast [1/1] 0.00ns
:4  %m_cast = zext i5 %m to i6

ST_6: tmp_31 [1/1] 1.94ns
:5  %tmp_31 = icmp slt i6 %m_cast, %tmp_54

ST_6: m_4 [1/1] 1.72ns
:6  %m_4 = add i5 %m, 1

ST_6: stg_155 [1/1] 0.00ns
:7  br i1 %tmp_31, label %8, label %45

ST_6: next_mul1 [1/1] 1.84ns
:5  %next_mul1 = add i9 %phi_mul1, %N_cast

ST_6: tmp_34 [1/1] 1.84ns
:6  %tmp_34 = add i9 %n_cast1, %phi_mul1

ST_6: stg_158 [1/1] 1.57ns
:11  br i1 %sel_tmp1_i, label %11, label %._crit_edge.0.0

ST_6: tmp6 [1/1] 1.84ns
:0  %tmp6 = add i9 %phi_mul, %y_cast

ST_6: tmp6_cast [1/1] 0.00ns
:1  %tmp6_cast = zext i9 %tmp6 to i13

ST_6: tmp7 [1/1] 6.38ns
:2  %tmp7 = mul i13 %I_cast7, %tmp6_cast

ST_6: tmp48 [1/1] 1.37ns
:0  %tmp48 = add i9 %phi_mul, 1

ST_6: tmp6_0_1 [1/1] 1.37ns
:1  %tmp6_0_1 = add i9 %y_cast, %tmp48

ST_6: tmp53 [1/1] 1.37ns
:0  %tmp53 = add i9 %phi_mul, 2

ST_6: tmp6_0_2 [1/1] 1.37ns
:1  %tmp6_0_2 = add i9 %y_cast, %tmp53

ST_6: tmp6_1 [1/1] 1.84ns
:0  %tmp6_1 = add i9 %phi_mul, %y_cast

ST_6: tmp6_1_cast [1/1] 0.00ns
:1  %tmp6_1_cast = zext i9 %tmp6_1 to i13

ST_6: tmp7_1 [1/1] 6.38ns
:2  %tmp7_1 = mul i13 %I_cast7, %tmp6_1_cast


 <State 7>: 8.34ns
ST_7: i_index [1/1] 1.96ns
:3  %i_index = add i13 %tmp7, %x_cast

ST_7: newIndex7 [17/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_7: tmp6_0_1_cast [1/1] 0.00ns
:2  %tmp6_0_1_cast = zext i9 %tmp6_0_1 to i13

ST_7: tmp7_0_1 [1/1] 6.38ns
:3  %tmp7_0_1 = mul i13 %I_cast7, %tmp6_0_1_cast

ST_7: i_index_0_1 [1/1] 1.96ns
:4  %i_index_0_1 = add i13 %tmp7_0_1, %x_cast

ST_7: tmp6_0_2_cast [1/1] 0.00ns
:2  %tmp6_0_2_cast = zext i9 %tmp6_0_2 to i13

ST_7: tmp7_0_2 [1/1] 6.38ns
:3  %tmp7_0_2 = mul i13 %I_cast7, %tmp6_0_2_cast

ST_7: i_index_0_2 [1/1] 1.96ns
:4  %i_index_0_2 = add i13 %tmp7_0_2, %x_cast

ST_7: i_index_1 [1/1] 1.96ns
:3  %i_index_1 = add i13 %tmp7_1, %tmp_51_1_cast1

ST_7: newIndex9 [17/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_7: tmp55 [1/1] 1.37ns
:0  %tmp55 = add i9 %phi_mul, 1

ST_7: tmp6_1_1 [1/1] 1.37ns
:1  %tmp6_1_1 = add i9 %y_cast, %tmp55

ST_7: tmp56 [1/1] 1.37ns
:0  %tmp56 = add i9 %phi_mul, 2

ST_7: tmp6_1_2 [1/1] 1.37ns
:1  %tmp6_1_2 = add i9 %y_cast, %tmp56


 <State 8>: 8.34ns
ST_8: newIndex7 [16/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_8: newIndex1 [17/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_8: newIndex3 [17/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_8: newIndex9 [16/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_8: tmp6_1_1_cast [1/1] 0.00ns
:2  %tmp6_1_1_cast = zext i9 %tmp6_1_1 to i13

ST_8: tmp7_1_1 [1/1] 6.38ns
:3  %tmp7_1_1 = mul i13 %I_cast7, %tmp6_1_1_cast

ST_8: i_index_1_1 [1/1] 1.96ns
:4  %i_index_1_1 = add i13 %tmp7_1_1, %tmp_51_1_cast1

ST_8: tmp6_1_2_cast [1/1] 0.00ns
:2  %tmp6_1_2_cast = zext i9 %tmp6_1_2 to i13

ST_8: tmp7_1_2 [1/1] 6.38ns
:3  %tmp7_1_2 = mul i13 %I_cast7, %tmp6_1_2_cast

ST_8: i_index_1_2 [1/1] 1.96ns
:4  %i_index_1_2 = add i13 %tmp7_1_2, %tmp_51_1_cast1

ST_8: tmp57 [1/1] 1.37ns
:0  %tmp57 = add i9 %phi_mul, 1

ST_8: tmp6_2_1 [1/1] 1.37ns
:1  %tmp6_2_1 = add i9 %y_cast, %tmp57


 <State 9>: 8.22ns
ST_9: next_mul [1/1] 1.84ns
:4  %next_mul = add i9 %phi_mul, %I_cast5

ST_9: newIndex7 [15/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_9: stg_197 [1/1] 0.00ns
:29  br i1 %L_read, label %12, label %10

ST_9: newIndex1 [16/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_9: stg_199 [1/1] 0.00ns
:31  br i1 %L_read, label %16, label %14

ST_9: newIndex3 [16/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_9: stg_201 [1/1] 0.00ns
:31  br i1 %L_read, label %20, label %18

ST_9: newIndex9 [15/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_9: stg_203 [1/1] 0.00ns
:30  br i1 %L_read, label %24, label %22

ST_9: newIndex11 [17/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_9: stg_205 [1/1] 0.00ns
:31  br i1 %L_read, label %28, label %26

ST_9: newIndex13 [17/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_9: stg_207 [1/1] 0.00ns
:31  br i1 %L_read, label %32, label %30

ST_9: tmp6_2 [1/1] 1.84ns
:0  %tmp6_2 = add i9 %phi_mul, %y_cast

ST_9: tmp6_2_cast [1/1] 0.00ns
:1  %tmp6_2_cast = zext i9 %tmp6_2 to i13

ST_9: tmp7_2 [1/1] 6.38ns
:2  %tmp7_2 = mul i13 %I_cast7, %tmp6_2_cast

ST_9: stg_211 [1/1] 0.00ns
:30  br i1 %L_read, label %36, label %34

ST_9: tmp6_2_1_cast [1/1] 0.00ns
:2  %tmp6_2_1_cast = zext i9 %tmp6_2_1 to i13

ST_9: tmp7_2_1 [1/1] 6.38ns
:3  %tmp7_2_1 = mul i13 %I_cast7, %tmp6_2_1_cast

ST_9: stg_214 [1/1] 0.00ns
:31  br i1 %L_read, label %40, label %38

ST_9: tmp58 [1/1] 1.37ns
:0  %tmp58 = add i9 %phi_mul, 2

ST_9: tmp6_2_2 [1/1] 1.37ns
:1  %tmp6_2_2 = add i9 %y_cast, %tmp58

ST_9: stg_217 [1/1] 0.00ns
:31  br i1 %L_read, label %44, label %42


 <State 10>: 8.34ns
ST_10: newIndex7 [14/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_10: newIndex1 [15/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_10: newIndex3 [15/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_10: newIndex9 [14/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_10: newIndex11 [16/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_10: newIndex13 [16/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_10: i_index_2 [1/1] 1.96ns
:3  %i_index_2 = add i13 %tmp7_2, %tmp_51_2_cast1

ST_10: newIndex15 [17/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_10: i_index_2_1 [1/1] 1.96ns
:4  %i_index_2_1 = add i13 %tmp7_2_1, %tmp_51_2_cast1

ST_10: newIndex17 [17/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_10: tmp6_2_2_cast [1/1] 0.00ns
:2  %tmp6_2_2_cast = zext i9 %tmp6_2_2 to i13

ST_10: tmp7_2_2 [1/1] 6.38ns
:3  %tmp7_2_2 = mul i13 %I_cast7, %tmp6_2_2_cast

ST_10: i_index_2_2 [1/1] 1.96ns
:4  %i_index_2_2 = add i13 %tmp7_2_2, %tmp_51_2_cast1


 <State 11>: 3.66ns
ST_11: newIndex7 [13/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_11: newIndex1 [14/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_11: newIndex3 [14/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_11: newIndex9 [13/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_11: newIndex11 [15/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_11: newIndex13 [15/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_11: newIndex15 [16/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_11: newIndex17 [16/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_11: newIndex [17/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 12>: 3.66ns
ST_12: newIndex7 [12/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_12: newIndex1 [13/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_12: newIndex3 [13/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_12: newIndex9 [12/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_12: newIndex11 [14/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_12: newIndex13 [14/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_12: newIndex15 [15/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_12: newIndex17 [15/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_12: newIndex [16/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 13>: 3.66ns
ST_13: newIndex7 [11/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_13: newIndex1 [12/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_13: newIndex3 [12/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_13: newIndex9 [11/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_13: newIndex11 [13/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_13: newIndex13 [13/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_13: newIndex15 [14/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_13: newIndex17 [14/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_13: newIndex [15/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 14>: 3.66ns
ST_14: newIndex7 [10/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_14: newIndex1 [11/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_14: newIndex3 [11/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_14: newIndex9 [10/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_14: newIndex11 [12/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_14: newIndex13 [12/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_14: newIndex15 [13/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_14: newIndex17 [13/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_14: newIndex [14/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 15>: 3.66ns
ST_15: newIndex7 [9/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_15: newIndex1 [10/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_15: newIndex3 [10/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_15: newIndex9 [9/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_15: newIndex11 [11/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_15: newIndex13 [11/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_15: newIndex15 [12/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_15: newIndex17 [12/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_15: newIndex [13/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 16>: 3.66ns
ST_16: newIndex7 [8/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_16: newIndex1 [9/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_16: newIndex3 [9/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_16: newIndex9 [8/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_16: newIndex11 [10/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_16: newIndex13 [10/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_16: newIndex15 [11/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_16: newIndex17 [11/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_16: newIndex [12/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 17>: 3.66ns
ST_17: newIndex7 [7/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_17: newIndex1 [8/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_17: newIndex3 [8/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_17: newIndex9 [7/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_17: newIndex11 [9/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_17: newIndex13 [9/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_17: newIndex15 [10/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_17: newIndex17 [10/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_17: newIndex [11/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 18>: 3.66ns
ST_18: newIndex7 [6/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_18: newIndex1 [7/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_18: newIndex3 [7/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_18: newIndex9 [6/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_18: newIndex11 [8/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_18: newIndex13 [8/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_18: newIndex15 [9/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_18: newIndex17 [9/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_18: newIndex [10/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 19>: 3.66ns
ST_19: newIndex7 [5/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_19: newIndex1 [6/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_19: newIndex3 [6/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_19: newIndex9 [5/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_19: newIndex11 [7/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_19: newIndex13 [7/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_19: newIndex15 [8/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_19: newIndex17 [8/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_19: newIndex [9/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 20>: 3.66ns
ST_20: newIndex7 [4/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_20: newIndex1 [5/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_20: newIndex3 [5/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_20: newIndex9 [4/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_20: newIndex11 [6/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_20: newIndex13 [6/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_20: newIndex15 [7/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_20: newIndex17 [7/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_20: newIndex [8/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 21>: 6.19ns
ST_21: empty_38 [1/1] 0.00ns
:0  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_21: stg_322 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

ST_21: tmp_33 [1/1] 0.00ns
:2  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

ST_21: stg_324 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_21: tmp_34_cast1 [1/1] 0.00ns
:7  %tmp_34_cast1 = zext i9 %tmp_34 to i13

ST_21: p_shl [1/1] 0.00ns
:8  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_34, i3 0)

ST_21: p_shl_cast [1/1] 0.00ns
:9  %p_shl_cast = zext i12 %p_shl to i13

ST_21: tmp_35 [1/1] 1.84ns
:10  %tmp_35 = add i13 %p_shl_cast, %tmp_34_cast1

ST_21: newIndex7 [3/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_21: tmp_42 [1/1] 0.00ns
:28  %tmp_42 = zext i13 %tmp_35 to i64

ST_21: w_conv1_addr [1/1] 0.00ns
:0  %w_conv1_addr = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_42

ST_21: w_conv1_load [2/2] 2.39ns
:1  %w_conv1_load = load i1* %w_conv1_addr, align 1

ST_21: w_conv2_addr [1/1] 0.00ns
:0  %w_conv2_addr = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_42

ST_21: w_conv2_load [2/2] 2.39ns
:1  %w_conv2_load = load i1* %w_conv2_addr, align 1

ST_21: w_index_0_1 [1/1] 1.96ns
:5  %w_index_0_1 = add i13 %tmp_35, 3

ST_21: newIndex1 [4/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_21: tmp_60_0_1 [1/1] 0.00ns
:30  %tmp_60_0_1 = zext i13 %w_index_0_1 to i64

ST_21: w_conv1_addr_1 [1/1] 0.00ns
:0  %w_conv1_addr_1 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_0_1

ST_21: w_conv1_load_1 [2/2] 2.39ns
:1  %w_conv1_load_1 = load i1* %w_conv1_addr_1, align 1

ST_21: w_conv2_addr_1 [1/1] 0.00ns
:0  %w_conv2_addr_1 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_0_1

ST_21: w_conv2_load_1 [2/2] 2.39ns
:1  %w_conv2_load_1 = load i1* %w_conv2_addr_1, align 1

ST_21: newIndex3 [4/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_21: newIndex9 [3/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_21: newIndex11 [5/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_21: newIndex13 [5/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_21: newIndex15 [6/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_21: newIndex17 [6/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_21: newIndex [7/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 22>: 6.38ns
ST_22: zext_cast [1/1] 0.00ns
:4  %zext_cast = zext i13 %i_index to i28

ST_22: mul [1/1] 6.38ns
:5  %mul = mul i28 %zext_cast, 12946

ST_22: tmp_56 [1/1] 0.00ns
:6  %tmp_56 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul, i32 23, i32 27)

ST_22: newIndex7 [2/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_22: w_conv1_load [1/2] 2.39ns
:1  %w_conv1_load = load i1* %w_conv1_addr, align 1

ST_22: stg_354 [1/1] 1.57ns
:2  br label %9

ST_22: w_conv2_load [1/2] 2.39ns
:1  %w_conv2_load = load i1* %w_conv2_addr, align 1

ST_22: stg_356 [1/1] 1.57ns
:2  br label %9

ST_22: newIndex1 [3/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_22: w_conv1_load_1 [1/2] 2.39ns
:1  %w_conv1_load_1 = load i1* %w_conv1_addr_1, align 1

ST_22: stg_359 [1/1] 1.57ns
:2  br label %13

ST_22: w_conv2_load_1 [1/2] 2.39ns
:1  %w_conv2_load_1 = load i1* %w_conv2_addr_1, align 1

ST_22: stg_361 [1/1] 1.57ns
:2  br label %13

ST_22: w_index_0_2 [1/1] 1.96ns
:5  %w_index_0_2 = add i13 %tmp_35, 6

ST_22: newIndex3 [3/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_22: tmp_60_0_2 [1/1] 0.00ns
:30  %tmp_60_0_2 = zext i13 %w_index_0_2 to i64

ST_22: w_conv1_addr_2 [1/1] 0.00ns
:0  %w_conv1_addr_2 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_0_2

ST_22: w_conv1_load_2 [2/2] 2.39ns
:1  %w_conv1_load_2 = load i1* %w_conv1_addr_2, align 1

ST_22: w_conv2_addr_2 [1/1] 0.00ns
:0  %w_conv2_addr_2 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_0_2

ST_22: w_conv2_load_2 [2/2] 2.39ns
:1  %w_conv2_load_2 = load i1* %w_conv2_addr_2, align 1

ST_22: w_index_1 [1/1] 1.96ns
:4  %w_index_1 = add i13 %tmp_35, 1

ST_22: zext7_cast [1/1] 0.00ns
:5  %zext7_cast = zext i13 %i_index_1 to i28

ST_22: mul8 [1/1] 6.38ns
:6  %mul8 = mul i28 %zext7_cast, 12946

ST_22: tmp_59 [1/1] 0.00ns
:7  %tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul8, i32 23, i32 27)

ST_22: newIndex9 [2/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_22: tmp_60_1 [1/1] 0.00ns
:29  %tmp_60_1 = zext i13 %w_index_1 to i64

ST_22: w_conv1_addr_3 [1/1] 0.00ns
:0  %w_conv1_addr_3 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1

ST_22: w_conv1_load_3 [2/2] 2.39ns
:1  %w_conv1_load_3 = load i1* %w_conv1_addr_3, align 1

ST_22: w_conv2_addr_3 [1/1] 0.00ns
:0  %w_conv2_addr_3 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1

ST_22: w_conv2_load_3 [2/2] 2.39ns
:1  %w_conv2_load_3 = load i1* %w_conv2_addr_3, align 1

ST_22: newIndex11 [4/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_22: newIndex13 [4/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_22: newIndex15 [5/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_22: newIndex17 [5/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_22: newIndex [6/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 23>: 6.38ns
ST_23: newIndex7 [1/17] 3.66ns
:9  %newIndex7 = urem i13 %i_index, 648

ST_23: newIndex8 [1/1] 0.00ns
:10  %newIndex8 = zext i13 %newIndex7 to i64

ST_23: input_0_addr [1/1] 0.00ns
:11  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex8

ST_23: input_0_load [2/2] 2.39ns
:12  %input_0_load = load i1* %input_0_addr, align 1

ST_23: input_1_addr [1/1] 0.00ns
:13  %input_1_addr = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex8

ST_23: input_1_load [2/2] 2.39ns
:14  %input_1_load = load i1* %input_1_addr, align 1

ST_23: input_2_addr [1/1] 0.00ns
:15  %input_2_addr = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex8

ST_23: input_2_load [2/2] 2.39ns
:16  %input_2_load = load i1* %input_2_addr, align 1

ST_23: input_3_addr [1/1] 0.00ns
:17  %input_3_addr = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex8

ST_23: input_3_load [2/2] 2.39ns
:18  %input_3_load = load i1* %input_3_addr, align 1

ST_23: input_4_addr [1/1] 0.00ns
:19  %input_4_addr = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex8

ST_23: input_4_load [2/2] 2.39ns
:20  %input_4_load = load i1* %input_4_addr, align 1

ST_23: input_5_addr [1/1] 0.00ns
:21  %input_5_addr = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex8

ST_23: input_5_load [2/2] 2.39ns
:22  %input_5_load = load i1* %input_5_addr, align 1

ST_23: input_6_addr [1/1] 0.00ns
:23  %input_6_addr = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex8

ST_23: input_6_load [2/2] 2.39ns
:24  %input_6_load = load i1* %input_6_addr, align 1

ST_23: input_7_addr [1/1] 0.00ns
:25  %input_7_addr = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex8

ST_23: input_7_load [2/2] 2.39ns
:26  %input_7_load = load i1* %input_7_addr, align 1

ST_23: zext1_cast [1/1] 0.00ns
:6  %zext1_cast = zext i13 %i_index_0_1 to i28

ST_23: mul2 [1/1] 6.38ns
:7  %mul2 = mul i28 %zext1_cast, 12946

ST_23: tmp_57 [1/1] 0.00ns
:8  %tmp_57 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul2, i32 23, i32 27)

ST_23: newIndex1 [2/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_23: zext4_cast [1/1] 0.00ns
:6  %zext4_cast = zext i13 %i_index_0_2 to i28

ST_23: mul5 [1/1] 6.38ns
:7  %mul5 = mul i28 %zext4_cast, 12946

ST_23: tmp_58 [1/1] 0.00ns
:8  %tmp_58 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul5, i32 23, i32 27)

ST_23: newIndex3 [2/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_23: w_conv1_load_2 [1/2] 2.39ns
:1  %w_conv1_load_2 = load i1* %w_conv1_addr_2, align 1

ST_23: stg_411 [1/1] 1.57ns
:2  br label %17

ST_23: w_conv2_load_2 [1/2] 2.39ns
:1  %w_conv2_load_2 = load i1* %w_conv2_addr_2, align 1

ST_23: stg_413 [1/1] 1.57ns
:2  br label %17

ST_23: newIndex9 [1/17] 3.66ns
:10  %newIndex9 = urem i13 %i_index_1, 648

ST_23: newIndex10 [1/1] 0.00ns
:11  %newIndex10 = zext i13 %newIndex9 to i64

ST_23: input_0_addr_517 [1/1] 0.00ns
:12  %input_0_addr_517 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex10

ST_23: input_0_load_517 [2/2] 2.39ns
:13  %input_0_load_517 = load i1* %input_0_addr_517, align 1

ST_23: input_1_addr_6 [1/1] 0.00ns
:14  %input_1_addr_6 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex10

ST_23: input_1_load_6 [2/2] 2.39ns
:15  %input_1_load_6 = load i1* %input_1_addr_6, align 1

ST_23: input_2_addr_6 [1/1] 0.00ns
:16  %input_2_addr_6 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex10

ST_23: input_2_load_6 [2/2] 2.39ns
:17  %input_2_load_6 = load i1* %input_2_addr_6, align 1

ST_23: input_3_addr_6 [1/1] 0.00ns
:18  %input_3_addr_6 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex10

ST_23: input_3_load_6 [2/2] 2.39ns
:19  %input_3_load_6 = load i1* %input_3_addr_6, align 1

ST_23: input_4_addr_6 [1/1] 0.00ns
:20  %input_4_addr_6 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex10

ST_23: input_4_load_6 [2/2] 2.39ns
:21  %input_4_load_6 = load i1* %input_4_addr_6, align 1

ST_23: input_5_addr_6 [1/1] 0.00ns
:22  %input_5_addr_6 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex10

ST_23: input_5_load_6 [2/2] 2.39ns
:23  %input_5_load_6 = load i1* %input_5_addr_6, align 1

ST_23: input_6_addr_6 [1/1] 0.00ns
:24  %input_6_addr_6 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex10

ST_23: input_6_load_6 [2/2] 2.39ns
:25  %input_6_load_6 = load i1* %input_6_addr_6, align 1

ST_23: input_7_addr_6 [1/1] 0.00ns
:26  %input_7_addr_6 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex10

ST_23: input_7_load_6 [2/2] 2.39ns
:27  %input_7_load_6 = load i1* %input_7_addr_6, align 1

ST_23: w_conv1_load_3 [1/2] 2.39ns
:1  %w_conv1_load_3 = load i1* %w_conv1_addr_3, align 1

ST_23: stg_433 [1/1] 1.57ns
:2  br label %21

ST_23: w_conv2_load_3 [1/2] 2.39ns
:1  %w_conv2_load_3 = load i1* %w_conv2_addr_3, align 1

ST_23: stg_435 [1/1] 1.57ns
:2  br label %21

ST_23: w_index_1_1 [1/1] 1.96ns
:5  %w_index_1_1 = add i13 %tmp_35, 4

ST_23: newIndex11 [3/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_23: tmp_60_1_1 [1/1] 0.00ns
:30  %tmp_60_1_1 = zext i13 %w_index_1_1 to i64

ST_23: w_conv1_addr_4 [1/1] 0.00ns
:0  %w_conv1_addr_4 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1_1

ST_23: w_conv1_load_4 [2/2] 2.39ns
:1  %w_conv1_load_4 = load i1* %w_conv1_addr_4, align 1

ST_23: w_conv2_addr_4 [1/1] 0.00ns
:0  %w_conv2_addr_4 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1_1

ST_23: w_conv2_load_4 [2/2] 2.39ns
:1  %w_conv2_load_4 = load i1* %w_conv2_addr_4, align 1

ST_23: w_index_1_2 [1/1] 1.96ns
:5  %w_index_1_2 = add i13 %tmp_35, 7

ST_23: newIndex13 [3/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_23: tmp_60_1_2 [1/1] 0.00ns
:30  %tmp_60_1_2 = zext i13 %w_index_1_2 to i64

ST_23: w_conv1_addr_5 [1/1] 0.00ns
:0  %w_conv1_addr_5 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1_2

ST_23: w_conv1_load_5 [2/2] 2.39ns
:1  %w_conv1_load_5 = load i1* %w_conv1_addr_5, align 1

ST_23: w_conv2_addr_5 [1/1] 0.00ns
:0  %w_conv2_addr_5 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1_2

ST_23: w_conv2_load_5 [2/2] 2.39ns
:1  %w_conv2_load_5 = load i1* %w_conv2_addr_5, align 1

ST_23: newIndex15 [4/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_23: newIndex17 [4/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_23: newIndex [5/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 24>: 7.27ns
ST_24: arrayNo3 [1/1] 0.00ns
:7  %arrayNo3 = sext i5 %tmp_56 to i13

ST_24: arrayNo3_cast [1/1] 0.00ns
:8  %arrayNo3_cast = zext i13 %arrayNo3 to i32

ST_24: input_0_load [1/2] 2.39ns
:12  %input_0_load = load i1* %input_0_addr, align 1

ST_24: input_1_load [1/2] 2.39ns
:14  %input_1_load = load i1* %input_1_addr, align 1

ST_24: input_2_load [1/2] 2.39ns
:16  %input_2_load = load i1* %input_2_addr, align 1

ST_24: input_3_load [1/2] 2.39ns
:18  %input_3_load = load i1* %input_3_addr, align 1

ST_24: input_4_load [1/2] 2.39ns
:20  %input_4_load = load i1* %input_4_addr, align 1

ST_24: input_5_load [1/2] 2.39ns
:22  %input_5_load = load i1* %input_5_addr, align 1

ST_24: input_6_load [1/2] 2.39ns
:24  %input_6_load = load i1* %input_6_addr, align 1

ST_24: input_7_load [1/2] 2.39ns
:26  %input_7_load = load i1* %input_7_addr, align 1

ST_24: tmp_41 [1/1] 1.94ns
:27  %tmp_41 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load, i1 %input_1_load, i1 %input_2_load, i1 %input_3_load, i1 %input_4_load, i1 %input_5_load, i1 %input_6_load, i1 %input_7_load, i32 %arrayNo3_cast)

ST_24: w_conv1_load_pn [1/1] 0.00ns (grouped into LUT with out node p_pn_in)
:0  %w_conv1_load_pn = phi i1 [ %w_conv1_load, %10 ], [ %w_conv2_load, %12 ]

ST_24: p_pn_in_in [1/1] 0.00ns (grouped into LUT with out node p_pn_in)
:1  %p_pn_in_in = xor i1 %w_conv1_load_pn, %tmp_41

ST_24: p_pn_in [1/1] 1.37ns (out node of the LUT)
:2  %p_pn_in = xor i1 %p_pn_in_in, true

ST_24: stg_467 [1/1] 1.57ns
:3  br label %._crit_edge.0.0

ST_24: newIndex1 [1/17] 3.66ns
:11  %newIndex1 = urem i13 %i_index_0_1, 648

ST_24: newIndex2 [1/1] 0.00ns
:12  %newIndex2 = zext i13 %newIndex1 to i64

ST_24: input_0_addr_515 [1/1] 0.00ns
:13  %input_0_addr_515 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex2

ST_24: input_0_load_515 [2/2] 2.39ns
:14  %input_0_load_515 = load i1* %input_0_addr_515, align 1

ST_24: input_1_addr_4 [1/1] 0.00ns
:15  %input_1_addr_4 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex2

ST_24: input_1_load_4 [2/2] 2.39ns
:16  %input_1_load_4 = load i1* %input_1_addr_4, align 1

ST_24: input_2_addr_4 [1/1] 0.00ns
:17  %input_2_addr_4 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex2

ST_24: input_2_load_4 [2/2] 2.39ns
:18  %input_2_load_4 = load i1* %input_2_addr_4, align 1

ST_24: input_3_addr_4 [1/1] 0.00ns
:19  %input_3_addr_4 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex2

ST_24: input_3_load_4 [2/2] 2.39ns
:20  %input_3_load_4 = load i1* %input_3_addr_4, align 1

ST_24: input_4_addr_4 [1/1] 0.00ns
:21  %input_4_addr_4 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex2

ST_24: input_4_load_4 [2/2] 2.39ns
:22  %input_4_load_4 = load i1* %input_4_addr_4, align 1

ST_24: input_5_addr_4 [1/1] 0.00ns
:23  %input_5_addr_4 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex2

ST_24: input_5_load_4 [2/2] 2.39ns
:24  %input_5_load_4 = load i1* %input_5_addr_4, align 1

ST_24: input_6_addr_4 [1/1] 0.00ns
:25  %input_6_addr_4 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex2

ST_24: input_6_load_4 [2/2] 2.39ns
:26  %input_6_load_4 = load i1* %input_6_addr_4, align 1

ST_24: input_7_addr_4 [1/1] 0.00ns
:27  %input_7_addr_4 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex2

ST_24: input_7_load_4 [2/2] 2.39ns
:28  %input_7_load_4 = load i1* %input_7_addr_4, align 1

ST_24: newIndex3 [1/17] 3.66ns
:11  %newIndex3 = urem i13 %i_index_0_2, 648

ST_24: newIndex4 [1/1] 0.00ns
:12  %newIndex4 = zext i13 %newIndex3 to i64

ST_24: input_0_addr_516 [1/1] 0.00ns
:13  %input_0_addr_516 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex4

ST_24: input_0_load_516 [2/2] 2.39ns
:14  %input_0_load_516 = load i1* %input_0_addr_516, align 1

ST_24: input_1_addr_5 [1/1] 0.00ns
:15  %input_1_addr_5 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex4

ST_24: input_1_load_5 [2/2] 2.39ns
:16  %input_1_load_5 = load i1* %input_1_addr_5, align 1

ST_24: input_2_addr_5 [1/1] 0.00ns
:17  %input_2_addr_5 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex4

ST_24: input_2_load_5 [2/2] 2.39ns
:18  %input_2_load_5 = load i1* %input_2_addr_5, align 1

ST_24: input_3_addr_5 [1/1] 0.00ns
:19  %input_3_addr_5 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex4

ST_24: input_3_load_5 [2/2] 2.39ns
:20  %input_3_load_5 = load i1* %input_3_addr_5, align 1

ST_24: input_4_addr_5 [1/1] 0.00ns
:21  %input_4_addr_5 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex4

ST_24: input_4_load_5 [2/2] 2.39ns
:22  %input_4_load_5 = load i1* %input_4_addr_5, align 1

ST_24: input_5_addr_5 [1/1] 0.00ns
:23  %input_5_addr_5 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex4

ST_24: input_5_load_5 [2/2] 2.39ns
:24  %input_5_load_5 = load i1* %input_5_addr_5, align 1

ST_24: input_6_addr_5 [1/1] 0.00ns
:25  %input_6_addr_5 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex4

ST_24: input_6_load_5 [2/2] 2.39ns
:26  %input_6_load_5 = load i1* %input_6_addr_5, align 1

ST_24: input_7_addr_5 [1/1] 0.00ns
:27  %input_7_addr_5 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex4

ST_24: input_7_load_5 [2/2] 2.39ns
:28  %input_7_load_5 = load i1* %input_7_addr_5, align 1

ST_24: arrayNo9 [1/1] 0.00ns
:8  %arrayNo9 = sext i5 %tmp_59 to i13

ST_24: arrayNo9_cast [1/1] 0.00ns
:9  %arrayNo9_cast = zext i13 %arrayNo9 to i32

ST_24: input_0_load_517 [1/2] 2.39ns
:13  %input_0_load_517 = load i1* %input_0_addr_517, align 1

ST_24: input_1_load_6 [1/2] 2.39ns
:15  %input_1_load_6 = load i1* %input_1_addr_6, align 1

ST_24: input_2_load_6 [1/2] 2.39ns
:17  %input_2_load_6 = load i1* %input_2_addr_6, align 1

ST_24: input_3_load_6 [1/2] 2.39ns
:19  %input_3_load_6 = load i1* %input_3_addr_6, align 1

ST_24: input_4_load_6 [1/2] 2.39ns
:21  %input_4_load_6 = load i1* %input_4_addr_6, align 1

ST_24: input_5_load_6 [1/2] 2.39ns
:23  %input_5_load_6 = load i1* %input_5_addr_6, align 1

ST_24: input_6_load_6 [1/2] 2.39ns
:25  %input_6_load_6 = load i1* %input_6_addr_6, align 1

ST_24: input_7_load_6 [1/2] 2.39ns
:27  %input_7_load_6 = load i1* %input_7_addr_6, align 1

ST_24: tmp_45 [1/1] 1.94ns
:28  %tmp_45 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_517, i1 %input_1_load_6, i1 %input_2_load_6, i1 %input_3_load_6, i1 %input_4_load_6, i1 %input_5_load_6, i1 %input_6_load_6, i1 %input_7_load_6, i32 %arrayNo9_cast)

ST_24: zext5_cast [1/1] 0.00ns
:6  %zext5_cast = zext i13 %i_index_1_1 to i28

ST_24: mul4 [1/1] 6.38ns
:7  %mul4 = mul i28 %zext5_cast, 12946

ST_24: tmp_60 [1/1] 0.00ns
:8  %tmp_60 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul4, i32 23, i32 27)

ST_24: newIndex11 [2/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_24: w_conv1_load_4 [1/2] 2.39ns
:1  %w_conv1_load_4 = load i1* %w_conv1_addr_4, align 1

ST_24: stg_520 [1/1] 1.57ns
:2  br label %25

ST_24: w_conv2_load_4 [1/2] 2.39ns
:1  %w_conv2_load_4 = load i1* %w_conv2_addr_4, align 1

ST_24: stg_522 [1/1] 1.57ns
:2  br label %25

ST_24: zext6_cast [1/1] 0.00ns
:6  %zext6_cast = zext i13 %i_index_1_2 to i28

ST_24: mul6 [1/1] 6.38ns
:7  %mul6 = mul i28 %zext6_cast, 12946

ST_24: tmp_61 [1/1] 0.00ns
:8  %tmp_61 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul6, i32 23, i32 27)

ST_24: newIndex13 [2/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_24: w_conv1_load_5 [1/2] 2.39ns
:1  %w_conv1_load_5 = load i1* %w_conv1_addr_5, align 1

ST_24: stg_528 [1/1] 1.57ns
:2  br label %29

ST_24: w_conv2_load_5 [1/2] 2.39ns
:1  %w_conv2_load_5 = load i1* %w_conv2_addr_5, align 1

ST_24: stg_530 [1/1] 1.57ns
:2  br label %29

ST_24: w_index_2 [1/1] 1.96ns
:4  %w_index_2 = add i13 %tmp_35, 2

ST_24: newIndex15 [3/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_24: tmp_60_2 [1/1] 0.00ns
:29  %tmp_60_2 = zext i13 %w_index_2 to i64

ST_24: w_conv1_addr_6 [1/1] 0.00ns
:0  %w_conv1_addr_6 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2

ST_24: w_conv1_load_6 [2/2] 2.39ns
:1  %w_conv1_load_6 = load i1* %w_conv1_addr_6, align 1

ST_24: w_conv2_addr_6 [1/1] 0.00ns
:0  %w_conv2_addr_6 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2

ST_24: w_conv2_load_6 [2/2] 2.39ns
:1  %w_conv2_load_6 = load i1* %w_conv2_addr_6, align 1

ST_24: w_index_2_1 [1/1] 1.96ns
:5  %w_index_2_1 = add i13 %tmp_35, 5

ST_24: newIndex17 [3/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_24: tmp_60_2_1 [1/1] 0.00ns
:30  %tmp_60_2_1 = zext i13 %w_index_2_1 to i64

ST_24: w_conv1_addr_7 [1/1] 0.00ns
:0  %w_conv1_addr_7 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2_1

ST_24: w_conv1_load_7 [2/2] 2.39ns
:1  %w_conv1_load_7 = load i1* %w_conv1_addr_7, align 1

ST_24: w_conv2_addr_7 [1/1] 0.00ns
:0  %w_conv2_addr_7 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2_1

ST_24: w_conv2_load_7 [2/2] 2.39ns
:1  %w_conv2_load_7 = load i1* %w_conv2_addr_7, align 1

ST_24: newIndex [4/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648


 <State 25>: 7.27ns
ST_25: one_out_3 [1/1] 0.00ns
._crit_edge.0.0:0  %one_out_3 = phi i1 [ %p_pn_in, %9 ], [ false, %8 ]

ST_25: mac_num_2 [1/1] 0.00ns
._crit_edge.0.0:1  %mac_num_2 = phi i1 [ true, %9 ], [ false, %8 ]

ST_25: one_out_3_cast [1/1] 0.00ns
._crit_edge.0.0:2  %one_out_3_cast = zext i1 %one_out_3 to i2

ST_25: mac_num_2_cast [1/1] 0.00ns
._crit_edge.0.0:3  %mac_num_2_cast = zext i1 %mac_num_2 to i2

ST_25: stg_550 [1/1] 1.57ns
._crit_edge.0.0:4  br i1 %sel_tmp1_i8, label %15, label %._crit_edge.0.1

ST_25: arrayNo5 [1/1] 0.00ns
:9  %arrayNo5 = sext i5 %tmp_57 to i13

ST_25: arrayNo5_cast [1/1] 0.00ns
:10  %arrayNo5_cast = zext i13 %arrayNo5 to i32

ST_25: input_0_load_515 [1/2] 2.39ns
:14  %input_0_load_515 = load i1* %input_0_addr_515, align 1

ST_25: input_1_load_4 [1/2] 2.39ns
:16  %input_1_load_4 = load i1* %input_1_addr_4, align 1

ST_25: input_2_load_4 [1/2] 2.39ns
:18  %input_2_load_4 = load i1* %input_2_addr_4, align 1

ST_25: input_3_load_4 [1/2] 2.39ns
:20  %input_3_load_4 = load i1* %input_3_addr_4, align 1

ST_25: input_4_load_4 [1/2] 2.39ns
:22  %input_4_load_4 = load i1* %input_4_addr_4, align 1

ST_25: input_5_load_4 [1/2] 2.39ns
:24  %input_5_load_4 = load i1* %input_5_addr_4, align 1

ST_25: input_6_load_4 [1/2] 2.39ns
:26  %input_6_load_4 = load i1* %input_6_addr_4, align 1

ST_25: input_7_load_4 [1/2] 2.39ns
:28  %input_7_load_4 = load i1* %input_7_addr_4, align 1

ST_25: tmp_43 [1/1] 1.94ns
:29  %tmp_43 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_515, i1 %input_1_load_4, i1 %input_2_load_4, i1 %input_3_load_4, i1 %input_4_load_4, i1 %input_5_load_4, i1 %input_6_load_4, i1 %input_7_load_4, i32 %arrayNo5_cast)

ST_25: w_conv1_load_1_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_1)
:0  %w_conv1_load_1_pn = phi i1 [ %w_conv1_load_1, %14 ], [ %w_conv2_load_1, %16 ]

ST_25: p_pn_in_in_0_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_1)
:1  %p_pn_in_in_0_1 = xor i1 %w_conv1_load_1_pn, %tmp_43

ST_25: p_pn_in_0_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_1)
:2  %p_pn_in_0_1 = xor i1 %p_pn_in_in_0_1, true

ST_25: p_pn_0_1_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_1)
:3  %p_pn_0_1_cast = zext i1 %p_pn_in_0_1 to i2

ST_25: one_out_2_0_1 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_0_1 = add i2 %one_out_3_cast, %p_pn_0_1_cast

ST_25: mac_num_3_0_1 [1/1] 1.37ns
:5  %mac_num_3_0_1 = select i1 %mac_num_2, i2 -2, i2 1

ST_25: stg_568 [1/1] 1.57ns
:6  br label %._crit_edge.0.1

ST_25: arrayNo7 [1/1] 0.00ns
:9  %arrayNo7 = sext i5 %tmp_58 to i13

ST_25: arrayNo7_cast [1/1] 0.00ns
:10  %arrayNo7_cast = zext i13 %arrayNo7 to i32

ST_25: input_0_load_516 [1/2] 2.39ns
:14  %input_0_load_516 = load i1* %input_0_addr_516, align 1

ST_25: input_1_load_5 [1/2] 2.39ns
:16  %input_1_load_5 = load i1* %input_1_addr_5, align 1

ST_25: input_2_load_5 [1/2] 2.39ns
:18  %input_2_load_5 = load i1* %input_2_addr_5, align 1

ST_25: input_3_load_5 [1/2] 2.39ns
:20  %input_3_load_5 = load i1* %input_3_addr_5, align 1

ST_25: input_4_load_5 [1/2] 2.39ns
:22  %input_4_load_5 = load i1* %input_4_addr_5, align 1

ST_25: input_5_load_5 [1/2] 2.39ns
:24  %input_5_load_5 = load i1* %input_5_addr_5, align 1

ST_25: input_6_load_5 [1/2] 2.39ns
:26  %input_6_load_5 = load i1* %input_6_addr_5, align 1

ST_25: input_7_load_5 [1/2] 2.39ns
:28  %input_7_load_5 = load i1* %input_7_addr_5, align 1

ST_25: tmp_44 [1/1] 1.94ns
:29  %tmp_44 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_516, i1 %input_1_load_5, i1 %input_2_load_5, i1 %input_3_load_5, i1 %input_4_load_5, i1 %input_5_load_5, i1 %input_6_load_5, i1 %input_7_load_5, i32 %arrayNo7_cast)

ST_25: newIndex11 [1/17] 3.66ns
:11  %newIndex11 = urem i13 %i_index_1_1, 648

ST_25: newIndex12 [1/1] 0.00ns
:12  %newIndex12 = zext i13 %newIndex11 to i64

ST_25: input_0_addr_518 [1/1] 0.00ns
:13  %input_0_addr_518 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex12

ST_25: input_0_load_518 [2/2] 2.39ns
:14  %input_0_load_518 = load i1* %input_0_addr_518, align 1

ST_25: input_1_addr_7 [1/1] 0.00ns
:15  %input_1_addr_7 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex12

ST_25: input_1_load_7 [2/2] 2.39ns
:16  %input_1_load_7 = load i1* %input_1_addr_7, align 1

ST_25: input_2_addr_7 [1/1] 0.00ns
:17  %input_2_addr_7 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex12

ST_25: input_2_load_7 [2/2] 2.39ns
:18  %input_2_load_7 = load i1* %input_2_addr_7, align 1

ST_25: input_3_addr_7 [1/1] 0.00ns
:19  %input_3_addr_7 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex12

ST_25: input_3_load_7 [2/2] 2.39ns
:20  %input_3_load_7 = load i1* %input_3_addr_7, align 1

ST_25: input_4_addr_7 [1/1] 0.00ns
:21  %input_4_addr_7 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex12

ST_25: input_4_load_7 [2/2] 2.39ns
:22  %input_4_load_7 = load i1* %input_4_addr_7, align 1

ST_25: input_5_addr_7 [1/1] 0.00ns
:23  %input_5_addr_7 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex12

ST_25: input_5_load_7 [2/2] 2.39ns
:24  %input_5_load_7 = load i1* %input_5_addr_7, align 1

ST_25: input_6_addr_7 [1/1] 0.00ns
:25  %input_6_addr_7 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex12

ST_25: input_6_load_7 [2/2] 2.39ns
:26  %input_6_load_7 = load i1* %input_6_addr_7, align 1

ST_25: input_7_addr_7 [1/1] 0.00ns
:27  %input_7_addr_7 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex12

ST_25: input_7_load_7 [2/2] 2.39ns
:28  %input_7_load_7 = load i1* %input_7_addr_7, align 1

ST_25: newIndex13 [1/17] 3.66ns
:11  %newIndex13 = urem i13 %i_index_1_2, 648

ST_25: newIndex14 [1/1] 0.00ns
:12  %newIndex14 = zext i13 %newIndex13 to i64

ST_25: input_0_addr_519 [1/1] 0.00ns
:13  %input_0_addr_519 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex14

ST_25: input_0_load_519 [2/2] 2.39ns
:14  %input_0_load_519 = load i1* %input_0_addr_519, align 1

ST_25: input_1_addr_8 [1/1] 0.00ns
:15  %input_1_addr_8 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex14

ST_25: input_1_load_8 [2/2] 2.39ns
:16  %input_1_load_8 = load i1* %input_1_addr_8, align 1

ST_25: input_2_addr_8 [1/1] 0.00ns
:17  %input_2_addr_8 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex14

ST_25: input_2_load_8 [2/2] 2.39ns
:18  %input_2_load_8 = load i1* %input_2_addr_8, align 1

ST_25: input_3_addr_8 [1/1] 0.00ns
:19  %input_3_addr_8 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex14

ST_25: input_3_load_8 [2/2] 2.39ns
:20  %input_3_load_8 = load i1* %input_3_addr_8, align 1

ST_25: input_4_addr_8 [1/1] 0.00ns
:21  %input_4_addr_8 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex14

ST_25: input_4_load_8 [2/2] 2.39ns
:22  %input_4_load_8 = load i1* %input_4_addr_8, align 1

ST_25: input_5_addr_8 [1/1] 0.00ns
:23  %input_5_addr_8 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex14

ST_25: input_5_load_8 [2/2] 2.39ns
:24  %input_5_load_8 = load i1* %input_5_addr_8, align 1

ST_25: input_6_addr_8 [1/1] 0.00ns
:25  %input_6_addr_8 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex14

ST_25: input_6_load_8 [2/2] 2.39ns
:26  %input_6_load_8 = load i1* %input_6_addr_8, align 1

ST_25: input_7_addr_8 [1/1] 0.00ns
:27  %input_7_addr_8 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex14

ST_25: input_7_load_8 [2/2] 2.39ns
:28  %input_7_load_8 = load i1* %input_7_addr_8, align 1

ST_25: zext8_cast [1/1] 0.00ns
:5  %zext8_cast = zext i13 %i_index_2 to i28

ST_25: mul7 [1/1] 6.38ns
:6  %mul7 = mul i28 %zext8_cast, 12946

ST_25: tmp_62 [1/1] 0.00ns
:7  %tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul7, i32 23, i32 27)

ST_25: newIndex15 [2/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_25: w_conv1_load_6 [1/2] 2.39ns
:1  %w_conv1_load_6 = load i1* %w_conv1_addr_6, align 1

ST_25: stg_621 [1/1] 1.57ns
:2  br label %33

ST_25: w_conv2_load_6 [1/2] 2.39ns
:1  %w_conv2_load_6 = load i1* %w_conv2_addr_6, align 1

ST_25: stg_623 [1/1] 1.57ns
:2  br label %33

ST_25: zext9_cast [1/1] 0.00ns
:6  %zext9_cast = zext i13 %i_index_2_1 to i28

ST_25: mul9 [1/1] 6.38ns
:7  %mul9 = mul i28 %zext9_cast, 12946

ST_25: tmp_63 [1/1] 0.00ns
:8  %tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul9, i32 23, i32 27)

ST_25: newIndex17 [2/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_25: w_conv1_load_7 [1/2] 2.39ns
:1  %w_conv1_load_7 = load i1* %w_conv1_addr_7, align 1

ST_25: stg_629 [1/1] 1.57ns
:2  br label %37

ST_25: w_conv2_load_7 [1/2] 2.39ns
:1  %w_conv2_load_7 = load i1* %w_conv2_addr_7, align 1

ST_25: stg_631 [1/1] 1.57ns
:2  br label %37

ST_25: w_index_2_2 [1/1] 1.96ns
:5  %w_index_2_2 = add i13 %tmp_35, 8

ST_25: newIndex [3/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648

ST_25: tmp_60_2_2 [1/1] 0.00ns
:30  %tmp_60_2_2 = zext i13 %w_index_2_2 to i64

ST_25: w_conv1_addr_8 [1/1] 0.00ns
:0  %w_conv1_addr_8 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2_2

ST_25: w_conv1_load_8 [2/2] 2.39ns
:1  %w_conv1_load_8 = load i1* %w_conv1_addr_8, align 1

ST_25: w_conv2_addr_8 [1/1] 0.00ns
:0  %w_conv2_addr_8 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2_2

ST_25: w_conv2_load_8 [2/2] 2.39ns
:1  %w_conv2_load_8 = load i1* %w_conv2_addr_8, align 1


 <State 26>: 6.38ns
ST_26: one_out_3_0_1 [1/1] 0.00ns
._crit_edge.0.1:0  %one_out_3_0_1 = phi i2 [ %one_out_2_0_1, %13 ], [ %one_out_3_cast, %._crit_edge.0.0 ]

ST_26: mac_num_2_0_1 [1/1] 0.00ns
._crit_edge.0.1:1  %mac_num_2_0_1 = phi i2 [ %mac_num_3_0_1, %13 ], [ %mac_num_2_cast, %._crit_edge.0.0 ]

ST_26: stg_641 [1/1] 1.57ns
._crit_edge.0.1:2  br i1 %sel_tmp1_i1, label %19, label %._crit_edge.0.2

ST_26: w_conv1_load_2_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_2)
:0  %w_conv1_load_2_pn = phi i1 [ %w_conv1_load_2, %18 ], [ %w_conv2_load_2, %20 ]

ST_26: p_pn_in_in_0_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_2)
:1  %p_pn_in_in_0_2 = xor i1 %w_conv1_load_2_pn, %tmp_44

ST_26: p_pn_in_0_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_2)
:2  %p_pn_in_0_2 = xor i1 %p_pn_in_in_0_2, true

ST_26: p_pn_0_2_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_0_2)
:3  %p_pn_0_2_cast = zext i1 %p_pn_in_0_2 to i2

ST_26: one_out_2_0_2 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_0_2 = add i2 %one_out_3_0_1, %p_pn_0_2_cast

ST_26: mac_num_3_0_2 [1/1] 0.80ns
:5  %mac_num_3_0_2 = add i2 %mac_num_2_0_1, 1

ST_26: stg_648 [1/1] 1.57ns
:6  br label %._crit_edge.0.2

ST_26: arrayNo2 [1/1] 0.00ns
:9  %arrayNo2 = sext i5 %tmp_60 to i13

ST_26: arrayNo11_cast [1/1] 0.00ns
:10  %arrayNo11_cast = zext i13 %arrayNo2 to i32

ST_26: input_0_load_518 [1/2] 2.39ns
:14  %input_0_load_518 = load i1* %input_0_addr_518, align 1

ST_26: input_1_load_7 [1/2] 2.39ns
:16  %input_1_load_7 = load i1* %input_1_addr_7, align 1

ST_26: input_2_load_7 [1/2] 2.39ns
:18  %input_2_load_7 = load i1* %input_2_addr_7, align 1

ST_26: input_3_load_7 [1/2] 2.39ns
:20  %input_3_load_7 = load i1* %input_3_addr_7, align 1

ST_26: input_4_load_7 [1/2] 2.39ns
:22  %input_4_load_7 = load i1* %input_4_addr_7, align 1

ST_26: input_5_load_7 [1/2] 2.39ns
:24  %input_5_load_7 = load i1* %input_5_addr_7, align 1

ST_26: input_6_load_7 [1/2] 2.39ns
:26  %input_6_load_7 = load i1* %input_6_addr_7, align 1

ST_26: input_7_load_7 [1/2] 2.39ns
:28  %input_7_load_7 = load i1* %input_7_addr_7, align 1

ST_26: tmp_46 [1/1] 1.94ns
:29  %tmp_46 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_518, i1 %input_1_load_7, i1 %input_2_load_7, i1 %input_3_load_7, i1 %input_4_load_7, i1 %input_5_load_7, i1 %input_6_load_7, i1 %input_7_load_7, i32 %arrayNo11_cast)

ST_26: arrayNo4 [1/1] 0.00ns
:9  %arrayNo4 = sext i5 %tmp_61 to i13

ST_26: arrayNo13_cast [1/1] 0.00ns
:10  %arrayNo13_cast = zext i13 %arrayNo4 to i32

ST_26: input_0_load_519 [1/2] 2.39ns
:14  %input_0_load_519 = load i1* %input_0_addr_519, align 1

ST_26: input_1_load_8 [1/2] 2.39ns
:16  %input_1_load_8 = load i1* %input_1_addr_8, align 1

ST_26: input_2_load_8 [1/2] 2.39ns
:18  %input_2_load_8 = load i1* %input_2_addr_8, align 1

ST_26: input_3_load_8 [1/2] 2.39ns
:20  %input_3_load_8 = load i1* %input_3_addr_8, align 1

ST_26: input_4_load_8 [1/2] 2.39ns
:22  %input_4_load_8 = load i1* %input_4_addr_8, align 1

ST_26: input_5_load_8 [1/2] 2.39ns
:24  %input_5_load_8 = load i1* %input_5_addr_8, align 1

ST_26: input_6_load_8 [1/2] 2.39ns
:26  %input_6_load_8 = load i1* %input_6_addr_8, align 1

ST_26: input_7_load_8 [1/2] 2.39ns
:28  %input_7_load_8 = load i1* %input_7_addr_8, align 1

ST_26: tmp_47 [1/1] 1.94ns
:29  %tmp_47 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_519, i1 %input_1_load_8, i1 %input_2_load_8, i1 %input_3_load_8, i1 %input_4_load_8, i1 %input_5_load_8, i1 %input_6_load_8, i1 %input_7_load_8, i32 %arrayNo13_cast)

ST_26: newIndex15 [1/17] 3.66ns
:10  %newIndex15 = urem i13 %i_index_2, 648

ST_26: newIndex16 [1/1] 0.00ns
:11  %newIndex16 = zext i13 %newIndex15 to i64

ST_26: input_0_addr_520 [1/1] 0.00ns
:12  %input_0_addr_520 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex16

ST_26: input_0_load_520 [2/2] 2.39ns
:13  %input_0_load_520 = load i1* %input_0_addr_520, align 1

ST_26: input_1_addr_9 [1/1] 0.00ns
:14  %input_1_addr_9 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex16

ST_26: input_1_load_9 [2/2] 2.39ns
:15  %input_1_load_9 = load i1* %input_1_addr_9, align 1

ST_26: input_2_addr_9 [1/1] 0.00ns
:16  %input_2_addr_9 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex16

ST_26: input_2_load_9 [2/2] 2.39ns
:17  %input_2_load_9 = load i1* %input_2_addr_9, align 1

ST_26: input_3_addr_9 [1/1] 0.00ns
:18  %input_3_addr_9 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex16

ST_26: input_3_load_9 [2/2] 2.39ns
:19  %input_3_load_9 = load i1* %input_3_addr_9, align 1

ST_26: input_4_addr_9 [1/1] 0.00ns
:20  %input_4_addr_9 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex16

ST_26: input_4_load_9 [2/2] 2.39ns
:21  %input_4_load_9 = load i1* %input_4_addr_9, align 1

ST_26: input_5_addr_9 [1/1] 0.00ns
:22  %input_5_addr_9 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex16

ST_26: input_5_load_9 [2/2] 2.39ns
:23  %input_5_load_9 = load i1* %input_5_addr_9, align 1

ST_26: input_6_addr_9 [1/1] 0.00ns
:24  %input_6_addr_9 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex16

ST_26: input_6_load_9 [2/2] 2.39ns
:25  %input_6_load_9 = load i1* %input_6_addr_9, align 1

ST_26: input_7_addr_9 [1/1] 0.00ns
:26  %input_7_addr_9 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex16

ST_26: input_7_load_9 [2/2] 2.39ns
:27  %input_7_load_9 = load i1* %input_7_addr_9, align 1

ST_26: newIndex17 [1/17] 3.66ns
:11  %newIndex17 = urem i13 %i_index_2_1, 648

ST_26: newIndex18 [1/1] 0.00ns
:12  %newIndex18 = zext i13 %newIndex17 to i64

ST_26: input_0_addr_521 [1/1] 0.00ns
:13  %input_0_addr_521 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex18

ST_26: input_0_load_521 [2/2] 2.39ns
:14  %input_0_load_521 = load i1* %input_0_addr_521, align 1

ST_26: input_1_addr_10 [1/1] 0.00ns
:15  %input_1_addr_10 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex18

ST_26: input_1_load_10 [2/2] 2.39ns
:16  %input_1_load_10 = load i1* %input_1_addr_10, align 1

ST_26: input_2_addr_10 [1/1] 0.00ns
:17  %input_2_addr_10 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex18

ST_26: input_2_load_10 [2/2] 2.39ns
:18  %input_2_load_10 = load i1* %input_2_addr_10, align 1

ST_26: input_3_addr_10 [1/1] 0.00ns
:19  %input_3_addr_10 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex18

ST_26: input_3_load_10 [2/2] 2.39ns
:20  %input_3_load_10 = load i1* %input_3_addr_10, align 1

ST_26: input_4_addr_10 [1/1] 0.00ns
:21  %input_4_addr_10 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex18

ST_26: input_4_load_10 [2/2] 2.39ns
:22  %input_4_load_10 = load i1* %input_4_addr_10, align 1

ST_26: input_5_addr_10 [1/1] 0.00ns
:23  %input_5_addr_10 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex18

ST_26: input_5_load_10 [2/2] 2.39ns
:24  %input_5_load_10 = load i1* %input_5_addr_10, align 1

ST_26: input_6_addr_10 [1/1] 0.00ns
:25  %input_6_addr_10 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex18

ST_26: input_6_load_10 [2/2] 2.39ns
:26  %input_6_load_10 = load i1* %input_6_addr_10, align 1

ST_26: input_7_addr_10 [1/1] 0.00ns
:27  %input_7_addr_10 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex18

ST_26: input_7_load_10 [2/2] 2.39ns
:28  %input_7_load_10 = load i1* %input_7_addr_10, align 1

ST_26: zext10_cast [1/1] 0.00ns
:6  %zext10_cast = zext i13 %i_index_2_2 to i28

ST_26: mul1 [1/1] 6.38ns
:7  %mul1 = mul i28 %zext10_cast, 12946

ST_26: tmp_64 [1/1] 0.00ns
:8  %tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul1, i32 23, i32 27)

ST_26: newIndex [2/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648

ST_26: w_conv1_load_8 [1/2] 2.39ns
:1  %w_conv1_load_8 = load i1* %w_conv1_addr_8, align 1

ST_26: stg_712 [1/1] 1.57ns
:2  br label %41

ST_26: w_conv2_load_8 [1/2] 2.39ns
:1  %w_conv2_load_8 = load i1* %w_conv2_addr_8, align 1

ST_26: stg_714 [1/1] 1.57ns
:2  br label %41


 <State 27>: 6.05ns
ST_27: one_out_3_0_2 [1/1] 0.00ns
._crit_edge.0.2:0  %one_out_3_0_2 = phi i2 [ %one_out_2_0_2, %17 ], [ %one_out_3_0_1, %._crit_edge.0.1 ]

ST_27: mac_num_2_0_2 [1/1] 0.00ns
._crit_edge.0.2:1  %mac_num_2_0_2 = phi i2 [ %mac_num_3_0_2, %17 ], [ %mac_num_2_0_1, %._crit_edge.0.1 ]

ST_27: one_out_3_0_2_cast [1/1] 0.00ns
._crit_edge.0.2:2  %one_out_3_0_2_cast = zext i2 %one_out_3_0_2 to i3

ST_27: mac_num_2_0_2_cast [1/1] 0.00ns
._crit_edge.0.2:3  %mac_num_2_0_2_cast = zext i2 %mac_num_2_0_2 to i3

ST_27: stg_719 [1/1] 1.57ns
._crit_edge.0.2:4  br i1 %sel_tmp1_i2, label %23, label %._crit_edge.1.0

ST_27: w_conv1_load_3_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_1)
:0  %w_conv1_load_3_pn = phi i1 [ %w_conv1_load_3, %22 ], [ %w_conv2_load_3, %24 ]

ST_27: p_pn_in_in_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_1)
:1  %p_pn_in_in_1 = xor i1 %w_conv1_load_3_pn, %tmp_45

ST_27: p_pn_in_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_1)
:2  %p_pn_in_1 = xor i1 %p_pn_in_in_1, true

ST_27: p_pn_1_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_1)
:3  %p_pn_1_cast = zext i1 %p_pn_in_1 to i3

ST_27: one_out_2_1 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_1 = add i3 %one_out_3_0_2_cast, %p_pn_1_cast

ST_27: mac_num_3_1 [1/1] 0.80ns
:5  %mac_num_3_1 = add i3 %mac_num_2_0_2_cast, 1

ST_27: stg_726 [1/1] 1.57ns
:6  br label %._crit_edge.1.0

ST_27: one_out_3_1 [1/1] 0.00ns
._crit_edge.1.0:0  %one_out_3_1 = phi i3 [ %one_out_2_1, %21 ], [ %one_out_3_0_2_cast, %._crit_edge.0.2 ]

ST_27: mac_num_2_1 [1/1] 0.00ns
._crit_edge.1.0:1  %mac_num_2_1 = phi i3 [ %mac_num_3_1, %21 ], [ %mac_num_2_0_2_cast, %._crit_edge.0.2 ]

ST_27: stg_729 [1/1] 1.57ns
._crit_edge.1.0:2  br i1 %sel_tmp1_i3, label %27, label %._crit_edge.1.1

ST_27: w_conv1_load_4_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_1)
:0  %w_conv1_load_4_pn = phi i1 [ %w_conv1_load_4, %26 ], [ %w_conv2_load_4, %28 ]

ST_27: p_pn_in_in_1_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_1)
:1  %p_pn_in_in_1_1 = xor i1 %w_conv1_load_4_pn, %tmp_46

ST_27: p_pn_in_1_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_1)
:2  %p_pn_in_1_1 = xor i1 %p_pn_in_in_1_1, true

ST_27: p_pn_1_1_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_1)
:3  %p_pn_1_1_cast = zext i1 %p_pn_in_1_1 to i3

ST_27: one_out_2_1_1 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_1_1 = add i3 %one_out_3_1, %p_pn_1_1_cast

ST_27: mac_num_3_1_1 [1/1] 0.80ns
:5  %mac_num_3_1_1 = add i3 %mac_num_2_1, 1

ST_27: stg_736 [1/1] 1.57ns
:6  br label %._crit_edge.1.1

ST_27: arrayNo6 [1/1] 0.00ns
:8  %arrayNo6 = sext i5 %tmp_62 to i13

ST_27: arrayNo15_cast [1/1] 0.00ns
:9  %arrayNo15_cast = zext i13 %arrayNo6 to i32

ST_27: input_0_load_520 [1/2] 2.39ns
:13  %input_0_load_520 = load i1* %input_0_addr_520, align 1

ST_27: input_1_load_9 [1/2] 2.39ns
:15  %input_1_load_9 = load i1* %input_1_addr_9, align 1

ST_27: input_2_load_9 [1/2] 2.39ns
:17  %input_2_load_9 = load i1* %input_2_addr_9, align 1

ST_27: input_3_load_9 [1/2] 2.39ns
:19  %input_3_load_9 = load i1* %input_3_addr_9, align 1

ST_27: input_4_load_9 [1/2] 2.39ns
:21  %input_4_load_9 = load i1* %input_4_addr_9, align 1

ST_27: input_5_load_9 [1/2] 2.39ns
:23  %input_5_load_9 = load i1* %input_5_addr_9, align 1

ST_27: input_6_load_9 [1/2] 2.39ns
:25  %input_6_load_9 = load i1* %input_6_addr_9, align 1

ST_27: input_7_load_9 [1/2] 2.39ns
:27  %input_7_load_9 = load i1* %input_7_addr_9, align 1

ST_27: tmp_48 [1/1] 1.94ns
:28  %tmp_48 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_520, i1 %input_1_load_9, i1 %input_2_load_9, i1 %input_3_load_9, i1 %input_4_load_9, i1 %input_5_load_9, i1 %input_6_load_9, i1 %input_7_load_9, i32 %arrayNo15_cast)

ST_27: arrayNo8 [1/1] 0.00ns
:9  %arrayNo8 = sext i5 %tmp_63 to i13

ST_27: arrayNo17_cast [1/1] 0.00ns
:10  %arrayNo17_cast = zext i13 %arrayNo8 to i32

ST_27: input_0_load_521 [1/2] 2.39ns
:14  %input_0_load_521 = load i1* %input_0_addr_521, align 1

ST_27: input_1_load_10 [1/2] 2.39ns
:16  %input_1_load_10 = load i1* %input_1_addr_10, align 1

ST_27: input_2_load_10 [1/2] 2.39ns
:18  %input_2_load_10 = load i1* %input_2_addr_10, align 1

ST_27: input_3_load_10 [1/2] 2.39ns
:20  %input_3_load_10 = load i1* %input_3_addr_10, align 1

ST_27: input_4_load_10 [1/2] 2.39ns
:22  %input_4_load_10 = load i1* %input_4_addr_10, align 1

ST_27: input_5_load_10 [1/2] 2.39ns
:24  %input_5_load_10 = load i1* %input_5_addr_10, align 1

ST_27: input_6_load_10 [1/2] 2.39ns
:26  %input_6_load_10 = load i1* %input_6_addr_10, align 1

ST_27: input_7_load_10 [1/2] 2.39ns
:28  %input_7_load_10 = load i1* %input_7_addr_10, align 1

ST_27: tmp_49 [1/1] 1.94ns
:29  %tmp_49 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_521, i1 %input_1_load_10, i1 %input_2_load_10, i1 %input_3_load_10, i1 %input_4_load_10, i1 %input_5_load_10, i1 %input_6_load_10, i1 %input_7_load_10, i32 %arrayNo17_cast)

ST_27: newIndex [1/17] 3.66ns
:11  %newIndex = urem i13 %i_index_2_2, 648

ST_27: newIndex19 [1/1] 0.00ns
:12  %newIndex19 = zext i13 %newIndex to i64

ST_27: input_0_addr_522 [1/1] 0.00ns
:13  %input_0_addr_522 = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex19

ST_27: input_0_load_522 [2/2] 2.39ns
:14  %input_0_load_522 = load i1* %input_0_addr_522, align 1

ST_27: input_1_addr_11 [1/1] 0.00ns
:15  %input_1_addr_11 = getelementptr [648 x i1]* %input_1, i64 0, i64 %newIndex19

ST_27: input_1_load_11 [2/2] 2.39ns
:16  %input_1_load_11 = load i1* %input_1_addr_11, align 1

ST_27: input_2_addr_11 [1/1] 0.00ns
:17  %input_2_addr_11 = getelementptr [648 x i1]* %input_2, i64 0, i64 %newIndex19

ST_27: input_2_load_11 [2/2] 2.39ns
:18  %input_2_load_11 = load i1* %input_2_addr_11, align 1

ST_27: input_3_addr_11 [1/1] 0.00ns
:19  %input_3_addr_11 = getelementptr [648 x i1]* %input_3, i64 0, i64 %newIndex19

ST_27: input_3_load_11 [2/2] 2.39ns
:20  %input_3_load_11 = load i1* %input_3_addr_11, align 1

ST_27: input_4_addr_11 [1/1] 0.00ns
:21  %input_4_addr_11 = getelementptr [648 x i1]* %input_4, i64 0, i64 %newIndex19

ST_27: input_4_load_11 [2/2] 2.39ns
:22  %input_4_load_11 = load i1* %input_4_addr_11, align 1

ST_27: input_5_addr_11 [1/1] 0.00ns
:23  %input_5_addr_11 = getelementptr [648 x i1]* %input_5, i64 0, i64 %newIndex19

ST_27: input_5_load_11 [2/2] 2.39ns
:24  %input_5_load_11 = load i1* %input_5_addr_11, align 1

ST_27: input_6_addr_11 [1/1] 0.00ns
:25  %input_6_addr_11 = getelementptr [648 x i1]* %input_6, i64 0, i64 %newIndex19

ST_27: input_6_load_11 [2/2] 2.39ns
:26  %input_6_load_11 = load i1* %input_6_addr_11, align 1

ST_27: input_7_addr_11 [1/1] 0.00ns
:27  %input_7_addr_11 = getelementptr [648 x i1]* %input_7, i64 0, i64 %newIndex19

ST_27: input_7_load_11 [2/2] 2.39ns
:28  %input_7_load_11 = load i1* %input_7_addr_11, align 1


 <State 28>: 7.45ns
ST_28: one_out_3_1_1 [1/1] 0.00ns
._crit_edge.1.1:0  %one_out_3_1_1 = phi i3 [ %one_out_2_1_1, %25 ], [ %one_out_3_1, %._crit_edge.1.0 ]

ST_28: mac_num_2_1_1 [1/1] 0.00ns
._crit_edge.1.1:1  %mac_num_2_1_1 = phi i3 [ %mac_num_3_1_1, %25 ], [ %mac_num_2_1, %._crit_edge.1.0 ]

ST_28: stg_779 [1/1] 1.57ns
._crit_edge.1.1:2  br i1 %sel_tmp1_i4, label %31, label %._crit_edge.1.2

ST_28: w_conv1_load_5_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_2)
:0  %w_conv1_load_5_pn = phi i1 [ %w_conv1_load_5, %30 ], [ %w_conv2_load_5, %32 ]

ST_28: p_pn_in_in_1_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_2)
:1  %p_pn_in_in_1_2 = xor i1 %w_conv1_load_5_pn, %tmp_47

ST_28: p_pn_in_1_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_2)
:2  %p_pn_in_1_2 = xor i1 %p_pn_in_in_1_2, true

ST_28: p_pn_1_2_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_1_2)
:3  %p_pn_1_2_cast = zext i1 %p_pn_in_1_2 to i3

ST_28: one_out_2_1_2 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_1_2 = add i3 %one_out_3_1_1, %p_pn_1_2_cast

ST_28: mac_num_3_1_2 [1/1] 0.80ns
:5  %mac_num_3_1_2 = add i3 %mac_num_2_1_1, 1

ST_28: stg_786 [1/1] 1.57ns
:6  br label %._crit_edge.1.2

ST_28: one_out_3_1_2 [1/1] 0.00ns
._crit_edge.1.2:0  %one_out_3_1_2 = phi i3 [ %one_out_2_1_2, %29 ], [ %one_out_3_1_1, %._crit_edge.1.1 ]

ST_28: mac_num_2_1_2 [1/1] 0.00ns
._crit_edge.1.2:1  %mac_num_2_1_2 = phi i3 [ %mac_num_3_1_2, %29 ], [ %mac_num_2_1_1, %._crit_edge.1.1 ]

ST_28: stg_789 [1/1] 1.57ns
._crit_edge.1.2:2  br i1 %sel_tmp1_i5, label %35, label %._crit_edge.2.0

ST_28: w_conv1_load_6_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_2)
:0  %w_conv1_load_6_pn = phi i1 [ %w_conv1_load_6, %34 ], [ %w_conv2_load_6, %36 ]

ST_28: p_pn_in_in_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_2)
:1  %p_pn_in_in_2 = xor i1 %w_conv1_load_6_pn, %tmp_48

ST_28: p_pn_in_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_2)
:2  %p_pn_in_2 = xor i1 %p_pn_in_in_2, true

ST_28: p_pn_2_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_2)
:3  %p_pn_2_cast = zext i1 %p_pn_in_2 to i3

ST_28: one_out_2_2 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_2 = add i3 %one_out_3_1_2, %p_pn_2_cast

ST_28: mac_num_3_2 [1/1] 0.80ns
:5  %mac_num_3_2 = add i3 %mac_num_2_1_2, 1

ST_28: stg_796 [1/1] 1.57ns
:6  br label %._crit_edge.2.0

ST_28: one_out_3_2 [1/1] 0.00ns
._crit_edge.2.0:0  %one_out_3_2 = phi i3 [ %one_out_2_2, %33 ], [ %one_out_3_1_2, %._crit_edge.1.2 ]

ST_28: mac_num_2_2 [1/1] 0.00ns
._crit_edge.2.0:1  %mac_num_2_2 = phi i3 [ %mac_num_3_2, %33 ], [ %mac_num_2_1_2, %._crit_edge.1.2 ]

ST_28: one_out_3_2_cast [1/1] 0.00ns
._crit_edge.2.0:2  %one_out_3_2_cast = zext i3 %one_out_3_2 to i4

ST_28: mac_num_2_2_cast [1/1] 0.00ns
._crit_edge.2.0:3  %mac_num_2_2_cast = zext i3 %mac_num_2_2 to i4

ST_28: stg_801 [1/1] 1.57ns
._crit_edge.2.0:4  br i1 %sel_tmp1_i6, label %39, label %._crit_edge.2.1

ST_28: w_conv1_load_7_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_1)
:0  %w_conv1_load_7_pn = phi i1 [ %w_conv1_load_7, %38 ], [ %w_conv2_load_7, %40 ]

ST_28: p_pn_in_in_2_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_1)
:1  %p_pn_in_in_2_1 = xor i1 %w_conv1_load_7_pn, %tmp_49

ST_28: p_pn_in_2_1 [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_1)
:2  %p_pn_in_2_1 = xor i1 %p_pn_in_in_2_1, true

ST_28: p_pn_2_1_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_1)
:3  %p_pn_2_1_cast = zext i1 %p_pn_in_2_1 to i4

ST_28: one_out_2_2_1 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_2_1 = add i4 %one_out_3_2_cast, %p_pn_2_1_cast

ST_28: mac_num_3_2_1 [1/1] 0.80ns
:5  %mac_num_3_2_1 = add i4 %mac_num_2_2_cast, 1

ST_28: arrayNo [1/1] 0.00ns
:9  %arrayNo = sext i5 %tmp_64 to i13

ST_28: arrayNo_cast [1/1] 0.00ns
:10  %arrayNo_cast = zext i13 %arrayNo to i32

ST_28: input_0_load_522 [1/2] 2.39ns
:14  %input_0_load_522 = load i1* %input_0_addr_522, align 1

ST_28: input_1_load_11 [1/2] 2.39ns
:16  %input_1_load_11 = load i1* %input_1_addr_11, align 1

ST_28: input_2_load_11 [1/2] 2.39ns
:18  %input_2_load_11 = load i1* %input_2_addr_11, align 1

ST_28: input_3_load_11 [1/2] 2.39ns
:20  %input_3_load_11 = load i1* %input_3_addr_11, align 1

ST_28: input_4_load_11 [1/2] 2.39ns
:22  %input_4_load_11 = load i1* %input_4_addr_11, align 1

ST_28: input_5_load_11 [1/2] 2.39ns
:24  %input_5_load_11 = load i1* %input_5_addr_11, align 1

ST_28: input_6_load_11 [1/2] 2.39ns
:26  %input_6_load_11 = load i1* %input_6_addr_11, align 1

ST_28: input_7_load_11 [1/2] 2.39ns
:28  %input_7_load_11 = load i1* %input_7_addr_11, align 1

ST_28: tmp_50 [1/1] 1.94ns
:29  %tmp_50 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i32(i1 %input_0_load_522, i1 %input_1_load_11, i1 %input_2_load_11, i1 %input_3_load_11, i1 %input_4_load_11, i1 %input_5_load_11, i1 %input_6_load_11, i1 %input_7_load_11, i32 %arrayNo_cast)


 <State 29>: 8.45ns
ST_29: stg_819 [1/1] 1.57ns
:6  br label %._crit_edge.2.1

ST_29: one_out_3_2_1 [1/1] 0.00ns
._crit_edge.2.1:0  %one_out_3_2_1 = phi i4 [ %one_out_2_2_1, %37 ], [ %one_out_3_2_cast, %._crit_edge.2.0 ]

ST_29: mac_num_2_2_1 [1/1] 0.00ns
._crit_edge.2.1:1  %mac_num_2_2_1 = phi i4 [ %mac_num_3_2_1, %37 ], [ %mac_num_2_2_cast, %._crit_edge.2.0 ]

ST_29: stg_822 [1/1] 1.57ns
._crit_edge.2.1:2  br i1 %sel_tmp1_i7, label %43, label %._crit_edge.2.2

ST_29: w_conv1_load_8_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_2)
:0  %w_conv1_load_8_pn = phi i1 [ %w_conv1_load_8, %42 ], [ %w_conv2_load_8, %44 ]

ST_29: p_pn_in_in_2_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_2)
:1  %p_pn_in_in_2_2 = xor i1 %w_conv1_load_8_pn, %tmp_50

ST_29: p_pn_in_2_2 [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_2)
:2  %p_pn_in_2_2 = xor i1 %p_pn_in_in_2_2, true

ST_29: p_pn_2_2_cast [1/1] 0.00ns (grouped into LUT with out node one_out_2_2_2)
:3  %p_pn_2_2_cast = zext i1 %p_pn_in_2_2 to i4

ST_29: one_out_2_2_2 [1/1] 1.37ns (out node of the LUT)
:4  %one_out_2_2_2 = add i4 %one_out_3_2_1, %p_pn_2_2_cast

ST_29: mac_num_3_2_2 [1/1] 0.80ns
:5  %mac_num_3_2_2 = add i4 %mac_num_2_2_1, 1

ST_29: stg_829 [1/1] 1.57ns
:6  br label %._crit_edge.2.2

ST_29: one_out_3_2_2 [1/1] 0.00ns
._crit_edge.2.2:0  %one_out_3_2_2 = phi i4 [ %one_out_2_2_2, %41 ], [ %one_out_3_2_1, %._crit_edge.2.1 ]

ST_29: mac_num_2_2_2 [1/1] 0.00ns
._crit_edge.2.2:1  %mac_num_2_2_2 = phi i4 [ %mac_num_3_2_2, %41 ], [ %mac_num_2_2_1, %._crit_edge.2.1 ]

ST_29: mac_num_2_2_2_cast [1/1] 0.00ns
._crit_edge.2.2:2  %mac_num_2_2_2_cast = zext i4 %mac_num_2_2_2 to i32

ST_29: tmp_38 [1/1] 0.00ns
._crit_edge.2.2:3  %tmp_38 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %one_out_3_2_2, i1 false)

ST_29: tmp_38_cast [1/1] 0.00ns
._crit_edge.2.2:4  %tmp_38_cast = zext i5 %tmp_38 to i32

ST_29: tmp_39 [1/1] 1.97ns
._crit_edge.2.2:5  %tmp_39 = sub i32 %sum, %mac_num_2_2_2_cast

ST_29: sum_1 [1/1] 1.97ns
._crit_edge.2.2:6  %sum_1 = add i32 %tmp_38_cast, %tmp_39

ST_29: empty_39 [1/1] 0.00ns
._crit_edge.2.2:7  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_33)

ST_29: stg_838 [1/1] 0.00ns
._crit_edge.2.2:8  br label %7


 <State 30>: 6.38ns
ST_30: zext3_cast [1/1] 0.00ns
:0  %zext3_cast = zext i13 %o_index to i28

ST_30: mul3 [1/1] 6.38ns
:1  %mul3 = mul i28 %zext3_cast, 12946

ST_30: tmp_55 [1/1] 0.00ns
:2  %tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul3, i32 23, i32 27)

ST_30: newIndex5 [17/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 31>: 3.66ns
ST_31: newIndex5 [16/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 32>: 3.66ns
ST_32: newIndex5 [15/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 33>: 3.66ns
ST_33: newIndex5 [14/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 34>: 3.66ns
ST_34: newIndex5 [13/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 35>: 3.66ns
ST_35: newIndex5 [12/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 36>: 3.66ns
ST_36: newIndex5 [11/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 37>: 3.66ns
ST_37: newIndex5 [10/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 38>: 3.66ns
ST_38: newIndex5 [9/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 39>: 3.66ns
ST_39: newIndex5 [8/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 40>: 3.66ns
ST_40: newIndex5 [7/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 41>: 3.66ns
ST_41: newIndex5 [6/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 42>: 3.66ns
ST_42: newIndex5 [5/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 43>: 3.66ns
ST_43: newIndex5 [4/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 44>: 3.66ns
ST_44: newIndex5 [3/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 45>: 3.66ns
ST_45: newIndex5 [2/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648


 <State 46>: 6.37ns
ST_46: newIndex5 [1/17] 3.66ns
:5  %newIndex5 = urem i13 %o_index, 648

ST_46: newIndex6 [1/1] 0.00ns
:6  %newIndex6 = zext i13 %newIndex5 to i64

ST_46: threshold_0_V_addr [1/1] 0.00ns
:7  %threshold_0_V_addr = getelementptr [648 x i8]* %threshold_0_V, i64 0, i64 %newIndex6

ST_46: threshold_0_V_load [2/2] 2.71ns
:8  %threshold_0_V_load = load i8* %threshold_0_V_addr, align 1

ST_46: threshold_1_V_addr [1/1] 0.00ns
:9  %threshold_1_V_addr = getelementptr [648 x i8]* %threshold_1_V, i64 0, i64 %newIndex6

ST_46: threshold_1_V_load [2/2] 2.71ns
:10  %threshold_1_V_load = load i8* %threshold_1_V_addr, align 1

ST_46: threshold_2_V_addr [1/1] 0.00ns
:11  %threshold_2_V_addr = getelementptr [648 x i8]* %threshold_2_V, i64 0, i64 %newIndex6

ST_46: threshold_2_V_load [2/2] 2.71ns
:12  %threshold_2_V_load = load i8* %threshold_2_V_addr, align 1

ST_46: threshold_3_V_addr [1/1] 0.00ns
:13  %threshold_3_V_addr = getelementptr [648 x i8]* %threshold_3_V, i64 0, i64 %newIndex6

ST_46: threshold_3_V_load [2/2] 2.71ns
:14  %threshold_3_V_load = load i8* %threshold_3_V_addr, align 1

ST_46: threshold_4_V_addr [1/1] 0.00ns
:15  %threshold_4_V_addr = getelementptr [648 x i8]* %threshold_4_V, i64 0, i64 %newIndex6

ST_46: threshold_4_V_load [2/2] 2.71ns
:16  %threshold_4_V_load = load i8* %threshold_4_V_addr, align 1

ST_46: threshold_5_V_addr [1/1] 0.00ns
:17  %threshold_5_V_addr = getelementptr [648 x i8]* %threshold_5_V, i64 0, i64 %newIndex6

ST_46: threshold_5_V_load [2/2] 2.71ns
:18  %threshold_5_V_load = load i8* %threshold_5_V_addr, align 1

ST_46: threshold_6_V_addr [1/1] 0.00ns
:19  %threshold_6_V_addr = getelementptr [648 x i8]* %threshold_6_V, i64 0, i64 %newIndex6

ST_46: threshold_6_V_load [2/2] 2.71ns
:20  %threshold_6_V_load = load i8* %threshold_6_V_addr, align 1

ST_46: threshold_7_V_addr [1/1] 0.00ns
:21  %threshold_7_V_addr = getelementptr [648 x i8]* %threshold_7_V, i64 0, i64 %newIndex6

ST_46: threshold_7_V_load [2/2] 2.71ns
:22  %threshold_7_V_load = load i8* %threshold_7_V_addr, align 1


 <State 47>: 7.17ns
ST_47: arrayNo1 [1/1] 0.00ns
:3  %arrayNo1 = sext i5 %tmp_55 to i13

ST_47: arrayNo1_cast [1/1] 0.00ns
:4  %arrayNo1_cast = zext i13 %arrayNo1 to i32

ST_47: threshold_0_V_load [1/2] 2.71ns
:8  %threshold_0_V_load = load i8* %threshold_0_V_addr, align 1

ST_47: threshold_1_V_load [1/2] 2.71ns
:10  %threshold_1_V_load = load i8* %threshold_1_V_addr, align 1

ST_47: threshold_2_V_load [1/2] 2.71ns
:12  %threshold_2_V_load = load i8* %threshold_2_V_addr, align 1

ST_47: threshold_3_V_load [1/2] 2.71ns
:14  %threshold_3_V_load = load i8* %threshold_3_V_addr, align 1

ST_47: threshold_4_V_load [1/2] 2.71ns
:16  %threshold_4_V_load = load i8* %threshold_4_V_addr, align 1

ST_47: threshold_5_V_load [1/2] 2.71ns
:18  %threshold_5_V_load = load i8* %threshold_5_V_addr, align 1

ST_47: threshold_6_V_load [1/2] 2.71ns
:20  %threshold_6_V_load = load i8* %threshold_6_V_addr, align 1

ST_47: threshold_7_V_load [1/2] 2.71ns
:22  %threshold_7_V_load = load i8* %threshold_7_V_addr, align 1

ST_47: tmp_40 [1/1] 1.94ns
:23  %tmp_40 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %threshold_0_V_load, i8 %threshold_1_V_load, i8 %threshold_2_V_load, i8 %threshold_3_V_load, i8 %threshold_4_V_load, i8 %threshold_5_V_load, i8 %threshold_6_V_load, i8 %threshold_7_V_load, i32 %arrayNo1_cast)

ST_47: tmp_36 [1/1] 0.00ns
:24  %tmp_36 = sext i8 %tmp_40 to i32

ST_47: tmp_37 [1/1] 2.52ns
:25  %tmp_37 = icmp sgt i32 %sum, %tmp_36

ST_47: output_0_addr [1/1] 0.00ns
:26  %output_0_addr = getelementptr [648 x i1]* %output_0, i64 0, i64 %newIndex6

ST_47: output_1_addr [1/1] 0.00ns
:27  %output_1_addr = getelementptr [648 x i1]* %output_1, i64 0, i64 %newIndex6

ST_47: output_2_addr [1/1] 0.00ns
:28  %output_2_addr = getelementptr [648 x i1]* %output_2, i64 0, i64 %newIndex6

ST_47: output_3_addr [1/1] 0.00ns
:29  %output_3_addr = getelementptr [648 x i1]* %output_3, i64 0, i64 %newIndex6

ST_47: output_4_addr [1/1] 0.00ns
:30  %output_4_addr = getelementptr [648 x i1]* %output_4, i64 0, i64 %newIndex6

ST_47: output_5_addr [1/1] 0.00ns
:31  %output_5_addr = getelementptr [648 x i1]* %output_5, i64 0, i64 %newIndex6

ST_47: output_6_addr [1/1] 0.00ns
:32  %output_6_addr = getelementptr [648 x i1]* %output_6, i64 0, i64 %newIndex6

ST_47: output_7_addr [1/1] 0.00ns
:33  %output_7_addr = getelementptr [648 x i1]* %output_7, i64 0, i64 %newIndex6

ST_47: stg_897 [1/1] 1.91ns
:34  switch i13 %arrayNo1, label %branch7 [
    i13 0, label %branch0
    i13 1, label %branch1
    i13 2, label %branch2
    i13 3, label %branch3
    i13 4, label %branch4
    i13 5, label %branch5
    i13 6, label %branch6
  ]


 <State 48>: 2.39ns
ST_48: stg_898 [1/1] 2.39ns
branch6:0  store i1 %tmp_37, i1* %output_6_addr, align 1

ST_48: stg_899 [1/1] 0.00ns
branch6:1  br label %46

ST_48: stg_900 [1/1] 2.39ns
branch5:0  store i1 %tmp_37, i1* %output_5_addr, align 1

ST_48: stg_901 [1/1] 0.00ns
branch5:1  br label %46

ST_48: stg_902 [1/1] 2.39ns
branch4:0  store i1 %tmp_37, i1* %output_4_addr, align 1

ST_48: stg_903 [1/1] 0.00ns
branch4:1  br label %46

ST_48: stg_904 [1/1] 2.39ns
branch3:0  store i1 %tmp_37, i1* %output_3_addr, align 1

ST_48: stg_905 [1/1] 0.00ns
branch3:1  br label %46

ST_48: stg_906 [1/1] 2.39ns
branch2:0  store i1 %tmp_37, i1* %output_2_addr, align 1

ST_48: stg_907 [1/1] 0.00ns
branch2:1  br label %46

ST_48: stg_908 [1/1] 2.39ns
branch1:0  store i1 %tmp_37, i1* %output_1_addr, align 1

ST_48: stg_909 [1/1] 0.00ns
branch1:1  br label %46

ST_48: stg_910 [1/1] 2.39ns
branch0:0  store i1 %tmp_37, i1* %output_0_addr, align 1

ST_48: stg_911 [1/1] 0.00ns
branch0:1  br label %46

ST_48: stg_912 [1/1] 2.39ns
branch7:0  store i1 %tmp_37, i1* %output_7_addr, align 1

ST_48: stg_913 [1/1] 0.00ns
branch7:1  br label %46


 <State 49>: 0.00ns
ST_49: empty_40 [1/1] 0.00ns
:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_32)

ST_49: stg_915 [1/1] 0.00ns
:1  br label %5



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
