$date
	Sun Oct 23 04:45:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#736052
b11010 !
1"
#736054
b11010 &
b11010 %
1$
#736055
0"
#736058
b1101 &
b1101 %
#736062
b101000 &
b101000 %
#736066
b10100 &
b10100 %
#736070
b1010 &
b1010 %
#736074
b101 &
b101 %
#736078
b10000 &
b10000 %
#736082
b1000 &
b1000 %
#736086
b100 &
b100 %
#736090
b10 &
b10 %
#736094
b1 &
1#
b1 %
#736098
b0 &
b0 %
0#
0$
#1668581
b100 !
1"
#1668582
b100 &
b100 %
1$
#1668583
0"
#1668586
b10 &
b10 %
#1668590
b1 &
1#
b1 %
#1668594
b0 &
b0 %
0#
0$
#2728063
b1010 !
1"
#2728066
b1010 &
b1010 %
1$
#2728067
0"
#2728070
b101 &
b101 %
#2728074
b10000 &
b10000 %
#2728078
b1000 &
b1000 %
#2728082
b100 &
b100 %
#2728086
b10 &
b10 %
#2728090
b1 &
b1 %
1#
#2728094
b0 &
0#
b0 %
0$
#4500012
