{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694101021954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694101021954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 18:37:01 2023 " "Processing started: Thu Sep 07 18:37:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694101021954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694101021954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=\"C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/VGA/time_bomb/time_bomb_bitmap.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=\"C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/VGA/time_bomb/time_bomb_bitmap.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694101021954 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(52) " "Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/VGA/back_ground_draw.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694101022334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smiley_move.sv(66) " "Verilog HDL information at smiley_move.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/VGA/smiley_move.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694101022335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694101022341 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694101022344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694101022346 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1694101022361 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "playerBitMap time_bomb_bitmap.sv(7) " "Verilog HDL error at time_bomb_bitmap.sv(7): module \"playerBitMap\" cannot be declared more than once" {  } { { "rtl/vga/time_bomb/time_bomb_bitmap.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/rtl/vga/time_bomb/time_bomb_bitmap.sv" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Design Software" 0 -1 1694101022364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "playerBitMap playerBitMap.sv(7) " "HDL info at playerBitMap.sv(7): see declaration for object \"playerBitMap\"" {  } { { "RTL/VGA/playerBitMap.sv" "" { Text "C:/Users/rabutari/technion/summer 2023 - EE Lab/project/044157-project-temp/044157-project/src/RTL/VGA/playerBitMap.sv" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1694101022364 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 1  1  Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694101022367 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 07 18:37:02 2023 " "Processing ended: Thu Sep 07 18:37:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694101022367 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694101022367 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694101022367 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694101022367 ""}
