#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55df1b0b7570 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale 0 0;
v0x55df1b0fbbe0_0 .var "CLK", 0 0;
v0x55df1b0fbc80_0 .var "RESET", 0 0;
v0x55df1b0fbe50_0 .var/i "i", 31 0;
S_0x55df1b0558a0 .scope module, "mysystem" "system" 2 14, 3 429 0, S_0x55df1b0b7570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
v0x55df1b0fb200_0 .net "BUSYWAIT_MEM2CAC", 0 0, v0x55df1b0f8e50_0;  1 drivers
v0x55df1b0fb2c0_0 .net "CLK", 0 0, v0x55df1b0fbbe0_0;  1 drivers
v0x55df1b0fb490_0 .net "INDATA_MEM2CAC", 31 0, v0x55df1b0f9330_0;  1 drivers
v0x55df1b0fb530_0 .net "INST_MEM_ADDRESS", 5 0, v0x55df1b0f2ef0_0;  1 drivers
v0x55df1b0fb5d0_0 .net "INST_MEM_BUSYWAIT", 0 0, v0x55df1b0fab70_0;  1 drivers
v0x55df1b0fb6c0_0 .net "INST_MEM_DATA", 127 0, v0x55df1b0fb050_0;  1 drivers
v0x55df1b0fb780_0 .net "INST_MEM_READ", 0 0, v0x55df1b0f3090_0;  1 drivers
v0x55df1b0fb820_0 .net "MEM_ADDRESS_MEM2CAC", 5 0, v0x55df1b0f0ca0_0;  1 drivers
v0x55df1b0fb8e0_0 .net "OUTDATA_MEM2CAC", 31 0, v0x55df1b0f10a0_0;  1 drivers
v0x55df1b0fb9a0_0 .net "READ_DATA_MEM2CAC", 0 0, v0x55df1b0f0e40_0;  1 drivers
v0x55df1b0fba40_0 .net "RESET", 0 0, v0x55df1b0fbc80_0;  1 drivers
v0x55df1b0fbae0_0 .net "WRITE_DATA_MEM2CAC", 0 0, v0x55df1b0f0fe0_0;  1 drivers
S_0x55df1b055a20 .scope module, "u_cpu" "CPU" 3 445, 3 285 0, S_0x55df1b0558a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 1 "READ_DATA_MEM2CAC"
    .port_info 3 /OUTPUT 1 "WRITE_DATA_MEM2CAC"
    .port_info 4 /OUTPUT 6 "MEM_ADDRESS_MEM2CAC"
    .port_info 5 /OUTPUT 32 "OUTDATA_MEM2CAC"
    .port_info 6 /INPUT 32 "INDATA_MEM2CAC"
    .port_info 7 /INPUT 1 "BUSYWAIT_MEM2CAC"
    .port_info 8 /OUTPUT 1 "INST_MEM_READ"
    .port_info 9 /OUTPUT 6 "INST_MEM_ADDRESS"
    .port_info 10 /INPUT 128 "INST_MEM_DATA"
    .port_info 11 /INPUT 1 "INST_MEM_BUSYWAIT"
L_0x55df1b04efd0 .functor OR 1, v0x55df1b0f8e50_0, v0x55df1b0f2890_0, C4<0>, C4<0>;
v0x55df1b0f6590_0 .net "ALUOP", 2 0, v0x55df1b0eef30_0;  1 drivers
v0x55df1b0f6670_0 .net "ALURESULT", 7 0, v0x55df1b0ed290_0;  1 drivers
v0x55df1b0f6780_0 .var "ALU_IN_DATA1", 7 0;
v0x55df1b0f6820_0 .var "ALU_IN_DATA2", 7 0;
v0x55df1b0f68e0_0 .net "BRANCH_CONTROL", 1 0, v0x55df1b0ef010_0;  1 drivers
v0x55df1b0f6a40_0 .net "BUSYWAIT", 0 0, L_0x55df1b04efd0;  1 drivers
v0x55df1b0f6b30_0 .net "BUSYWAIT_DATA_CACHE", 0 0, v0x55df1b0f0450_0;  1 drivers
v0x55df1b0f6bd0_0 .net "BUSYWAIT_INST_CACHE", 0 0, v0x55df1b0f2890_0;  1 drivers
v0x55df1b0f6c70_0 .net "BUSYWAIT_MEM2CAC", 0 0, v0x55df1b0f8e50_0;  alias, 1 drivers
v0x55df1b0f6da0_0 .net "CLK", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0f6e40_0 .net "INDATA_MEM2CAC", 31 0, v0x55df1b0f9330_0;  alias, 1 drivers
v0x55df1b0f6ee0_0 .net "INSTRUCTION", 31 0, v0x55df1b0f34e0_0;  1 drivers
v0x55df1b0f6fb0_0 .net "INST_MEM_ADDRESS", 5 0, v0x55df1b0f2ef0_0;  alias, 1 drivers
v0x55df1b0f7080_0 .net "INST_MEM_BUSYWAIT", 0 0, v0x55df1b0fab70_0;  alias, 1 drivers
v0x55df1b0f7150_0 .net "INST_MEM_DATA", 127 0, v0x55df1b0fb050_0;  alias, 1 drivers
v0x55df1b0f7220_0 .net "INST_MEM_READ", 0 0, v0x55df1b0f3090_0;  alias, 1 drivers
v0x55df1b0f72f0_0 .net "JUMP_CONTROL", 0 0, v0x55df1b0ef0d0_0;  1 drivers
v0x55df1b0f74a0_0 .net "MEM_ADDRESS_MEM2CAC", 5 0, v0x55df1b0f0ca0_0;  alias, 1 drivers
v0x55df1b0f7540_0 .net "OPERAND1", 7 0, v0x55df1b0f5d00_0;  1 drivers
v0x55df1b0f7630_0 .net "OPERAND2", 7 0, v0x55df1b0f5e80_0;  1 drivers
v0x55df1b0f76d0_0 .net "OPERAND_CONTROL", 0 0, v0x55df1b0ef280_0;  1 drivers
v0x55df1b0f77a0_0 .net "OUTDATA_MEM2CAC", 31 0, v0x55df1b0f10a0_0;  alias, 1 drivers
v0x55df1b0f7870_0 .net "PC_IN", 31 0, v0x55df1b0f5060_0;  1 drivers
v0x55df1b0f7960_0 .net "PC_OUT", 31 0, v0x55df1b0f4410_0;  1 drivers
v0x55df1b0f7a00_0 .net "READ_DATA_MEM", 0 0, v0x55df1b0ef390_0;  1 drivers
v0x55df1b0f7af0_0 .net "READ_DATA_MEM2CAC", 0 0, v0x55df1b0f0e40_0;  alias, 1 drivers
v0x55df1b0f7b90_0 .net "READ_MEM_OUT", 7 0, v0x55df1b0f12e0_0;  1 drivers
v0x55df1b0f7c30_0 .var "REG_INDATA", 7 0;
v0x55df1b0f7d00_0 .net "REG_WRITE_ENABLE", 0 0, v0x55df1b0ef5d0_0;  1 drivers
v0x55df1b0f7df0_0 .net "RESET", 0 0, v0x55df1b0fbc80_0;  alias, 1 drivers
v0x55df1b0f7e90_0 .net "SIGN_CONTROL", 0 0, v0x55df1b0ef450_0;  1 drivers
v0x55df1b0f7f30_0 .net "WRITE_DATA_MEM", 0 0, v0x55df1b0ef510_0;  1 drivers
v0x55df1b0f8020_0 .net "WRITE_DATA_MEM2CAC", 0 0, v0x55df1b0f0fe0_0;  alias, 1 drivers
v0x55df1b0f80c0_0 .net "ZERO_FLAG", 0 0, v0x55df1b0ed440_0;  1 drivers
E_0x55df1b0d0750 .event edge, v0x55df1b0ef390_0, v0x55df1b0f12e0_0, v0x55df1b0ed290_0;
E_0x55df1b0d06d0/0 .event edge, v0x55df1b0f1ad0_0, v0x55df1b0ef280_0, v0x55df1b0f34e0_0, v0x55df1b0ef450_0;
E_0x55df1b0d06d0/1 .event edge, v0x55df1b0f5e80_0;
E_0x55df1b0d06d0 .event/or E_0x55df1b0d06d0/0, E_0x55df1b0d06d0/1;
L_0x55df1b0fbf30 .part v0x55df1b0f34e0_0, 8, 8;
L_0x55df1b0fbfd0 .part v0x55df1b0f34e0_0, 0, 8;
L_0x55df1b0fc070 .part v0x55df1b0f34e0_0, 8, 3;
L_0x55df1b0fc110 .part v0x55df1b0f34e0_0, 16, 3;
L_0x55df1b0fc1b0 .part v0x55df1b0f34e0_0, 24, 3;
S_0x55df1b035d50 .scope module, "u_alu" "aluUnit" 3 389, 3 90 0, S_0x55df1b055a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 8 "RESULT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x55df1b0ecf60_0 .net "ALUOP", 2 0, v0x55df1b0eef30_0;  alias, 1 drivers
v0x55df1b0ed060_0 .net "DATA1", 7 0, v0x55df1b0f6780_0;  1 drivers
v0x55df1b0ed120_0 .net "DATA2", 7 0, v0x55df1b0f6820_0;  1 drivers
v0x55df1b0ed1c0_0 .net "MUL_E", 0 0, L_0x55df1b0fc650;  1 drivers
v0x55df1b0ed290_0 .var "RESULT", 7 0;
v0x55df1b0ed3a0_0 .net "SHIFT_E", 0 0, L_0x55df1b0fc2f0;  1 drivers
v0x55df1b0ed440_0 .var "ZERO", 0 0;
L_0x7f01e9a71018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55df1b0ed4e0_0 .net/2u *"_s0", 2 0, L_0x7f01e9a71018;  1 drivers
L_0x7f01e9a710f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55df1b0ed5c0_0 .net/2u *"_s10", 2 0, L_0x7f01e9a710f0;  1 drivers
v0x55df1b0ed730_0 .net *"_s12", 0 0, L_0x55df1b0fc4d0;  1 drivers
L_0x7f01e9a71138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55df1b0ed7f0_0 .net/2u *"_s14", 0 0, L_0x7f01e9a71138;  1 drivers
L_0x7f01e9a71180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55df1b0ed8d0_0 .net/2u *"_s16", 0 0, L_0x7f01e9a71180;  1 drivers
v0x55df1b0ed9b0_0 .net *"_s2", 0 0, L_0x55df1b0fc250;  1 drivers
L_0x7f01e9a71060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55df1b0eda70_0 .net/2u *"_s4", 0 0, L_0x7f01e9a71060;  1 drivers
L_0x7f01e9a710a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55df1b0edb50_0 .net/2u *"_s6", 0 0, L_0x7f01e9a710a8;  1 drivers
v0x55df1b0edc30_0 .net "andOut", 7 0, L_0x55df1b05f5e0;  1 drivers
v0x55df1b0edd20_0 .net "fwdOut", 7 0, L_0x55df1b04f8d0;  1 drivers
v0x55df1b0eddf0_0 .net "mulOut", 7 0, v0x55df1b0ec3f0_0;  1 drivers
v0x55df1b0edec0_0 .net "orOut", 7 0, L_0x55df1b09ad60;  1 drivers
v0x55df1b0edf90_0 .net "shiftOut", 7 0, v0x55df1b0ecc60_0;  1 drivers
v0x55df1b0ee060_0 .net "sum", 7 0, L_0x55df1b0fcb70;  1 drivers
E_0x55df1b0d3310/0 .event edge, v0x55df1b0ecf60_0, v0x55df1b0c3ea0_0, v0x55df1b09baf0_0, v0x55df1b0eb8c0_0;
E_0x55df1b0d3310/1 .event edge, v0x55df1b0ebe10_0, v0x55df1b0ec3f0_0, v0x55df1b0ecc60_0;
E_0x55df1b0d3310 .event/or E_0x55df1b0d3310/0, E_0x55df1b0d3310/1;
L_0x55df1b0fc250 .cmp/eq 3, v0x55df1b0eef30_0, L_0x7f01e9a71018;
L_0x55df1b0fc2f0 .functor MUXZ 1, L_0x7f01e9a710a8, L_0x7f01e9a71060, L_0x55df1b0fc250, C4<>;
L_0x55df1b0fc4d0 .cmp/eq 3, v0x55df1b0eef30_0, L_0x7f01e9a710f0;
L_0x55df1b0fc650 .functor MUXZ 1, L_0x7f01e9a71180, L_0x7f01e9a71138, L_0x55df1b0fc4d0, C4<>;
S_0x55df1b035ed0 .scope module, "u0" "fwdUnit" 3 104, 3 6 0, S_0x55df1b035d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x55df1b04f8d0/d .functor BUFZ 8, v0x55df1b0f6820_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55df1b04f8d0 .delay 8 (1,1,1) L_0x55df1b04f8d0/d;
v0x55df1b0cfa10_0 .net "DATA2", 7 0, v0x55df1b0f6820_0;  alias, 1 drivers
v0x55df1b0c3ea0_0 .net "RESULT", 7 0, L_0x55df1b04f8d0;  alias, 1 drivers
S_0x55df1b0eb360 .scope module, "u1" "addUnit" 3 105, 3 13 0, S_0x55df1b035d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x55df1b0a4530_0 .net "DATA1", 7 0, v0x55df1b0f6780_0;  alias, 1 drivers
v0x55df1b09b9f0_0 .net "DATA2", 7 0, v0x55df1b0f6820_0;  alias, 1 drivers
v0x55df1b09baf0_0 .net "RESULT", 7 0, L_0x55df1b0fcb70;  alias, 1 drivers
L_0x55df1b0fcb70 .delay 8 (2,2,2) L_0x55df1b0fcb70/d;
L_0x55df1b0fcb70/d .arith/sum 8, v0x55df1b0f6780_0, v0x55df1b0f6820_0;
S_0x55df1b0eb630 .scope module, "u3" "andUnit" 3 106, 3 21 0, S_0x55df1b035d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x55df1b05f5e0/d .functor AND 8, v0x55df1b0f6780_0, v0x55df1b0f6820_0, C4<11111111>, C4<11111111>;
L_0x55df1b05f5e0 .delay 8 (1,1,1) L_0x55df1b05f5e0/d;
v0x55df1b0bda80_0 .net "DATA1", 7 0, v0x55df1b0f6780_0;  alias, 1 drivers
v0x55df1b0bdb20_0 .net "DATA2", 7 0, v0x55df1b0f6820_0;  alias, 1 drivers
v0x55df1b0eb8c0_0 .net "RESULT", 7 0, L_0x55df1b05f5e0;  alias, 1 drivers
S_0x55df1b0eba00 .scope module, "u4" "orUnit" 3 107, 3 29 0, S_0x55df1b035d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x55df1b09ad60/d .functor OR 8, v0x55df1b0f6780_0, v0x55df1b0f6820_0, C4<00000000>, C4<00000000>;
L_0x55df1b09ad60 .delay 8 (1,1,1) L_0x55df1b09ad60/d;
v0x55df1b0ebc20_0 .net "DATA1", 7 0, v0x55df1b0f6780_0;  alias, 1 drivers
v0x55df1b0ebd50_0 .net "DATA2", 7 0, v0x55df1b0f6820_0;  alias, 1 drivers
v0x55df1b0ebe10_0 .net "RESULT", 7 0, L_0x55df1b09ad60;  alias, 1 drivers
S_0x55df1b0ebf50 .scope module, "u5" "mulUnit" 3 108, 3 37 0, S_0x55df1b035d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x55df1b0ec1b0_0 .net/s "DATA1", 7 0, v0x55df1b0f6780_0;  alias, 1 drivers
v0x55df1b0ec290_0 .net/s "DATA2", 7 0, v0x55df1b0f6820_0;  alias, 1 drivers
v0x55df1b0ec350_0 .net "ENABLE", 0 0, L_0x55df1b0fc650;  alias, 1 drivers
v0x55df1b0ec3f0_0 .var/s "RESULT", 7 0;
v0x55df1b0ec4d0_0 .var/i "i", 31 0;
v0x55df1b0ec5b0_0 .var "temp1", 15 0;
v0x55df1b0ec690_0 .var "temp2", 15 0;
E_0x55df1b09ae10/0 .event edge, v0x55df1b0a4530_0, v0x55df1b0ec4d0_0, v0x55df1b0cfa10_0, v0x55df1b0ec5b0_0;
E_0x55df1b09ae10/1 .event edge, v0x55df1b0ec690_0, v0x55df1b0ec350_0;
E_0x55df1b09ae10 .event/or E_0x55df1b09ae10/0, E_0x55df1b09ae10/1;
S_0x55df1b0ec7f0 .scope module, "u6" "shifterUnit" 3 109, 3 60 0, S_0x55df1b035d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x55df1b0eca20_0 .net "DATA1", 7 0, v0x55df1b0f6780_0;  alias, 1 drivers
v0x55df1b0ecb00_0 .net "DATA2", 7 0, v0x55df1b0f6820_0;  alias, 1 drivers
v0x55df1b0ecbc0_0 .net "ENABLE", 0 0, L_0x55df1b0fc2f0;  alias, 1 drivers
v0x55df1b0ecc60_0 .var "RESULT", 7 0;
v0x55df1b0ecd40_0 .var/i "i", 31 0;
v0x55df1b0ece20_0 .var "sign", 0 0;
E_0x55df1b09d680/0 .event edge, v0x55df1b0ecbc0_0, v0x55df1b0a4530_0, v0x55df1b0ecd40_0, v0x55df1b0cfa10_0;
E_0x55df1b09d680/1 .event edge, v0x55df1b0ecc60_0, v0x55df1b0ece20_0;
E_0x55df1b09d680 .event/or E_0x55df1b09d680/0, E_0x55df1b09d680/1;
S_0x55df1b0ee1e0 .scope module, "u_control" "control_unit" 3 347, 3 162 0, S_0x55df1b055a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 1 "WRITE_ENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "SIGN_CONTROL"
    .port_info 4 /OUTPUT 1 "OPERAND_CONTROL"
    .port_info 5 /OUTPUT 2 "BRANCH_CONTROL"
    .port_info 6 /OUTPUT 1 "JUMP_CONTROL"
    .port_info 7 /OUTPUT 1 "READ_DATA_MEM"
    .port_info 8 /OUTPUT 1 "WRITE_DATA_MEM"
P_0x55df1b0ee380 .param/l "OP_ADD" 1 3 177, C4<00000010>;
P_0x55df1b0ee3c0 .param/l "OP_AND" 1 3 179, C4<00000100>;
P_0x55df1b0ee400 .param/l "OP_BEQ" 1 3 182, C4<00000111>;
P_0x55df1b0ee440 .param/l "OP_BNE" 1 3 186, C4<00001110>;
P_0x55df1b0ee480 .param/l "OP_J" 1 3 181, C4<00000110>;
P_0x55df1b0ee4c0 .param/l "OP_LOADI" 1 3 175, C4<00000000>;
P_0x55df1b0ee500 .param/l "OP_LWD" 1 3 188, C4<00001000>;
P_0x55df1b0ee540 .param/l "OP_LWI" 1 3 189, C4<00001001>;
P_0x55df1b0ee580 .param/l "OP_MOV" 1 3 176, C4<00000001>;
P_0x55df1b0ee5c0 .param/l "OP_MUL" 1 3 184, C4<00001100>;
P_0x55df1b0ee600 .param/l "OP_OR" 1 3 180, C4<00000101>;
P_0x55df1b0ee640 .param/l "OP_SHIFT" 1 3 185, C4<00001101>;
P_0x55df1b0ee680 .param/l "OP_SUB" 1 3 178, C4<00000011>;
P_0x55df1b0ee6c0 .param/l "OP_SWD" 1 3 190, C4<00001010>;
P_0x55df1b0ee700 .param/l "OP_SWI" 1 3 191, C4<00001011>;
v0x55df1b0eef30_0 .var "ALUOP", 2 0;
v0x55df1b0ef010_0 .var "BRANCH_CONTROL", 1 0;
v0x55df1b0ef0d0_0 .var "JUMP_CONTROL", 0 0;
v0x55df1b0ef1a0_0 .net "OPCODE", 7 0, L_0x55df1b0fbfd0;  1 drivers
v0x55df1b0ef280_0 .var "OPERAND_CONTROL", 0 0;
v0x55df1b0ef390_0 .var "READ_DATA_MEM", 0 0;
v0x55df1b0ef450_0 .var "SIGN_CONTROL", 0 0;
v0x55df1b0ef510_0 .var "WRITE_DATA_MEM", 0 0;
v0x55df1b0ef5d0_0 .var "WRITE_ENABLE", 0 0;
E_0x55df1b0a24b0 .event edge, v0x55df1b0ef1a0_0;
S_0x55df1b0ef7b0 .scope module, "u_data_cache" "data_cache" 3 397, 4 3 0, S_0x55df1b055a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
    .port_info 8 /OUTPUT 1 "mem_read"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 6 "mem_address"
    .port_info 11 /OUTPUT 32 "mem_writedata"
    .port_info 12 /INPUT 32 "mem_readdata"
    .port_info 13 /INPUT 1 "mem_busywait"
P_0x55df1b0ef930 .param/l "FETCH" 1 4 32, C4<011>;
P_0x55df1b0ef970 .param/l "IDLE" 1 4 29, C4<000>;
P_0x55df1b0ef9b0 .param/l "MEM_READ" 1 4 30, C4<001>;
P_0x55df1b0ef9f0 .param/l "MEM_WRITE" 1 4 31, C4<010>;
P_0x55df1b0efa30 .param/l "WRITE_BACK" 1 4 33, C4<100>;
v0x55df1b0f00b0_0 .var "addr_index", 2 0;
v0x55df1b0f0190_0 .var "addr_offset", 1 0;
v0x55df1b0f0270_0 .var "addr_tag", 2 0;
v0x55df1b0f0360_0 .net "address", 7 0, v0x55df1b0ed290_0;  alias, 1 drivers
v0x55df1b0f0450_0 .var "busywait", 0 0;
v0x55df1b0f0540_0 .net "clk", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0f0600 .array "data_blocks", 7 0, 31 0;
v0x55df1b0f0810_0 .var "dirty", 0 0;
v0x55df1b0f08d0 .array "dirtys", 7 0, 0 0;
v0x55df1b0f0b00_0 .var "hit", 0 0;
v0x55df1b0f0bc0_0 .var/i "i", 31 0;
v0x55df1b0f0ca0_0 .var "mem_address", 5 0;
v0x55df1b0f0d80_0 .net "mem_busywait", 0 0, v0x55df1b0f8e50_0;  alias, 1 drivers
v0x55df1b0f0e40_0 .var "mem_read", 0 0;
v0x55df1b0f0f00_0 .net "mem_readdata", 31 0, v0x55df1b0f9330_0;  alias, 1 drivers
v0x55df1b0f0fe0_0 .var "mem_write", 0 0;
v0x55df1b0f10a0_0 .var "mem_writedata", 31 0;
v0x55df1b0f1180_0 .var "miss", 0 0;
v0x55df1b0f1240_0 .net "read", 0 0, v0x55df1b0ef390_0;  alias, 1 drivers
v0x55df1b0f12e0_0 .var "readdata", 7 0;
v0x55df1b0f13a0_0 .net "reset", 0 0, v0x55df1b0fbc80_0;  alias, 1 drivers
v0x55df1b0f1460_0 .var "state", 2 0;
v0x55df1b0f1540 .array "tags", 7 0, 2 0;
v0x55df1b0f1750_0 .var "valid", 0 0;
v0x55df1b0f1810 .array "valids", 7 0, 0 0;
v0x55df1b0f1a00_0 .net "write", 0 0, v0x55df1b0ef510_0;  alias, 1 drivers
v0x55df1b0f1ad0_0 .net "writedata", 7 0, v0x55df1b0f5d00_0;  alias, 1 drivers
E_0x55df1b0a50d0 .event posedge, v0x55df1b0f13a0_0, v0x55df1b0f0540_0;
E_0x55df1b0d3350/0 .event edge, v0x55df1b0ef390_0, v0x55df1b0f0b00_0, v0x55df1b0f0190_0, v0x55df1b0f00b0_0;
v0x55df1b0f0600_0 .array/port v0x55df1b0f0600, 0;
v0x55df1b0f0600_1 .array/port v0x55df1b0f0600, 1;
v0x55df1b0f0600_2 .array/port v0x55df1b0f0600, 2;
v0x55df1b0f0600_3 .array/port v0x55df1b0f0600, 3;
E_0x55df1b0d3350/1 .event edge, v0x55df1b0f0600_0, v0x55df1b0f0600_1, v0x55df1b0f0600_2, v0x55df1b0f0600_3;
v0x55df1b0f0600_4 .array/port v0x55df1b0f0600, 4;
v0x55df1b0f0600_5 .array/port v0x55df1b0f0600, 5;
v0x55df1b0f0600_6 .array/port v0x55df1b0f0600, 6;
v0x55df1b0f0600_7 .array/port v0x55df1b0f0600, 7;
E_0x55df1b0d3350/2 .event edge, v0x55df1b0f0600_4, v0x55df1b0f0600_5, v0x55df1b0f0600_6, v0x55df1b0f0600_7;
E_0x55df1b0d3350 .event/or E_0x55df1b0d3350/0, E_0x55df1b0d3350/1, E_0x55df1b0d3350/2;
v0x55df1b0f1810_0 .array/port v0x55df1b0f1810, 0;
E_0x55df1b0d3390/0 .event edge, v0x55df1b0ef390_0, v0x55df1b0ef510_0, v0x55df1b0f00b0_0, v0x55df1b0f1810_0;
v0x55df1b0f1810_1 .array/port v0x55df1b0f1810, 1;
v0x55df1b0f1810_2 .array/port v0x55df1b0f1810, 2;
v0x55df1b0f1810_3 .array/port v0x55df1b0f1810, 3;
v0x55df1b0f1810_4 .array/port v0x55df1b0f1810, 4;
E_0x55df1b0d3390/1 .event edge, v0x55df1b0f1810_1, v0x55df1b0f1810_2, v0x55df1b0f1810_3, v0x55df1b0f1810_4;
v0x55df1b0f1810_5 .array/port v0x55df1b0f1810, 5;
v0x55df1b0f1810_6 .array/port v0x55df1b0f1810, 6;
v0x55df1b0f1810_7 .array/port v0x55df1b0f1810, 7;
v0x55df1b0f08d0_0 .array/port v0x55df1b0f08d0, 0;
E_0x55df1b0d3390/2 .event edge, v0x55df1b0f1810_5, v0x55df1b0f1810_6, v0x55df1b0f1810_7, v0x55df1b0f08d0_0;
v0x55df1b0f08d0_1 .array/port v0x55df1b0f08d0, 1;
v0x55df1b0f08d0_2 .array/port v0x55df1b0f08d0, 2;
v0x55df1b0f08d0_3 .array/port v0x55df1b0f08d0, 3;
v0x55df1b0f08d0_4 .array/port v0x55df1b0f08d0, 4;
E_0x55df1b0d3390/3 .event edge, v0x55df1b0f08d0_1, v0x55df1b0f08d0_2, v0x55df1b0f08d0_3, v0x55df1b0f08d0_4;
v0x55df1b0f08d0_5 .array/port v0x55df1b0f08d0, 5;
v0x55df1b0f08d0_6 .array/port v0x55df1b0f08d0, 6;
v0x55df1b0f08d0_7 .array/port v0x55df1b0f08d0, 7;
E_0x55df1b0d3390/4 .event edge, v0x55df1b0f08d0_5, v0x55df1b0f08d0_6, v0x55df1b0f08d0_7, v0x55df1b0f1750_0;
v0x55df1b0f1540_0 .array/port v0x55df1b0f1540, 0;
v0x55df1b0f1540_1 .array/port v0x55df1b0f1540, 1;
v0x55df1b0f1540_2 .array/port v0x55df1b0f1540, 2;
v0x55df1b0f1540_3 .array/port v0x55df1b0f1540, 3;
E_0x55df1b0d3390/5 .event edge, v0x55df1b0f1540_0, v0x55df1b0f1540_1, v0x55df1b0f1540_2, v0x55df1b0f1540_3;
v0x55df1b0f1540_4 .array/port v0x55df1b0f1540, 4;
v0x55df1b0f1540_5 .array/port v0x55df1b0f1540, 5;
v0x55df1b0f1540_6 .array/port v0x55df1b0f1540, 6;
v0x55df1b0f1540_7 .array/port v0x55df1b0f1540, 7;
E_0x55df1b0d3390/6 .event edge, v0x55df1b0f1540_4, v0x55df1b0f1540_5, v0x55df1b0f1540_6, v0x55df1b0f1540_7;
E_0x55df1b0d3390/7 .event edge, v0x55df1b0f0270_0, v0x55df1b0f0b00_0;
E_0x55df1b0d3390 .event/or E_0x55df1b0d3390/0, E_0x55df1b0d3390/1, E_0x55df1b0d3390/2, E_0x55df1b0d3390/3, E_0x55df1b0d3390/4, E_0x55df1b0d3390/5, E_0x55df1b0d3390/6, E_0x55df1b0d3390/7;
E_0x55df1b0f0020 .event edge, v0x55df1b0ed290_0;
S_0x55df1b0f1dd0 .scope module, "u_inst_cache" "inst_cache" 3 414, 5 12 0, S_0x55df1b055a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /OUTPUT 32 "readdata"
    .port_info 4 /OUTPUT 1 "busywait"
    .port_info 5 /OUTPUT 1 "mem_read"
    .port_info 6 /OUTPUT 6 "mem_address"
    .port_info 7 /INPUT 128 "mem_readdata"
    .port_info 8 /INPUT 1 "mem_busywait"
P_0x55df1b0f0970 .param/l "IDLE" 1 5 56, C4<0>;
P_0x55df1b0f09b0 .param/l "MEM_READ" 1 5 57, C4<1>;
v0x55df1b0f23b0_0 .var/2u *"_s16", 0 0; Local signal
v0x55df1b0f24b0_0 .net *"_s5", 24 0, L_0x55df1b0fd130;  1 drivers
L_0x7f01e9a711c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55df1b0f2590_0 .net *"_s9", 0 0, L_0x7f01e9a711c8;  1 drivers
v0x55df1b0f2680_0 .net "address", 31 0, v0x55df1b0f4410_0;  alias, 1 drivers
v0x55df1b0f2760_0 .var "block_data", 127 0;
v0x55df1b0f2890_0 .var "busywait", 0 0;
v0x55df1b0f2950_0 .net "clock", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0f29f0 .array "data_array", 0 7, 127 0;
v0x55df1b0f2be0_0 .var "hit", 0 0;
v0x55df1b0f2d30_0 .var/i "i", 31 0;
v0x55df1b0f2e10_0 .net "index", 2 0, L_0x55df1b0fcff0;  1 drivers
v0x55df1b0f2ef0_0 .var "mem_address", 5 0;
v0x55df1b0f2fd0_0 .net "mem_busywait", 0 0, v0x55df1b0fab70_0;  alias, 1 drivers
v0x55df1b0f3090_0 .var "mem_read", 0 0;
v0x55df1b0f3150_0 .net "mem_readdata", 127 0, v0x55df1b0fb050_0;  alias, 1 drivers
v0x55df1b0f3230_0 .var "miss", 0 0;
v0x55df1b0f32f0_0 .net "offset", 3 0, L_0x55df1b0fd090;  1 drivers
v0x55df1b0f34e0_0 .var "readdata", 31 0;
v0x55df1b0f35c0_0 .net "reset", 0 0, v0x55df1b0fbc80_0;  alias, 1 drivers
v0x55df1b0f3690_0 .var "selected_word", 31 0;
v0x55df1b0f3750_0 .var "state", 0 0;
v0x55df1b0f3810_0 .var "stored_tag", 20 0;
v0x55df1b0f38f0_0 .var "stored_valid", 0 0;
v0x55df1b0f39b0_0 .net "tag", 25 0, L_0x55df1b0fd1d0;  1 drivers
v0x55df1b0f3a90 .array "tag_array", 0 7, 20 0;
v0x55df1b0f3c50 .array "valid_array", 0 7, 0 0;
E_0x55df1b0f21d0 .event edge, v0x55df1b0f32f0_0, v0x55df1b0f2760_0, v0x55df1b0f3690_0;
E_0x55df1b0f2230 .event edge, v0x55df1b0f38f0_0, v0x55df1b0f3810_0, v0x55df1b0f39b0_0, v0x55df1b0f2be0_0;
v0x55df1b0f29f0_0 .array/port v0x55df1b0f29f0, 0;
v0x55df1b0f29f0_1 .array/port v0x55df1b0f29f0, 1;
v0x55df1b0f29f0_2 .array/port v0x55df1b0f29f0, 2;
E_0x55df1b0f22a0/0 .event edge, v0x55df1b0f2e10_0, v0x55df1b0f29f0_0, v0x55df1b0f29f0_1, v0x55df1b0f29f0_2;
v0x55df1b0f29f0_3 .array/port v0x55df1b0f29f0, 3;
v0x55df1b0f29f0_4 .array/port v0x55df1b0f29f0, 4;
v0x55df1b0f29f0_5 .array/port v0x55df1b0f29f0, 5;
v0x55df1b0f29f0_6 .array/port v0x55df1b0f29f0, 6;
E_0x55df1b0f22a0/1 .event edge, v0x55df1b0f29f0_3, v0x55df1b0f29f0_4, v0x55df1b0f29f0_5, v0x55df1b0f29f0_6;
v0x55df1b0f29f0_7 .array/port v0x55df1b0f29f0, 7;
v0x55df1b0f3a90_0 .array/port v0x55df1b0f3a90, 0;
v0x55df1b0f3a90_1 .array/port v0x55df1b0f3a90, 1;
v0x55df1b0f3a90_2 .array/port v0x55df1b0f3a90, 2;
E_0x55df1b0f22a0/2 .event edge, v0x55df1b0f29f0_7, v0x55df1b0f3a90_0, v0x55df1b0f3a90_1, v0x55df1b0f3a90_2;
v0x55df1b0f3a90_3 .array/port v0x55df1b0f3a90, 3;
v0x55df1b0f3a90_4 .array/port v0x55df1b0f3a90, 4;
v0x55df1b0f3a90_5 .array/port v0x55df1b0f3a90, 5;
v0x55df1b0f3a90_6 .array/port v0x55df1b0f3a90, 6;
E_0x55df1b0f22a0/3 .event edge, v0x55df1b0f3a90_3, v0x55df1b0f3a90_4, v0x55df1b0f3a90_5, v0x55df1b0f3a90_6;
v0x55df1b0f3a90_7 .array/port v0x55df1b0f3a90, 7;
v0x55df1b0f3c50_0 .array/port v0x55df1b0f3c50, 0;
v0x55df1b0f3c50_1 .array/port v0x55df1b0f3c50, 1;
v0x55df1b0f3c50_2 .array/port v0x55df1b0f3c50, 2;
E_0x55df1b0f22a0/4 .event edge, v0x55df1b0f3a90_7, v0x55df1b0f3c50_0, v0x55df1b0f3c50_1, v0x55df1b0f3c50_2;
v0x55df1b0f3c50_3 .array/port v0x55df1b0f3c50, 3;
v0x55df1b0f3c50_4 .array/port v0x55df1b0f3c50, 4;
v0x55df1b0f3c50_5 .array/port v0x55df1b0f3c50, 5;
v0x55df1b0f3c50_6 .array/port v0x55df1b0f3c50, 6;
E_0x55df1b0f22a0/5 .event edge, v0x55df1b0f3c50_3, v0x55df1b0f3c50_4, v0x55df1b0f3c50_5, v0x55df1b0f3c50_6;
v0x55df1b0f3c50_7 .array/port v0x55df1b0f3c50, 7;
E_0x55df1b0f22a0/6 .event edge, v0x55df1b0f3c50_7;
E_0x55df1b0f22a0 .event/or E_0x55df1b0f22a0/0, E_0x55df1b0f22a0/1, E_0x55df1b0f22a0/2, E_0x55df1b0f22a0/3, E_0x55df1b0f22a0/4, E_0x55df1b0f22a0/5, E_0x55df1b0f22a0/6;
L_0x55df1b0fcff0 .part v0x55df1b0f4410_0, 4, 3;
L_0x55df1b0fd090 .part v0x55df1b0f4410_0, 0, 4;
L_0x55df1b0fd130 .part v0x55df1b0f4410_0, 7, 25;
L_0x55df1b0fd1d0 .concat [ 25 1 0 0], L_0x55df1b0fd130, L_0x7f01e9a711c8;
S_0x55df1b0f3fb0 .scope module, "u_pc" "ProgramCounter" 3 327, 3 227 0, S_0x55df1b055a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 32 "PC_IN"
    .port_info 3 /OUTPUT 32 "PC_OUT"
    .port_info 4 /INPUT 1 "BUSYWAIT"
v0x55df1b0f4180_0 .net "BUSYWAIT", 0 0, L_0x55df1b04efd0;  alias, 1 drivers
v0x55df1b0f4260_0 .net "CLK", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0f4370_0 .net "PC_IN", 31 0, v0x55df1b0f5060_0;  alias, 1 drivers
v0x55df1b0f4410_0 .var "PC_OUT", 31 0;
v0x55df1b0f4500_0 .net "RESET", 0 0, v0x55df1b0fbc80_0;  alias, 1 drivers
S_0x55df1b0f46c0 .scope module, "u_pcIn" "pcIncrementer" 3 335, 3 244 0, S_0x55df1b055a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 32 "PC_IN"
    .port_info 3 /INPUT 8 "BRANCH_ADDRESS"
    .port_info 4 /INPUT 2 "BRANCH"
    .port_info 5 /INPUT 1 "JUMP"
    .port_info 6 /INPUT 1 "ZERO"
    .port_info 7 /INPUT 1 "BUSYWAIT"
    .port_info 8 /OUTPUT 32 "PC_OUT"
v0x55df1b0f4ad0_0 .net "BRANCH", 1 0, v0x55df1b0ef010_0;  alias, 1 drivers
v0x55df1b0f4bb0_0 .net "BRANCH_ADDRESS", 7 0, L_0x55df1b0fbf30;  1 drivers
v0x55df1b0f4c70_0 .net "BUSYWAIT", 0 0, L_0x55df1b04efd0;  alias, 1 drivers
v0x55df1b0f4d40_0 .net "CLK", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0f4de0_0 .net "JUMP", 0 0, v0x55df1b0ef0d0_0;  alias, 1 drivers
v0x55df1b0f4ed0_0 .var "PC", 31 0;
v0x55df1b0f4f70_0 .net "PC_IN", 31 0, v0x55df1b0f4410_0;  alias, 1 drivers
v0x55df1b0f5060_0 .var "PC_OUT", 31 0;
v0x55df1b0f5120_0 .var "PC_PREV", 31 0;
v0x55df1b0f51e0_0 .net "RESET", 0 0, v0x55df1b0fbc80_0;  alias, 1 drivers
v0x55df1b0f5280_0 .net "ZERO", 0 0, v0x55df1b0ed440_0;  alias, 1 drivers
v0x55df1b0f5350_0 .var "offset", 31 0;
E_0x55df1b0f49c0/0 .event edge, v0x55df1b0f4180_0, v0x55df1b0f5120_0, v0x55df1b0f2680_0, v0x55df1b0f4ed0_0;
E_0x55df1b0f49c0/1 .event edge, v0x55df1b0f4bb0_0, v0x55df1b0ef0d0_0, v0x55df1b0f5350_0, v0x55df1b0ef010_0;
E_0x55df1b0f49c0/2 .event edge, v0x55df1b0ed440_0;
E_0x55df1b0f49c0 .event/or E_0x55df1b0f49c0/0, E_0x55df1b0f49c0/1, E_0x55df1b0f49c0/2;
E_0x55df1b0f4a70 .event edge, v0x55df1b0f13a0_0;
S_0x55df1b0f5530 .scope module, "u_regfile" "reg_file" 3 359, 3 127 0, S_0x55df1b055a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INDATA"
    .port_info 1 /INPUT 3 "INADDRESS"
    .port_info 2 /INPUT 3 "OUT1ADDRESS"
    .port_info 3 /INPUT 3 "OUT2ADDRESS"
    .port_info 4 /OUTPUT 8 "OUT1DATA"
    .port_info 5 /OUTPUT 8 "OUT2DATA"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /INPUT 1 "RESET"
    .port_info 8 /INPUT 1 "WRITE"
v0x55df1b0f5900_0 .net "CLK", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0f5a50_0 .net "INADDRESS", 2 0, L_0x55df1b0fc070;  1 drivers
v0x55df1b0f5b30_0 .net "INDATA", 7 0, v0x55df1b0f7c30_0;  1 drivers
v0x55df1b0f5c20_0 .net "OUT1ADDRESS", 2 0, L_0x55df1b0fc110;  1 drivers
v0x55df1b0f5d00_0 .var "OUT1DATA", 7 0;
v0x55df1b0f5dc0_0 .net "OUT2ADDRESS", 2 0, L_0x55df1b0fc1b0;  1 drivers
v0x55df1b0f5e80_0 .var "OUT2DATA", 7 0;
v0x55df1b0f5f60_0 .net "RESET", 0 0, v0x55df1b0fbc80_0;  alias, 1 drivers
v0x55df1b0f6090_0 .net "WRITE", 0 0, v0x55df1b0ef5d0_0;  alias, 1 drivers
v0x55df1b0f61f0_0 .var/i "counter", 31 0;
v0x55df1b0f62b0 .array "reg_array", 7 0, 7 0;
E_0x55df1b0f57e0 .event posedge, v0x55df1b0f0540_0;
v0x55df1b0f62b0_0 .array/port v0x55df1b0f62b0, 0;
v0x55df1b0f62b0_1 .array/port v0x55df1b0f62b0, 1;
v0x55df1b0f62b0_2 .array/port v0x55df1b0f62b0, 2;
E_0x55df1b0f5860/0 .event edge, v0x55df1b0f5c20_0, v0x55df1b0f62b0_0, v0x55df1b0f62b0_1, v0x55df1b0f62b0_2;
v0x55df1b0f62b0_3 .array/port v0x55df1b0f62b0, 3;
v0x55df1b0f62b0_4 .array/port v0x55df1b0f62b0, 4;
v0x55df1b0f62b0_5 .array/port v0x55df1b0f62b0, 5;
v0x55df1b0f62b0_6 .array/port v0x55df1b0f62b0, 6;
E_0x55df1b0f5860/1 .event edge, v0x55df1b0f62b0_3, v0x55df1b0f62b0_4, v0x55df1b0f62b0_5, v0x55df1b0f62b0_6;
v0x55df1b0f62b0_7 .array/port v0x55df1b0f62b0, 7;
E_0x55df1b0f5860/2 .event edge, v0x55df1b0f62b0_7, v0x55df1b0f5dc0_0;
E_0x55df1b0f5860 .event/or E_0x55df1b0f5860/0, E_0x55df1b0f5860/1, E_0x55df1b0f5860/2;
S_0x55df1b0f8270 .scope module, "u_data_mem" "data_memory" 3 460, 6 12 0, S_0x55df1b0558a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x55df1b0f8640_0 .var *"_s10", 7 0; Local signal
v0x55df1b0f8740_0 .var *"_s3", 7 0; Local signal
v0x55df1b0f8820_0 .var *"_s4", 7 0; Local signal
v0x55df1b0f88e0_0 .var *"_s5", 7 0; Local signal
v0x55df1b0f89c0_0 .var *"_s6", 7 0; Local signal
v0x55df1b0f8af0_0 .var *"_s7", 7 0; Local signal
v0x55df1b0f8bd0_0 .var *"_s8", 7 0; Local signal
v0x55df1b0f8cb0_0 .var *"_s9", 7 0; Local signal
v0x55df1b0f8d90_0 .net "address", 5 0, v0x55df1b0f0ca0_0;  alias, 1 drivers
v0x55df1b0f8e50_0 .var "busywait", 0 0;
v0x55df1b0f8f40_0 .net "clock", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0f8fe0_0 .var/i "i", 31 0;
v0x55df1b0f90c0 .array "memory_array", 0 255, 7 0;
v0x55df1b0f9180_0 .net "read", 0 0, v0x55df1b0f0e40_0;  alias, 1 drivers
v0x55df1b0f9270_0 .var "readaccess", 0 0;
v0x55df1b0f9330_0 .var "readdata", 31 0;
v0x55df1b0f9440_0 .net "reset", 0 0, v0x55df1b0fbc80_0;  alias, 1 drivers
v0x55df1b0f94e0_0 .net "write", 0 0, v0x55df1b0f0fe0_0;  alias, 1 drivers
v0x55df1b0f95d0_0 .var "writeaccess", 0 0;
v0x55df1b0f9690_0 .net "writedata", 31 0, v0x55df1b0f10a0_0;  alias, 1 drivers
E_0x55df1b0f8580 .event posedge, v0x55df1b0f13a0_0;
E_0x55df1b0f85e0 .event edge, v0x55df1b0f0fe0_0, v0x55df1b0f0e40_0;
S_0x55df1b0f98f0 .scope module, "u_inst_mem" "instruction_memory" 3 471, 7 12 0, S_0x55df1b0558a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 6 "address"
    .port_info 3 /OUTPUT 128 "readinst"
    .port_info 4 /OUTPUT 1 "busywait"
v0x55df1b0f9b50_0 .var *"_s10", 7 0; Local signal
v0x55df1b0f9c50_0 .var *"_s11", 7 0; Local signal
v0x55df1b0f9d30_0 .var *"_s12", 7 0; Local signal
v0x55df1b0f9df0_0 .var *"_s13", 7 0; Local signal
v0x55df1b0f9ed0_0 .var *"_s14", 7 0; Local signal
v0x55df1b0fa000_0 .var *"_s15", 7 0; Local signal
v0x55df1b0fa0e0_0 .var *"_s16", 7 0; Local signal
v0x55df1b0fa1c0_0 .var *"_s17", 7 0; Local signal
v0x55df1b0fa2a0_0 .var *"_s2", 7 0; Local signal
v0x55df1b0fa380_0 .var *"_s3", 7 0; Local signal
v0x55df1b0fa460_0 .var *"_s4", 7 0; Local signal
v0x55df1b0fa540_0 .var *"_s5", 7 0; Local signal
v0x55df1b0fa620_0 .var *"_s6", 7 0; Local signal
v0x55df1b0fa700_0 .var *"_s7", 7 0; Local signal
v0x55df1b0fa7e0_0 .var *"_s8", 7 0; Local signal
v0x55df1b0fa8c0_0 .var *"_s9", 7 0; Local signal
v0x55df1b0fa9a0_0 .net "address", 5 0, v0x55df1b0f2ef0_0;  alias, 1 drivers
v0x55df1b0fab70_0 .var "busywait", 0 0;
v0x55df1b0fac60_0 .net "clock", 0 0, v0x55df1b0fbbe0_0;  alias, 1 drivers
v0x55df1b0fad00_0 .var/i "i", 31 0;
v0x55df1b0fade0 .array "memory_array", 0 1023, 7 0;
v0x55df1b0faea0_0 .net "read", 0 0, v0x55df1b0f3090_0;  alias, 1 drivers
v0x55df1b0faf90_0 .var "readaccess", 0 0;
v0x55df1b0fb050_0 .var "readinst", 127 0;
E_0x55df1b0f9af0 .event edge, v0x55df1b0f3090_0;
    .scope S_0x55df1b0f3fb0;
T_0 ;
    %wait E_0x55df1b0a50d0;
    %load/vec4 v0x55df1b0f4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df1b0f4410_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55df1b0f4370_0;
    %assign/vec4 v0x55df1b0f4410_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55df1b0f46c0;
T_1 ;
    %wait E_0x55df1b0f4a70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0f4ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0f5060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0f5120_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55df1b0f46c0;
T_2 ;
    %wait E_0x55df1b0f49c0;
    %load/vec4 v0x55df1b0f4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55df1b0f5120_0;
    %store/vec4 v0x55df1b0f5060_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55df1b0f4f70_0;
    %store/vec4 v0x55df1b0f5120_0, 0, 32;
    %load/vec4 v0x55df1b0f4f70_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55df1b0f4ed0_0, 1;
    %load/vec4 v0x55df1b0f4ed0_0;
    %load/vec4 v0x55df1b0f4bb0_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x55df1b0f4bb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x55df1b0f5350_0, 2;
    %load/vec4 v0x55df1b0f4de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x55df1b0f5350_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x55df1b0f4ad0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55df1b0f5280_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x55df1b0f5350_0;
    %jmp/1 T_2.5, 9;
T_2.4 ; End of true expr.
    %load/vec4 v0x55df1b0f4ad0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55df1b0f5280_0;
    %nor/r;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_2.6, 10;
    %load/vec4 v0x55df1b0f5350_0;
    %jmp/1 T_2.7, 10;
T_2.6 ; End of true expr.
    %load/vec4 v0x55df1b0f4ed0_0;
    %jmp/0 T_2.7, 10;
 ; End of false expr.
    %blend;
T_2.7;
    %jmp/0 T_2.5, 9;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x55df1b0f5060_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55df1b0ee1e0;
T_3 ;
    %wait E_0x55df1b0a24b0;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 4, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 5, 0, 8;
    %flag_mov 11, 4;
    %jmp/0 T_3.6, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.7, 11;
T_3.6 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 12, 4;
    %jmp/0 T_3.8, 12;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.9, 12;
T_3.8 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 13, 4;
    %jmp/0 T_3.10, 13;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.11, 13;
T_3.10 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 12, 0, 8;
    %flag_mov 14, 4;
    %jmp/0 T_3.12, 14;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.13, 14;
T_3.12 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 13, 0, 8;
    %flag_mov 15, 4;
    %jmp/0 T_3.14, 15;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_3.15, 15;
T_3.14 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 8, 0, 8;
    %flag_mov 16, 4;
    %jmp/0 T_3.16, 16;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.17, 16;
T_3.16 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 9, 0, 8;
    %flag_mov 17, 4;
    %jmp/0 T_3.18, 17;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.19, 17;
T_3.18 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 18, 4;
    %jmp/0 T_3.20, 18;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.21, 18;
T_3.20 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 11, 0, 8;
    %flag_mov 19, 4;
    %jmp/0 T_3.22, 19;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.23, 19;
T_3.22 ; End of true expr.
    %pushi/vec4 0, 7, 3;
    %jmp/0 T_3.23, 19;
 ; End of false expr.
    %blend;
T_3.23;
    %jmp/0 T_3.21, 18;
 ; End of false expr.
    %blend;
T_3.21;
    %jmp/0 T_3.19, 17;
 ; End of false expr.
    %blend;
T_3.19;
    %jmp/0 T_3.17, 16;
 ; End of false expr.
    %blend;
T_3.17;
    %jmp/0 T_3.15, 15;
 ; End of false expr.
    %blend;
T_3.15;
    %jmp/0 T_3.13, 14;
 ; End of false expr.
    %blend;
T_3.13;
    %jmp/0 T_3.11, 13;
 ; End of false expr.
    %blend;
T_3.11;
    %jmp/0 T_3.9, 12;
 ; End of false expr.
    %blend;
T_3.9;
    %jmp/0 T_3.7, 11;
 ; End of false expr.
    %blend;
T_3.7;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x55df1b0eef30_0, 1;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 7, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 14, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_3.26, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.27, 9;
T_3.26 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.27, 9;
 ; End of false expr.
    %blend;
T_3.27;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %store/vec4 v0x55df1b0ef010_0, 0, 2;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 6, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.28, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %store/vec4 v0x55df1b0ef0d0_0, 0, 1;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 7, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 14, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %store/vec4 v0x55df1b0ef450_0, 0, 1;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 13, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %store/vec4 v0x55df1b0ef280_0, 0, 1;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 1, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 2, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 4, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 5, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 12, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 13, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 8, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %store/vec4 v0x55df1b0ef5d0_0, 0, 1;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %store/vec4 v0x55df1b0ef510_0, 0, 1;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 8, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55df1b0ef1a0_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.39, 8;
T_3.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.39, 8;
 ; End of false expr.
    %blend;
T_3.39;
    %store/vec4 v0x55df1b0ef390_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55df1b0f5530;
T_4 ;
    %wait E_0x55df1b0f5860;
    %load/vec4 v0x55df1b0f5c20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f62b0, 4;
    %assign/vec4 v0x55df1b0f5d00_0, 2;
    %load/vec4 v0x55df1b0f5dc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f62b0, 4;
    %assign/vec4 v0x55df1b0f5e80_0, 2;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55df1b0f5530;
T_5 ;
    %wait E_0x55df1b0f57e0;
    %load/vec4 v0x55df1b0f6090_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55df1b0f5f60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55df1b0f5b30_0;
    %load/vec4 v0x55df1b0f5a50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f62b0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55df1b0f5530;
T_6 ;
    %wait E_0x55df1b0f57e0;
    %load/vec4 v0x55df1b0f5f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0f61f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55df1b0f61f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55df1b0f61f0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f62b0, 0, 4;
    %load/vec4 v0x55df1b0f61f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0f61f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55df1b0ebf50;
T_7 ;
    %wait E_0x55df1b09ae10;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55df1b0ec5b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55df1b0ec1b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55df1b0ec690_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0ec4d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55df1b0ec4d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x55df1b0ec290_0;
    %load/vec4 v0x55df1b0ec4d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55df1b0ec5b0_0;
    %load/vec4 v0x55df1b0ec690_0;
    %add;
    %store/vec4 v0x55df1b0ec5b0_0, 0, 16;
T_7.2 ;
    %load/vec4 v0x55df1b0ec690_0;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %store/vec4 v0x55df1b0ec690_0, 0, 16;
    %load/vec4 v0x55df1b0ec4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0ec4d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0x55df1b0ec350_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55df1b0ec5b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x55df1b0ec3f0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55df1b0ec7f0;
T_8 ;
    %wait E_0x55df1b09d680;
    %load/vec4 v0x55df1b0ecbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55df1b0eca20_0;
    %store/vec4 v0x55df1b0ecc60_0, 0, 8;
    %load/vec4 v0x55df1b0eca20_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55df1b0ece20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0ecd40_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x55df1b0ecd40_0;
    %load/vec4 v0x55df1b0ecb00_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_8.3, 5;
    %load/vec4 v0x55df1b0ecb00_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x55df1b0ecc60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0ecc60_0, 0, 8;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55df1b0ecc60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55df1b0ecc60_0, 0, 8;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x55df1b0ece20_0;
    %load/vec4 v0x55df1b0ecc60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55df1b0ecc60_0, 0, 8;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x55df1b0ecc60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55df1b0ecc60_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55df1b0ecc60_0, 0, 8;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55df1b0ecd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0ecd40_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55df1b0ecc60_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55df1b035d50;
T_9 ;
    %wait E_0x55df1b0d3310;
    %load/vec4 v0x55df1b0ecf60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55df1b0ed290_0, 0, 8;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x55df1b0edd20_0;
    %store/vec4 v0x55df1b0ed290_0, 0, 8;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55df1b0ee060_0;
    %store/vec4 v0x55df1b0ed290_0, 0, 8;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55df1b0edc30_0;
    %store/vec4 v0x55df1b0ed290_0, 0, 8;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55df1b0edec0_0;
    %store/vec4 v0x55df1b0ed290_0, 0, 8;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55df1b0eddf0_0;
    %store/vec4 v0x55df1b0ed290_0, 0, 8;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55df1b0edf90_0;
    %store/vec4 v0x55df1b0ed290_0, 0, 8;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55df1b0ee060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x55df1b0ed440_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55df1b0ef7b0;
T_10 ;
    %wait E_0x55df1b0f0020;
    %load/vec4 v0x55df1b0f0360_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x55df1b0f0270_0, 0;
    %load/vec4 v0x55df1b0f0360_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x55df1b0f00b0_0, 0;
    %load/vec4 v0x55df1b0f0360_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x55df1b0f0190_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55df1b0ef7b0;
T_11 ;
    %wait E_0x55df1b0d3390;
    %load/vec4 v0x55df1b0f1240_0;
    %load/vec4 v0x55df1b0f1a00_0;
    %or;
    %store/vec4 v0x55df1b0f0450_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f1810, 4;
    %store/vec4 v0x55df1b0f1750_0, 0, 1;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f08d0, 4;
    %store/vec4 v0x55df1b0f0810_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x55df1b0f1750_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f1540, 4;
    %load/vec4 v0x55df1b0f0270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55df1b0f0b00_0, 0, 1;
    %load/vec4 v0x55df1b0f0b00_0;
    %nor/r;
    %store/vec4 v0x55df1b0f1180_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55df1b0ef7b0;
T_12 ;
    %wait E_0x55df1b0d3350;
    %load/vec4 v0x55df1b0f1240_0;
    %load/vec4 v0x55df1b0f0b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %delay 1, 0;
    %load/vec4 v0x55df1b0f0190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f0600, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55df1b0f12e0_0, 0, 8;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f0600, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55df1b0f12e0_0, 0, 8;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f0600, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55df1b0f12e0_0, 0, 8;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f0600, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55df1b0f12e0_0, 0, 8;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f0450_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55df1b0ef7b0;
T_13 ;
    %wait E_0x55df1b0a50d0;
    %load/vec4 v0x55df1b0f13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55df1b0f1460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55df1b0f12e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0f0bc0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x55df1b0f0bc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55df1b0f0bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f1810, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55df1b0f0bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f08d0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x55df1b0f0bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f1540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55df1b0f0bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f0600, 0, 4;
    %load/vec4 v0x55df1b0f0bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0f0bc0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55df1b0f1460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x55df1b0f1240_0;
    %load/vec4 v0x55df1b0f1a00_0;
    %or;
    %load/vec4 v0x55df1b0f1180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x55df1b0f0810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df1b0f0fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0e40_0, 0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f1540, 4;
    %load/vec4 v0x55df1b0f00b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55df1b0f0ca0_0, 0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f0600, 4;
    %assign/vec4 v0x55df1b0f10a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55df1b0f1460_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df1b0f0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0fe0_0, 0;
    %load/vec4 v0x55df1b0f0270_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55df1b0f0ca0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55df1b0f1460_0, 0;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x55df1b0f1240_0;
    %load/vec4 v0x55df1b0f1a00_0;
    %or;
    %load/vec4 v0x55df1b0f0b00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0450_0, 0;
    %load/vec4 v0x55df1b0f1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x55df1b0f0190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %jmp T_13.20;
T_13.16 ;
    %load/vec4 v0x55df1b0f1ad0_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f0600, 0, 4;
    %jmp T_13.20;
T_13.17 ;
    %load/vec4 v0x55df1b0f1ad0_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f0600, 4, 5;
    %jmp T_13.20;
T_13.18 ;
    %load/vec4 v0x55df1b0f1ad0_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f0600, 4, 5;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0x55df1b0f1ad0_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f0600, 4, 5;
    %jmp T_13.20;
T_13.20 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f08d0, 0, 4;
T_13.14 ;
T_13.12 ;
T_13.9 ;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x55df1b0f0d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df1b0f0e40_0, 0;
    %load/vec4 v0x55df1b0f0270_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55df1b0f0ca0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55df1b0f1460_0, 0;
T_13.21 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x55df1b0f0d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f0e40_0, 0;
    %load/vec4 v0x55df1b0f0f00_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f0600, 0, 4;
    %load/vec4 v0x55df1b0f0270_0;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f1540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f1810, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55df1b0f00b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f08d0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55df1b0f1460_0, 0;
T_13.23 ;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55df1b0f1dd0;
T_14 ;
    %wait E_0x55df1b0f22a0;
    %delay 1, 0;
    %load/vec4 v0x55df1b0f2e10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f29f0, 4;
    %assign/vec4 v0x55df1b0f2760_0, 0;
    %load/vec4 v0x55df1b0f2e10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f3a90, 4;
    %assign/vec4 v0x55df1b0f3810_0, 0;
    %load/vec4 v0x55df1b0f2e10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f3c50, 4;
    %assign/vec4 v0x55df1b0f38f0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55df1b0f1dd0;
T_15 ;
    %wait E_0x55df1b0f2230;
    %load/vec4 v0x55df1b0f38f0_0;
    %load/vec4 v0x55df1b0f3810_0;
    %pad/u 26;
    %load/vec4 v0x55df1b0f39b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55df1b0f2be0_0, 1;
    %load/vec4 v0x55df1b0f2be0_0;
    %nor/r;
    %assign/vec4 v0x55df1b0f3230_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55df1b0f1dd0;
T_16 ;
    %wait E_0x55df1b0f21d0;
    %load/vec4 v0x55df1b0f32f0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x55df1b0f2760_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55df1b0f3690_0, 1;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x55df1b0f2760_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55df1b0f3690_0, 1;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x55df1b0f2760_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v0x55df1b0f3690_0, 1;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x55df1b0f2760_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v0x55df1b0f3690_0, 1;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55df1b0f3690_0;
    %assign/vec4 v0x55df1b0f34e0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55df1b0f1dd0;
T_17 ;
    %wait E_0x55df1b0a50d0;
    %load/vec4 v0x55df1b0f35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0f2d30_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x55df1b0f2d30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55df1b0f2d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f3c50, 0, 4;
    %load/vec4 v0x55df1b0f2d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0f2d30_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f2890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f3090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f3750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55df1b0f34e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55df1b0f3750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x55df1b0f2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x55df1b0f3690_0;
    %assign/vec4 v0x55df1b0f34e0_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df1b0f2890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df1b0f3090_0, 0;
    %load/vec4 v0x55df1b0f2680_0;
    %parti/s 6, 4, 4;
    %assign/vec4 v0x55df1b0f2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55df1b0f3750_0, 0;
T_17.8 ;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x55df1b0f2fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f3090_0, 0;
    %load/vec4 v0x55df1b0f3150_0;
    %load/vec4 v0x55df1b0f2e10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f29f0, 0, 4;
    %load/vec4 v0x55df1b0f39b0_0;
    %pad/u 21;
    %load/vec4 v0x55df1b0f2e10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f3a90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55df1b0f2e10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x55df1b0f3c50, 0, 4;
    %load/vec4 v0x55df1b0f3690_0;
    %assign/vec4 v0x55df1b0f34e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f23b0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f23b0_0;
    %store/vec4 v0x55df1b0f2890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55df1b0f3750_0, 0;
T_17.9 ;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55df1b055a20;
T_18 ;
    %wait E_0x55df1b0d06d0;
    %load/vec4 v0x55df1b0f7540_0;
    %store/vec4 v0x55df1b0f6780_0, 0, 8;
    %load/vec4 v0x55df1b0f76d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55df1b0f6ee0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55df1b0f6820_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55df1b0f7e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55df1b0f7630_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x55df1b0f6820_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55df1b0f7630_0;
    %store/vec4 v0x55df1b0f6820_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55df1b055a20;
T_19 ;
    %wait E_0x55df1b0d0750;
    %load/vec4 v0x55df1b0f7a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v0x55df1b0f7b90_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x55df1b0f6670_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x55df1b0f7c30_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55df1b0f8270;
T_20 ;
    %wait E_0x55df1b0f85e0;
    %load/vec4 v0x55df1b0f9180_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55df1b0f94e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_20.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.1, 9;
T_20.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.1, 9;
 ; End of false expr.
    %blend;
T_20.1;
    %pad/s 1;
    %store/vec4 v0x55df1b0f8e50_0, 0, 1;
    %load/vec4 v0x55df1b0f9180_0;
    %load/vec4 v0x55df1b0f94e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %pad/s 1;
    %store/vec4 v0x55df1b0f9270_0, 0, 1;
    %load/vec4 v0x55df1b0f9180_0;
    %nor/r;
    %load/vec4 v0x55df1b0f94e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %pad/s 1;
    %store/vec4 v0x55df1b0f95d0_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55df1b0f8270;
T_21 ;
    %wait E_0x55df1b0f57e0;
    %load/vec4 v0x55df1b0f9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f90c0, 4;
    %store/vec4 v0x55df1b0f8740_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f8740_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0f9330_0, 4, 8;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f90c0, 4;
    %store/vec4 v0x55df1b0f8820_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f8820_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0f9330_0, 4, 8;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f90c0, 4;
    %store/vec4 v0x55df1b0f88e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f88e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0f9330_0, 4, 8;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0f90c0, 4;
    %store/vec4 v0x55df1b0f89c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f89c0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0f9330_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f8e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f9270_0, 0, 1;
T_21.0 ;
    %load/vec4 v0x55df1b0f95d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55df1b0f9690_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55df1b0f8af0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f8af0_0;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55df1b0f90c0, 4, 0;
    %load/vec4 v0x55df1b0f9690_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55df1b0f8bd0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f8bd0_0;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55df1b0f90c0, 4, 0;
    %load/vec4 v0x55df1b0f9690_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55df1b0f8cb0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f8cb0_0;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55df1b0f90c0, 4, 0;
    %load/vec4 v0x55df1b0f9690_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55df1b0f8640_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f8640_0;
    %load/vec4 v0x55df1b0f8d90_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55df1b0f90c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f8e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f95d0_0, 0, 1;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55df1b0f8270;
T_22 ;
    %wait E_0x55df1b0f8580;
    %load/vec4 v0x55df1b0f9440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0f8fe0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x55df1b0f8fe0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55df1b0f8fe0_0;
    %store/vec4a v0x55df1b0f90c0, 4, 0;
    %load/vec4 v0x55df1b0f8fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0f8fe0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f8e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f9270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0f95d0_0, 0, 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55df1b0f98f0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0fab70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0faf90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0fad00_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x55df1b0fad00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55df1b0fad00_0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %load/vec4 v0x55df1b0fad00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0fad00_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 419431424, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %pushi/vec4 587203840, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %pushi/vec4 84149762, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %pushi/vec4 1509949696, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %pushi/vec4 67174659, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55df1b0fade0, 4, 0;
    %end;
    .thread T_23;
    .scope S_0x55df1b0f98f0;
T_24 ;
    %wait E_0x55df1b0f9af0;
    %load/vec4 v0x55df1b0faea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %pad/s 1;
    %store/vec4 v0x55df1b0fab70_0, 0, 1;
    %load/vec4 v0x55df1b0faea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_24.3, 8;
T_24.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_24.3, 8;
 ; End of false expr.
    %blend;
T_24.3;
    %pad/s 1;
    %store/vec4 v0x55df1b0faf90_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55df1b0f98f0;
T_25 ;
    %wait E_0x55df1b0f57e0;
    %load/vec4 v0x55df1b0faf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 0, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa2a0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa2a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 1, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa380_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa380_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 2, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa460_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa460_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 3, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa540_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa540_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 4, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa620_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa620_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 5, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa700_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa700_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 6, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa7e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa7e0_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 7, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa8c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa8c0_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 8, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0f9b50_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f9b50_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 9, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0f9c50_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f9c50_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 10, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0f9d30_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f9d30_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 11, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0f9df0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f9df0_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 12, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0f9ed0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0f9ed0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 13, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa000_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa000_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 14, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa0e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa0e0_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %load/vec4 v0x55df1b0fa9a0_0;
    %concati/vec4 15, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55df1b0fade0, 4;
    %store/vec4 v0x55df1b0fa1c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55df1b0fa1c0_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55df1b0fb050_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0fab70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0faf90_0, 0, 1;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55df1b0b7570;
T_26 ;
    %delay 4, 0;
    %load/vec4 v0x55df1b0fbbe0_0;
    %inv;
    %store/vec4 v0x55df1b0fbbe0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55df1b0b7570;
T_27 ;
    %vpi_call 2 24 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55df1b0b7570 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55df1b0fbe50_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x55df1b0fbe50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.1, 5;
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55df1b0f62b0, v0x55df1b0fbe50_0 > {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55df1b0f0600, v0x55df1b0fbe50_0 > {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55df1b0f90c0, v0x55df1b0fbe50_0 > {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55df1b0f29f0, v0x55df1b0fbe50_0 > {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55df1b0fade0, v0x55df1b0fbe50_0 > {0 0 0};
    %load/vec4 v0x55df1b0fbe50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55df1b0fbe50_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000001, v0x55df1b0f7960_0 {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000001, v0x55df1b0f6ee0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0fbbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55df1b0fbc80_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55df1b0fbc80_0, 0, 1;
    %vpi_call 2 56 "$display", "------ CPU Simulation Start ------" {0 0 0};
    %pushi/vec4 200, 0, 32;
T_27.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.3, 5;
    %jmp/1 T_27.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55df1b0f57e0;
    %vpi_func 2 61 "$time" 64 {0 0 0};
    %pushi/vec4 8, 0, 64;
    %div;
    %vpi_call 2 61 "$display", "Cycle: %0d | PC = %h | Instruction = %h", S<0,vec4,u64>, v0x55df1b0f7960_0, v0x55df1b0f6ee0_0 {1 0 0};
    %jmp T_27.2;
T_27.3 ;
    %pop/vec4 1;
    %vpi_call 2 64 "$display", "------ CPU Simulation Complete ------" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "Processor.v";
    "cache.v";
    "instructionCache.v";
    "dataMemory.v";
    "instructionMem.v";
