
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401098 <.init>:
  401098:	stp	x29, x30, [sp, #-16]!
  40109c:	mov	x29, sp
  4010a0:	bl	4024fc <ferror@plt+0x117c>
  4010a4:	ldp	x29, x30, [sp], #16
  4010a8:	ret

Disassembly of section .plt:

00000000004010b0 <memcpy@plt-0x20>:
  4010b0:	stp	x16, x30, [sp, #-16]!
  4010b4:	adrp	x16, 417000 <warn@@Base+0x13818>
  4010b8:	ldr	x17, [x16, #4088]
  4010bc:	add	x16, x16, #0xff8
  4010c0:	br	x17
  4010c4:	nop
  4010c8:	nop
  4010cc:	nop

00000000004010d0 <memcpy@plt>:
  4010d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4010d4:	ldr	x17, [x16]
  4010d8:	add	x16, x16, #0x0
  4010dc:	br	x17

00000000004010e0 <memmove@plt>:
  4010e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4010e4:	ldr	x17, [x16, #8]
  4010e8:	add	x16, x16, #0x8
  4010ec:	br	x17

00000000004010f0 <strtoul@plt>:
  4010f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4010f4:	ldr	x17, [x16, #16]
  4010f8:	add	x16, x16, #0x10
  4010fc:	br	x17

0000000000401100 <strlen@plt>:
  401100:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401104:	ldr	x17, [x16, #24]
  401108:	add	x16, x16, #0x18
  40110c:	br	x17

0000000000401110 <exit@plt>:
  401110:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401114:	ldr	x17, [x16, #32]
  401118:	add	x16, x16, #0x20
  40111c:	br	x17

0000000000401120 <sbrk@plt>:
  401120:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401124:	ldr	x17, [x16, #40]
  401128:	add	x16, x16, #0x28
  40112c:	br	x17

0000000000401130 <ftell@plt>:
  401130:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401134:	ldr	x17, [x16, #48]
  401138:	add	x16, x16, #0x30
  40113c:	br	x17

0000000000401140 <fputc@plt>:
  401140:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401144:	ldr	x17, [x16, #56]
  401148:	add	x16, x16, #0x38
  40114c:	br	x17

0000000000401150 <snprintf@plt>:
  401150:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401154:	ldr	x17, [x16, #64]
  401158:	add	x16, x16, #0x40
  40115c:	br	x17

0000000000401160 <fileno@plt>:
  401160:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16, #72]
  401168:	add	x16, x16, #0x48
  40116c:	br	x17

0000000000401170 <fclose@plt>:
  401170:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #80]
  401178:	add	x16, x16, #0x50
  40117c:	br	x17

0000000000401180 <fopen@plt>:
  401180:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #88]
  401188:	add	x16, x16, #0x58
  40118c:	br	x17

0000000000401190 <malloc@plt>:
  401190:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #96]
  401198:	add	x16, x16, #0x60
  40119c:	br	x17

00000000004011a0 <strncmp@plt>:
  4011a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #104]
  4011a8:	add	x16, x16, #0x68
  4011ac:	br	x17

00000000004011b0 <bindtextdomain@plt>:
  4011b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #112]
  4011b8:	add	x16, x16, #0x70
  4011bc:	br	x17

00000000004011c0 <__libc_start_main@plt>:
  4011c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #120]
  4011c8:	add	x16, x16, #0x78
  4011cc:	br	x17

00000000004011d0 <calloc@plt>:
  4011d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #128]
  4011d8:	add	x16, x16, #0x80
  4011dc:	br	x17

00000000004011e0 <strcasecmp@plt>:
  4011e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #136]
  4011e8:	add	x16, x16, #0x88
  4011ec:	br	x17

00000000004011f0 <realloc@plt>:
  4011f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #144]
  4011f8:	add	x16, x16, #0x90
  4011fc:	br	x17

0000000000401200 <rewind@plt>:
  401200:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #152]
  401208:	add	x16, x16, #0x98
  40120c:	br	x17

0000000000401210 <getc@plt>:
  401210:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #160]
  401218:	add	x16, x16, #0xa0
  40121c:	br	x17

0000000000401220 <strdup@plt>:
  401220:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #168]
  401228:	add	x16, x16, #0xa8
  40122c:	br	x17

0000000000401230 <strerror@plt>:
  401230:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #176]
  401238:	add	x16, x16, #0xb0
  40123c:	br	x17

0000000000401240 <__gmon_start__@plt>:
  401240:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #184]
  401248:	add	x16, x16, #0xb8
  40124c:	br	x17

0000000000401250 <fseek@plt>:
  401250:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #192]
  401258:	add	x16, x16, #0xc0
  40125c:	br	x17

0000000000401260 <abort@plt>:
  401260:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #200]
  401268:	add	x16, x16, #0xc8
  40126c:	br	x17

0000000000401270 <textdomain@plt>:
  401270:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #208]
  401278:	add	x16, x16, #0xd0
  40127c:	br	x17

0000000000401280 <getopt_long@plt>:
  401280:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #216]
  401288:	add	x16, x16, #0xd8
  40128c:	br	x17

0000000000401290 <strcmp@plt>:
  401290:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #224]
  401298:	add	x16, x16, #0xe0
  40129c:	br	x17

00000000004012a0 <mmap@plt>:
  4012a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #232]
  4012a8:	add	x16, x16, #0xe8
  4012ac:	br	x17

00000000004012b0 <fread@plt>:
  4012b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #240]
  4012b8:	add	x16, x16, #0xf0
  4012bc:	br	x17

00000000004012c0 <free@plt>:
  4012c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #248]
  4012c8:	add	x16, x16, #0xf8
  4012cc:	br	x17

00000000004012d0 <fwrite@plt>:
  4012d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #256]
  4012d8:	add	x16, x16, #0x100
  4012dc:	br	x17

00000000004012e0 <munmap@plt>:
  4012e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #264]
  4012e8:	add	x16, x16, #0x108
  4012ec:	br	x17

00000000004012f0 <fflush@plt>:
  4012f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #272]
  4012f8:	add	x16, x16, #0x110
  4012fc:	br	x17

0000000000401300 <__fxstat@plt>:
  401300:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #280]
  401308:	add	x16, x16, #0x118
  40130c:	br	x17

0000000000401310 <dcgettext@plt>:
  401310:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #288]
  401318:	add	x16, x16, #0x120
  40131c:	br	x17

0000000000401320 <vfprintf@plt>:
  401320:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #296]
  401328:	add	x16, x16, #0x128
  40132c:	br	x17

0000000000401330 <printf@plt>:
  401330:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #304]
  401338:	add	x16, x16, #0x130
  40133c:	br	x17

0000000000401340 <__errno_location@plt>:
  401340:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #312]
  401348:	add	x16, x16, #0x138
  40134c:	br	x17

0000000000401350 <__xstat@plt>:
  401350:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #320]
  401358:	add	x16, x16, #0x140
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #328]
  401368:	add	x16, x16, #0x148
  40136c:	br	x17

0000000000401370 <setlocale@plt>:
  401370:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #336]
  401378:	add	x16, x16, #0x150
  40137c:	br	x17

0000000000401380 <ferror@plt>:
  401380:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #344]
  401388:	add	x16, x16, #0x158
  40138c:	br	x17

Disassembly of section .text:

0000000000401390 <error@@Base-0x1e80>:
  401390:	stp	x29, x30, [sp, #-368]!
  401394:	mov	x29, sp
  401398:	stp	x19, x20, [sp, #16]
  40139c:	adrp	x19, 406000 <warn@@Base+0x2818>
  4013a0:	add	x19, x19, #0x380
  4013a4:	stp	x21, x22, [sp, #32]
  4013a8:	adrp	x21, 418000 <warn@@Base+0x14818>
  4013ac:	add	x21, x21, #0x170
  4013b0:	stp	x23, x24, [sp, #48]
  4013b4:	adrp	x20, 405000 <warn@@Base+0x1818>
  4013b8:	adrp	x23, 405000 <warn@@Base+0x1818>
  4013bc:	str	x1, [sp, #208]
  4013c0:	mov	x1, x19
  4013c4:	str	w0, [sp, #220]
  4013c8:	mov	w0, #0x5                   	// #5
  4013cc:	bl	401370 <setlocale@plt>
  4013d0:	adrp	x24, 405000 <warn@@Base+0x1818>
  4013d4:	mov	x1, x19
  4013d8:	mov	w0, #0x0                   	// #0
  4013dc:	bl	401370 <setlocale@plt>
  4013e0:	adrp	x19, 405000 <warn@@Base+0x1818>
  4013e4:	adrp	x1, 405000 <warn@@Base+0x1818>
  4013e8:	add	x1, x1, #0x8f0
  4013ec:	add	x19, x19, #0x908
  4013f0:	add	x22, x21, #0x28
  4013f4:	mov	x0, x19
  4013f8:	bl	4011b0 <bindtextdomain@plt>
  4013fc:	mov	x0, x19
  401400:	bl	401270 <textdomain@plt>
  401404:	add	x20, x20, #0xa08
  401408:	add	x23, x23, #0x918
  40140c:	add	x24, x24, #0x920
  401410:	add	x1, sp, #0xd0
  401414:	add	x0, sp, #0xdc
  401418:	bl	404b68 <warn@@Base+0x1380>
  40141c:	nop
  401420:	ldr	w0, [sp, #220]
  401424:	mov	x3, x22
  401428:	ldr	x1, [sp, #208]
  40142c:	mov	x2, x20
  401430:	mov	x4, #0x0                   	// #0
  401434:	bl	401280 <getopt_long@plt>
  401438:	cmn	w0, #0x1
  40143c:	b.eq	4014d4 <ferror@plt+0x154>  // b.none
  401440:	cmp	w0, #0x99
  401444:	b.eq	401b0c <ferror@plt+0x78c>  // b.none
  401448:	b.gt	401698 <ferror@plt+0x318>
  40144c:	cmp	w0, #0x96
  401450:	b.eq	401a74 <ferror@plt+0x6f4>  // b.none
  401454:	b.le	40167c <ferror@plt+0x2fc>
  401458:	cmp	w0, #0x97
  40145c:	b.eq	401ac0 <ferror@plt+0x740>  // b.none
  401460:	adrp	x0, 418000 <warn@@Base+0x14818>
  401464:	mov	x1, x23
  401468:	ldr	x19, [x0, #776]
  40146c:	mov	x0, x19
  401470:	bl	4011e0 <strcasecmp@plt>
  401474:	cbz	w0, 401b88 <ferror@plt+0x808>
  401478:	mov	x1, x24
  40147c:	mov	x0, x19
  401480:	bl	4011e0 <strcasecmp@plt>
  401484:	cbz	w0, 401be4 <ferror@plt+0x864>
  401488:	adrp	x1, 405000 <warn@@Base+0x1818>
  40148c:	mov	x0, x19
  401490:	add	x1, x1, #0x928
  401494:	bl	4011e0 <strcasecmp@plt>
  401498:	cbz	w0, 4020a4 <ferror@plt+0xd24>
  40149c:	adrp	x1, 405000 <warn@@Base+0x1818>
  4014a0:	mov	x0, x19
  4014a4:	add	x1, x1, #0x650
  4014a8:	bl	4011e0 <strcasecmp@plt>
  4014ac:	cbnz	w0, 4021f8 <ferror@plt+0xe78>
  4014b0:	ldr	w0, [sp, #220]
  4014b4:	mov	x3, x22
  4014b8:	ldr	x1, [sp, #208]
  4014bc:	mov	x2, x20
  4014c0:	mov	x4, #0x0                   	// #0
  4014c4:	str	wzr, [x21, #24]
  4014c8:	bl	401280 <getopt_long@plt>
  4014cc:	cmn	w0, #0x1
  4014d0:	b.ne	401440 <ferror@plt+0xc0>  // b.any
  4014d4:	adrp	x0, 418000 <warn@@Base+0x14818>
  4014d8:	ldr	w2, [sp, #220]
  4014dc:	stp	x25, x26, [sp, #64]
  4014e0:	ldr	w1, [x0, #784]
  4014e4:	cmp	w1, w2
  4014e8:	b.eq	401518 <ferror@plt+0x198>  // b.none
  4014ec:	adrp	x0, 418000 <warn@@Base+0x14818>
  4014f0:	add	x26, x0, #0x330
  4014f4:	ldp	w0, w3, [x26, #232]
  4014f8:	orr	w0, w0, w3
  4014fc:	cbnz	w0, 40152c <ferror@plt+0x1ac>
  401500:	ldp	w4, w3, [x21, #32]
  401504:	ldr	w0, [x21, #8]
  401508:	and	w0, w0, w4
  40150c:	and	w0, w0, w3
  401510:	cmn	w0, #0x1
  401514:	b.ne	40152c <ferror@plt+0x1ac>  // b.any
  401518:	adrp	x0, 418000 <warn@@Base+0x14818>
  40151c:	mov	w1, #0x1                   	// #1
  401520:	stp	x27, x28, [sp, #80]
  401524:	ldr	x0, [x0, #768]
  401528:	bl	4025b8 <ferror@plt+0x1238>
  40152c:	cmp	w1, w2
  401530:	b.ge	4020b0 <ferror@plt+0xd30>  // b.tcont
  401534:	adrp	x22, 418000 <warn@@Base+0x14818>
  401538:	mov	w20, #0x0                   	// #0
  40153c:	add	x22, x22, #0x310
  401540:	stp	x27, x28, [sp, #80]
  401544:	adrp	x27, 405000 <warn@@Base+0x1818>
  401548:	b	4015f0 <ferror@plt+0x270>
  40154c:	ldr	w0, [sp, #256]
  401550:	and	w0, w0, #0xf000
  401554:	cmp	w0, #0x8, lsl #12
  401558:	b.ne	401b94 <ferror@plt+0x814>  // b.any
  40155c:	add	x1, x27, #0x898
  401560:	mov	x0, x19
  401564:	bl	401180 <fopen@plt>
  401568:	mov	x28, x0
  40156c:	cbz	x0, 402060 <ferror@plt+0xce0>
  401570:	mov	x3, x0
  401574:	mov	x2, #0x1                   	// #1
  401578:	add	x0, sp, #0xe8
  40157c:	mov	x1, #0x8                   	// #8
  401580:	bl	4012b0 <fread@plt>
  401584:	cmp	x0, #0x1
  401588:	b.ne	401bb8 <ferror@plt+0x838>  // b.any
  40158c:	mov	x2, #0x3c21                	// #15393
  401590:	ldr	x1, [sp, #232]
  401594:	movk	x2, #0x7261, lsl #16
  401598:	movk	x2, #0x6863, lsl #32
  40159c:	movk	x2, #0xa3e, lsl #48
  4015a0:	cmp	x1, x2
  4015a4:	b.eq	402080 <ferror@plt+0xd00>  // b.none
  4015a8:	mov	x2, #0x3c21                	// #15393
  4015ac:	movk	x2, #0x6874, lsl #16
  4015b0:	movk	x2, #0x6e69, lsl #32
  4015b4:	movk	x2, #0xa3e, lsl #48
  4015b8:	cmp	x1, x2
  4015bc:	b.ne	401bfc <ferror@plt+0x87c>  // b.any
  4015c0:	mov	w2, w0
  4015c4:	mov	x1, x28
  4015c8:	mov	x0, x19
  4015cc:	bl	402e78 <ferror@plt+0x1af8>
  4015d0:	mov	w21, w0
  4015d4:	mov	x0, x28
  4015d8:	bl	401170 <fclose@plt>
  4015dc:	ldr	w1, [x22]
  4015e0:	orr	w20, w20, w21
  4015e4:	ldr	w0, [sp, #220]
  4015e8:	cmp	w1, w0
  4015ec:	b.ge	401670 <ferror@plt+0x2f0>  // b.tcont
  4015f0:	ldr	x3, [sp, #208]
  4015f4:	add	w4, w1, #0x1
  4015f8:	add	x2, sp, #0xf0
  4015fc:	mov	w0, #0x0                   	// #0
  401600:	ldr	x19, [x3, w1, sxtw #3]
  401604:	str	w4, [x22]
  401608:	mov	x1, x19
  40160c:	bl	401350 <__xstat@plt>
  401610:	tbz	w0, #31, 40154c <ferror@plt+0x1cc>
  401614:	bl	401340 <__errno_location@plt>
  401618:	mov	x21, x0
  40161c:	ldr	w0, [x0]
  401620:	cmp	w0, #0x2
  401624:	b.eq	40203c <ferror@plt+0xcbc>  // b.none
  401628:	mov	w2, #0x5                   	// #5
  40162c:	adrp	x1, 405000 <warn@@Base+0x1818>
  401630:	mov	x0, #0x0                   	// #0
  401634:	add	x1, x1, #0xa28
  401638:	bl	401310 <dcgettext@plt>
  40163c:	mov	x23, x0
  401640:	ldr	w0, [x21]
  401644:	mov	w21, #0x1                   	// #1
  401648:	orr	w20, w20, w21
  40164c:	bl	401230 <strerror@plt>
  401650:	mov	x2, x0
  401654:	mov	x1, x19
  401658:	mov	x0, x23
  40165c:	bl	403210 <error@@Base>
  401660:	ldr	w1, [x22]
  401664:	ldr	w0, [sp, #220]
  401668:	cmp	w1, w0
  40166c:	b.lt	4015f0 <ferror@plt+0x270>  // b.tstop
  401670:	ldp	x25, x26, [sp, #64]
  401674:	ldp	x27, x28, [sp, #80]
  401678:	b	401878 <ferror@plt+0x4f8>
  40167c:	cmp	w0, #0x68
  401680:	b.eq	40229c <ferror@plt+0xf1c>  // b.none
  401684:	cmp	w0, #0x76
  401688:	b.ne	402294 <ferror@plt+0xf14>  // b.any
  40168c:	ldr	x0, [x21]
  401690:	bl	4031b8 <ferror@plt+0x1e38>
  401694:	b	401420 <ferror@plt+0xa0>
  401698:	cmp	w0, #0x9c
  40169c:	b.eq	401a20 <ferror@plt+0x6a0>  // b.none
  4016a0:	b.le	401700 <ferror@plt+0x380>
  4016a4:	cmp	w0, #0x9d
  4016a8:	b.ne	402294 <ferror@plt+0xf14>  // b.any
  4016ac:	adrp	x0, 418000 <warn@@Base+0x14818>
  4016b0:	adrp	x1, 405000 <warn@@Base+0x1818>
  4016b4:	add	x1, x1, #0x9d8
  4016b8:	ldr	x19, [x0, #776]
  4016bc:	mov	x0, x19
  4016c0:	bl	4011e0 <strcasecmp@plt>
  4016c4:	cbz	w0, 401b70 <ferror@plt+0x7f0>
  4016c8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4016cc:	mov	x0, x19
  4016d0:	add	x1, x1, #0x9e0
  4016d4:	bl	4011e0 <strcasecmp@plt>
  4016d8:	cbnz	w0, 402250 <ferror@plt+0xed0>
  4016dc:	mov	w4, #0xfffffffd            	// #-3
  4016e0:	mov	w3, #0x2                   	// #2
  4016e4:	adrp	x0, 418000 <warn@@Base+0x14818>
  4016e8:	add	x0, x0, #0x330
  4016ec:	ldp	w2, w1, [x0, #232]
  4016f0:	and	w2, w2, w4
  4016f4:	orr	w1, w1, w3
  4016f8:	stp	w2, w1, [x0, #232]
  4016fc:	b	401420 <ferror@plt+0xa0>
  401700:	cmp	w0, #0x9a
  401704:	b.ne	401890 <ferror@plt+0x510>  // b.any
  401708:	adrp	x0, 418000 <warn@@Base+0x14818>
  40170c:	adrp	x1, 405000 <warn@@Base+0x1818>
  401710:	add	x1, x1, #0x650
  401714:	ldr	x19, [x0, #776]
  401718:	mov	x0, x19
  40171c:	bl	4011e0 <strcasecmp@plt>
  401720:	cbz	w0, 4020e0 <ferror@plt+0xd60>
  401724:	adrp	x1, 405000 <warn@@Base+0x1818>
  401728:	mov	x0, x19
  40172c:	add	x1, x1, #0x948
  401730:	bl	4011e0 <strcasecmp@plt>
  401734:	cbz	w0, 402108 <ferror@plt+0xd88>
  401738:	adrp	x1, 405000 <warn@@Base+0x1818>
  40173c:	mov	x0, x19
  401740:	add	x1, x1, #0x950
  401744:	bl	4011e0 <strcasecmp@plt>
  401748:	cbz	w0, 402120 <ferror@plt+0xda0>
  40174c:	adrp	x1, 405000 <warn@@Base+0x1818>
  401750:	mov	x0, x19
  401754:	add	x1, x1, #0x958
  401758:	bl	4011e0 <strcasecmp@plt>
  40175c:	cbz	w0, 402128 <ferror@plt+0xda8>
  401760:	adrp	x1, 405000 <warn@@Base+0x1818>
  401764:	mov	x0, x19
  401768:	add	x1, x1, #0x960
  40176c:	bl	4011e0 <strcasecmp@plt>
  401770:	cbz	w0, 402140 <ferror@plt+0xdc0>
  401774:	adrp	x1, 405000 <warn@@Base+0x1818>
  401778:	mov	x0, x19
  40177c:	add	x1, x1, #0x968
  401780:	bl	4011e0 <strcasecmp@plt>
  401784:	cbz	w0, 402150 <ferror@plt+0xdd0>
  401788:	adrp	x1, 405000 <warn@@Base+0x1818>
  40178c:	mov	x0, x19
  401790:	add	x1, x1, #0x970
  401794:	bl	4011e0 <strcasecmp@plt>
  401798:	cbz	w0, 402158 <ferror@plt+0xdd8>
  40179c:	adrp	x1, 405000 <warn@@Base+0x1818>
  4017a0:	mov	x0, x19
  4017a4:	add	x1, x1, #0x978
  4017a8:	bl	4011e0 <strcasecmp@plt>
  4017ac:	cbz	w0, 402168 <ferror@plt+0xde8>
  4017b0:	adrp	x1, 405000 <warn@@Base+0x1818>
  4017b4:	mov	x0, x19
  4017b8:	add	x1, x1, #0x980
  4017bc:	bl	4011e0 <strcasecmp@plt>
  4017c0:	cbz	w0, 402180 <ferror@plt+0xe00>
  4017c4:	adrp	x1, 405000 <warn@@Base+0x1818>
  4017c8:	mov	x0, x19
  4017cc:	add	x1, x1, #0x988
  4017d0:	bl	4011e0 <strcasecmp@plt>
  4017d4:	cbz	w0, 402190 <ferror@plt+0xe10>
  4017d8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4017dc:	mov	x0, x19
  4017e0:	add	x1, x1, #0x990
  4017e4:	bl	4011e0 <strcasecmp@plt>
  4017e8:	cbz	w0, 402198 <ferror@plt+0xe18>
  4017ec:	adrp	x1, 405000 <warn@@Base+0x1818>
  4017f0:	mov	x0, x19
  4017f4:	add	x1, x1, #0x998
  4017f8:	bl	4011e0 <strcasecmp@plt>
  4017fc:	cbz	w0, 4021a8 <ferror@plt+0xe28>
  401800:	adrp	x1, 405000 <warn@@Base+0x1818>
  401804:	mov	x0, x19
  401808:	add	x1, x1, #0x9a0
  40180c:	bl	4011e0 <strcasecmp@plt>
  401810:	cbz	w0, 4021b8 <ferror@plt+0xe38>
  401814:	adrp	x1, 405000 <warn@@Base+0x1818>
  401818:	mov	x0, x19
  40181c:	add	x1, x1, #0x9a8
  401820:	bl	4011e0 <strcasecmp@plt>
  401824:	cbz	w0, 4021c8 <ferror@plt+0xe48>
  401828:	adrp	x1, 405000 <warn@@Base+0x1818>
  40182c:	mov	x0, x19
  401830:	add	x1, x1, #0x9b0
  401834:	bl	4011e0 <strcasecmp@plt>
  401838:	cbz	w0, 4021e0 <ferror@plt+0xe60>
  40183c:	adrp	x1, 405000 <warn@@Base+0x1818>
  401840:	mov	x0, x19
  401844:	add	x1, x1, #0x9b8
  401848:	bl	4011e0 <strcasecmp@plt>
  40184c:	cbz	w0, 4021f0 <ferror@plt+0xe70>
  401850:	mov	w2, #0x5                   	// #5
  401854:	adrp	x1, 405000 <warn@@Base+0x1818>
  401858:	mov	x0, #0x0                   	// #0
  40185c:	add	x1, x1, #0x9c0
  401860:	bl	401310 <dcgettext@plt>
  401864:	mov	w20, #0x1                   	// #1
  401868:	mov	x1, x19
  40186c:	bl	403210 <error@@Base>
  401870:	mov	w0, #0xffffffff            	// #-1
  401874:	str	w0, [x21, #28]
  401878:	mov	w0, w20
  40187c:	ldp	x19, x20, [sp, #16]
  401880:	ldp	x21, x22, [sp, #32]
  401884:	ldp	x23, x24, [sp, #48]
  401888:	ldp	x29, x30, [sp], #368
  40188c:	ret
  401890:	cmp	w0, #0x9b
  401894:	b.ne	402294 <ferror@plt+0xf14>  // b.any
  401898:	adrp	x0, 418000 <warn@@Base+0x14818>
  40189c:	adrp	x1, 405000 <warn@@Base+0x1818>
  4018a0:	add	x1, x1, #0x650
  4018a4:	ldr	x19, [x0, #776]
  4018a8:	mov	x0, x19
  4018ac:	bl	4011e0 <strcasecmp@plt>
  4018b0:	cbz	w0, 4020bc <ferror@plt+0xd3c>
  4018b4:	adrp	x1, 405000 <warn@@Base+0x1818>
  4018b8:	mov	x0, x19
  4018bc:	add	x1, x1, #0x948
  4018c0:	bl	4011e0 <strcasecmp@plt>
  4018c4:	cbz	w0, 402110 <ferror@plt+0xd90>
  4018c8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4018cc:	mov	x0, x19
  4018d0:	add	x1, x1, #0x950
  4018d4:	bl	4011e0 <strcasecmp@plt>
  4018d8:	cbz	w0, 402118 <ferror@plt+0xd98>
  4018dc:	adrp	x1, 405000 <warn@@Base+0x1818>
  4018e0:	mov	x0, x19
  4018e4:	add	x1, x1, #0x958
  4018e8:	bl	4011e0 <strcasecmp@plt>
  4018ec:	cbz	w0, 402130 <ferror@plt+0xdb0>
  4018f0:	adrp	x1, 405000 <warn@@Base+0x1818>
  4018f4:	mov	x0, x19
  4018f8:	add	x1, x1, #0x960
  4018fc:	bl	4011e0 <strcasecmp@plt>
  401900:	cbz	w0, 402138 <ferror@plt+0xdb8>
  401904:	adrp	x1, 405000 <warn@@Base+0x1818>
  401908:	mov	x0, x19
  40190c:	add	x1, x1, #0x968
  401910:	bl	4011e0 <strcasecmp@plt>
  401914:	cbz	w0, 402148 <ferror@plt+0xdc8>
  401918:	adrp	x1, 405000 <warn@@Base+0x1818>
  40191c:	mov	x0, x19
  401920:	add	x1, x1, #0x970
  401924:	bl	4011e0 <strcasecmp@plt>
  401928:	cbz	w0, 402160 <ferror@plt+0xde0>
  40192c:	adrp	x1, 405000 <warn@@Base+0x1818>
  401930:	mov	x0, x19
  401934:	add	x1, x1, #0x978
  401938:	bl	4011e0 <strcasecmp@plt>
  40193c:	cbz	w0, 402170 <ferror@plt+0xdf0>
  401940:	adrp	x1, 405000 <warn@@Base+0x1818>
  401944:	mov	x0, x19
  401948:	add	x1, x1, #0x980
  40194c:	bl	4011e0 <strcasecmp@plt>
  401950:	cbz	w0, 402178 <ferror@plt+0xdf8>
  401954:	adrp	x1, 405000 <warn@@Base+0x1818>
  401958:	mov	x0, x19
  40195c:	add	x1, x1, #0x988
  401960:	bl	4011e0 <strcasecmp@plt>
  401964:	cbz	w0, 402188 <ferror@plt+0xe08>
  401968:	adrp	x1, 405000 <warn@@Base+0x1818>
  40196c:	mov	x0, x19
  401970:	add	x1, x1, #0x990
  401974:	bl	4011e0 <strcasecmp@plt>
  401978:	cbz	w0, 4021a0 <ferror@plt+0xe20>
  40197c:	adrp	x1, 405000 <warn@@Base+0x1818>
  401980:	mov	x0, x19
  401984:	add	x1, x1, #0x998
  401988:	bl	4011e0 <strcasecmp@plt>
  40198c:	cbz	w0, 4021b0 <ferror@plt+0xe30>
  401990:	adrp	x1, 405000 <warn@@Base+0x1818>
  401994:	mov	x0, x19
  401998:	add	x1, x1, #0x9a0
  40199c:	bl	4011e0 <strcasecmp@plt>
  4019a0:	cbz	w0, 4021c0 <ferror@plt+0xe40>
  4019a4:	adrp	x1, 405000 <warn@@Base+0x1818>
  4019a8:	mov	x0, x19
  4019ac:	add	x1, x1, #0x9a8
  4019b0:	bl	4011e0 <strcasecmp@plt>
  4019b4:	cbz	w0, 4021d0 <ferror@plt+0xe50>
  4019b8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4019bc:	mov	x0, x19
  4019c0:	add	x1, x1, #0x9b0
  4019c4:	bl	4011e0 <strcasecmp@plt>
  4019c8:	cbz	w0, 4021d8 <ferror@plt+0xe58>
  4019cc:	adrp	x1, 405000 <warn@@Base+0x1818>
  4019d0:	mov	x0, x19
  4019d4:	add	x1, x1, #0x9b8
  4019d8:	bl	4011e0 <strcasecmp@plt>
  4019dc:	cbz	w0, 4021e8 <ferror@plt+0xe68>
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	adrp	x1, 405000 <warn@@Base+0x1818>
  4019e8:	mov	x0, #0x0                   	// #0
  4019ec:	add	x1, x1, #0x9c0
  4019f0:	bl	401310 <dcgettext@plt>
  4019f4:	mov	w20, #0x1                   	// #1
  4019f8:	mov	x1, x19
  4019fc:	bl	403210 <error@@Base>
  401a00:	mov	w0, #0xffffffff            	// #-1
  401a04:	str	w0, [x21, #36]
  401a08:	mov	w0, w20
  401a0c:	ldp	x19, x20, [sp, #16]
  401a10:	ldp	x21, x22, [sp, #32]
  401a14:	ldp	x23, x24, [sp, #48]
  401a18:	ldp	x29, x30, [sp], #368
  401a1c:	ret
  401a20:	adrp	x0, 418000 <warn@@Base+0x14818>
  401a24:	adrp	x1, 405000 <warn@@Base+0x1818>
  401a28:	add	x1, x1, #0x9d8
  401a2c:	ldr	x19, [x0, #776]
  401a30:	mov	x0, x19
  401a34:	bl	4011e0 <strcasecmp@plt>
  401a38:	cbz	w0, 401b64 <ferror@plt+0x7e4>
  401a3c:	adrp	x1, 405000 <warn@@Base+0x1818>
  401a40:	mov	x0, x19
  401a44:	add	x1, x1, #0x9e0
  401a48:	bl	4011e0 <strcasecmp@plt>
  401a4c:	cbnz	w0, 402250 <ferror@plt+0xed0>
  401a50:	mov	w3, #0xfffffffd            	// #-3
  401a54:	mov	w4, #0x2                   	// #2
  401a58:	adrp	x0, 418000 <warn@@Base+0x14818>
  401a5c:	add	x0, x0, #0x330
  401a60:	ldp	w2, w1, [x0, #232]
  401a64:	orr	w2, w2, w4
  401a68:	and	w1, w1, w3
  401a6c:	stp	w2, w1, [x0, #232]
  401a70:	b	401420 <ferror@plt+0xa0>
  401a74:	adrp	x0, 418000 <warn@@Base+0x14818>
  401a78:	ldr	x0, [x0, #776]
  401a7c:	bl	4026d8 <ferror@plt+0x1358>
  401a80:	str	w0, [x21, #20]
  401a84:	tbnz	w0, #31, 4020d8 <ferror@plt+0xd58>
  401a88:	cmp	w0, #0xb5
  401a8c:	mov	w1, #0x3                   	// #3
  401a90:	b.gt	401ab8 <ferror@plt+0x738>
  401a94:	cmp	w0, #0xb3
  401a98:	mov	w1, #0x2                   	// #2
  401a9c:	b.gt	401ab8 <ferror@plt+0x738>
  401aa0:	cmp	w0, #0x3
  401aa4:	mov	w1, #0x1                   	// #1
  401aa8:	b.eq	401ab8 <ferror@plt+0x738>  // b.none
  401aac:	cmp	w0, #0x6
  401ab0:	mov	w0, #0x3                   	// #3
  401ab4:	csel	w1, w0, w1, ne  // ne = any
  401ab8:	str	w1, [x21, #12]
  401abc:	b	401420 <ferror@plt+0xa0>
  401ac0:	adrp	x0, 418000 <warn@@Base+0x14818>
  401ac4:	ldr	x0, [x0, #776]
  401ac8:	bl	4026d8 <ferror@plt+0x1358>
  401acc:	str	w0, [x21, #8]
  401ad0:	tbnz	w0, #31, 4020d8 <ferror@plt+0xd58>
  401ad4:	cmp	w0, #0xb5
  401ad8:	mov	w1, #0x3                   	// #3
  401adc:	b.gt	401b04 <ferror@plt+0x784>
  401ae0:	cmp	w0, #0xb3
  401ae4:	mov	w1, #0x2                   	// #2
  401ae8:	b.gt	401b04 <ferror@plt+0x784>
  401aec:	cmp	w0, #0x3
  401af0:	mov	w1, #0x1                   	// #1
  401af4:	b.eq	401b04 <ferror@plt+0x784>  // b.none
  401af8:	cmp	w0, #0x6
  401afc:	mov	w1, #0x3                   	// #3
  401b00:	csinc	w1, w1, wzr, ne  // ne = any
  401b04:	str	w1, [x21, #16]
  401b08:	b	401420 <ferror@plt+0xa0>
  401b0c:	adrp	x0, 418000 <warn@@Base+0x14818>
  401b10:	mov	x1, x23
  401b14:	ldr	x19, [x0, #776]
  401b18:	mov	x0, x19
  401b1c:	bl	4011e0 <strcasecmp@plt>
  401b20:	cbz	w0, 401b7c <ferror@plt+0x7fc>
  401b24:	mov	x1, x24
  401b28:	mov	x0, x19
  401b2c:	bl	4011e0 <strcasecmp@plt>
  401b30:	cbz	w0, 401bf0 <ferror@plt+0x870>
  401b34:	adrp	x1, 405000 <warn@@Base+0x1818>
  401b38:	mov	x0, x19
  401b3c:	add	x1, x1, #0x928
  401b40:	bl	4011e0 <strcasecmp@plt>
  401b44:	cbz	w0, 402098 <ferror@plt+0xd18>
  401b48:	adrp	x1, 405000 <warn@@Base+0x1818>
  401b4c:	mov	x0, x19
  401b50:	add	x1, x1, #0x650
  401b54:	bl	4011e0 <strcasecmp@plt>
  401b58:	cbnz	w0, 402224 <ferror@plt+0xea4>
  401b5c:	str	wzr, [x21, #32]
  401b60:	b	401420 <ferror@plt+0xa0>
  401b64:	mov	w3, #0xfffffffe            	// #-2
  401b68:	mov	w4, #0x1                   	// #1
  401b6c:	b	401a58 <ferror@plt+0x6d8>
  401b70:	mov	w4, #0xfffffffe            	// #-2
  401b74:	mov	w3, #0x1                   	// #1
  401b78:	b	4016e4 <ferror@plt+0x364>
  401b7c:	mov	w0, #0x1                   	// #1
  401b80:	str	w0, [x21, #32]
  401b84:	b	401420 <ferror@plt+0xa0>
  401b88:	mov	w0, #0x1                   	// #1
  401b8c:	str	w0, [x21, #24]
  401b90:	b	401420 <ferror@plt+0xa0>
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	adrp	x1, 405000 <warn@@Base+0x1818>
  401b9c:	mov	x0, #0x0                   	// #0
  401ba0:	add	x1, x1, #0xa60
  401ba4:	bl	401310 <dcgettext@plt>
  401ba8:	mov	w21, #0x1                   	// #1
  401bac:	mov	x1, x19
  401bb0:	bl	403210 <error@@Base>
  401bb4:	b	4015dc <ferror@plt+0x25c>
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	adrp	x1, 405000 <warn@@Base+0x1818>
  401bc0:	mov	x0, #0x0                   	// #0
  401bc4:	add	x1, x1, #0xa80
  401bc8:	bl	401310 <dcgettext@plt>
  401bcc:	mov	w21, #0x1                   	// #1
  401bd0:	mov	x1, x19
  401bd4:	bl	403210 <error@@Base>
  401bd8:	mov	x0, x28
  401bdc:	bl	401170 <fclose@plt>
  401be0:	b	4015dc <ferror@plt+0x25c>
  401be4:	mov	w0, #0x2                   	// #2
  401be8:	str	w0, [x21, #24]
  401bec:	b	401420 <ferror@plt+0xa0>
  401bf0:	mov	w0, #0x2                   	// #2
  401bf4:	str	w0, [x21, #32]
  401bf8:	b	401420 <ferror@plt+0xa0>
  401bfc:	mov	x0, x28
  401c00:	bl	401200 <rewind@plt>
  401c04:	mov	x1, x28
  401c08:	mov	x0, x19
  401c0c:	str	xzr, [x26, #224]
  401c10:	bl	4027c0 <ferror@plt+0x1440>
  401c14:	mov	w21, w0
  401c18:	cbnz	w0, 4015d4 <ferror@plt+0x254>
  401c1c:	ldrh	w0, [x26, #56]
  401c20:	sub	w0, w0, #0x2
  401c24:	and	w0, w0, #0xffff
  401c28:	cmp	w0, #0x1
  401c2c:	b.hi	4015d4 <ferror@plt+0x254>  // b.pmore
  401c30:	ldp	w0, w1, [x26, #232]
  401c34:	orr	w0, w0, w1
  401c38:	cbz	w0, 4015d4 <ferror@plt+0x254>
  401c3c:	ldrh	w0, [x26, #58]
  401c40:	cmp	w0, #0x3e
  401c44:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  401c48:	b.ne	402274 <ferror@plt+0xef4>  // b.any
  401c4c:	mov	x0, x28
  401c50:	bl	401160 <fileno@plt>
  401c54:	add	x2, sp, #0xf0
  401c58:	mov	w1, w0
  401c5c:	mov	w0, #0x0                   	// #0
  401c60:	bl	401300 <__fxstat@plt>
  401c64:	tbnz	w0, #31, 4022b4 <ferror@plt+0xf34>
  401c68:	ldr	x23, [sp, #288]
  401c6c:	mov	x0, x28
  401c70:	bl	401160 <fileno@plt>
  401c74:	mov	w4, w0
  401c78:	mov	x1, x23
  401c7c:	mov	x5, #0x0                   	// #0
  401c80:	mov	w3, #0x1                   	// #1
  401c84:	mov	w2, #0x3                   	// #3
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	bl	4012a0 <mmap@plt>
  401c90:	str	x0, [sp, #168]
  401c94:	cmn	x0, #0x1
  401c98:	b.eq	4023f4 <ferror@plt+0x1074>  // b.none
  401c9c:	ldr	w0, [x26, #68]
  401ca0:	lsl	x0, x0, #6
  401ca4:	bl	405108 <warn@@Base+0x1920>
  401ca8:	ldrb	w1, [x26, #4]
  401cac:	str	x0, [sp, #152]
  401cb0:	cmp	w1, #0x1
  401cb4:	b.eq	4022d8 <ferror@plt+0xf58>  // b.none
  401cb8:	ldr	x0, [x26, #24]
  401cbc:	mov	w3, #0x0                   	// #0
  401cc0:	adrp	x25, 418000 <warn@@Base+0x14818>
  401cc4:	stp	x0, x19, [sp, #96]
  401cc8:	str	w20, [sp, #112]
  401ccc:	mov	w20, w3
  401cd0:	ldr	x19, [sp, #152]
  401cd4:	b	401db0 <ferror@plt+0xa30>
  401cd8:	ldr	x1, [sp, #96]
  401cdc:	mov	w0, #0x38                  	// #56
  401ce0:	ldr	x2, [x25, #1064]
  401ce4:	ubfiz	x23, x20, #6, #32
  401ce8:	umaddl	x24, w20, w0, x1
  401cec:	mov	w1, #0x4                   	// #4
  401cf0:	ldr	x0, [sp, #168]
  401cf4:	add	w20, w20, #0x1
  401cf8:	add	x24, x0, x24
  401cfc:	mov	x0, x24
  401d00:	blr	x2
  401d04:	ldr	x2, [x25, #1064]
  401d08:	mov	w1, #0x8                   	// #8
  401d0c:	str	x0, [x19, x23]
  401d10:	add	x0, x24, #0x8
  401d14:	add	x23, x19, x23
  401d18:	blr	x2
  401d1c:	mov	x1, x0
  401d20:	ldr	x2, [x25, #1064]
  401d24:	add	x0, x24, #0x10
  401d28:	str	x1, [x23, #16]
  401d2c:	mov	w1, #0x8                   	// #8
  401d30:	blr	x2
  401d34:	mov	x1, x0
  401d38:	ldr	x2, [x25, #1064]
  401d3c:	add	x0, x24, #0x18
  401d40:	str	x1, [x23, #24]
  401d44:	mov	w1, #0x8                   	// #8
  401d48:	blr	x2
  401d4c:	mov	x1, x0
  401d50:	ldr	x2, [x25, #1064]
  401d54:	add	x0, x24, #0x20
  401d58:	str	x1, [x23, #32]
  401d5c:	mov	w1, #0x8                   	// #8
  401d60:	blr	x2
  401d64:	mov	x1, x0
  401d68:	ldr	x2, [x25, #1064]
  401d6c:	add	x0, x24, #0x28
  401d70:	str	x1, [x23, #40]
  401d74:	mov	w1, #0x8                   	// #8
  401d78:	blr	x2
  401d7c:	mov	x1, x0
  401d80:	ldr	x2, [x25, #1064]
  401d84:	add	x0, x24, #0x4
  401d88:	str	x1, [x23, #48]
  401d8c:	mov	w1, #0x4                   	// #4
  401d90:	blr	x2
  401d94:	mov	x4, x0
  401d98:	ldr	x2, [x25, #1064]
  401d9c:	add	x0, x24, #0x30
  401da0:	mov	w1, #0x8                   	// #8
  401da4:	str	x4, [x23, #8]
  401da8:	blr	x2
  401dac:	str	x0, [x23, #56]
  401db0:	ldr	w0, [x26, #68]
  401db4:	cmp	w20, w0
  401db8:	b.cc	401cd8 <ferror@plt+0x958>  // b.lo, b.ul, b.last
  401dbc:	ldr	w20, [sp, #112]
  401dc0:	ldr	x19, [sp, #104]
  401dc4:	adrp	x0, 405000 <warn@@Base+0x1818>
  401dc8:	add	x0, x0, #0x958
  401dcc:	str	wzr, [sp, #96]
  401dd0:	str	x28, [sp, #120]
  401dd4:	str	w20, [sp, #132]
  401dd8:	str	x19, [sp, #136]
  401ddc:	str	x0, [sp, #192]
  401de0:	str	w21, [sp, #216]
  401de4:	b	401df4 <ferror@plt+0xa74>
  401de8:	ldr	w0, [sp, #96]
  401dec:	add	w0, w0, #0x1
  401df0:	str	w0, [sp, #96]
  401df4:	ldr	w0, [x26, #68]
  401df8:	ldr	w1, [sp, #96]
  401dfc:	cmp	w1, w0
  401e00:	b.cs	402414 <ferror@plt+0x1094>  // b.hs, b.nlast
  401e04:	ldr	x0, [sp, #96]
  401e08:	ldr	x2, [sp, #152]
  401e0c:	ubfiz	x0, x0, #6, #32
  401e10:	add	x1, x2, x0
  401e14:	ldr	x0, [x2, x0]
  401e18:	cmp	x0, #0x4
  401e1c:	b.ne	401de8 <ferror@plt+0xa68>  // b.any
  401e20:	ldr	x19, [x1, #16]
  401e24:	adrp	x28, 418000 <warn@@Base+0x14818>
  401e28:	ldr	x0, [sp, #168]
  401e2c:	ldr	x21, [x1, #40]
  401e30:	add	x19, x0, x19
  401e34:	ldr	x23, [x1, #56]
  401e38:	add	x0, x19, x21
  401e3c:	mov	x20, x19
  401e40:	str	x0, [sp, #112]
  401e44:	sub	x0, x23, #0x1
  401e48:	str	x0, [sp, #144]
  401e4c:	b	401e5c <ferror@plt+0xadc>
  401e50:	add	x0, x5, x7
  401e54:	and	x0, x0, x24
  401e58:	add	x20, x20, x0
  401e5c:	ldr	x0, [sp, #112]
  401e60:	cmp	x20, x0
  401e64:	b.cs	401de8 <ferror@plt+0xa68>  // b.hs, b.nlast
  401e68:	sub	x0, x19, x20
  401e6c:	add	x0, x0, x21
  401e70:	cmp	x0, #0xb
  401e74:	b.ls	401ff8 <ferror@plt+0xc78>  // b.plast
  401e78:	ldr	x2, [x28, #1064]
  401e7c:	mov	w1, #0x4                   	// #4
  401e80:	add	x0, x20, #0x8
  401e84:	add	x25, x20, #0xc
  401e88:	blr	x2
  401e8c:	str	x0, [sp, #160]
  401e90:	ldr	x2, [x28, #1064]
  401e94:	mov	w1, #0x4                   	// #4
  401e98:	mov	x0, x20
  401e9c:	blr	x2
  401ea0:	str	x0, [sp, #104]
  401ea4:	sub	x1, x19, x25
  401ea8:	add	x1, x1, x21
  401eac:	cmp	x0, x1
  401eb0:	b.hi	401ff8 <ferror@plt+0xc78>  // b.pmore
  401eb4:	ldr	x2, [x28, #1064]
  401eb8:	mov	w1, #0x4                   	// #4
  401ebc:	add	x0, x20, #0x4
  401ec0:	neg	x24, x23
  401ec4:	blr	x2
  401ec8:	mov	x5, x0
  401ecc:	ldr	x6, [sp, #104]
  401ed0:	add	x1, x23, #0xb
  401ed4:	ldr	x0, [sp, #144]
  401ed8:	add	x1, x1, x6
  401edc:	and	x1, x1, x24
  401ee0:	add	x7, x0, x1
  401ee4:	add	x2, x20, x1
  401ee8:	cbz	x5, 401f08 <ferror@plt+0xb88>
  401eec:	ldr	x0, [sp, #112]
  401ef0:	cmp	x2, x0
  401ef4:	b.cs	401ff8 <ferror@plt+0xc78>  // b.hs, b.nlast
  401ef8:	sub	x1, x19, x2
  401efc:	add	x1, x1, x21
  401f00:	cmp	x5, x1
  401f04:	b.hi	401ff8 <ferror@plt+0xc78>  // b.pmore
  401f08:	cmp	x6, #0x4
  401f0c:	b.ne	401e50 <ferror@plt+0xad0>  // b.any
  401f10:	ldr	x1, [sp, #192]
  401f14:	mov	x0, x25
  401f18:	str	x5, [sp, #104]
  401f1c:	stp	x2, x7, [sp, #176]
  401f20:	bl	401290 <strcmp@plt>
  401f24:	cmp	w0, #0x0
  401f28:	ldr	x0, [sp, #160]
  401f2c:	ldr	x5, [sp, #104]
  401f30:	ccmp	x0, #0x5, #0x0, eq  // eq = none
  401f34:	ldp	x2, x7, [sp, #176]
  401f38:	b.ne	401e50 <ferror@plt+0xad0>  // b.any
  401f3c:	cmp	x5, #0x7
  401f40:	b.ls	401ff8 <ferror@plt+0xc78>  // b.plast
  401f44:	udiv	x0, x5, x23
  401f48:	msub	x0, x0, x23, x5
  401f4c:	cbnz	x0, 401ff8 <ferror@plt+0xc78>
  401f50:	add	x6, x2, x5
  401f54:	str	x23, [sp, #104]
  401f58:	mov	x23, x21
  401f5c:	mov	x21, x6
  401f60:	str	x19, [sp, #160]
  401f64:	mov	x19, x2
  401f68:	str	x20, [sp, #176]
  401f6c:	b	401fa4 <ferror@plt+0xc24>
  401f70:	mov	w2, #0x2                   	// #2
  401f74:	movk	w2, #0xc000, lsl #16
  401f78:	cmp	w20, w2
  401f7c:	ldr	x5, [sp, #184]
  401f80:	ldr	x7, [sp, #200]
  401f84:	b.eq	402438 <ferror@plt+0x10b8>  // b.none
  401f88:	ldr	x1, [sp, #144]
  401f8c:	add	x0, x1, x0
  401f90:	and	x0, x0, x24
  401f94:	add	x19, x25, x0
  401f98:	sub	x0, x21, x19
  401f9c:	cmp	x0, #0x7
  401fa0:	b.le	402424 <ferror@plt+0x10a4>
  401fa4:	adrp	x0, 418000 <warn@@Base+0x14818>
  401fa8:	add	x0, x0, #0x428
  401fac:	mov	w1, #0x4                   	// #4
  401fb0:	str	x5, [sp, #184]
  401fb4:	str	x7, [sp, #200]
  401fb8:	add	x25, x19, #0x8
  401fbc:	ldr	x2, [x0]
  401fc0:	mov	x0, x19
  401fc4:	blr	x2
  401fc8:	mov	x20, x0
  401fcc:	adrp	x1, 418000 <warn@@Base+0x14818>
  401fd0:	add	x1, x1, #0x428
  401fd4:	add	x0, x19, #0x4
  401fd8:	ldr	x2, [x1]
  401fdc:	mov	w1, #0x4                   	// #4
  401fe0:	blr	x2
  401fe4:	mov	x1, x0
  401fe8:	and	x0, x0, #0xffffffff
  401fec:	add	x2, x25, w1, uxtw
  401ff0:	cmp	x21, x2
  401ff4:	b.cs	401f70 <ferror@plt+0xbf0>  // b.hs, b.nlast
  401ff8:	ldr	w20, [sp, #132]
  401ffc:	ldr	x28, [sp, #120]
  402000:	ldr	x19, [sp, #136]
  402004:	mov	w2, #0x5                   	// #5
  402008:	adrp	x1, 405000 <warn@@Base+0x1818>
  40200c:	mov	x0, #0x0                   	// #0
  402010:	add	x1, x1, #0xb00
  402014:	bl	401310 <dcgettext@plt>
  402018:	mov	x1, x19
  40201c:	mov	w21, #0x1                   	// #1
  402020:	bl	403210 <error@@Base>
  402024:	ldr	x0, [sp, #152]
  402028:	bl	4012c0 <free@plt>
  40202c:	ldr	x0, [sp, #168]
  402030:	ldr	x1, [sp, #288]
  402034:	bl	4012e0 <munmap@plt>
  402038:	b	4015d4 <ferror@plt+0x254>
  40203c:	mov	w2, #0x5                   	// #5
  402040:	adrp	x1, 405000 <warn@@Base+0x1818>
  402044:	mov	x0, #0x0                   	// #0
  402048:	add	x1, x1, #0xa10
  40204c:	bl	401310 <dcgettext@plt>
  402050:	mov	w21, #0x1                   	// #1
  402054:	mov	x1, x19
  402058:	bl	403210 <error@@Base>
  40205c:	b	4015dc <ferror@plt+0x25c>
  402060:	mov	w2, #0x5                   	// #5
  402064:	adrp	x1, 405000 <warn@@Base+0x1818>
  402068:	add	x1, x1, #0x8a0
  40206c:	bl	401310 <dcgettext@plt>
  402070:	mov	x1, x19
  402074:	mov	w21, #0x1                   	// #1
  402078:	bl	403210 <error@@Base>
  40207c:	b	4015dc <ferror@plt+0x25c>
  402080:	mov	x0, x19
  402084:	mov	x1, x28
  402088:	mov	w2, #0x0                   	// #0
  40208c:	bl	402e78 <ferror@plt+0x1af8>
  402090:	mov	w21, w0
  402094:	b	4015d4 <ferror@plt+0x254>
  402098:	mov	w0, #0x3                   	// #3
  40209c:	str	w0, [x21, #32]
  4020a0:	b	401420 <ferror@plt+0xa0>
  4020a4:	mov	w0, #0x3                   	// #3
  4020a8:	str	w0, [x21, #24]
  4020ac:	b	401420 <ferror@plt+0xa0>
  4020b0:	mov	w20, #0x0                   	// #0
  4020b4:	ldp	x25, x26, [sp, #64]
  4020b8:	b	401878 <ferror@plt+0x4f8>
  4020bc:	mov	w0, #0x0                   	// #0
  4020c0:	ubfiz	x0, x0, #4, #4
  4020c4:	adrp	x1, 405000 <warn@@Base+0x1818>
  4020c8:	add	x1, x1, #0xbc8
  4020cc:	ldr	w0, [x1, x0]
  4020d0:	str	w0, [x21, #36]
  4020d4:	tbz	w0, #31, 401420 <ferror@plt+0xa0>
  4020d8:	mov	w20, #0x1                   	// #1
  4020dc:	b	401878 <ferror@plt+0x4f8>
  4020e0:	mov	w0, #0x0                   	// #0
  4020e4:	nop
  4020e8:	ubfiz	x0, x0, #4, #4
  4020ec:	adrp	x1, 405000 <warn@@Base+0x1818>
  4020f0:	add	x1, x1, #0xbc8
  4020f4:	ldr	w0, [x1, x0]
  4020f8:	str	w0, [x21, #28]
  4020fc:	tbz	w0, #31, 401420 <ferror@plt+0xa0>
  402100:	mov	w20, #0x1                   	// #1
  402104:	b	401878 <ferror@plt+0x4f8>
  402108:	mov	w0, #0x1                   	// #1
  40210c:	b	4020e8 <ferror@plt+0xd68>
  402110:	mov	w0, #0x1                   	// #1
  402114:	b	4020c0 <ferror@plt+0xd40>
  402118:	mov	w0, #0x2                   	// #2
  40211c:	b	4020c0 <ferror@plt+0xd40>
  402120:	mov	w0, #0x2                   	// #2
  402124:	b	4020e8 <ferror@plt+0xd68>
  402128:	mov	w0, #0x3                   	// #3
  40212c:	b	4020e8 <ferror@plt+0xd68>
  402130:	mov	w0, #0x3                   	// #3
  402134:	b	4020c0 <ferror@plt+0xd40>
  402138:	mov	w0, #0x4                   	// #4
  40213c:	b	4020c0 <ferror@plt+0xd40>
  402140:	mov	w0, #0x4                   	// #4
  402144:	b	4020e8 <ferror@plt+0xd68>
  402148:	mov	w0, #0x5                   	// #5
  40214c:	b	4020c0 <ferror@plt+0xd40>
  402150:	mov	w0, #0x5                   	// #5
  402154:	b	4020e8 <ferror@plt+0xd68>
  402158:	mov	w0, #0x6                   	// #6
  40215c:	b	4020e8 <ferror@plt+0xd68>
  402160:	mov	w0, #0x6                   	// #6
  402164:	b	4020c0 <ferror@plt+0xd40>
  402168:	mov	w0, #0x7                   	// #7
  40216c:	b	4020e8 <ferror@plt+0xd68>
  402170:	mov	w0, #0x7                   	// #7
  402174:	b	4020c0 <ferror@plt+0xd40>
  402178:	mov	w0, #0x8                   	// #8
  40217c:	b	4020c0 <ferror@plt+0xd40>
  402180:	mov	w0, #0x8                   	// #8
  402184:	b	4020e8 <ferror@plt+0xd68>
  402188:	mov	w0, #0x9                   	// #9
  40218c:	b	4020c0 <ferror@plt+0xd40>
  402190:	mov	w0, #0x9                   	// #9
  402194:	b	4020e8 <ferror@plt+0xd68>
  402198:	mov	w0, #0xa                   	// #10
  40219c:	b	4020e8 <ferror@plt+0xd68>
  4021a0:	mov	w0, #0xa                   	// #10
  4021a4:	b	4020c0 <ferror@plt+0xd40>
  4021a8:	mov	w0, #0xb                   	// #11
  4021ac:	b	4020e8 <ferror@plt+0xd68>
  4021b0:	mov	w0, #0xb                   	// #11
  4021b4:	b	4020c0 <ferror@plt+0xd40>
  4021b8:	mov	w0, #0xc                   	// #12
  4021bc:	b	4020e8 <ferror@plt+0xd68>
  4021c0:	mov	w0, #0xc                   	// #12
  4021c4:	b	4020c0 <ferror@plt+0xd40>
  4021c8:	mov	w0, #0xd                   	// #13
  4021cc:	b	4020e8 <ferror@plt+0xd68>
  4021d0:	mov	w0, #0xd                   	// #13
  4021d4:	b	4020c0 <ferror@plt+0xd40>
  4021d8:	mov	w0, #0xe                   	// #14
  4021dc:	b	4020c0 <ferror@plt+0xd40>
  4021e0:	mov	w0, #0xe                   	// #14
  4021e4:	b	4020e8 <ferror@plt+0xd68>
  4021e8:	mov	w0, #0xf                   	// #15
  4021ec:	b	4020c0 <ferror@plt+0xd40>
  4021f0:	mov	w0, #0xf                   	// #15
  4021f4:	b	4020e8 <ferror@plt+0xd68>
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	adrp	x1, 405000 <warn@@Base+0x1818>
  402200:	mov	x0, #0x0                   	// #0
  402204:	add	x1, x1, #0x930
  402208:	bl	401310 <dcgettext@plt>
  40220c:	mov	w20, #0x1                   	// #1
  402210:	mov	x1, x19
  402214:	bl	403210 <error@@Base>
  402218:	mov	w0, #0xffffffff            	// #-1
  40221c:	str	w0, [x21, #24]
  402220:	b	401878 <ferror@plt+0x4f8>
  402224:	mov	w2, #0x5                   	// #5
  402228:	adrp	x1, 405000 <warn@@Base+0x1818>
  40222c:	mov	x0, #0x0                   	// #0
  402230:	add	x1, x1, #0x930
  402234:	bl	401310 <dcgettext@plt>
  402238:	mov	w20, #0x1                   	// #1
  40223c:	mov	x1, x19
  402240:	bl	403210 <error@@Base>
  402244:	mov	w0, #0xffffffff            	// #-1
  402248:	str	w0, [x21, #32]
  40224c:	b	401878 <ferror@plt+0x4f8>
  402250:	mov	w2, #0x5                   	// #5
  402254:	adrp	x1, 405000 <warn@@Base+0x1818>
  402258:	mov	x0, #0x0                   	// #0
  40225c:	add	x1, x1, #0x9e8
  402260:	bl	401310 <dcgettext@plt>
  402264:	mov	w20, #0x1                   	// #1
  402268:	mov	x1, x19
  40226c:	bl	403210 <error@@Base>
  402270:	b	401878 <ferror@plt+0x4f8>
  402274:	mov	w2, #0x5                   	// #5
  402278:	adrp	x1, 405000 <warn@@Base+0x1818>
  40227c:	mov	x0, #0x0                   	// #0
  402280:	add	x1, x1, #0xaa8
  402284:	bl	401310 <dcgettext@plt>
  402288:	mov	x1, x19
  40228c:	bl	403210 <error@@Base>
  402290:	b	4015d4 <ferror@plt+0x254>
  402294:	stp	x25, x26, [sp, #64]
  402298:	b	401518 <ferror@plt+0x198>
  40229c:	adrp	x0, 418000 <warn@@Base+0x14818>
  4022a0:	mov	w1, #0x0                   	// #0
  4022a4:	stp	x25, x26, [sp, #64]
  4022a8:	ldr	x0, [x0, #792]
  4022ac:	stp	x27, x28, [sp, #80]
  4022b0:	bl	4025b8 <ferror@plt+0x1238>
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4022bc:	mov	x0, #0x0                   	// #0
  4022c0:	add	x1, x1, #0xad0
  4022c4:	bl	401310 <dcgettext@plt>
  4022c8:	mov	w21, #0x1                   	// #1
  4022cc:	mov	x1, x19
  4022d0:	bl	403210 <error@@Base>
  4022d4:	b	4015d4 <ferror@plt+0x254>
  4022d8:	ldr	x6, [x26, #24]
  4022dc:	mov	w2, #0x0                   	// #0
  4022e0:	mov	w3, #0x20                  	// #32
  4022e4:	mov	w24, w2
  4022e8:	adrp	x25, 418000 <warn@@Base+0x14818>
  4022ec:	str	w21, [sp, #96]
  4022f0:	mov	x21, x19
  4022f4:	str	w20, [sp, #104]
  4022f8:	mov	x20, x6
  4022fc:	b	4023d8 <ferror@plt+0x1058>
  402300:	ldr	x2, [x25, #1064]
  402304:	umaddl	x19, w24, w3, x20
  402308:	ldr	x0, [sp, #168]
  40230c:	mov	w1, #0x4                   	// #4
  402310:	ubfiz	x23, x24, #6, #32
  402314:	add	w24, w24, #0x1
  402318:	add	x19, x0, x19
  40231c:	mov	x0, x19
  402320:	blr	x2
  402324:	ldr	x2, [x25, #1064]
  402328:	mov	w1, #0x4                   	// #4
  40232c:	ldr	x3, [sp, #152]
  402330:	str	x0, [x3, x23]
  402334:	add	x23, x3, x23
  402338:	add	x0, x19, #0x4
  40233c:	blr	x2
  402340:	ldr	x2, [x25, #1064]
  402344:	mov	x1, x0
  402348:	add	x0, x19, #0x8
  40234c:	str	x1, [x23, #16]
  402350:	mov	w1, #0x4                   	// #4
  402354:	blr	x2
  402358:	mov	x1, x0
  40235c:	ldr	x2, [x25, #1064]
  402360:	add	x0, x19, #0xc
  402364:	str	x1, [x23, #24]
  402368:	mov	w1, #0x4                   	// #4
  40236c:	blr	x2
  402370:	mov	x1, x0
  402374:	ldr	x2, [x25, #1064]
  402378:	add	x0, x19, #0x10
  40237c:	str	x1, [x23, #32]
  402380:	mov	w1, #0x4                   	// #4
  402384:	blr	x2
  402388:	mov	x1, x0
  40238c:	ldr	x2, [x25, #1064]
  402390:	add	x0, x19, #0x14
  402394:	str	x1, [x23, #40]
  402398:	mov	w1, #0x4                   	// #4
  40239c:	blr	x2
  4023a0:	mov	x1, x0
  4023a4:	ldr	x2, [x25, #1064]
  4023a8:	add	x0, x19, #0x18
  4023ac:	str	x1, [x23, #48]
  4023b0:	mov	w1, #0x4                   	// #4
  4023b4:	blr	x2
  4023b8:	mov	x4, x0
  4023bc:	ldr	x2, [x25, #1064]
  4023c0:	add	x0, x19, #0x1c
  4023c4:	mov	w1, #0x4                   	// #4
  4023c8:	str	x4, [x23, #8]
  4023cc:	blr	x2
  4023d0:	str	x0, [x23, #56]
  4023d4:	mov	w3, #0x20                  	// #32
  4023d8:	ldr	w0, [x26, #68]
  4023dc:	cmp	w24, w0
  4023e0:	b.cc	402300 <ferror@plt+0xf80>  // b.lo, b.ul, b.last
  4023e4:	mov	x19, x21
  4023e8:	ldr	w20, [sp, #104]
  4023ec:	ldr	w21, [sp, #96]
  4023f0:	b	401dc4 <ferror@plt+0xa44>
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4023fc:	mov	x0, #0x0                   	// #0
  402400:	add	x1, x1, #0xae8
  402404:	bl	401310 <dcgettext@plt>
  402408:	mov	x1, x19
  40240c:	bl	403210 <error@@Base>
  402410:	b	4015d4 <ferror@plt+0x254>
  402414:	ldr	w20, [sp, #132]
  402418:	ldr	w21, [sp, #216]
  40241c:	ldr	x28, [sp, #120]
  402420:	b	402024 <ferror@plt+0xca4>
  402424:	mov	x21, x23
  402428:	ldr	x23, [sp, #104]
  40242c:	ldr	x19, [sp, #160]
  402430:	ldr	x20, [sp, #176]
  402434:	b	401e50 <ferror@plt+0xad0>
  402438:	ldr	w20, [sp, #132]
  40243c:	cmp	w1, #0x4
  402440:	ldr	w21, [sp, #216]
  402444:	ldr	x28, [sp, #120]
  402448:	ldr	x19, [sp, #136]
  40244c:	b.ne	402004 <ferror@plt+0xc84>  // b.any
  402450:	adrp	x0, 418000 <warn@@Base+0x14818>
  402454:	add	x0, x0, #0x428
  402458:	str	x25, [sp, #96]
  40245c:	ldr	x2, [x0]
  402460:	mov	x0, x25
  402464:	blr	x2
  402468:	ldp	w1, w2, [x26, #232]
  40246c:	ldr	x5, [sp, #96]
  402470:	cbz	w1, 40249c <ferror@plt+0x111c>
  402474:	orr	w1, w1, w0
  402478:	cbnz	w2, 4024a4 <ferror@plt+0x1124>
  40247c:	cmp	w0, w1
  402480:	b.eq	402024 <ferror@plt+0xca4>  // b.none
  402484:	adrp	x3, 418000 <warn@@Base+0x14818>
  402488:	mov	x0, x5
  40248c:	mov	w2, #0x4                   	// #4
  402490:	ldr	x3, [x3, #1072]
  402494:	blr	x3
  402498:	b	402024 <ferror@plt+0xca4>
  40249c:	cbz	w2, 402024 <ferror@plt+0xca4>
  4024a0:	mov	w1, w0
  4024a4:	bic	w1, w1, w2
  4024a8:	b	40247c <ferror@plt+0x10fc>
  4024ac:	mov	x29, #0x0                   	// #0
  4024b0:	mov	x30, #0x0                   	// #0
  4024b4:	mov	x5, x0
  4024b8:	ldr	x1, [sp]
  4024bc:	add	x2, sp, #0x8
  4024c0:	mov	x6, sp
  4024c4:	movz	x0, #0x0, lsl #48
  4024c8:	movk	x0, #0x0, lsl #32
  4024cc:	movk	x0, #0x40, lsl #16
  4024d0:	movk	x0, #0x1390
  4024d4:	movz	x3, #0x0, lsl #48
  4024d8:	movk	x3, #0x0, lsl #32
  4024dc:	movk	x3, #0x40, lsl #16
  4024e0:	movk	x3, #0x5210
  4024e4:	movz	x4, #0x0, lsl #48
  4024e8:	movk	x4, #0x0, lsl #32
  4024ec:	movk	x4, #0x40, lsl #16
  4024f0:	movk	x4, #0x5290
  4024f4:	bl	4011c0 <__libc_start_main@plt>
  4024f8:	bl	401260 <abort@plt>
  4024fc:	adrp	x0, 417000 <warn@@Base+0x13818>
  402500:	ldr	x0, [x0, #4064]
  402504:	cbz	x0, 40250c <ferror@plt+0x118c>
  402508:	b	401240 <__gmon_start__@plt>
  40250c:	ret
  402510:	adrp	x0, 418000 <warn@@Base+0x14818>
  402514:	add	x0, x0, #0x300
  402518:	adrp	x1, 418000 <warn@@Base+0x14818>
  40251c:	add	x1, x1, #0x300
  402520:	cmp	x1, x0
  402524:	b.eq	40253c <ferror@plt+0x11bc>  // b.none
  402528:	adrp	x1, 405000 <warn@@Base+0x1818>
  40252c:	ldr	x1, [x1, #696]
  402530:	cbz	x1, 40253c <ferror@plt+0x11bc>
  402534:	mov	x16, x1
  402538:	br	x16
  40253c:	ret
  402540:	adrp	x0, 418000 <warn@@Base+0x14818>
  402544:	add	x0, x0, #0x300
  402548:	adrp	x1, 418000 <warn@@Base+0x14818>
  40254c:	add	x1, x1, #0x300
  402550:	sub	x1, x1, x0
  402554:	lsr	x2, x1, #63
  402558:	add	x1, x2, x1, asr #3
  40255c:	cmp	xzr, x1, asr #1
  402560:	asr	x1, x1, #1
  402564:	b.eq	40257c <ferror@plt+0x11fc>  // b.none
  402568:	adrp	x2, 405000 <warn@@Base+0x1818>
  40256c:	ldr	x2, [x2, #704]
  402570:	cbz	x2, 40257c <ferror@plt+0x11fc>
  402574:	mov	x16, x2
  402578:	br	x16
  40257c:	ret
  402580:	stp	x29, x30, [sp, #-32]!
  402584:	mov	x29, sp
  402588:	str	x19, [sp, #16]
  40258c:	adrp	x19, 418000 <warn@@Base+0x14818>
  402590:	ldrb	w0, [x19, #808]
  402594:	cbnz	w0, 4025a4 <ferror@plt+0x1224>
  402598:	bl	402510 <ferror@plt+0x1190>
  40259c:	mov	w0, #0x1                   	// #1
  4025a0:	strb	w0, [x19, #808]
  4025a4:	ldr	x19, [sp, #16]
  4025a8:	ldp	x29, x30, [sp], #32
  4025ac:	ret
  4025b0:	b	402540 <ferror@plt+0x11c0>
  4025b4:	nop
  4025b8:	stp	x29, x30, [sp, #-48]!
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	mov	x29, sp
  4025c4:	str	x21, [sp, #32]
  4025c8:	adrp	x21, 418000 <warn@@Base+0x14818>
  4025cc:	stp	x19, x20, [sp, #16]
  4025d0:	mov	x19, x0
  4025d4:	mov	w20, w1
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	adrp	x1, 405000 <warn@@Base+0x1818>
  4025e0:	add	x1, x1, #0x2c8
  4025e4:	bl	401310 <dcgettext@plt>
  4025e8:	ldr	x2, [x21, #368]
  4025ec:	mov	x1, x0
  4025f0:	mov	x0, x19
  4025f4:	bl	401360 <fprintf@plt>
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	adrp	x1, 405000 <warn@@Base+0x1818>
  402600:	mov	x0, #0x0                   	// #0
  402604:	add	x1, x1, #0x2f0
  402608:	bl	401310 <dcgettext@plt>
  40260c:	mov	x1, x0
  402610:	mov	x0, x19
  402614:	bl	401360 <fprintf@plt>
  402618:	mov	w2, #0x5                   	// #5
  40261c:	adrp	x1, 405000 <warn@@Base+0x1818>
  402620:	mov	x0, #0x0                   	// #0
  402624:	add	x1, x1, #0x318
  402628:	bl	401310 <dcgettext@plt>
  40262c:	mov	x1, x0
  402630:	mov	x0, x19
  402634:	bl	401360 <fprintf@plt>
  402638:	mov	w2, #0x5                   	// #5
  40263c:	adrp	x1, 405000 <warn@@Base+0x1818>
  402640:	mov	x0, #0x0                   	// #0
  402644:	add	x1, x1, #0x330
  402648:	bl	401310 <dcgettext@plt>
  40264c:	mov	x1, x0
  402650:	mov	x0, x19
  402654:	bl	401360 <fprintf@plt>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 405000 <warn@@Base+0x1818>
  402660:	mov	x0, #0x0                   	// #0
  402664:	add	x1, x1, #0x4a8
  402668:	bl	401310 <dcgettext@plt>
  40266c:	mov	x1, x0
  402670:	mov	x0, x19
  402674:	bl	401360 <fprintf@plt>
  402678:	mov	w2, #0x5                   	// #5
  40267c:	adrp	x1, 405000 <warn@@Base+0x1818>
  402680:	mov	x0, #0x0                   	// #0
  402684:	add	x1, x1, #0x568
  402688:	bl	401310 <dcgettext@plt>
  40268c:	mov	x1, x0
  402690:	ldr	x2, [x21, #368]
  402694:	mov	x0, x19
  402698:	bl	401360 <fprintf@plt>
  40269c:	cbz	w20, 4026a8 <ferror@plt+0x1328>
  4026a0:	mov	w0, w20
  4026a4:	bl	401110 <exit@plt>
  4026a8:	mov	w2, #0x5                   	// #5
  4026ac:	adrp	x1, 405000 <warn@@Base+0x1818>
  4026b0:	mov	x0, #0x0                   	// #0
  4026b4:	add	x1, x1, #0x5e0
  4026b8:	bl	401310 <dcgettext@plt>
  4026bc:	mov	x1, x0
  4026c0:	adrp	x2, 405000 <warn@@Base+0x1818>
  4026c4:	mov	x0, x19
  4026c8:	add	x2, x2, #0x5f8
  4026cc:	bl	401360 <fprintf@plt>
  4026d0:	b	4026a0 <ferror@plt+0x1320>
  4026d4:	nop
  4026d8:	stp	x29, x30, [sp, #-32]!
  4026dc:	adrp	x1, 405000 <warn@@Base+0x1818>
  4026e0:	add	x1, x1, #0x620
  4026e4:	mov	x29, sp
  4026e8:	stp	x19, x20, [sp, #16]
  4026ec:	mov	x19, x0
  4026f0:	mov	w20, #0x3                   	// #3
  4026f4:	bl	4011e0 <strcasecmp@plt>
  4026f8:	cbz	w0, 402788 <ferror@plt+0x1408>
  4026fc:	adrp	x1, 405000 <warn@@Base+0x1818>
  402700:	mov	x0, x19
  402704:	add	x1, x1, #0x628
  402708:	mov	w20, #0x6                   	// #6
  40270c:	bl	4011e0 <strcasecmp@plt>
  402710:	cbz	w0, 402788 <ferror@plt+0x1408>
  402714:	adrp	x1, 405000 <warn@@Base+0x1818>
  402718:	mov	x0, x19
  40271c:	add	x1, x1, #0x630
  402720:	mov	w20, #0xb4                  	// #180
  402724:	bl	4011e0 <strcasecmp@plt>
  402728:	cbz	w0, 402788 <ferror@plt+0x1408>
  40272c:	adrp	x1, 405000 <warn@@Base+0x1818>
  402730:	mov	x0, x19
  402734:	add	x1, x1, #0x638
  402738:	mov	w20, #0xb5                  	// #181
  40273c:	bl	4011e0 <strcasecmp@plt>
  402740:	cbz	w0, 402788 <ferror@plt+0x1408>
  402744:	adrp	x1, 405000 <warn@@Base+0x1818>
  402748:	mov	x0, x19
  40274c:	add	x1, x1, #0x640
  402750:	mov	w20, #0x3e                  	// #62
  402754:	bl	4011e0 <strcasecmp@plt>
  402758:	cbz	w0, 402788 <ferror@plt+0x1408>
  40275c:	adrp	x1, 405000 <warn@@Base+0x1818>
  402760:	mov	x0, x19
  402764:	add	x1, x1, #0x648
  402768:	bl	4011e0 <strcasecmp@plt>
  40276c:	cbz	w0, 402788 <ferror@plt+0x1408>
  402770:	mov	x0, x19
  402774:	adrp	x1, 405000 <warn@@Base+0x1818>
  402778:	add	x1, x1, #0x650
  40277c:	bl	4011e0 <strcasecmp@plt>
  402780:	mov	w20, w0
  402784:	cbnz	w0, 402798 <ferror@plt+0x1418>
  402788:	mov	w0, w20
  40278c:	ldp	x19, x20, [sp, #16]
  402790:	ldp	x29, x30, [sp], #32
  402794:	ret
  402798:	mov	w2, #0x5                   	// #5
  40279c:	adrp	x1, 405000 <warn@@Base+0x1818>
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	add	x1, x1, #0x658
  4027a8:	bl	401310 <dcgettext@plt>
  4027ac:	mov	w20, #0xffffffff            	// #-1
  4027b0:	mov	x1, x19
  4027b4:	bl	403210 <error@@Base>
  4027b8:	b	402788 <ferror@plt+0x1408>
  4027bc:	nop
  4027c0:	stp	x29, x30, [sp, #-80]!
  4027c4:	mov	x29, sp
  4027c8:	stp	x19, x20, [sp, #16]
  4027cc:	mov	x20, x1
  4027d0:	stp	x21, x22, [sp, #32]
  4027d4:	mov	x21, x0
  4027d8:	adrp	x22, 418000 <warn@@Base+0x14818>
  4027dc:	mov	x0, x1
  4027e0:	add	x19, x22, #0x330
  4027e4:	stp	x23, x24, [sp, #48]
  4027e8:	bl	401130 <ftell@plt>
  4027ec:	mov	x3, x20
  4027f0:	mov	x23, x0
  4027f4:	mov	x2, #0x1                   	// #1
  4027f8:	mov	x0, x19
  4027fc:	mov	x1, #0x10                  	// #16
  402800:	bl	4012b0 <fread@plt>
  402804:	cmp	x0, #0x1
  402808:	b.eq	402840 <ferror@plt+0x14c0>  // b.none
  40280c:	mov	w2, #0x5                   	// #5
  402810:	adrp	x1, 405000 <warn@@Base+0x1818>
  402814:	mov	x0, #0x0                   	// #0
  402818:	add	x1, x1, #0x678
  40281c:	bl	401310 <dcgettext@plt>
  402820:	mov	x1, x21
  402824:	bl	403210 <error@@Base>
  402828:	mov	w0, #0x1                   	// #1
  40282c:	ldp	x19, x20, [sp, #16]
  402830:	ldp	x21, x22, [sp, #32]
  402834:	ldp	x23, x24, [sp, #48]
  402838:	ldp	x29, x30, [sp], #80
  40283c:	ret
  402840:	ldr	w1, [x22, #816]
  402844:	mov	w0, #0x457f                	// #17791
  402848:	movk	w0, #0x464c, lsl #16
  40284c:	cmp	w1, w0
  402850:	b.ne	40280c <ferror@plt+0x148c>  // b.any
  402854:	stp	x25, x26, [sp, #64]
  402858:	ldrb	w0, [x19, #5]
  40285c:	cmp	w0, #0x2
  402860:	b.eq	4028c0 <ferror@plt+0x1540>  // b.none
  402864:	adrp	x1, 403000 <ferror@plt+0x1c80>
  402868:	adrp	x0, 403000 <ferror@plt+0x1c80>
  40286c:	add	x1, x1, #0x8b8
  402870:	add	x0, x0, #0xa28
  402874:	adrp	x25, 418000 <warn@@Base+0x14818>
  402878:	adrp	x22, 418000 <warn@@Base+0x14818>
  40287c:	ldrb	w24, [x19, #4]
  402880:	str	x1, [x25, #1072]
  402884:	str	x0, [x22, #1064]
  402888:	cmp	w24, #0x1
  40288c:	b.eq	4028d4 <ferror@plt+0x1554>  // b.none
  402890:	cmp	w24, #0x2
  402894:	b.ne	4028b8 <ferror@plt+0x1538>  // b.any
  402898:	add	x26, x19, #0xb0
  40289c:	mov	x3, x20
  4028a0:	mov	x0, x26
  4028a4:	mov	x2, #0x1                   	// #1
  4028a8:	mov	x1, #0x30                  	// #48
  4028ac:	bl	4012b0 <fread@plt>
  4028b0:	cmp	x0, #0x1
  4028b4:	b.eq	402b58 <ferror@plt+0x17d8>  // b.none
  4028b8:	ldp	x25, x26, [sp, #64]
  4028bc:	b	40280c <ferror@plt+0x148c>
  4028c0:	adrp	x1, 403000 <ferror@plt+0x1c80>
  4028c4:	adrp	x0, 403000 <ferror@plt+0x1c80>
  4028c8:	add	x1, x1, #0x978
  4028cc:	add	x0, x0, #0x2e0
  4028d0:	b	402874 <ferror@plt+0x14f4>
  4028d4:	add	x24, x19, #0x70
  4028d8:	mov	x3, x20
  4028dc:	mov	x0, x24
  4028e0:	mov	x2, #0x1                   	// #1
  4028e4:	mov	x1, #0x24                  	// #36
  4028e8:	bl	4012b0 <fread@plt>
  4028ec:	cmp	x0, #0x1
  4028f0:	b.ne	4028b8 <ferror@plt+0x1538>  // b.any
  4028f4:	ldr	x2, [x22, #1064]
  4028f8:	mov	w1, #0x2                   	// #2
  4028fc:	mov	x0, x24
  402900:	blr	x2
  402904:	strh	w0, [x19, #56]
  402908:	ldr	x2, [x22, #1064]
  40290c:	mov	w1, #0x2                   	// #2
  402910:	add	x0, x19, #0x72
  402914:	blr	x2
  402918:	strh	w0, [x19, #58]
  40291c:	ldr	x2, [x22, #1064]
  402920:	mov	w1, #0x4                   	// #4
  402924:	add	x0, x19, #0x74
  402928:	blr	x2
  40292c:	str	x0, [x19, #40]
  402930:	ldr	x2, [x22, #1064]
  402934:	mov	w1, #0x4                   	// #4
  402938:	add	x0, x19, #0x78
  40293c:	blr	x2
  402940:	str	x0, [x19, #16]
  402944:	ldr	x2, [x22, #1064]
  402948:	mov	w1, #0x4                   	// #4
  40294c:	add	x0, x19, #0x7c
  402950:	blr	x2
  402954:	str	x0, [x19, #24]
  402958:	ldr	x2, [x22, #1064]
  40295c:	mov	w1, #0x4                   	// #4
  402960:	add	x0, x19, #0x80
  402964:	blr	x2
  402968:	str	x0, [x19, #32]
  40296c:	ldr	x2, [x22, #1064]
  402970:	mov	w1, #0x4                   	// #4
  402974:	add	x0, x19, #0x84
  402978:	blr	x2
  40297c:	str	x0, [x19, #48]
  402980:	ldr	x2, [x22, #1064]
  402984:	mov	w1, #0x2                   	// #2
  402988:	add	x0, x19, #0x88
  40298c:	blr	x2
  402990:	str	w0, [x19, #60]
  402994:	ldr	x2, [x22, #1064]
  402998:	mov	w1, #0x2                   	// #2
  40299c:	add	x0, x19, #0x8a
  4029a0:	blr	x2
  4029a4:	str	w0, [x19, #64]
  4029a8:	ldr	x2, [x22, #1064]
  4029ac:	mov	w1, #0x2                   	// #2
  4029b0:	add	x0, x19, #0x8c
  4029b4:	blr	x2
  4029b8:	str	w0, [x19, #68]
  4029bc:	ldr	x2, [x22, #1064]
  4029c0:	mov	w1, #0x2                   	// #2
  4029c4:	add	x0, x19, #0x8e
  4029c8:	blr	x2
  4029cc:	str	w0, [x19, #72]
  4029d0:	ldr	x2, [x22, #1064]
  4029d4:	mov	w1, #0x2                   	// #2
  4029d8:	add	x0, x19, #0x90
  4029dc:	blr	x2
  4029e0:	str	w0, [x19, #76]
  4029e4:	ldr	x2, [x22, #1064]
  4029e8:	add	x0, x19, #0x92
  4029ec:	mov	w1, #0x2                   	// #2
  4029f0:	blr	x2
  4029f4:	str	w0, [x19, #80]
  4029f8:	ldp	x2, x3, [x19]
  4029fc:	stp	x2, x3, [x19, #96]
  402a00:	mov	x1, x23
  402a04:	mov	x0, x20
  402a08:	mov	w2, #0x0                   	// #0
  402a0c:	bl	401250 <fseek@plt>
  402a10:	cbnz	w0, 402c68 <ferror@plt+0x18e8>
  402a14:	ldrb	w0, [x19, #6]
  402a18:	cmp	w0, #0x1
  402a1c:	b.ne	402c90 <ferror@plt+0x1910>  // b.any
  402a20:	adrp	x22, 418000 <warn@@Base+0x14818>
  402a24:	add	x22, x22, #0x170
  402a28:	ldrh	w23, [x19, #58]
  402a2c:	ldr	w1, [x22, #8]
  402a30:	cmp	w23, w1
  402a34:	b.eq	402cd0 <ferror@plt+0x1950>  // b.none
  402a38:	ldr	w24, [x22, #12]
  402a3c:	ldrb	w26, [x19, #4]
  402a40:	cmn	w24, #0x1
  402a44:	b.eq	402cec <ferror@plt+0x196c>  // b.none
  402a48:	cmp	w26, w24
  402a4c:	cset	w0, ne  // ne = any
  402a50:	cmp	w24, #0x3
  402a54:	csel	w0, w0, wzr, ne  // ne = any
  402a58:	cbnz	w0, 402da0 <ferror@plt+0x1a20>
  402a5c:	ldr	w24, [x22, #16]
  402a60:	cmp	w26, w24
  402a64:	ccmp	w24, #0x3, #0x4, ne  // ne = any
  402a68:	b.ne	402de0 <ferror@plt+0x1a60>  // b.any
  402a6c:	ldr	w24, [x22, #20]
  402a70:	cmp	w23, w24
  402a74:	ccmn	w24, #0x1, #0x4, ne  // ne = any
  402a78:	b.ne	402df0 <ferror@plt+0x1a70>  // b.any
  402a7c:	ldr	w23, [x22, #24]
  402a80:	ldrh	w24, [x19, #56]
  402a84:	cmp	w24, w23
  402a88:	ccmn	w23, #0x1, #0x4, ne  // ne = any
  402a8c:	b.ne	402e20 <ferror@plt+0x1aa0>  // b.any
  402a90:	ldr	w23, [x22, #28]
  402a94:	ldrb	w24, [x19, #7]
  402a98:	cmp	w24, w23
  402a9c:	ccmn	w23, #0x1, #0x4, ne  // ne = any
  402aa0:	b.ne	402e64 <ferror@plt+0x1ae4>  // b.any
  402aa4:	cmp	w26, #0x1
  402aa8:	b.ne	402d20 <ferror@plt+0x19a0>  // b.any
  402aac:	cmn	w1, #0x1
  402ab0:	b.eq	402ac8 <ferror@plt+0x1748>  // b.none
  402ab4:	ldr	x3, [x25, #1072]
  402ab8:	sxtw	x1, w1
  402abc:	add	x0, x19, #0x72
  402ac0:	mov	w2, #0x2                   	// #2
  402ac4:	blr	x3
  402ac8:	ldr	w1, [x22, #32]
  402acc:	cmn	w1, #0x1
  402ad0:	b.eq	402ae8 <ferror@plt+0x1768>  // b.none
  402ad4:	ldr	x3, [x25, #1072]
  402ad8:	sxtw	x1, w1
  402adc:	add	x0, x19, #0x70
  402ae0:	mov	w2, #0x2                   	// #2
  402ae4:	blr	x3
  402ae8:	ldr	w0, [x22, #36]
  402aec:	cmn	w0, #0x1
  402af0:	b.eq	402af8 <ferror@plt+0x1778>  // b.none
  402af4:	strb	w0, [x19, #103]
  402af8:	mov	x3, x20
  402afc:	add	x0, x19, #0x60
  402b00:	mov	x2, #0x1                   	// #1
  402b04:	mov	x1, #0x34                  	// #52
  402b08:	bl	4012d0 <fwrite@plt>
  402b0c:	cmp	x0, #0x1
  402b10:	cset	w0, eq  // eq = none
  402b14:	cbnz	w0, 402cd0 <ferror@plt+0x1950>
  402b18:	adrp	x1, 405000 <warn@@Base+0x1818>
  402b1c:	add	x1, x1, #0x7c8
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	mov	x0, #0x0                   	// #0
  402b28:	bl	401310 <dcgettext@plt>
  402b2c:	mov	x19, x0
  402b30:	bl	401340 <__errno_location@plt>
  402b34:	ldr	w0, [x0]
  402b38:	bl	401230 <strerror@plt>
  402b3c:	mov	x2, x0
  402b40:	mov	x1, x21
  402b44:	mov	x0, x19
  402b48:	bl	403210 <error@@Base>
  402b4c:	mov	w0, #0x1                   	// #1
  402b50:	ldp	x25, x26, [sp, #64]
  402b54:	b	40282c <ferror@plt+0x14ac>
  402b58:	ldr	x2, [x22, #1064]
  402b5c:	mov	w1, w24
  402b60:	mov	x0, x26
  402b64:	blr	x2
  402b68:	strh	w0, [x19, #56]
  402b6c:	ldr	x2, [x22, #1064]
  402b70:	mov	w1, w24
  402b74:	add	x0, x19, #0xb2
  402b78:	blr	x2
  402b7c:	strh	w0, [x19, #58]
  402b80:	ldr	x2, [x22, #1064]
  402b84:	mov	w1, #0x4                   	// #4
  402b88:	add	x0, x19, #0xb4
  402b8c:	blr	x2
  402b90:	str	x0, [x19, #40]
  402b94:	ldr	x2, [x22, #1064]
  402b98:	mov	w1, #0x8                   	// #8
  402b9c:	add	x0, x19, #0xb8
  402ba0:	blr	x2
  402ba4:	str	x0, [x19, #16]
  402ba8:	ldr	x2, [x22, #1064]
  402bac:	mov	w1, #0x8                   	// #8
  402bb0:	add	x0, x19, #0xc0
  402bb4:	blr	x2
  402bb8:	str	x0, [x19, #24]
  402bbc:	ldr	x2, [x22, #1064]
  402bc0:	mov	w1, #0x8                   	// #8
  402bc4:	add	x0, x19, #0xc8
  402bc8:	blr	x2
  402bcc:	str	x0, [x19, #32]
  402bd0:	ldr	x2, [x22, #1064]
  402bd4:	mov	w1, #0x4                   	// #4
  402bd8:	add	x0, x19, #0xd0
  402bdc:	blr	x2
  402be0:	str	x0, [x19, #48]
  402be4:	ldr	x2, [x22, #1064]
  402be8:	mov	w1, w24
  402bec:	add	x0, x19, #0xd4
  402bf0:	blr	x2
  402bf4:	str	w0, [x19, #60]
  402bf8:	ldr	x2, [x22, #1064]
  402bfc:	mov	w1, w24
  402c00:	add	x0, x19, #0xd6
  402c04:	blr	x2
  402c08:	str	w0, [x19, #64]
  402c0c:	ldr	x2, [x22, #1064]
  402c10:	mov	w1, w24
  402c14:	add	x0, x19, #0xd8
  402c18:	blr	x2
  402c1c:	str	w0, [x19, #68]
  402c20:	ldr	x2, [x22, #1064]
  402c24:	mov	w1, w24
  402c28:	add	x0, x19, #0xda
  402c2c:	blr	x2
  402c30:	str	w0, [x19, #72]
  402c34:	ldr	x2, [x22, #1064]
  402c38:	mov	w1, w24
  402c3c:	add	x0, x19, #0xdc
  402c40:	blr	x2
  402c44:	str	w0, [x19, #76]
  402c48:	ldr	x2, [x22, #1064]
  402c4c:	mov	w1, w24
  402c50:	add	x0, x19, #0xde
  402c54:	blr	x2
  402c58:	str	w0, [x19, #80]
  402c5c:	ldp	x2, x3, [x19]
  402c60:	stp	x2, x3, [x19, #160]
  402c64:	b	402a00 <ferror@plt+0x1680>
  402c68:	mov	w2, #0x5                   	// #5
  402c6c:	adrp	x1, 405000 <warn@@Base+0x1818>
  402c70:	mov	x0, #0x0                   	// #0
  402c74:	add	x1, x1, #0x698
  402c78:	bl	401310 <dcgettext@plt>
  402c7c:	mov	x1, x21
  402c80:	bl	403210 <error@@Base>
  402c84:	ldrb	w0, [x19, #6]
  402c88:	cmp	w0, #0x1
  402c8c:	b.eq	402a20 <ferror@plt+0x16a0>  // b.none
  402c90:	mov	w2, #0x5                   	// #5
  402c94:	adrp	x1, 405000 <warn@@Base+0x1818>
  402c98:	mov	x0, #0x0                   	// #0
  402c9c:	add	x1, x1, #0x6c0
  402ca0:	bl	401310 <dcgettext@plt>
  402ca4:	ldrb	w2, [x19, #6]
  402ca8:	mov	x1, x21
  402cac:	mov	w3, #0x1                   	// #1
  402cb0:	bl	403210 <error@@Base>
  402cb4:	mov	w0, #0x1                   	// #1
  402cb8:	ldp	x19, x20, [sp, #16]
  402cbc:	ldp	x21, x22, [sp, #32]
  402cc0:	ldp	x23, x24, [sp, #48]
  402cc4:	ldp	x25, x26, [sp, #64]
  402cc8:	ldp	x29, x30, [sp], #80
  402ccc:	ret
  402cd0:	mov	w0, #0x0                   	// #0
  402cd4:	ldp	x19, x20, [sp, #16]
  402cd8:	ldp	x21, x22, [sp, #32]
  402cdc:	ldp	x23, x24, [sp, #48]
  402ce0:	ldp	x25, x26, [sp, #64]
  402ce4:	ldp	x29, x30, [sp], #80
  402ce8:	ret
  402cec:	cmp	w23, #0xb5
  402cf0:	b.hi	402d94 <ferror@plt+0x1a14>  // b.pmore
  402cf4:	cmp	w23, #0xb3
  402cf8:	b.hi	402e50 <ferror@plt+0x1ad0>  // b.pmore
  402cfc:	cmp	w23, #0x3
  402d00:	b.eq	402d0c <ferror@plt+0x198c>  // b.none
  402d04:	cmp	w23, #0x6
  402d08:	b.ne	402d94 <ferror@plt+0x1a14>  // b.any
  402d0c:	cmp	w26, #0x1
  402d10:	mov	w24, #0x1                   	// #1
  402d14:	cset	w0, ne  // ne = any
  402d18:	str	w24, [x22, #12]
  402d1c:	b	402a58 <ferror@plt+0x16d8>
  402d20:	cmp	w26, #0x2
  402d24:	b.ne	402e74 <ferror@plt+0x1af4>  // b.any
  402d28:	cmn	w1, #0x1
  402d2c:	b.eq	402d44 <ferror@plt+0x19c4>  // b.none
  402d30:	ldr	x3, [x25, #1072]
  402d34:	mov	w2, w26
  402d38:	sxtw	x1, w1
  402d3c:	add	x0, x19, #0xb2
  402d40:	blr	x3
  402d44:	ldr	w1, [x22, #32]
  402d48:	cmn	w1, #0x1
  402d4c:	b.eq	402d64 <ferror@plt+0x19e4>  // b.none
  402d50:	ldr	x3, [x25, #1072]
  402d54:	sxtw	x1, w1
  402d58:	add	x0, x19, #0xb0
  402d5c:	mov	w2, #0x2                   	// #2
  402d60:	blr	x3
  402d64:	ldr	w0, [x22, #36]
  402d68:	cmn	w0, #0x1
  402d6c:	b.eq	402d74 <ferror@plt+0x19f4>  // b.none
  402d70:	strb	w0, [x19, #167]
  402d74:	mov	x3, x20
  402d78:	add	x0, x19, #0xa0
  402d7c:	mov	x2, #0x1                   	// #1
  402d80:	mov	x1, #0x40                  	// #64
  402d84:	bl	4012d0 <fwrite@plt>
  402d88:	cmp	x0, #0x1
  402d8c:	cset	w0, eq  // eq = none
  402d90:	b	402b14 <ferror@plt+0x1794>
  402d94:	mov	w0, #0x3                   	// #3
  402d98:	str	w0, [x22, #12]
  402d9c:	b	402a5c <ferror@plt+0x16dc>
  402da0:	adrp	x1, 405000 <warn@@Base+0x1818>
  402da4:	add	x1, x1, #0x6f0
  402da8:	mov	w2, #0x5                   	// #5
  402dac:	mov	x0, #0x0                   	// #0
  402db0:	bl	401310 <dcgettext@plt>
  402db4:	mov	w3, w24
  402db8:	mov	w2, w26
  402dbc:	mov	x1, x21
  402dc0:	bl	403210 <error@@Base>
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	ldp	x19, x20, [sp, #16]
  402dcc:	ldp	x21, x22, [sp, #32]
  402dd0:	ldp	x23, x24, [sp, #48]
  402dd4:	ldp	x25, x26, [sp, #64]
  402dd8:	ldp	x29, x30, [sp], #80
  402ddc:	ret
  402de0:	adrp	x1, 405000 <warn@@Base+0x1818>
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	add	x1, x1, #0x720
  402dec:	b	402dac <ferror@plt+0x1a2c>
  402df0:	mov	w2, #0x5                   	// #5
  402df4:	adrp	x1, 405000 <warn@@Base+0x1818>
  402df8:	mov	x0, #0x0                   	// #0
  402dfc:	add	x1, x1, #0x750
  402e00:	bl	401310 <dcgettext@plt>
  402e04:	mov	w3, w24
  402e08:	mov	w2, w23
  402e0c:	mov	x1, x21
  402e10:	bl	403210 <error@@Base>
  402e14:	mov	w0, #0x1                   	// #1
  402e18:	ldp	x25, x26, [sp, #64]
  402e1c:	b	40282c <ferror@plt+0x14ac>
  402e20:	adrp	x1, 405000 <warn@@Base+0x1818>
  402e24:	add	x1, x1, #0x778
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	mov	x0, #0x0                   	// #0
  402e30:	bl	401310 <dcgettext@plt>
  402e34:	mov	w3, w23
  402e38:	mov	w2, w24
  402e3c:	mov	x1, x21
  402e40:	bl	403210 <error@@Base>
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	ldp	x25, x26, [sp, #64]
  402e4c:	b	40282c <ferror@plt+0x14ac>
  402e50:	cmp	w26, #0x2
  402e54:	mov	w24, #0x2                   	// #2
  402e58:	cset	w0, ne  // ne = any
  402e5c:	str	w24, [x22, #12]
  402e60:	b	402a58 <ferror@plt+0x16d8>
  402e64:	adrp	x1, 405000 <warn@@Base+0x1818>
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	add	x1, x1, #0x7a0
  402e70:	b	402e2c <ferror@plt+0x1aac>
  402e74:	bl	401260 <abort@plt>
  402e78:	stp	x29, x30, [sp, #-416]!
  402e7c:	mov	w3, w2
  402e80:	mov	w4, #0x0                   	// #0
  402e84:	movi	v0.4s, #0x0
  402e88:	mov	x29, sp
  402e8c:	add	x5, sp, #0x200
  402e90:	stp	x19, x20, [sp, #16]
  402e94:	mov	x20, x1
  402e98:	stp	x21, x22, [sp, #32]
  402e9c:	stp	x23, x24, [sp, #48]
  402ea0:	mov	x24, x0
  402ea4:	mov	w23, w2
  402ea8:	stp	x25, x26, [sp, #64]
  402eac:	mov	x2, x1
  402eb0:	add	x26, sp, #0x100
  402eb4:	mov	x1, x0
  402eb8:	add	x0, sp, #0x60
  402ebc:	stur	q0, [x5, #-232]
  402ec0:	str	q0, [sp, #96]
  402ec4:	stur	q0, [sp, #120]
  402ec8:	str	xzr, [sp, #144]
  402ecc:	str	q0, [sp, #256]
  402ed0:	str	xzr, [sp, #304]
  402ed4:	bl	403dc0 <warn@@Base+0x5d8>
  402ed8:	cbnz	w0, 403080 <ferror@plt+0x1d00>
  402edc:	adrp	x22, 418000 <warn@@Base+0x14818>
  402ee0:	adrp	x25, 405000 <warn@@Base+0x1818>
  402ee4:	mov	w21, w0
  402ee8:	add	x22, x22, #0x330
  402eec:	add	x25, x25, #0x898
  402ef0:	stp	x27, x28, [sp, #80]
  402ef4:	b	402f5c <ferror@plt+0x1bdc>
  402ef8:	add	x26, sp, #0x100
  402efc:	str	x0, [x22, #224]
  402f00:	mov	x1, x26
  402f04:	add	x0, sp, #0x60
  402f08:	bl	4042b8 <warn@@Base+0xad0>
  402f0c:	mov	x28, x0
  402f10:	cbz	x0, 402fd8 <ferror@plt+0x1c58>
  402f14:	bl	401100 <strlen@plt>
  402f18:	mov	x27, x0
  402f1c:	mov	x2, x28
  402f20:	mov	x1, x26
  402f24:	add	x0, sp, #0x60
  402f28:	bl	404620 <warn@@Base+0xe38>
  402f2c:	mov	x19, x0
  402f30:	cbz	x0, 402fd8 <ferror@plt+0x1c58>
  402f34:	cbnz	w23, 402ffc <ferror@plt+0x1c7c>
  402f38:	ldr	x2, [sp, #168]
  402f3c:	mov	x1, x20
  402f40:	ldr	x3, [x22, #224]
  402f44:	add	x2, x2, x3
  402f48:	str	x2, [sp, #168]
  402f4c:	bl	4027c0 <ferror@plt+0x1440>
  402f50:	orr	w21, w21, w0
  402f54:	mov	x0, x19
  402f58:	bl	4012c0 <free@plt>
  402f5c:	ldr	x1, [sp, #168]
  402f60:	mov	x0, x20
  402f64:	mov	w2, #0x0                   	// #0
  402f68:	bl	401250 <fseek@plt>
  402f6c:	cbnz	w0, 4030bc <ferror@plt+0x1d3c>
  402f70:	mov	x3, x20
  402f74:	add	x0, sp, #0xb8
  402f78:	mov	x2, #0x3c                  	// #60
  402f7c:	mov	x1, #0x1                   	// #1
  402f80:	bl	4012b0 <fread@plt>
  402f84:	cmp	x0, #0x3c
  402f88:	b.ne	4030fc <ferror@plt+0x1d7c>  // b.any
  402f8c:	ldrh	w0, [sp, #242]
  402f90:	cmp	w0, #0xa60
  402f94:	b.ne	40310c <ferror@plt+0x1d8c>  // b.any
  402f98:	ldr	x3, [sp, #168]
  402f9c:	add	x0, sp, #0xe8
  402fa0:	mov	w2, #0xa                   	// #10
  402fa4:	mov	x1, #0x0                   	// #0
  402fa8:	add	x3, x3, #0x3c
  402fac:	str	x3, [sp, #168]
  402fb0:	bl	4010f0 <strtoul@plt>
  402fb4:	tbz	w0, #0, 402ef8 <ferror@plt+0x1b78>
  402fb8:	add	x3, x0, #0x1
  402fbc:	add	x26, sp, #0x100
  402fc0:	add	x0, sp, #0x60
  402fc4:	mov	x1, x26
  402fc8:	str	x3, [x22, #224]
  402fcc:	bl	4042b8 <warn@@Base+0xad0>
  402fd0:	mov	x28, x0
  402fd4:	cbnz	x0, 402f14 <ferror@plt+0x1b94>
  402fd8:	mov	w2, #0x5                   	// #5
  402fdc:	adrp	x1, 405000 <warn@@Base+0x1818>
  402fe0:	add	x1, x1, #0x878
  402fe4:	bl	401310 <dcgettext@plt>
  402fe8:	mov	x1, x24
  402fec:	mov	w21, #0x1                   	// #1
  402ff0:	bl	403210 <error@@Base>
  402ff4:	ldp	x27, x28, [sp, #80]
  402ff8:	b	403084 <ferror@plt+0x1d04>
  402ffc:	ldr	x1, [sp, #160]
  403000:	cbz	x1, 40302c <ferror@plt+0x1cac>
  403004:	ldr	x0, [sp, #264]
  403008:	add	x1, x1, #0x3c
  40300c:	mov	w2, #0x0                   	// #0
  403010:	bl	401250 <fseek@plt>
  403014:	cbnz	w0, 403138 <ferror@plt+0x1db8>
  403018:	ldr	x1, [sp, #264]
  40301c:	mov	x0, x19
  403020:	bl	4027c0 <ferror@plt+0x1440>
  403024:	orr	w21, w21, w0
  403028:	b	402f54 <ferror@plt+0x1bd4>
  40302c:	mov	x1, x28
  403030:	mov	x2, x27
  403034:	mov	x0, x24
  403038:	bl	403cb0 <warn@@Base+0x4c8>
  40303c:	mov	x28, x0
  403040:	cbz	x0, 403078 <ferror@plt+0x1cf8>
  403044:	mov	x1, x25
  403048:	bl	401180 <fopen@plt>
  40304c:	mov	x27, x0
  403050:	cbz	x0, 403188 <ferror@plt+0x1e08>
  403054:	mov	x1, x0
  403058:	mov	x0, x19
  40305c:	bl	4027c0 <ferror@plt+0x1440>
  403060:	orr	w21, w21, w0
  403064:	mov	x0, x27
  403068:	bl	401170 <fclose@plt>
  40306c:	mov	x0, x28
  403070:	bl	4012c0 <free@plt>
  403074:	b	402f54 <ferror@plt+0x1bd4>
  403078:	ldp	x27, x28, [sp, #80]
  40307c:	nop
  403080:	mov	w21, #0x1                   	// #1
  403084:	ldr	x0, [sp, #264]
  403088:	cbz	x0, 403090 <ferror@plt+0x1d10>
  40308c:	bl	401170 <fclose@plt>
  403090:	mov	x0, x26
  403094:	bl	404178 <warn@@Base+0x990>
  403098:	add	x0, sp, #0x60
  40309c:	bl	404178 <warn@@Base+0x990>
  4030a0:	mov	w0, w21
  4030a4:	ldp	x19, x20, [sp, #16]
  4030a8:	ldp	x21, x22, [sp, #32]
  4030ac:	ldp	x23, x24, [sp, #48]
  4030b0:	ldp	x25, x26, [sp, #64]
  4030b4:	ldp	x29, x30, [sp], #416
  4030b8:	ret
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	adrp	x1, 405000 <warn@@Base+0x1818>
  4030c4:	mov	x0, #0x0                   	// #0
  4030c8:	add	x1, x1, #0x7f0
  4030cc:	bl	401310 <dcgettext@plt>
  4030d0:	mov	w21, #0x1                   	// #1
  4030d4:	mov	x1, x24
  4030d8:	bl	403210 <error@@Base>
  4030dc:	mov	w0, w21
  4030e0:	ldp	x19, x20, [sp, #16]
  4030e4:	ldp	x21, x22, [sp, #32]
  4030e8:	ldp	x23, x24, [sp, #48]
  4030ec:	ldp	x25, x26, [sp, #64]
  4030f0:	ldp	x27, x28, [sp, #80]
  4030f4:	ldp	x29, x30, [sp], #416
  4030f8:	ret
  4030fc:	add	x26, sp, #0x100
  403100:	cbnz	x0, 403160 <ferror@plt+0x1de0>
  403104:	ldp	x27, x28, [sp, #80]
  403108:	b	403084 <ferror@plt+0x1d04>
  40310c:	mov	w2, #0x5                   	// #5
  403110:	adrp	x1, 405000 <warn@@Base+0x1818>
  403114:	mov	x0, #0x0                   	// #0
  403118:	add	x1, x1, #0x848
  40311c:	bl	401310 <dcgettext@plt>
  403120:	add	x26, sp, #0x100
  403124:	ldr	x1, [sp, #96]
  403128:	mov	w21, #0x1                   	// #1
  40312c:	bl	403210 <error@@Base>
  403130:	ldp	x27, x28, [sp, #80]
  403134:	b	403084 <ferror@plt+0x1d04>
  403138:	mov	w2, #0x5                   	// #5
  40313c:	adrp	x1, 405000 <warn@@Base+0x1818>
  403140:	mov	x0, #0x0                   	// #0
  403144:	add	x1, x1, #0x8c8
  403148:	bl	401310 <dcgettext@plt>
  40314c:	mov	w21, w23
  403150:	ldr	x1, [sp, #256]
  403154:	bl	403210 <error@@Base>
  403158:	ldp	x27, x28, [sp, #80]
  40315c:	b	403084 <ferror@plt+0x1d04>
  403160:	mov	w2, #0x5                   	// #5
  403164:	adrp	x1, 405000 <warn@@Base+0x1818>
  403168:	mov	x0, #0x0                   	// #0
  40316c:	add	x1, x1, #0x820
  403170:	bl	401310 <dcgettext@plt>
  403174:	mov	w21, #0x1                   	// #1
  403178:	mov	x1, x24
  40317c:	bl	403210 <error@@Base>
  403180:	ldp	x27, x28, [sp, #80]
  403184:	b	403084 <ferror@plt+0x1d04>
  403188:	mov	w2, #0x5                   	// #5
  40318c:	adrp	x1, 405000 <warn@@Base+0x1818>
  403190:	add	x1, x1, #0x8a0
  403194:	bl	401310 <dcgettext@plt>
  403198:	mov	x1, x28
  40319c:	bl	403210 <error@@Base>
  4031a0:	mov	x0, x28
  4031a4:	mov	w21, w23
  4031a8:	bl	4012c0 <free@plt>
  4031ac:	ldp	x27, x28, [sp, #80]
  4031b0:	b	403084 <ferror@plt+0x1d04>
  4031b4:	nop
  4031b8:	stp	x29, x30, [sp, #-16]!
  4031bc:	mov	x1, x0
  4031c0:	adrp	x2, 405000 <warn@@Base+0x1818>
  4031c4:	mov	x29, sp
  4031c8:	add	x2, x2, #0xcc8
  4031cc:	adrp	x0, 405000 <warn@@Base+0x1818>
  4031d0:	add	x0, x0, #0xce0
  4031d4:	bl	401330 <printf@plt>
  4031d8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4031dc:	add	x1, x1, #0xcf0
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	mov	x0, #0x0                   	// #0
  4031e8:	bl	401310 <dcgettext@plt>
  4031ec:	bl	401330 <printf@plt>
  4031f0:	adrp	x1, 405000 <warn@@Base+0x1818>
  4031f4:	add	x1, x1, #0xd28
  4031f8:	mov	w2, #0x5                   	// #5
  4031fc:	mov	x0, #0x0                   	// #0
  403200:	bl	401310 <dcgettext@plt>
  403204:	bl	401330 <printf@plt>
  403208:	mov	w0, #0x0                   	// #0
  40320c:	bl	401110 <exit@plt>

0000000000403210 <error@@Base>:
  403210:	stp	x29, x30, [sp, #-304]!
  403214:	adrp	x8, 418000 <warn@@Base+0x14818>
  403218:	mov	x29, sp
  40321c:	stp	x19, x20, [sp, #16]
  403220:	mov	x19, x0
  403224:	adrp	x20, 418000 <warn@@Base+0x14818>
  403228:	ldr	x0, [x8, #792]
  40322c:	str	x21, [sp, #32]
  403230:	str	q0, [sp, #112]
  403234:	str	q1, [sp, #128]
  403238:	str	q2, [sp, #144]
  40323c:	str	q3, [sp, #160]
  403240:	str	q4, [sp, #176]
  403244:	str	q5, [sp, #192]
  403248:	str	q6, [sp, #208]
  40324c:	str	q7, [sp, #224]
  403250:	stp	x1, x2, [sp, #248]
  403254:	stp	x3, x4, [sp, #264]
  403258:	stp	x5, x6, [sp, #280]
  40325c:	str	x7, [sp, #296]
  403260:	bl	4012f0 <fflush@plt>
  403264:	add	x5, sp, #0xf0
  403268:	add	x6, sp, #0x130
  40326c:	mov	w3, #0xffffff80            	// #-128
  403270:	mov	w4, #0xffffffc8            	// #-56
  403274:	ldr	x21, [x20, #768]
  403278:	mov	w2, #0x5                   	// #5
  40327c:	adrp	x1, 405000 <warn@@Base+0x1818>
  403280:	mov	x0, #0x0                   	// #0
  403284:	add	x1, x1, #0xdf0
  403288:	stp	x6, x6, [sp, #80]
  40328c:	str	x5, [sp, #96]
  403290:	stp	w4, w3, [sp, #104]
  403294:	bl	401310 <dcgettext@plt>
  403298:	adrp	x2, 418000 <warn@@Base+0x14818>
  40329c:	mov	x1, x0
  4032a0:	mov	x0, x21
  4032a4:	ldr	x2, [x2, #368]
  4032a8:	bl	401360 <fprintf@plt>
  4032ac:	ldp	x6, x7, [sp, #80]
  4032b0:	mov	x1, x19
  4032b4:	ldp	x4, x5, [sp, #96]
  4032b8:	add	x2, sp, #0x30
  4032bc:	ldr	x0, [x20, #768]
  4032c0:	stp	x6, x7, [sp, #48]
  4032c4:	stp	x4, x5, [sp, #64]
  4032c8:	bl	401320 <vfprintf@plt>
  4032cc:	ldp	x19, x20, [sp, #16]
  4032d0:	ldr	x21, [sp, #32]
  4032d4:	ldp	x29, x30, [sp], #304
  4032d8:	ret
  4032dc:	nop
  4032e0:	cmp	w1, #0x5
  4032e4:	b.eq	4033a0 <error@@Base+0x190>  // b.none
  4032e8:	stp	x29, x30, [sp, #-32]!
  4032ec:	mov	x29, sp
  4032f0:	str	x19, [sp, #16]
  4032f4:	mov	w19, w1
  4032f8:	b.gt	403334 <error@@Base+0x124>
  4032fc:	cmp	w1, #0x3
  403300:	b.eq	4033d0 <error@@Base+0x1c0>  // b.none
  403304:	cmp	w1, #0x4
  403308:	b.eq	4033f4 <error@@Base+0x1e4>  // b.none
  40330c:	cmp	w1, #0x1
  403310:	b.eq	403408 <error@@Base+0x1f8>  // b.none
  403314:	cmp	w1, #0x2
  403318:	b.ne	403464 <error@@Base+0x254>  // b.any
  40331c:	ldrh	w0, [x0]
  403320:	ldr	x19, [sp, #16]
  403324:	rev16	w0, w0
  403328:	and	x0, x0, #0xffff
  40332c:	ldp	x29, x30, [sp], #32
  403330:	ret
  403334:	cmp	w1, #0x7
  403338:	b.eq	403418 <error@@Base+0x208>  // b.none
  40333c:	cmp	w1, #0x8
  403340:	b.ne	403358 <error@@Base+0x148>  // b.any
  403344:	ldr	x0, [x0]
  403348:	ldr	x19, [sp, #16]
  40334c:	rev	x0, x0
  403350:	ldp	x29, x30, [sp], #32
  403354:	ret
  403358:	cmp	w1, #0x6
  40335c:	b.ne	403464 <error@@Base+0x254>  // b.any
  403360:	ldrb	w5, [x0, #3]
  403364:	ldrb	w4, [x0, #1]
  403368:	ldrb	w1, [x0, #4]
  40336c:	ldrb	w3, [x0, #2]
  403370:	lsl	x5, x5, #16
  403374:	ldrb	w2, [x0]
  403378:	lsl	x4, x4, #32
  40337c:	ldrb	w6, [x0, #5]
  403380:	orr	x0, x5, x1, lsl #8
  403384:	orr	x3, x4, x3, lsl #24
  403388:	orr	x0, x0, x3
  40338c:	orr	x1, x6, x2, lsl #40
  403390:	orr	x0, x0, x1
  403394:	ldr	x19, [sp, #16]
  403398:	ldp	x29, x30, [sp], #32
  40339c:	ret
  4033a0:	ldrb	w4, [x0, #2]
  4033a4:	ldrb	w3, [x0]
  4033a8:	ldrb	w1, [x0, #3]
  4033ac:	ldrb	w2, [x0, #1]
  4033b0:	lsl	x4, x4, #16
  4033b4:	lsl	x3, x3, #32
  4033b8:	ldrb	w5, [x0, #4]
  4033bc:	orr	x0, x4, x1, lsl #8
  4033c0:	orr	x1, x3, x2, lsl #24
  4033c4:	orr	x0, x0, x1
  4033c8:	orr	x0, x0, x5
  4033cc:	ret
  4033d0:	ldrb	w2, [x0]
  4033d4:	ldrb	w1, [x0, #1]
  4033d8:	ldrb	w3, [x0, #2]
  4033dc:	lsl	x0, x2, #16
  4033e0:	orr	x0, x0, x1, lsl #8
  4033e4:	orr	x0, x0, x3
  4033e8:	ldr	x19, [sp, #16]
  4033ec:	ldp	x29, x30, [sp], #32
  4033f0:	ret
  4033f4:	ldr	w0, [x0]
  4033f8:	ldr	x19, [sp, #16]
  4033fc:	rev	w0, w0
  403400:	ldp	x29, x30, [sp], #32
  403404:	ret
  403408:	ldrb	w0, [x0]
  40340c:	ldr	x19, [sp, #16]
  403410:	ldp	x29, x30, [sp], #32
  403414:	ret
  403418:	ldrb	w6, [x0, #4]
  40341c:	ldrb	w5, [x0, #2]
  403420:	ldrb	w1, [x0, #5]
  403424:	ldrb	w4, [x0, #3]
  403428:	lsl	x6, x6, #16
  40342c:	ldrb	w3, [x0]
  403430:	lsl	x5, x5, #32
  403434:	ldrb	w2, [x0, #1]
  403438:	orr	x1, x6, x1, lsl #8
  40343c:	orr	x4, x5, x4, lsl #24
  403440:	ldrb	w5, [x0, #6]
  403444:	lsl	x3, x3, #48
  403448:	orr	x0, x1, x4
  40344c:	orr	x1, x3, x2, lsl #40
  403450:	orr	x0, x0, x1
  403454:	orr	x0, x0, x5
  403458:	ldr	x19, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	mov	w2, #0x5                   	// #5
  403468:	adrp	x1, 405000 <warn@@Base+0x1818>
  40346c:	mov	x0, #0x0                   	// #0
  403470:	add	x1, x1, #0xe00
  403474:	bl	401310 <dcgettext@plt>
  403478:	mov	w1, w19
  40347c:	bl	403210 <error@@Base>
  403480:	bl	401260 <abort@plt>
  403484:	nop
  403488:	stp	x29, x30, [sp, #-96]!
  40348c:	mov	x29, sp
  403490:	stp	x19, x20, [sp, #16]
  403494:	mov	x19, x0
  403498:	add	x0, x0, #0x88
  40349c:	stp	x21, x22, [sp, #32]
  4034a0:	mov	w21, w1
  4034a4:	mov	w22, w2
  4034a8:	ldrb	w20, [x19, #146]
  4034ac:	mov	w2, #0xa                   	// #10
  4034b0:	strb	wzr, [x19, #146]
  4034b4:	mov	x1, #0x0                   	// #0
  4034b8:	bl	4010f0 <strtoul@plt>
  4034bc:	strb	w20, [x19, #146]
  4034c0:	mov	x20, x0
  4034c4:	tbnz	x0, #63, 403610 <error@@Base+0x400>
  4034c8:	add	x20, x0, #0x1
  4034cc:	ldr	x0, [x19, #72]
  4034d0:	and	x20, x20, #0xfffffffffffffffe
  4034d4:	add	x0, x0, #0x3c
  4034d8:	add	x0, x0, x20
  4034dc:	str	x0, [x19, #72]
  4034e0:	cbz	w22, 40357c <error@@Base+0x36c>
  4034e4:	cmp	x20, w21, uxtw
  4034e8:	mov	w22, w21
  4034ec:	b.cc	4035c8 <error@@Base+0x3b8>  // b.lo, b.ul, b.last
  4034f0:	ldr	x3, [x19, #8]
  4034f4:	add	x0, sp, #0x58
  4034f8:	mov	x2, x22
  4034fc:	mov	x1, #0x1                   	// #1
  403500:	bl	4012b0 <fread@plt>
  403504:	cmp	x22, x0
  403508:	b.ne	4035ec <error@@Base+0x3dc>  // b.any
  40350c:	mov	w1, w21
  403510:	add	x0, sp, #0x58
  403514:	stp	x23, x24, [sp, #48]
  403518:	bl	4032e0 <error@@Base+0xd0>
  40351c:	mov	x23, x0
  403520:	mul	x0, x22, x0
  403524:	str	x23, [x19, #16]
  403528:	sub	x20, x20, x22
  40352c:	cmp	x23, x0
  403530:	csel	x1, x23, x0, cs  // cs = hs, nlast
  403534:	cmp	x1, x20
  403538:	b.ls	403644 <error@@Base+0x434>  // b.plast
  40353c:	mov	w2, #0x5                   	// #5
  403540:	adrp	x1, 405000 <warn@@Base+0x1818>
  403544:	mov	x0, #0x0                   	// #0
  403548:	add	x1, x1, #0xec0
  40354c:	bl	401310 <dcgettext@plt>
  403550:	ldr	x1, [x19]
  403554:	mov	x4, x20
  403558:	ldr	x2, [x19, #16]
  40355c:	mov	w3, w21
  403560:	bl	403210 <error@@Base>
  403564:	ldp	x23, x24, [sp, #48]
  403568:	mov	w0, #0x0                   	// #0
  40356c:	ldp	x19, x20, [sp, #16]
  403570:	ldp	x21, x22, [sp, #32]
  403574:	ldp	x29, x30, [sp], #96
  403578:	ret
  40357c:	ldr	x0, [x19, #8]
  403580:	mov	x1, x20
  403584:	mov	w2, #0x1                   	// #1
  403588:	bl	401250 <fseek@plt>
  40358c:	cbnz	w0, 403704 <error@@Base+0x4f4>
  403590:	ldr	x3, [x19, #8]
  403594:	mov	x1, #0x1                   	// #1
  403598:	add	x0, x19, #0x58
  40359c:	mov	x2, #0x3c                  	// #60
  4035a0:	bl	4012b0 <fread@plt>
  4035a4:	mov	x1, x0
  4035a8:	cmp	x1, #0x3c
  4035ac:	mov	w0, #0x1                   	// #1
  4035b0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4035b4:	b.eq	40356c <error@@Base+0x35c>  // b.none
  4035b8:	adrp	x1, 406000 <warn@@Base+0x2818>
  4035bc:	mov	w2, #0x5                   	// #5
  4035c0:	add	x1, x1, #0x50
  4035c4:	b	403710 <error@@Base+0x500>
  4035c8:	mov	w2, #0x5                   	// #5
  4035cc:	adrp	x1, 405000 <warn@@Base+0x1818>
  4035d0:	mov	x0, #0x0                   	// #0
  4035d4:	add	x1, x1, #0xe78
  4035d8:	bl	401310 <dcgettext@plt>
  4035dc:	ldr	x1, [x19]
  4035e0:	bl	403210 <error@@Base>
  4035e4:	mov	w0, #0x0                   	// #0
  4035e8:	b	40356c <error@@Base+0x35c>
  4035ec:	mov	w2, #0x5                   	// #5
  4035f0:	adrp	x1, 405000 <warn@@Base+0x1818>
  4035f4:	mov	x0, #0x0                   	// #0
  4035f8:	add	x1, x1, #0xe98
  4035fc:	bl	401310 <dcgettext@plt>
  403600:	ldr	x1, [x19]
  403604:	bl	403210 <error@@Base>
  403608:	mov	w0, #0x0                   	// #0
  40360c:	b	40356c <error@@Base+0x35c>
  403610:	mov	w2, #0x5                   	// #5
  403614:	adrp	x1, 405000 <warn@@Base+0x1818>
  403618:	mov	x0, #0x0                   	// #0
  40361c:	add	x1, x1, #0xe20
  403620:	bl	401310 <dcgettext@plt>
  403624:	ldr	x1, [x19]
  403628:	mov	x2, x20
  40362c:	bl	403210 <error@@Base>
  403630:	mov	w0, #0x0                   	// #0
  403634:	ldp	x19, x20, [sp, #16]
  403638:	ldp	x21, x22, [sp, #32]
  40363c:	ldp	x29, x30, [sp], #96
  403640:	ret
  403644:	stp	x25, x26, [sp, #64]
  403648:	bl	401190 <malloc@plt>
  40364c:	mov	x26, x0
  403650:	cbz	x0, 4037a8 <error@@Base+0x598>
  403654:	ldr	x3, [x19, #8]
  403658:	mov	x2, x23
  40365c:	mov	x1, x22
  403660:	bl	4012b0 <fread@plt>
  403664:	ldr	x23, [x19, #16]
  403668:	cmp	x23, x0
  40366c:	b.ne	403728 <error@@Base+0x518>  // b.any
  403670:	lsl	x0, x23, #3
  403674:	bl	401190 <malloc@plt>
  403678:	str	x0, [x19, #24]
  40367c:	msub	x20, x22, x23, x20
  403680:	mov	x25, x0
  403684:	cbz	x0, 4037b4 <error@@Base+0x5a4>
  403688:	cbz	x23, 4036c0 <error@@Base+0x4b0>
  40368c:	mov	x24, x26
  403690:	mov	x23, #0x0                   	// #0
  403694:	b	40369c <error@@Base+0x48c>
  403698:	ldr	x25, [x19, #24]
  40369c:	mov	x0, x24
  4036a0:	mov	w1, w21
  4036a4:	bl	4032e0 <error@@Base+0xd0>
  4036a8:	str	x0, [x25, x23, lsl #3]
  4036ac:	add	x23, x23, #0x1
  4036b0:	add	x24, x24, x22
  4036b4:	ldr	x0, [x19, #16]
  4036b8:	cmp	x0, x23
  4036bc:	b.hi	403698 <error@@Base+0x488>  // b.pmore
  4036c0:	mov	x0, x26
  4036c4:	bl	4012c0 <free@plt>
  4036c8:	cbz	x20, 40375c <error@@Base+0x54c>
  4036cc:	mov	x0, x20
  4036d0:	bl	401190 <malloc@plt>
  4036d4:	str	x0, [x19, #32]
  4036d8:	cbz	x0, 403784 <error@@Base+0x574>
  4036dc:	ldr	x3, [x19, #8]
  4036e0:	str	x20, [x19, #40]
  4036e4:	mov	x2, x20
  4036e8:	mov	x1, #0x1                   	// #1
  4036ec:	bl	4012b0 <fread@plt>
  4036f0:	cmp	x20, x0
  4036f4:	b.ne	403770 <error@@Base+0x560>  // b.any
  4036f8:	ldp	x23, x24, [sp, #48]
  4036fc:	ldp	x25, x26, [sp, #64]
  403700:	b	403590 <error@@Base+0x380>
  403704:	adrp	x1, 405000 <warn@@Base+0x1818>
  403708:	add	x1, x1, #0xe48
  40370c:	mov	w2, #0x5                   	// #5
  403710:	mov	x0, #0x0                   	// #0
  403714:	bl	401310 <dcgettext@plt>
  403718:	ldr	x1, [x19]
  40371c:	bl	403210 <error@@Base>
  403720:	mov	w0, #0x0                   	// #0
  403724:	b	40356c <error@@Base+0x35c>
  403728:	mov	x0, x26
  40372c:	bl	4012c0 <free@plt>
  403730:	adrp	x1, 405000 <warn@@Base+0x1818>
  403734:	add	x1, x1, #0xe98
  403738:	mov	w2, #0x5                   	// #5
  40373c:	mov	x0, #0x0                   	// #0
  403740:	bl	401310 <dcgettext@plt>
  403744:	ldr	x1, [x19]
  403748:	bl	403210 <error@@Base>
  40374c:	mov	w0, #0x0                   	// #0
  403750:	ldp	x23, x24, [sp, #48]
  403754:	ldp	x25, x26, [sp, #64]
  403758:	b	40356c <error@@Base+0x35c>
  40375c:	adrp	x1, 405000 <warn@@Base+0x1818>
  403760:	mov	w2, #0x5                   	// #5
  403764:	add	x1, x1, #0xfb0
  403768:	mov	x0, #0x0                   	// #0
  40376c:	b	403740 <error@@Base+0x530>
  403770:	adrp	x1, 406000 <warn@@Base+0x2818>
  403774:	mov	w2, #0x5                   	// #5
  403778:	add	x1, x1, #0x20
  40377c:	mov	x0, #0x0                   	// #0
  403780:	b	403740 <error@@Base+0x530>
  403784:	adrp	x1, 405000 <warn@@Base+0x1818>
  403788:	add	x1, x1, #0xfe0
  40378c:	mov	w2, #0x5                   	// #5
  403790:	bl	401310 <dcgettext@plt>
  403794:	bl	403210 <error@@Base>
  403798:	mov	w0, #0x0                   	// #0
  40379c:	ldp	x23, x24, [sp, #48]
  4037a0:	ldp	x25, x26, [sp, #64]
  4037a4:	b	40356c <error@@Base+0x35c>
  4037a8:	adrp	x1, 405000 <warn@@Base+0x1818>
  4037ac:	add	x1, x1, #0xf28
  4037b0:	b	40378c <error@@Base+0x57c>
  4037b4:	mov	x0, x26
  4037b8:	bl	4012c0 <free@plt>
  4037bc:	adrp	x1, 405000 <warn@@Base+0x1818>
  4037c0:	add	x1, x1, #0xf68
  4037c4:	mov	w2, #0x5                   	// #5
  4037c8:	mov	x0, #0x0                   	// #0
  4037cc:	bl	401310 <dcgettext@plt>
  4037d0:	bl	403210 <error@@Base>
  4037d4:	mov	w0, #0x0                   	// #0
  4037d8:	ldp	x23, x24, [sp, #48]
  4037dc:	ldp	x25, x26, [sp, #64]
  4037e0:	b	40356c <error@@Base+0x35c>
  4037e4:	nop

00000000004037e8 <warn@@Base>:
  4037e8:	stp	x29, x30, [sp, #-304]!
  4037ec:	adrp	x8, 418000 <warn@@Base+0x14818>
  4037f0:	mov	x29, sp
  4037f4:	stp	x19, x20, [sp, #16]
  4037f8:	mov	x19, x0
  4037fc:	adrp	x20, 418000 <warn@@Base+0x14818>
  403800:	ldr	x0, [x8, #792]
  403804:	str	x21, [sp, #32]
  403808:	str	q0, [sp, #112]
  40380c:	str	q1, [sp, #128]
  403810:	str	q2, [sp, #144]
  403814:	str	q3, [sp, #160]
  403818:	str	q4, [sp, #176]
  40381c:	str	q5, [sp, #192]
  403820:	str	q6, [sp, #208]
  403824:	str	q7, [sp, #224]
  403828:	stp	x1, x2, [sp, #248]
  40382c:	stp	x3, x4, [sp, #264]
  403830:	stp	x5, x6, [sp, #280]
  403834:	str	x7, [sp, #296]
  403838:	bl	4012f0 <fflush@plt>
  40383c:	add	x5, sp, #0xf0
  403840:	add	x6, sp, #0x130
  403844:	mov	w3, #0xffffff80            	// #-128
  403848:	mov	w4, #0xffffffc8            	// #-56
  40384c:	ldr	x21, [x20, #768]
  403850:	mov	w2, #0x5                   	// #5
  403854:	adrp	x1, 406000 <warn@@Base+0x2818>
  403858:	mov	x0, #0x0                   	// #0
  40385c:	add	x1, x1, #0x90
  403860:	stp	x6, x6, [sp, #80]
  403864:	str	x5, [sp, #96]
  403868:	stp	w4, w3, [sp, #104]
  40386c:	bl	401310 <dcgettext@plt>
  403870:	adrp	x2, 418000 <warn@@Base+0x14818>
  403874:	mov	x1, x0
  403878:	mov	x0, x21
  40387c:	ldr	x2, [x2, #368]
  403880:	bl	401360 <fprintf@plt>
  403884:	ldp	x6, x7, [sp, #80]
  403888:	mov	x1, x19
  40388c:	ldp	x4, x5, [sp, #96]
  403890:	add	x2, sp, #0x30
  403894:	ldr	x0, [x20, #768]
  403898:	stp	x6, x7, [sp, #48]
  40389c:	stp	x4, x5, [sp, #64]
  4038a0:	bl	401320 <vfprintf@plt>
  4038a4:	ldp	x19, x20, [sp, #16]
  4038a8:	ldr	x21, [sp, #32]
  4038ac:	ldp	x29, x30, [sp], #304
  4038b0:	ret
  4038b4:	nop
  4038b8:	cmp	w2, #0x3
  4038bc:	b.eq	403940 <warn@@Base+0x158>  // b.none
  4038c0:	stp	x29, x30, [sp, #-32]!
  4038c4:	mov	x29, sp
  4038c8:	str	x19, [sp, #16]
  4038cc:	mov	w19, w2
  4038d0:	b.gt	4038fc <warn@@Base+0x114>
  4038d4:	cmp	w2, #0x1
  4038d8:	b.eq	4038ec <warn@@Base+0x104>  // b.none
  4038dc:	cmp	w2, #0x2
  4038e0:	b.ne	403958 <warn@@Base+0x170>  // b.any
  4038e4:	lsr	x2, x1, #8
  4038e8:	strb	w2, [x0, #1]
  4038ec:	strb	w1, [x0]
  4038f0:	ldr	x19, [sp, #16]
  4038f4:	ldp	x29, x30, [sp], #32
  4038f8:	ret
  4038fc:	cmp	w2, #0x4
  403900:	b.eq	40392c <warn@@Base+0x144>  // b.none
  403904:	cmp	w2, #0x8
  403908:	b.ne	403958 <warn@@Base+0x170>  // b.any
  40390c:	lsr	x2, x1, #56
  403910:	lsr	x3, x1, #48
  403914:	lsr	x4, x1, #40
  403918:	lsr	x5, x1, #32
  40391c:	strb	w5, [x0, #4]
  403920:	strb	w4, [x0, #5]
  403924:	strb	w3, [x0, #6]
  403928:	strb	w2, [x0, #7]
  40392c:	lsr	x2, x1, #24
  403930:	strb	w2, [x0, #3]
  403934:	lsr	x2, x1, #16
  403938:	strb	w2, [x0, #2]
  40393c:	b	4038e4 <warn@@Base+0xfc>
  403940:	lsr	x2, x1, #16
  403944:	strb	w1, [x0]
  403948:	strb	w2, [x0, #2]
  40394c:	lsr	x2, x1, #8
  403950:	strb	w2, [x0, #1]
  403954:	ret
  403958:	mov	w2, #0x5                   	// #5
  40395c:	adrp	x1, 405000 <warn@@Base+0x1818>
  403960:	mov	x0, #0x0                   	// #0
  403964:	add	x1, x1, #0xe00
  403968:	bl	401310 <dcgettext@plt>
  40396c:	mov	w1, w19
  403970:	bl	403210 <error@@Base>
  403974:	bl	401260 <abort@plt>
  403978:	cmp	w2, #0x3
  40397c:	b.eq	4039ec <warn@@Base+0x204>  // b.none
  403980:	stp	x29, x30, [sp, #-32]!
  403984:	mov	x29, sp
  403988:	str	x19, [sp, #16]
  40398c:	mov	w19, w2
  403990:	b.gt	4039bc <warn@@Base+0x1d4>
  403994:	cmp	w2, #0x1
  403998:	b.eq	4039ac <warn@@Base+0x1c4>  // b.none
  40399c:	cmp	w2, #0x2
  4039a0:	b.ne	403a04 <warn@@Base+0x21c>  // b.any
  4039a4:	strb	w1, [x0, #1]
  4039a8:	lsr	x1, x1, #8
  4039ac:	strb	w1, [x0]
  4039b0:	ldr	x19, [sp, #16]
  4039b4:	ldp	x29, x30, [sp], #32
  4039b8:	ret
  4039bc:	cmp	w2, #0x4
  4039c0:	b.eq	4039d8 <warn@@Base+0x1f0>  // b.none
  4039c4:	cmp	w2, #0x8
  4039c8:	b.ne	403a04 <warn@@Base+0x21c>  // b.any
  4039cc:	rev	w2, w1
  4039d0:	lsr	x1, x1, #32
  4039d4:	str	w2, [x0, #4]
  4039d8:	strb	w1, [x0, #3]
  4039dc:	lsr	x1, x1, #8
  4039e0:	strb	w1, [x0, #2]
  4039e4:	lsr	x1, x1, #8
  4039e8:	b	4039a4 <warn@@Base+0x1bc>
  4039ec:	strb	w1, [x0, #2]
  4039f0:	lsr	x1, x1, #8
  4039f4:	strb	w1, [x0, #1]
  4039f8:	lsr	x1, x1, #8
  4039fc:	strb	w1, [x0]
  403a00:	ret
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	adrp	x1, 405000 <warn@@Base+0x1818>
  403a0c:	mov	x0, #0x0                   	// #0
  403a10:	add	x1, x1, #0xe00
  403a14:	bl	401310 <dcgettext@plt>
  403a18:	mov	w1, w19
  403a1c:	bl	403210 <error@@Base>
  403a20:	bl	401260 <abort@plt>
  403a24:	nop
  403a28:	cmp	w1, #0x5
  403a2c:	b.eq	403adc <warn@@Base+0x2f4>  // b.none
  403a30:	stp	x29, x30, [sp, #-32]!
  403a34:	mov	x29, sp
  403a38:	str	x19, [sp, #16]
  403a3c:	mov	w19, w1
  403a40:	b.gt	403a74 <warn@@Base+0x28c>
  403a44:	cmp	w1, #0x3
  403a48:	b.eq	403b0c <warn@@Base+0x324>  // b.none
  403a4c:	cmp	w1, #0x4
  403a50:	b.eq	403b30 <warn@@Base+0x348>  // b.none
  403a54:	cmp	w1, #0x1
  403a58:	b.eq	403b40 <warn@@Base+0x358>  // b.none
  403a5c:	cmp	w1, #0x2
  403a60:	b.ne	403b9c <warn@@Base+0x3b4>  // b.any
  403a64:	ldrh	w0, [x0]
  403a68:	ldr	x19, [sp, #16]
  403a6c:	ldp	x29, x30, [sp], #32
  403a70:	ret
  403a74:	cmp	w1, #0x7
  403a78:	b.eq	403b50 <warn@@Base+0x368>  // b.none
  403a7c:	cmp	w1, #0x8
  403a80:	b.ne	403a94 <warn@@Base+0x2ac>  // b.any
  403a84:	ldr	x0, [x0]
  403a88:	ldr	x19, [sp, #16]
  403a8c:	ldp	x29, x30, [sp], #32
  403a90:	ret
  403a94:	cmp	w1, #0x6
  403a98:	b.ne	403b9c <warn@@Base+0x3b4>  // b.any
  403a9c:	ldrb	w5, [x0, #2]
  403aa0:	ldrb	w4, [x0, #4]
  403aa4:	ldrb	w1, [x0, #1]
  403aa8:	ldrb	w3, [x0, #3]
  403aac:	lsl	x5, x5, #16
  403ab0:	ldrb	w2, [x0, #5]
  403ab4:	lsl	x4, x4, #32
  403ab8:	ldrb	w6, [x0]
  403abc:	orr	x0, x5, x1, lsl #8
  403ac0:	orr	x3, x4, x3, lsl #24
  403ac4:	orr	x0, x0, x3
  403ac8:	orr	x1, x6, x2, lsl #40
  403acc:	orr	x0, x0, x1
  403ad0:	ldr	x19, [sp, #16]
  403ad4:	ldp	x29, x30, [sp], #32
  403ad8:	ret
  403adc:	ldrb	w4, [x0, #2]
  403ae0:	ldrb	w3, [x0, #4]
  403ae4:	ldrb	w1, [x0, #1]
  403ae8:	ldrb	w2, [x0, #3]
  403aec:	lsl	x4, x4, #16
  403af0:	lsl	x3, x3, #32
  403af4:	ldrb	w5, [x0]
  403af8:	orr	x0, x4, x1, lsl #8
  403afc:	orr	x1, x3, x2, lsl #24
  403b00:	orr	x0, x0, x1
  403b04:	orr	x0, x0, x5
  403b08:	ret
  403b0c:	ldrb	w2, [x0, #2]
  403b10:	ldrb	w1, [x0, #1]
  403b14:	ldrb	w3, [x0]
  403b18:	lsl	x0, x2, #16
  403b1c:	orr	x0, x0, x1, lsl #8
  403b20:	orr	x0, x0, x3
  403b24:	ldr	x19, [sp, #16]
  403b28:	ldp	x29, x30, [sp], #32
  403b2c:	ret
  403b30:	ldr	w0, [x0]
  403b34:	ldr	x19, [sp, #16]
  403b38:	ldp	x29, x30, [sp], #32
  403b3c:	ret
  403b40:	ldrb	w0, [x0]
  403b44:	ldr	x19, [sp, #16]
  403b48:	ldp	x29, x30, [sp], #32
  403b4c:	ret
  403b50:	ldrb	w6, [x0, #2]
  403b54:	ldrb	w5, [x0, #4]
  403b58:	ldrb	w1, [x0, #1]
  403b5c:	ldrb	w4, [x0, #3]
  403b60:	lsl	x6, x6, #16
  403b64:	ldrb	w3, [x0, #6]
  403b68:	lsl	x5, x5, #32
  403b6c:	ldrb	w2, [x0, #5]
  403b70:	orr	x1, x6, x1, lsl #8
  403b74:	orr	x4, x5, x4, lsl #24
  403b78:	ldrb	w5, [x0]
  403b7c:	lsl	x3, x3, #48
  403b80:	orr	x0, x1, x4
  403b84:	orr	x1, x3, x2, lsl #40
  403b88:	orr	x0, x0, x1
  403b8c:	orr	x0, x0, x5
  403b90:	ldr	x19, [sp, #16]
  403b94:	ldp	x29, x30, [sp], #32
  403b98:	ret
  403b9c:	mov	w2, #0x5                   	// #5
  403ba0:	adrp	x1, 405000 <warn@@Base+0x1818>
  403ba4:	mov	x0, #0x0                   	// #0
  403ba8:	add	x1, x1, #0xe00
  403bac:	bl	401310 <dcgettext@plt>
  403bb0:	mov	w1, w19
  403bb4:	bl	403210 <error@@Base>
  403bb8:	bl	401260 <abort@plt>
  403bbc:	nop
  403bc0:	stp	x29, x30, [sp, #-32]!
  403bc4:	adrp	x2, 418000 <warn@@Base+0x14818>
  403bc8:	mov	x29, sp
  403bcc:	ldr	x2, [x2, #1064]
  403bd0:	str	x19, [sp, #16]
  403bd4:	mov	w19, w1
  403bd8:	blr	x2
  403bdc:	cmp	w19, #0x3
  403be0:	b.eq	403c50 <warn@@Base+0x468>  // b.none
  403be4:	b.le	403c18 <warn@@Base+0x430>
  403be8:	cmp	w19, #0x4
  403bec:	b.ne	403c08 <warn@@Base+0x420>  // b.any
  403bf0:	eor	x0, x0, #0x80000000
  403bf4:	mov	x1, #0xffffffff80000000    	// #-2147483648
  403bf8:	add	x0, x0, x1
  403bfc:	ldr	x19, [sp, #16]
  403c00:	ldp	x29, x30, [sp], #32
  403c04:	ret
  403c08:	sub	w19, w19, #0x5
  403c0c:	cmp	w19, #0x3
  403c10:	b.ls	403bfc <warn@@Base+0x414>  // b.plast
  403c14:	bl	401260 <abort@plt>
  403c18:	cmp	w19, #0x1
  403c1c:	b.ne	403c34 <warn@@Base+0x44c>  // b.any
  403c20:	eor	x0, x0, #0x80
  403c24:	sub	x0, x0, #0x80
  403c28:	ldr	x19, [sp, #16]
  403c2c:	ldp	x29, x30, [sp], #32
  403c30:	ret
  403c34:	cmp	w19, #0x2
  403c38:	b.ne	403c14 <warn@@Base+0x42c>  // b.any
  403c3c:	eor	x0, x0, #0x8000
  403c40:	sub	x0, x0, #0x8, lsl #12
  403c44:	ldr	x19, [sp, #16]
  403c48:	ldp	x29, x30, [sp], #32
  403c4c:	ret
  403c50:	eor	x0, x0, #0x800000
  403c54:	sub	x0, x0, #0x800, lsl #12
  403c58:	ldr	x19, [sp, #16]
  403c5c:	ldp	x29, x30, [sp], #32
  403c60:	ret
  403c64:	nop
  403c68:	adrp	x3, 418000 <warn@@Base+0x14818>
  403c6c:	ldr	x4, [x3, #1064]
  403c70:	adrp	x3, 403000 <ferror@plt+0x1c80>
  403c74:	add	x3, x3, #0x2e0
  403c78:	cmp	x4, x3
  403c7c:	b.eq	403c94 <warn@@Base+0x4ac>  // b.none
  403c80:	ldr	w3, [x0, #4]
  403c84:	str	x3, [x1]
  403c88:	ldr	w0, [x0]
  403c8c:	str	x0, [x2]
  403c90:	ret
  403c94:	ldr	w3, [x0]
  403c98:	rev	w3, w3
  403c9c:	str	x3, [x1]
  403ca0:	ldr	w0, [x0, #4]
  403ca4:	rev	w0, w0
  403ca8:	str	x0, [x2]
  403cac:	ret
  403cb0:	stp	x29, x30, [sp, #-64]!
  403cb4:	mov	x29, sp
  403cb8:	stp	x23, x24, [sp, #48]
  403cbc:	mov	x23, x1
  403cc0:	stp	x19, x20, [sp, #16]
  403cc4:	mov	x20, x2
  403cc8:	stp	x21, x22, [sp, #32]
  403ccc:	mov	x22, x0
  403cd0:	bl	404ff0 <warn@@Base+0x1808>
  403cd4:	ldrb	w1, [x23]
  403cd8:	cmp	w1, #0x2f
  403cdc:	ccmp	x22, x0, #0x4, ne  // ne = any
  403ce0:	b.ne	403d24 <warn@@Base+0x53c>  // b.any
  403ce4:	adds	x0, x20, #0x1
  403ce8:	mov	x21, #0x0                   	// #0
  403cec:	b.eq	403d0c <warn@@Base+0x524>  // b.none
  403cf0:	bl	401190 <malloc@plt>
  403cf4:	mov	x21, x0
  403cf8:	cbz	x0, 403da8 <warn@@Base+0x5c0>
  403cfc:	mov	x1, x23
  403d00:	mov	x2, x20
  403d04:	bl	4010d0 <memcpy@plt>
  403d08:	strb	wzr, [x21, x20]
  403d0c:	mov	x0, x21
  403d10:	ldp	x19, x20, [sp, #16]
  403d14:	ldp	x21, x22, [sp, #32]
  403d18:	ldp	x23, x24, [sp, #48]
  403d1c:	ldp	x29, x30, [sp], #64
  403d20:	ret
  403d24:	sub	x19, x0, x22
  403d28:	cmp	x19, x20
  403d2c:	add	x24, x19, x20
  403d30:	csel	x1, x19, x20, cs  // cs = hs, nlast
  403d34:	add	x0, x24, #0x1
  403d38:	cmp	x0, x1
  403d3c:	b.cc	403d84 <warn@@Base+0x59c>  // b.lo, b.ul, b.last
  403d40:	bl	401190 <malloc@plt>
  403d44:	mov	x21, x0
  403d48:	cbz	x0, 403da8 <warn@@Base+0x5c0>
  403d4c:	mov	x1, x22
  403d50:	mov	x2, x19
  403d54:	bl	4010d0 <memcpy@plt>
  403d58:	mov	x2, x20
  403d5c:	mov	x1, x23
  403d60:	add	x0, x21, x19
  403d64:	bl	4010d0 <memcpy@plt>
  403d68:	strb	wzr, [x21, x24]
  403d6c:	mov	x0, x21
  403d70:	ldp	x19, x20, [sp, #16]
  403d74:	ldp	x21, x22, [sp, #32]
  403d78:	ldp	x23, x24, [sp, #48]
  403d7c:	ldp	x29, x30, [sp], #64
  403d80:	ret
  403d84:	mov	w2, #0x5                   	// #5
  403d88:	adrp	x1, 406000 <warn@@Base+0x2818>
  403d8c:	mov	x0, #0x0                   	// #0
  403d90:	add	x1, x1, #0xb0
  403d94:	bl	401310 <dcgettext@plt>
  403d98:	mov	x21, #0x0                   	// #0
  403d9c:	mov	x1, x20
  403da0:	bl	403210 <error@@Base>
  403da4:	b	403d0c <warn@@Base+0x524>
  403da8:	adrp	x1, 406000 <warn@@Base+0x2818>
  403dac:	add	x1, x1, #0xa0
  403db0:	mov	w2, #0x5                   	// #5
  403db4:	bl	401310 <dcgettext@plt>
  403db8:	bl	403210 <error@@Base>
  403dbc:	b	403d0c <warn@@Base+0x524>
  403dc0:	stp	x29, x30, [sp, #-80]!
  403dc4:	mov	x29, sp
  403dc8:	stp	x19, x20, [sp, #16]
  403dcc:	mov	x19, x0
  403dd0:	mov	x20, x2
  403dd4:	mov	x0, x1
  403dd8:	stp	x21, x22, [sp, #32]
  403ddc:	mov	x22, x1
  403de0:	mov	w21, w3
  403de4:	stp	x23, x24, [sp, #48]
  403de8:	mov	x24, #0x8                   	// #8
  403dec:	mov	w23, w4
  403df0:	bl	401220 <strdup@plt>
  403df4:	stp	x0, x20, [x19]
  403df8:	mov	x1, x24
  403dfc:	mov	x0, x20
  403e00:	stp	xzr, xzr, [x19, #16]
  403e04:	mov	w2, #0x0                   	// #0
  403e08:	stp	xzr, xzr, [x19, #32]
  403e0c:	stp	xzr, xzr, [x19, #48]
  403e10:	stp	xzr, x24, [x19, #64]
  403e14:	stp	w21, wzr, [x19, #80]
  403e18:	bl	401250 <fseek@plt>
  403e1c:	cbnz	w0, 403f38 <warn@@Base+0x750>
  403e20:	str	x25, [sp, #64]
  403e24:	add	x25, x19, #0x58
  403e28:	mov	w21, w0
  403e2c:	mov	x3, x20
  403e30:	mov	x0, x25
  403e34:	mov	x2, #0x3c                  	// #60
  403e38:	mov	x1, #0x1                   	// #1
  403e3c:	bl	4012b0 <fread@plt>
  403e40:	cmp	x0, #0x3c
  403e44:	b.eq	403e68 <warn@@Base+0x680>  // b.none
  403e48:	cbnz	x0, 403f70 <warn@@Base+0x788>
  403e4c:	ldr	x25, [sp, #64]
  403e50:	mov	w0, w21
  403e54:	ldp	x19, x20, [sp, #16]
  403e58:	ldp	x21, x22, [sp, #32]
  403e5c:	ldp	x23, x24, [sp, #48]
  403e60:	ldp	x29, x30, [sp], #80
  403e64:	ret
  403e68:	adrp	x1, 406000 <warn@@Base+0x2818>
  403e6c:	mov	x0, x25
  403e70:	add	x1, x1, #0x118
  403e74:	mov	x2, #0x10                  	// #16
  403e78:	bl	4011a0 <strncmp@plt>
  403e7c:	cbz	w0, 403fac <warn@@Base+0x7c4>
  403e80:	adrp	x1, 406000 <warn@@Base+0x2818>
  403e84:	mov	x0, x25
  403e88:	add	x1, x1, #0x130
  403e8c:	mov	x2, #0x10                  	// #16
  403e90:	bl	4011a0 <strncmp@plt>
  403e94:	cbz	w0, 403ff8 <warn@@Base+0x810>
  403e98:	cbnz	w23, 404018 <warn@@Base+0x830>
  403e9c:	adrp	x1, 406000 <warn@@Base+0x2818>
  403ea0:	mov	x0, x25
  403ea4:	add	x1, x1, #0x168
  403ea8:	mov	x2, #0x10                  	// #16
  403eac:	bl	4011a0 <strncmp@plt>
  403eb0:	cbnz	w0, 403e4c <warn@@Base+0x664>
  403eb4:	ldrb	w23, [x19, #146]
  403eb8:	add	x0, x19, #0x88
  403ebc:	strb	wzr, [x19, #146]
  403ec0:	mov	w2, #0xa                   	// #10
  403ec4:	mov	x1, #0x0                   	// #0
  403ec8:	bl	4010f0 <strtoul@plt>
  403ecc:	str	x0, [x19, #56]
  403ed0:	strb	w23, [x19, #146]
  403ed4:	mov	x21, x0
  403ed8:	cmp	x0, #0x7
  403edc:	b.ls	403fcc <warn@@Base+0x7e4>  // b.plast
  403ee0:	tbnz	x0, #63, 404038 <warn@@Base+0x850>
  403ee4:	ldr	x1, [x19, #72]
  403ee8:	add	x0, x0, #0x1
  403eec:	add	x1, x1, #0x3c
  403ef0:	add	x1, x1, x21
  403ef4:	str	x1, [x19, #72]
  403ef8:	bl	401190 <malloc@plt>
  403efc:	str	x0, [x19, #48]
  403f00:	cbz	x0, 40408c <warn@@Base+0x8a4>
  403f04:	mov	x1, x21
  403f08:	mov	x3, x20
  403f0c:	mov	x2, #0x1                   	// #1
  403f10:	bl	4012b0 <fread@plt>
  403f14:	cmp	x0, #0x1
  403f18:	b.ne	404048 <warn@@Base+0x860>  // b.any
  403f1c:	ldr	x0, [x19, #56]
  403f20:	tbnz	w0, #0, 40407c <warn@@Base+0x894>
  403f24:	ldr	x1, [x19, #48]
  403f28:	mov	w21, #0x0                   	// #0
  403f2c:	strb	wzr, [x1, x0]
  403f30:	ldr	x25, [sp, #64]
  403f34:	b	403e50 <warn@@Base+0x668>
  403f38:	mov	w2, #0x5                   	// #5
  403f3c:	adrp	x1, 406000 <warn@@Base+0x2818>
  403f40:	mov	x0, #0x0                   	// #0
  403f44:	add	x1, x1, #0xe8
  403f48:	bl	401310 <dcgettext@plt>
  403f4c:	mov	w21, #0x1                   	// #1
  403f50:	mov	x1, x22
  403f54:	bl	403210 <error@@Base>
  403f58:	mov	w0, w21
  403f5c:	ldp	x19, x20, [sp, #16]
  403f60:	ldp	x21, x22, [sp, #32]
  403f64:	ldp	x23, x24, [sp, #48]
  403f68:	ldp	x29, x30, [sp], #80
  403f6c:	ret
  403f70:	mov	w2, #0x5                   	// #5
  403f74:	adrp	x1, 405000 <warn@@Base+0x1818>
  403f78:	mov	x0, #0x0                   	// #0
  403f7c:	add	x1, x1, #0x820
  403f80:	bl	401310 <dcgettext@plt>
  403f84:	mov	w21, #0x1                   	// #1
  403f88:	mov	x1, x22
  403f8c:	bl	403210 <error@@Base>
  403f90:	mov	w0, w21
  403f94:	ldp	x19, x20, [sp, #16]
  403f98:	ldp	x21, x22, [sp, #32]
  403f9c:	ldp	x23, x24, [sp, #48]
  403fa0:	ldr	x25, [sp, #64]
  403fa4:	ldp	x29, x30, [sp], #80
  403fa8:	ret
  403fac:	mov	w2, w23
  403fb0:	mov	x0, x19
  403fb4:	mov	w1, #0x4                   	// #4
  403fb8:	bl	403488 <error@@Base+0x278>
  403fbc:	cbnz	w0, 403e9c <warn@@Base+0x6b4>
  403fc0:	mov	w21, #0x1                   	// #1
  403fc4:	ldr	x25, [sp, #64]
  403fc8:	b	403e50 <warn@@Base+0x668>
  403fcc:	adrp	x1, 406000 <warn@@Base+0x2818>
  403fd0:	add	x1, x1, #0x180
  403fd4:	mov	w2, #0x5                   	// #5
  403fd8:	mov	x0, #0x0                   	// #0
  403fdc:	bl	401310 <dcgettext@plt>
  403fe0:	ldr	x2, [x19, #56]
  403fe4:	mov	x1, x22
  403fe8:	mov	w21, #0x1                   	// #1
  403fec:	bl	403210 <error@@Base>
  403ff0:	ldr	x25, [sp, #64]
  403ff4:	b	403e50 <warn@@Base+0x668>
  403ff8:	mov	w0, #0x1                   	// #1
  403ffc:	str	w0, [x19, #84]
  404000:	mov	w2, w23
  404004:	mov	w1, w24
  404008:	mov	x0, x19
  40400c:	bl	403488 <error@@Base+0x278>
  404010:	cbnz	w0, 403e9c <warn@@Base+0x6b4>
  404014:	b	403fc0 <warn@@Base+0x7d8>
  404018:	mov	w2, #0x5                   	// #5
  40401c:	adrp	x1, 406000 <warn@@Base+0x2818>
  404020:	mov	x0, #0x0                   	// #0
  404024:	add	x1, x1, #0x148
  404028:	bl	401310 <dcgettext@plt>
  40402c:	mov	x1, x22
  404030:	bl	401330 <printf@plt>
  404034:	b	403e9c <warn@@Base+0x6b4>
  404038:	adrp	x1, 406000 <warn@@Base+0x2818>
  40403c:	mov	w2, #0x5                   	// #5
  404040:	add	x1, x1, #0x1b0
  404044:	b	403fd8 <warn@@Base+0x7f0>
  404048:	ldr	x0, [x19, #48]
  40404c:	mov	w21, #0x1                   	// #1
  404050:	bl	4012c0 <free@plt>
  404054:	str	xzr, [x19, #48]
  404058:	mov	w2, #0x5                   	// #5
  40405c:	adrp	x1, 406000 <warn@@Base+0x2818>
  404060:	mov	x0, #0x0                   	// #0
  404064:	add	x1, x1, #0x218
  404068:	bl	401310 <dcgettext@plt>
  40406c:	mov	x1, x22
  404070:	bl	403210 <error@@Base>
  404074:	ldr	x25, [sp, #64]
  404078:	b	403e50 <warn@@Base+0x668>
  40407c:	mov	x0, x20
  404080:	bl	401210 <getc@plt>
  404084:	ldr	x0, [x19, #56]
  404088:	b	403f24 <warn@@Base+0x73c>
  40408c:	adrp	x1, 406000 <warn@@Base+0x2818>
  404090:	add	x1, x1, #0x1e0
  404094:	mov	w2, #0x5                   	// #5
  404098:	mov	w21, #0x1                   	// #1
  40409c:	bl	401310 <dcgettext@plt>
  4040a0:	bl	403210 <error@@Base>
  4040a4:	ldr	x25, [sp, #64]
  4040a8:	b	403e50 <warn@@Base+0x668>
  4040ac:	nop
  4040b0:	stp	x29, x30, [sp, #-48]!
  4040b4:	mov	x29, sp
  4040b8:	str	x21, [sp, #32]
  4040bc:	ldr	x21, [x0]
  4040c0:	stp	x19, x20, [sp, #16]
  4040c4:	mov	x19, x0
  4040c8:	mov	x20, x1
  4040cc:	cbz	x21, 40416c <warn@@Base+0x984>
  4040d0:	mov	x0, x21
  4040d4:	bl	401290 <strcmp@plt>
  4040d8:	cbz	w0, 404150 <warn@@Base+0x968>
  4040dc:	ldr	x0, [x19, #8]
  4040e0:	cbz	x0, 404160 <warn@@Base+0x978>
  4040e4:	bl	401170 <fclose@plt>
  4040e8:	ldr	x21, [x19]
  4040ec:	cbnz	x21, 404160 <warn@@Base+0x978>
  4040f0:	ldr	x0, [x19, #24]
  4040f4:	cbz	x0, 4040fc <warn@@Base+0x914>
  4040f8:	bl	4012c0 <free@plt>
  4040fc:	ldr	x0, [x19, #32]
  404100:	cbz	x0, 404108 <warn@@Base+0x920>
  404104:	bl	4012c0 <free@plt>
  404108:	ldr	x0, [x19, #48]
  40410c:	cbz	x0, 404114 <warn@@Base+0x92c>
  404110:	bl	4012c0 <free@plt>
  404114:	mov	x0, x20
  404118:	adrp	x1, 406000 <warn@@Base+0x2818>
  40411c:	add	x1, x1, #0x250
  404120:	bl	401180 <fopen@plt>
  404124:	mov	x2, x0
  404128:	cbz	x0, 40414c <warn@@Base+0x964>
  40412c:	mov	x1, x20
  404130:	mov	x0, x19
  404134:	ldp	x19, x20, [sp, #16]
  404138:	mov	w4, #0x0                   	// #0
  40413c:	ldr	x21, [sp, #32]
  404140:	mov	w3, #0x0                   	// #0
  404144:	ldp	x29, x30, [sp], #48
  404148:	b	403dc0 <warn@@Base+0x5d8>
  40414c:	mov	w0, #0x1                   	// #1
  404150:	ldp	x19, x20, [sp, #16]
  404154:	ldr	x21, [sp, #32]
  404158:	ldp	x29, x30, [sp], #48
  40415c:	ret
  404160:	mov	x0, x21
  404164:	bl	4012c0 <free@plt>
  404168:	b	4040f0 <warn@@Base+0x908>
  40416c:	ldr	x0, [x0, #8]
  404170:	cbnz	x0, 4040e4 <warn@@Base+0x8fc>
  404174:	b	4040f0 <warn@@Base+0x908>
  404178:	stp	x29, x30, [sp, #-32]!
  40417c:	mov	x29, sp
  404180:	str	x19, [sp, #16]
  404184:	mov	x19, x0
  404188:	ldr	x0, [x0]
  40418c:	cbz	x0, 404194 <warn@@Base+0x9ac>
  404190:	bl	4012c0 <free@plt>
  404194:	ldr	x0, [x19, #24]
  404198:	cbz	x0, 4041a0 <warn@@Base+0x9b8>
  40419c:	bl	4012c0 <free@plt>
  4041a0:	ldr	x0, [x19, #32]
  4041a4:	cbz	x0, 4041ac <warn@@Base+0x9c4>
  4041a8:	bl	4012c0 <free@plt>
  4041ac:	ldr	x0, [x19, #48]
  4041b0:	cbz	x0, 4041c0 <warn@@Base+0x9d8>
  4041b4:	ldr	x19, [sp, #16]
  4041b8:	ldp	x29, x30, [sp], #32
  4041bc:	b	4012c0 <free@plt>
  4041c0:	ldr	x19, [sp, #16]
  4041c4:	ldp	x29, x30, [sp], #32
  4041c8:	ret
  4041cc:	nop
  4041d0:	stp	x29, x30, [sp, #-32]!
  4041d4:	mov	x29, sp
  4041d8:	stp	x19, x20, [sp, #16]
  4041dc:	mov	x19, x0
  4041e0:	mov	x20, x2
  4041e4:	ldr	x0, [x0, #8]
  4041e8:	mov	w2, #0x0                   	// #0
  4041ec:	bl	401250 <fseek@plt>
  4041f0:	cbnz	w0, 404230 <warn@@Base+0xa48>
  4041f4:	ldr	x3, [x19, #8]
  4041f8:	add	x0, x19, #0x58
  4041fc:	mov	x2, #0x3c                  	// #60
  404200:	mov	x1, #0x1                   	// #1
  404204:	bl	4012b0 <fread@plt>
  404208:	cmp	x0, #0x3c
  40420c:	b.ne	40425c <warn@@Base+0xa74>  // b.any
  404210:	ldrh	w0, [x19, #146]
  404214:	cmp	w0, #0xa60
  404218:	b.ne	404288 <warn@@Base+0xaa0>  // b.any
  40421c:	mov	x1, x20
  404220:	mov	x0, x19
  404224:	ldp	x19, x20, [sp, #16]
  404228:	ldp	x29, x30, [sp], #32
  40422c:	b	4042b8 <warn@@Base+0xad0>
  404230:	mov	w2, #0x5                   	// #5
  404234:	adrp	x1, 406000 <warn@@Base+0x2818>
  404238:	mov	x0, #0x0                   	// #0
  40423c:	add	x1, x1, #0x258
  404240:	bl	401310 <dcgettext@plt>
  404244:	ldr	x1, [x19]
  404248:	bl	403210 <error@@Base>
  40424c:	mov	x0, #0x0                   	// #0
  404250:	ldp	x19, x20, [sp, #16]
  404254:	ldp	x29, x30, [sp], #32
  404258:	ret
  40425c:	mov	w2, #0x5                   	// #5
  404260:	adrp	x1, 405000 <warn@@Base+0x1818>
  404264:	mov	x0, #0x0                   	// #0
  404268:	add	x1, x1, #0x820
  40426c:	bl	401310 <dcgettext@plt>
  404270:	ldr	x1, [x19]
  404274:	bl	403210 <error@@Base>
  404278:	mov	x0, #0x0                   	// #0
  40427c:	ldp	x19, x20, [sp, #16]
  404280:	ldp	x29, x30, [sp], #32
  404284:	ret
  404288:	mov	w2, #0x5                   	// #5
  40428c:	adrp	x1, 405000 <warn@@Base+0x1818>
  404290:	mov	x0, #0x0                   	// #0
  404294:	add	x1, x1, #0x848
  404298:	bl	401310 <dcgettext@plt>
  40429c:	ldr	x1, [x19]
  4042a0:	bl	403210 <error@@Base>
  4042a4:	mov	x0, #0x0                   	// #0
  4042a8:	ldp	x19, x20, [sp, #16]
  4042ac:	ldp	x29, x30, [sp], #32
  4042b0:	ret
  4042b4:	nop
  4042b8:	stp	x29, x30, [sp, #-64]!
  4042bc:	mov	x29, sp
  4042c0:	stp	x19, x20, [sp, #16]
  4042c4:	mov	x19, x0
  4042c8:	ldrb	w0, [x0, #88]
  4042cc:	cmp	w0, #0x2f
  4042d0:	b.eq	4043b0 <warn@@Base+0xbc8>  // b.none
  4042d4:	ldrb	w0, [x19, #89]
  4042d8:	cmp	w0, #0x2f
  4042dc:	b.eq	404580 <warn@@Base+0xd98>  // b.none
  4042e0:	ldrb	w0, [x19, #90]
  4042e4:	cmp	w0, #0x2f
  4042e8:	b.eq	404588 <warn@@Base+0xda0>  // b.none
  4042ec:	ldrb	w0, [x19, #91]
  4042f0:	cmp	w0, #0x2f
  4042f4:	b.eq	404598 <warn@@Base+0xdb0>  // b.none
  4042f8:	ldrb	w0, [x19, #92]
  4042fc:	cmp	w0, #0x2f
  404300:	b.eq	4045a0 <warn@@Base+0xdb8>  // b.none
  404304:	ldrb	w0, [x19, #93]
  404308:	cmp	w0, #0x2f
  40430c:	b.eq	404514 <warn@@Base+0xd2c>  // b.none
  404310:	ldrb	w0, [x19, #94]
  404314:	cmp	w0, #0x2f
  404318:	b.eq	4045d0 <warn@@Base+0xde8>  // b.none
  40431c:	ldrb	w0, [x19, #95]
  404320:	cmp	w0, #0x2f
  404324:	b.eq	4045d8 <warn@@Base+0xdf0>  // b.none
  404328:	ldrb	w0, [x19, #96]
  40432c:	cmp	w0, #0x2f
  404330:	b.eq	4045e0 <warn@@Base+0xdf8>  // b.none
  404334:	ldrb	w0, [x19, #97]
  404338:	cmp	w0, #0x2f
  40433c:	b.eq	4045e8 <warn@@Base+0xe00>  // b.none
  404340:	ldrb	w0, [x19, #98]
  404344:	cmp	w0, #0x2f
  404348:	b.eq	4045f0 <warn@@Base+0xe08>  // b.none
  40434c:	ldrb	w0, [x19, #99]
  404350:	cmp	w0, #0x2f
  404354:	b.eq	4045f8 <warn@@Base+0xe10>  // b.none
  404358:	ldrb	w0, [x19, #100]
  40435c:	cmp	w0, #0x2f
  404360:	b.eq	404600 <warn@@Base+0xe18>  // b.none
  404364:	ldrb	w0, [x19, #101]
  404368:	cmp	w0, #0x2f
  40436c:	b.eq	404608 <warn@@Base+0xe20>  // b.none
  404370:	ldrb	w0, [x19, #102]
  404374:	cmp	w0, #0x2f
  404378:	b.eq	404610 <warn@@Base+0xe28>  // b.none
  40437c:	ldrb	w0, [x19, #103]
  404380:	cmp	w0, #0x2f
  404384:	b.eq	404618 <warn@@Base+0xe30>  // b.none
  404388:	mov	x0, #0x11                  	// #17
  40438c:	bl	405108 <warn@@Base+0x1920>
  404390:	mov	x20, x0
  404394:	ldp	x0, x1, [x19, #88]
  404398:	stp	x0, x1, [x20]
  40439c:	strb	wzr, [x20, #16]
  4043a0:	mov	x0, x20
  4043a4:	ldp	x19, x20, [sp, #16]
  4043a8:	ldp	x29, x30, [sp], #64
  4043ac:	ret
  4043b0:	ldr	x0, [x19, #48]
  4043b4:	cbz	x0, 4043c0 <warn@@Base+0xbd8>
  4043b8:	ldr	x0, [x19, #56]
  4043bc:	cbnz	x0, 4043ec <warn@@Base+0xc04>
  4043c0:	adrp	x1, 406000 <warn@@Base+0x2818>
  4043c4:	add	x1, x1, #0x280
  4043c8:	mov	w2, #0x5                   	// #5
  4043cc:	mov	x20, #0x0                   	// #0
  4043d0:	mov	x0, #0x0                   	// #0
  4043d4:	bl	401310 <dcgettext@plt>
  4043d8:	bl	403210 <error@@Base>
  4043dc:	mov	x0, x20
  4043e0:	ldp	x19, x20, [sp, #16]
  4043e4:	ldp	x29, x30, [sp], #64
  4043e8:	ret
  4043ec:	stp	x21, x22, [sp, #32]
  4043f0:	mov	x20, x1
  4043f4:	add	x0, x19, #0x59
  4043f8:	ldrb	w22, [x19, #146]
  4043fc:	add	x1, sp, #0x38
  404400:	str	xzr, [x19, #64]
  404404:	mov	w2, #0xa                   	// #10
  404408:	strb	wzr, [x19, #146]
  40440c:	bl	4010f0 <strtoul@plt>
  404410:	mov	x21, x0
  404414:	ldr	w1, [x19, #80]
  404418:	cbz	w1, 404430 <warn@@Base+0xc48>
  40441c:	ldr	x0, [sp, #56]
  404420:	cbz	x0, 404430 <warn@@Base+0xc48>
  404424:	ldrb	w1, [x0]
  404428:	cmp	w1, #0x3a
  40442c:	b.eq	404568 <warn@@Base+0xd80>  // b.none
  404430:	ldr	x4, [x19, #56]
  404434:	strb	w22, [x19, #146]
  404438:	cmp	x21, x4
  40443c:	b.hi	4045a8 <warn@@Base+0xdc0>  // b.pmore
  404440:	mov	x2, x21
  404444:	ldr	x1, [x19, #48]
  404448:	b.cc	40445c <warn@@Base+0xc74>  // b.lo, b.ul, b.last
  40444c:	b	40446c <warn@@Base+0xc84>
  404450:	add	x2, x2, #0x1
  404454:	cmp	x4, x2
  404458:	b.eq	404590 <warn@@Base+0xda8>  // b.none
  40445c:	ldrb	w3, [x1, x2]
  404460:	cmp	w3, #0x0
  404464:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  404468:	b.ne	404450 <warn@@Base+0xc68>  // b.any
  40446c:	cbz	x2, 40448c <warn@@Base+0xca4>
  404470:	sub	x0, x2, #0x1
  404474:	ldrb	w3, [x1, x0]
  404478:	cmp	w3, #0x2f
  40447c:	b.eq	404534 <warn@@Base+0xd4c>  // b.none
  404480:	cmp	x2, x4
  404484:	csel	x2, x2, x4, ls  // ls = plast
  404488:	add	x1, x1, x2
  40448c:	strb	wzr, [x1]
  404490:	ldr	w0, [x19, #80]
  404494:	cbz	w0, 404504 <warn@@Base+0xd1c>
  404498:	ldr	x0, [x19, #64]
  40449c:	cbz	x0, 404504 <warn@@Base+0xd1c>
  4044a0:	cmp	x21, x2
  4044a4:	b.cs	404544 <warn@@Base+0xd5c>  // b.hs, b.nlast
  4044a8:	ldr	x0, [x19]
  4044ac:	sub	x2, x2, x21
  4044b0:	ldr	x1, [x19, #48]
  4044b4:	add	x1, x1, x21
  4044b8:	bl	403cb0 <warn@@Base+0x4c8>
  4044bc:	mov	x22, x0
  4044c0:	cbz	x0, 4044fc <warn@@Base+0xd14>
  4044c4:	mov	x1, x0
  4044c8:	mov	x0, x20
  4044cc:	bl	4040b0 <warn@@Base+0x8c8>
  4044d0:	cbnz	w0, 4044fc <warn@@Base+0xd14>
  4044d4:	ldr	x1, [x19, #64]
  4044d8:	mov	x0, x20
  4044dc:	mov	x2, #0x0                   	// #0
  4044e0:	bl	4041d0 <warn@@Base+0x9e8>
  4044e4:	mov	x20, x0
  4044e8:	cbz	x0, 4044fc <warn@@Base+0xd14>
  4044ec:	mov	x0, x22
  4044f0:	bl	4012c0 <free@plt>
  4044f4:	ldp	x21, x22, [sp, #32]
  4044f8:	b	4043a0 <warn@@Base+0xbb8>
  4044fc:	mov	x0, x22
  404500:	bl	4012c0 <free@plt>
  404504:	ldr	x20, [x19, #48]
  404508:	add	x20, x20, x21
  40450c:	ldp	x21, x22, [sp, #32]
  404510:	b	4043a0 <warn@@Base+0xbb8>
  404514:	mov	x0, #0x5                   	// #5
  404518:	add	x0, x19, x0
  40451c:	add	x20, x19, #0x58
  404520:	strb	wzr, [x0, #88]
  404524:	mov	x0, x20
  404528:	ldp	x19, x20, [sp, #16]
  40452c:	ldp	x29, x30, [sp], #64
  404530:	ret
  404534:	cmp	x4, x0
  404538:	csel	x2, x4, x0, ls  // ls = plast
  40453c:	add	x1, x1, x2
  404540:	b	40448c <warn@@Base+0xca4>
  404544:	adrp	x1, 406000 <warn@@Base+0x2818>
  404548:	add	x1, x1, #0x300
  40454c:	mov	w2, #0x5                   	// #5
  404550:	mov	x0, #0x0                   	// #0
  404554:	mov	x20, #0x0                   	// #0
  404558:	bl	401310 <dcgettext@plt>
  40455c:	bl	403210 <error@@Base>
  404560:	ldp	x21, x22, [sp, #32]
  404564:	b	4043a0 <warn@@Base+0xbb8>
  404568:	add	x0, x0, #0x1
  40456c:	mov	w2, #0xa                   	// #10
  404570:	mov	x1, #0x0                   	// #0
  404574:	bl	4010f0 <strtoul@plt>
  404578:	str	x0, [x19, #64]
  40457c:	b	404430 <warn@@Base+0xc48>
  404580:	mov	x0, #0x1                   	// #1
  404584:	b	404518 <warn@@Base+0xd30>
  404588:	mov	x0, #0x2                   	// #2
  40458c:	b	404518 <warn@@Base+0xd30>
  404590:	mov	x2, x4
  404594:	b	40446c <warn@@Base+0xc84>
  404598:	mov	x0, #0x3                   	// #3
  40459c:	b	404518 <warn@@Base+0xd30>
  4045a0:	mov	x0, #0x4                   	// #4
  4045a4:	b	404518 <warn@@Base+0xd30>
  4045a8:	mov	w2, #0x5                   	// #5
  4045ac:	adrp	x1, 406000 <warn@@Base+0x2818>
  4045b0:	mov	x0, #0x0                   	// #0
  4045b4:	add	x1, x1, #0x2c0
  4045b8:	bl	401310 <dcgettext@plt>
  4045bc:	mov	x20, #0x0                   	// #0
  4045c0:	mov	x1, x21
  4045c4:	bl	403210 <error@@Base>
  4045c8:	ldp	x21, x22, [sp, #32]
  4045cc:	b	4043a0 <warn@@Base+0xbb8>
  4045d0:	mov	x0, #0x6                   	// #6
  4045d4:	b	404518 <warn@@Base+0xd30>
  4045d8:	mov	x0, #0x7                   	// #7
  4045dc:	b	404518 <warn@@Base+0xd30>
  4045e0:	mov	x0, #0x8                   	// #8
  4045e4:	b	404518 <warn@@Base+0xd30>
  4045e8:	mov	x0, #0x9                   	// #9
  4045ec:	b	404518 <warn@@Base+0xd30>
  4045f0:	mov	x0, #0xa                   	// #10
  4045f4:	b	404518 <warn@@Base+0xd30>
  4045f8:	mov	x0, #0xb                   	// #11
  4045fc:	b	404518 <warn@@Base+0xd30>
  404600:	mov	x0, #0xc                   	// #12
  404604:	b	404518 <warn@@Base+0xd30>
  404608:	mov	x0, #0xd                   	// #13
  40460c:	b	404518 <warn@@Base+0xd30>
  404610:	mov	x0, #0xe                   	// #14
  404614:	b	404518 <warn@@Base+0xd30>
  404618:	mov	x0, #0xf                   	// #15
  40461c:	b	404518 <warn@@Base+0xd30>
  404620:	stp	x29, x30, [sp, #-64]!
  404624:	mov	x29, sp
  404628:	stp	x19, x20, [sp, #16]
  40462c:	mov	x20, x0
  404630:	mov	x0, #0x0                   	// #0
  404634:	stp	x21, x22, [sp, #32]
  404638:	mov	x21, x2
  40463c:	mov	w2, #0x5                   	// #5
  404640:	stp	x23, x24, [sp, #48]
  404644:	mov	x23, x1
  404648:	adrp	x1, 406000 <warn@@Base+0x2818>
  40464c:	add	x1, x1, #0x328
  404650:	bl	401310 <dcgettext@plt>
  404654:	ldr	x24, [x20]
  404658:	mov	x22, x0
  40465c:	mov	x0, x24
  404660:	bl	401100 <strlen@plt>
  404664:	mov	x19, x0
  404668:	mov	x0, x21
  40466c:	bl	401100 <strlen@plt>
  404670:	add	x5, x19, x0
  404674:	ldr	w2, [x20, #80]
  404678:	add	x19, x5, #0x3
  40467c:	cbz	w2, 4046c8 <warn@@Base+0xee0>
  404680:	ldr	x0, [x20, #64]
  404684:	cbnz	x0, 404708 <warn@@Base+0xf20>
  404688:	mov	x0, x19
  40468c:	bl	401190 <malloc@plt>
  404690:	mov	x20, x0
  404694:	cbz	x0, 40478c <warn@@Base+0xfa4>
  404698:	mov	x4, x21
  40469c:	mov	x3, x24
  4046a0:	mov	x1, x19
  4046a4:	adrp	x2, 406000 <warn@@Base+0x2818>
  4046a8:	add	x2, x2, #0x350
  4046ac:	bl	401150 <snprintf@plt>
  4046b0:	mov	x0, x20
  4046b4:	ldp	x19, x20, [sp, #16]
  4046b8:	ldp	x21, x22, [sp, #32]
  4046bc:	ldp	x23, x24, [sp, #48]
  4046c0:	ldp	x29, x30, [sp], #64
  4046c4:	ret
  4046c8:	mov	x0, x19
  4046cc:	bl	401190 <malloc@plt>
  4046d0:	mov	x20, x0
  4046d4:	cbz	x0, 40478c <warn@@Base+0xfa4>
  4046d8:	adrp	x2, 406000 <warn@@Base+0x2818>
  4046dc:	mov	x4, x21
  4046e0:	mov	x3, x24
  4046e4:	mov	x1, x19
  4046e8:	add	x2, x2, #0x348
  4046ec:	bl	401150 <snprintf@plt>
  4046f0:	mov	x0, x20
  4046f4:	ldp	x19, x20, [sp, #16]
  4046f8:	ldp	x21, x22, [sp, #32]
  4046fc:	ldp	x23, x24, [sp, #48]
  404700:	ldp	x29, x30, [sp], #64
  404704:	ret
  404708:	ldr	x23, [x23]
  40470c:	add	x19, x5, #0x5
  404710:	cbz	x23, 404764 <warn@@Base+0xf7c>
  404714:	mov	x0, x23
  404718:	bl	401100 <strlen@plt>
  40471c:	add	x19, x0, x19
  404720:	mov	x0, x19
  404724:	bl	401190 <malloc@plt>
  404728:	mov	x20, x0
  40472c:	cbz	x0, 40478c <warn@@Base+0xfa4>
  404730:	mov	x5, x21
  404734:	mov	x4, x23
  404738:	mov	x3, x24
  40473c:	mov	x1, x19
  404740:	adrp	x2, 406000 <warn@@Base+0x2818>
  404744:	add	x2, x2, #0x338
  404748:	bl	401150 <snprintf@plt>
  40474c:	mov	x0, x20
  404750:	ldp	x19, x20, [sp, #16]
  404754:	ldp	x21, x22, [sp, #32]
  404758:	ldp	x23, x24, [sp, #48]
  40475c:	ldp	x29, x30, [sp], #64
  404760:	ret
  404764:	mov	x0, x22
  404768:	bl	401100 <strlen@plt>
  40476c:	add	x19, x19, x0
  404770:	mov	x0, x19
  404774:	bl	401190 <malloc@plt>
  404778:	mov	x20, x0
  40477c:	cbz	x0, 40478c <warn@@Base+0xfa4>
  404780:	mov	x5, x21
  404784:	mov	x4, x22
  404788:	b	404738 <warn@@Base+0xf50>
  40478c:	adrp	x1, 406000 <warn@@Base+0x2818>
  404790:	add	x1, x1, #0xa0
  404794:	mov	w2, #0x5                   	// #5
  404798:	mov	x20, #0x0                   	// #0
  40479c:	mov	x0, #0x0                   	// #0
  4047a0:	bl	401310 <dcgettext@plt>
  4047a4:	bl	403210 <error@@Base>
  4047a8:	b	4046f0 <warn@@Base+0xf08>
  4047ac:	nop
  4047b0:	stp	x29, x30, [sp, #-48]!
  4047b4:	mov	x29, sp
  4047b8:	str	x21, [sp, #32]
  4047bc:	cbz	x0, 404858 <warn@@Base+0x1070>
  4047c0:	stp	x19, x20, [sp, #16]
  4047c4:	mov	x20, x0
  4047c8:	ldr	x0, [x0]
  4047cc:	cbz	x0, 404838 <warn@@Base+0x1050>
  4047d0:	sub	x3, x20, #0x8
  4047d4:	mov	x1, #0x1                   	// #1
  4047d8:	mov	w0, w1
  4047dc:	add	x1, x1, #0x1
  4047e0:	ldr	x2, [x3, x1, lsl #3]
  4047e4:	cbnz	x2, 4047d8 <warn@@Base+0xff0>
  4047e8:	add	w0, w0, #0x1
  4047ec:	sbfiz	x0, x0, #3, #32
  4047f0:	bl	405108 <warn@@Base+0x1920>
  4047f4:	mov	x21, x0
  4047f8:	ldr	x0, [x20]
  4047fc:	cbz	x0, 404850 <warn@@Base+0x1068>
  404800:	mov	x19, #0x0                   	// #0
  404804:	nop
  404808:	bl	4051d8 <warn@@Base+0x19f0>
  40480c:	str	x0, [x21, x19]
  404810:	add	x19, x19, #0x8
  404814:	ldr	x0, [x20, x19]
  404818:	cbnz	x0, 404808 <warn@@Base+0x1020>
  40481c:	add	x19, x21, x19
  404820:	str	xzr, [x19]
  404824:	ldp	x19, x20, [sp, #16]
  404828:	mov	x0, x21
  40482c:	ldr	x21, [sp, #32]
  404830:	ldp	x29, x30, [sp], #48
  404834:	ret
  404838:	mov	x0, #0x8                   	// #8
  40483c:	bl	405108 <warn@@Base+0x1920>
  404840:	mov	x21, x0
  404844:	ldr	x0, [x20]
  404848:	cbnz	x0, 404800 <warn@@Base+0x1018>
  40484c:	nop
  404850:	mov	x19, x21
  404854:	b	404820 <warn@@Base+0x1038>
  404858:	mov	x21, #0x0                   	// #0
  40485c:	b	404828 <warn@@Base+0x1040>
  404860:	cbz	x0, 40489c <warn@@Base+0x10b4>
  404864:	stp	x29, x30, [sp, #-32]!
  404868:	mov	x29, sp
  40486c:	stp	x19, x20, [sp, #16]
  404870:	mov	x20, x0
  404874:	ldr	x0, [x0]
  404878:	cbz	x0, 40488c <warn@@Base+0x10a4>
  40487c:	mov	x19, x20
  404880:	bl	4012c0 <free@plt>
  404884:	ldr	x0, [x19, #8]!
  404888:	cbnz	x0, 404880 <warn@@Base+0x1098>
  40488c:	mov	x0, x20
  404890:	ldp	x19, x20, [sp, #16]
  404894:	ldp	x29, x30, [sp], #32
  404898:	b	4012c0 <free@plt>
  40489c:	ret
  4048a0:	stp	x29, x30, [sp, #-96]!
  4048a4:	mov	x29, sp
  4048a8:	stp	x25, x26, [sp, #64]
  4048ac:	mov	x26, #0x0                   	// #0
  4048b0:	cbz	x0, 4049b8 <warn@@Base+0x11d0>
  4048b4:	stp	x19, x20, [sp, #16]
  4048b8:	mov	x19, x0
  4048bc:	adrp	x20, 406000 <warn@@Base+0x2818>
  4048c0:	stp	x21, x22, [sp, #32]
  4048c4:	add	x20, x20, #0x5c0
  4048c8:	mov	x26, #0x0                   	// #0
  4048cc:	stp	x23, x24, [sp, #48]
  4048d0:	mov	w22, #0x0                   	// #0
  4048d4:	mov	w24, #0x0                   	// #0
  4048d8:	stp	x27, x28, [sp, #80]
  4048dc:	bl	401100 <strlen@plt>
  4048e0:	add	x0, x0, #0x1
  4048e4:	bl	405108 <warn@@Base+0x1920>
  4048e8:	mov	x21, x0
  4048ec:	ldrb	w1, [x19]
  4048f0:	mov	x27, #0x0                   	// #0
  4048f4:	mov	w28, #0x0                   	// #0
  4048f8:	mov	w23, #0x0                   	// #0
  4048fc:	ldrh	w2, [x20, w1, sxtw #1]
  404900:	and	w3, w2, #0x40
  404904:	nop
  404908:	cbz	w3, 40491c <warn@@Base+0x1134>
  40490c:	nop
  404910:	ldrb	w1, [x19, #1]!
  404914:	ldrh	w2, [x20, w1, sxtw #1]
  404918:	tbnz	w2, #6, 404910 <warn@@Base+0x1128>
  40491c:	lsl	x25, x27, #3
  404920:	cbz	w28, 404a40 <warn@@Base+0x1258>
  404924:	sub	w0, w28, #0x1
  404928:	cmp	w0, w27
  40492c:	b.le	404a40 <warn@@Base+0x1258>
  404930:	add	x25, x26, x25
  404934:	mov	x2, x21
  404938:	cbz	w1, 404968 <warn@@Base+0x1180>
  40493c:	nop
  404940:	ldrh	w3, [x20, w1, sxtw #1]
  404944:	tbz	w3, #6, 404954 <warn@@Base+0x116c>
  404948:	orr	w3, w24, w23
  40494c:	orr	w3, w3, w22
  404950:	cbz	w3, 4049c8 <warn@@Base+0x11e0>
  404954:	cbz	w22, 4049d8 <warn@@Base+0x11f0>
  404958:	mov	w22, #0x0                   	// #0
  40495c:	strb	w1, [x2], #1
  404960:	ldrb	w1, [x19, #1]!
  404964:	cbnz	w1, 404940 <warn@@Base+0x1158>
  404968:	strb	wzr, [x2]
  40496c:	mov	x0, x21
  404970:	bl	4051d8 <warn@@Base+0x19f0>
  404974:	stp	x0, xzr, [x25]
  404978:	ldrb	w1, [x19]
  40497c:	ldrh	w2, [x20, w1, sxtw #1]
  404980:	and	w3, w2, #0x40
  404984:	tbz	w2, #6, 404998 <warn@@Base+0x11b0>
  404988:	ldrb	w1, [x19, #1]!
  40498c:	ldrh	w2, [x20, w1, sxtw #1]
  404990:	and	w3, w2, #0x40
  404994:	tbnz	w2, #6, 404988 <warn@@Base+0x11a0>
  404998:	add	x27, x27, #0x1
  40499c:	cbnz	w1, 404908 <warn@@Base+0x1120>
  4049a0:	mov	x0, x21
  4049a4:	bl	4012c0 <free@plt>
  4049a8:	ldp	x19, x20, [sp, #16]
  4049ac:	ldp	x21, x22, [sp, #32]
  4049b0:	ldp	x23, x24, [sp, #48]
  4049b4:	ldp	x27, x28, [sp, #80]
  4049b8:	mov	x0, x26
  4049bc:	ldp	x25, x26, [sp, #64]
  4049c0:	ldp	x29, x30, [sp], #96
  4049c4:	ret
  4049c8:	mov	w24, #0x0                   	// #0
  4049cc:	mov	w23, #0x0                   	// #0
  4049d0:	mov	w22, #0x0                   	// #0
  4049d4:	b	404968 <warn@@Base+0x1180>
  4049d8:	cmp	w1, #0x5c
  4049dc:	b.eq	4049fc <warn@@Base+0x1214>  // b.none
  4049e0:	cbz	w23, 404a04 <warn@@Base+0x121c>
  4049e4:	cmp	w1, #0x27
  4049e8:	b.eq	4049f4 <warn@@Base+0x120c>  // b.none
  4049ec:	strb	w1, [x2], #1
  4049f0:	b	404960 <warn@@Base+0x1178>
  4049f4:	mov	w23, #0x0                   	// #0
  4049f8:	b	404960 <warn@@Base+0x1178>
  4049fc:	mov	w22, #0x1                   	// #1
  404a00:	b	404960 <warn@@Base+0x1178>
  404a04:	cbz	w24, 404a1c <warn@@Base+0x1234>
  404a08:	mov	w22, w23
  404a0c:	cmp	w1, #0x22
  404a10:	b.ne	4049ec <warn@@Base+0x1204>  // b.any
  404a14:	mov	w24, #0x0                   	// #0
  404a18:	b	404960 <warn@@Base+0x1178>
  404a1c:	mov	w22, w24
  404a20:	cmp	w1, #0x27
  404a24:	mov	w23, #0x1                   	// #1
  404a28:	b.eq	404960 <warn@@Base+0x1178>  // b.none
  404a2c:	cmp	w1, #0x22
  404a30:	b.eq	404a7c <warn@@Base+0x1294>  // b.none
  404a34:	mov	w23, w24
  404a38:	strb	w1, [x2], #1
  404a3c:	b	404960 <warn@@Base+0x1178>
  404a40:	cbz	x26, 404a68 <warn@@Base+0x1280>
  404a44:	lsl	w28, w28, #1
  404a48:	mov	x0, x26
  404a4c:	sbfiz	x1, x28, #3, #32
  404a50:	bl	405190 <warn@@Base+0x19a8>
  404a54:	mov	x26, x0
  404a58:	str	xzr, [x26, x25]
  404a5c:	add	x25, x26, x25
  404a60:	ldrb	w1, [x19]
  404a64:	b	404934 <warn@@Base+0x114c>
  404a68:	mov	x0, #0x40                  	// #64
  404a6c:	mov	w28, #0x8                   	// #8
  404a70:	bl	405108 <warn@@Base+0x1920>
  404a74:	mov	x26, x0
  404a78:	b	404a58 <warn@@Base+0x1270>
  404a7c:	mov	w23, w24
  404a80:	mov	w24, #0x1                   	// #1
  404a84:	b	404960 <warn@@Base+0x1178>
  404a88:	cbz	x1, 404b60 <warn@@Base+0x1378>
  404a8c:	stp	x29, x30, [sp, #-80]!
  404a90:	mov	x29, sp
  404a94:	stp	x21, x22, [sp, #32]
  404a98:	ldr	x21, [x0]
  404a9c:	stp	x23, x24, [sp, #48]
  404aa0:	mov	x24, x0
  404aa4:	cbz	x21, 404b58 <warn@@Base+0x1370>
  404aa8:	adrp	x22, 406000 <warn@@Base+0x2818>
  404aac:	add	x22, x22, #0x5c0
  404ab0:	stp	x19, x20, [sp, #16]
  404ab4:	mov	x20, x1
  404ab8:	mov	w23, #0x22                  	// #34
  404abc:	str	x25, [sp, #64]
  404ac0:	mov	w25, #0x27                  	// #39
  404ac4:	ldrb	w19, [x21]
  404ac8:	cbnz	w19, 404ad8 <warn@@Base+0x12f0>
  404acc:	b	404b34 <warn@@Base+0x134c>
  404ad0:	ldrb	w19, [x21, #1]!
  404ad4:	cbz	w19, 404b34 <warn@@Base+0x134c>
  404ad8:	ldrh	w2, [x22, w19, sxtw #1]
  404adc:	mov	x1, x20
  404ae0:	mov	w0, #0x5c                  	// #92
  404ae4:	tbnz	w2, #6, 404af8 <warn@@Base+0x1310>
  404ae8:	cmp	w19, w0
  404aec:	ccmp	w19, w25, #0x4, ne  // ne = any
  404af0:	ccmp	w19, w23, #0x4, ne  // ne = any
  404af4:	b.ne	404b04 <warn@@Base+0x131c>  // b.any
  404af8:	bl	401140 <fputc@plt>
  404afc:	cmn	w0, #0x1
  404b00:	b.eq	404b18 <warn@@Base+0x1330>  // b.none
  404b04:	mov	w0, w19
  404b08:	mov	x1, x20
  404b0c:	bl	401140 <fputc@plt>
  404b10:	cmn	w0, #0x1
  404b14:	b.ne	404ad0 <warn@@Base+0x12e8>  // b.any
  404b18:	ldp	x19, x20, [sp, #16]
  404b1c:	mov	w0, #0x1                   	// #1
  404b20:	ldr	x25, [sp, #64]
  404b24:	ldp	x21, x22, [sp, #32]
  404b28:	ldp	x23, x24, [sp, #48]
  404b2c:	ldp	x29, x30, [sp], #80
  404b30:	ret
  404b34:	mov	x1, x20
  404b38:	mov	w0, #0xa                   	// #10
  404b3c:	bl	401140 <fputc@plt>
  404b40:	cmn	w0, #0x1
  404b44:	b.eq	404b18 <warn@@Base+0x1330>  // b.none
  404b48:	ldr	x21, [x24, #8]!
  404b4c:	cbnz	x21, 404ac4 <warn@@Base+0x12dc>
  404b50:	ldp	x19, x20, [sp, #16]
  404b54:	ldr	x25, [sp, #64]
  404b58:	mov	w0, #0x0                   	// #0
  404b5c:	b	404b24 <warn@@Base+0x133c>
  404b60:	mov	w0, #0x1                   	// #1
  404b64:	ret
  404b68:	stp	x29, x30, [sp, #-288]!
  404b6c:	mov	x29, sp
  404b70:	ldr	w3, [x0]
  404b74:	stp	x23, x24, [sp, #48]
  404b78:	mov	x24, x0
  404b7c:	cmp	w3, #0x1
  404b80:	ldr	x0, [x1]
  404b84:	str	x0, [sp, #152]
  404b88:	b.le	404cd8 <warn@@Base+0x14f0>
  404b8c:	mov	w23, #0x0                   	// #0
  404b90:	stp	x19, x20, [sp, #16]
  404b94:	mov	w20, #0x7d0                 	// #2000
  404b98:	stp	x21, x22, [sp, #32]
  404b9c:	mov	x21, x1
  404ba0:	stp	x25, x26, [sp, #64]
  404ba4:	adrp	x25, 406000 <warn@@Base+0x2818>
  404ba8:	adrp	x26, 406000 <warn@@Base+0x2818>
  404bac:	add	x25, x25, #0x3b8
  404bb0:	add	x1, x26, #0x5c0
  404bb4:	stp	x27, x28, [sp, #80]
  404bb8:	mov	w28, #0x1                   	// #1
  404bbc:	str	x1, [sp, #96]
  404bc0:	b	404ca0 <warn@@Base+0x14b8>
  404bc4:	subs	w20, w20, #0x1
  404bc8:	b.eq	404ee8 <warn@@Base+0x1700>  // b.none
  404bcc:	add	x27, x1, #0x1
  404bd0:	add	x2, sp, #0xa0
  404bd4:	mov	x1, x27
  404bd8:	mov	w0, #0x0                   	// #0
  404bdc:	bl	401350 <__xstat@plt>
  404be0:	tbnz	w0, #31, 404ce4 <warn@@Base+0x14fc>
  404be4:	ldr	w0, [sp, #176]
  404be8:	and	w0, w0, #0xf000
  404bec:	cmp	w0, #0x4, lsl #12
  404bf0:	b.eq	404f08 <warn@@Base+0x1720>  // b.none
  404bf4:	mov	x0, x27
  404bf8:	mov	x1, x25
  404bfc:	bl	401180 <fopen@plt>
  404c00:	mov	x27, x0
  404c04:	cbz	x0, 404ce4 <warn@@Base+0x14fc>
  404c08:	mov	w2, #0x2                   	// #2
  404c0c:	mov	x1, #0x0                   	// #0
  404c10:	bl	401250 <fseek@plt>
  404c14:	cmn	w0, #0x1
  404c18:	b.eq	404c80 <warn@@Base+0x1498>  // b.none
  404c1c:	mov	x0, x27
  404c20:	bl	401130 <ftell@plt>
  404c24:	mov	x26, x0
  404c28:	cmn	x0, #0x1
  404c2c:	b.eq	404c80 <warn@@Base+0x1498>  // b.none
  404c30:	mov	x0, x27
  404c34:	mov	w2, #0x0                   	// #0
  404c38:	mov	x1, #0x0                   	// #0
  404c3c:	bl	401250 <fseek@plt>
  404c40:	cmn	w0, #0x1
  404c44:	b.eq	404c80 <warn@@Base+0x1498>  // b.none
  404c48:	add	x0, x26, #0x1
  404c4c:	bl	405108 <warn@@Base+0x1920>
  404c50:	mov	x1, #0x1                   	// #1
  404c54:	mov	x3, x27
  404c58:	mov	x2, x26
  404c5c:	str	x0, [sp, #104]
  404c60:	bl	4012b0 <fread@plt>
  404c64:	mov	x1, x0
  404c68:	cmp	x26, x0
  404c6c:	b.eq	404cf4 <warn@@Base+0x150c>  // b.none
  404c70:	mov	x0, x27
  404c74:	str	x1, [sp, #112]
  404c78:	bl	401380 <ferror@plt>
  404c7c:	cbz	w0, 404cf0 <warn@@Base+0x1508>
  404c80:	mov	x0, x27
  404c84:	bl	401170 <fclose@plt>
  404c88:	ldr	w3, [x24]
  404c8c:	mov	w23, w28
  404c90:	add	w28, w28, #0x1
  404c94:	cmp	w28, w3
  404c98:	b.ge	404cc8 <warn@@Base+0x14e0>  // b.tcont
  404c9c:	ldr	x0, [x21]
  404ca0:	sxtw	x19, w28
  404ca4:	sbfiz	x22, x28, #3, #32
  404ca8:	ldr	x1, [x0, x19, lsl #3]
  404cac:	ldrb	w2, [x1]
  404cb0:	cmp	w2, #0x40
  404cb4:	b.eq	404bc4 <warn@@Base+0x13dc>  // b.none
  404cb8:	mov	w23, w28
  404cbc:	add	w28, w28, #0x1
  404cc0:	cmp	w28, w3
  404cc4:	b.lt	404c9c <warn@@Base+0x14b4>  // b.tstop
  404cc8:	ldp	x19, x20, [sp, #16]
  404ccc:	ldp	x21, x22, [sp, #32]
  404cd0:	ldp	x25, x26, [sp, #64]
  404cd4:	ldp	x27, x28, [sp, #80]
  404cd8:	ldp	x23, x24, [sp, #48]
  404cdc:	ldp	x29, x30, [sp], #288
  404ce0:	ret
  404ce4:	ldr	w3, [x24]
  404ce8:	mov	w23, w28
  404cec:	b	404cbc <warn@@Base+0x14d4>
  404cf0:	ldr	x1, [sp, #112]
  404cf4:	ldr	x0, [sp, #104]
  404cf8:	strb	wzr, [x0, x1]
  404cfc:	mov	x1, x0
  404d00:	ldrb	w0, [x0]
  404d04:	cbnz	w0, 404d14 <warn@@Base+0x152c>
  404d08:	b	404e14 <warn@@Base+0x162c>
  404d0c:	ldrb	w0, [x1, #1]!
  404d10:	cbz	w0, 404e14 <warn@@Base+0x162c>
  404d14:	ldr	x2, [sp, #96]
  404d18:	ldrh	w0, [x2, w0, sxtw #1]
  404d1c:	tbnz	w0, #6, 404d0c <warn@@Base+0x1524>
  404d20:	ldr	x0, [sp, #104]
  404d24:	bl	4048a0 <warn@@Base+0x10b8>
  404d28:	mov	x5, x0
  404d2c:	ldr	x9, [x21]
  404d30:	ldr	x0, [sp, #152]
  404d34:	cmp	x9, x0
  404d38:	ldr	x0, [x5]
  404d3c:	mov	x26, x0
  404d40:	b.eq	404e38 <warn@@Base+0x1650>  // b.none
  404d44:	cbz	x26, 404ec0 <warn@@Base+0x16d8>
  404d48:	mov	x1, #0x0                   	// #0
  404d4c:	nop
  404d50:	add	x1, x1, #0x1
  404d54:	lsl	x6, x1, #3
  404d58:	ldr	x2, [x5, x1, lsl #3]
  404d5c:	cbnz	x2, 404d50 <warn@@Base+0x1568>
  404d60:	add	x7, x19, x1
  404d64:	mov	w8, w1
  404d68:	lsl	x7, x7, #3
  404d6c:	ldr	x0, [x9, x19, lsl #3]
  404d70:	stp	x6, x1, [sp, #112]
  404d74:	stp	x5, x7, [sp, #128]
  404d78:	str	w8, [sp, #148]
  404d7c:	bl	4012c0 <free@plt>
  404d80:	ldrsw	x2, [x24]
  404d84:	ldr	x1, [sp, #120]
  404d88:	add	x2, x2, #0x1
  404d8c:	ldr	x0, [x21]
  404d90:	add	x1, x2, x1
  404d94:	lsl	x1, x1, #3
  404d98:	bl	405190 <warn@@Base+0x19a8>
  404d9c:	mov	x1, x0
  404da0:	ldr	w2, [x24]
  404da4:	add	x4, x22, #0x8
  404da8:	ldr	x7, [sp, #136]
  404dac:	sub	w2, w2, w28
  404db0:	str	x1, [x21]
  404db4:	add	x1, x1, x4
  404db8:	add	x0, x0, x7
  404dbc:	sbfiz	x2, x2, #3, #32
  404dc0:	bl	4010e0 <memmove@plt>
  404dc4:	mov	w28, w23
  404dc8:	ldr	x6, [sp, #112]
  404dcc:	ldr	x5, [sp, #128]
  404dd0:	mov	x2, x6
  404dd4:	ldr	x0, [x21]
  404dd8:	mov	x1, x5
  404ddc:	str	x5, [sp, #112]
  404de0:	add	x0, x0, x22
  404de4:	bl	4010d0 <memcpy@plt>
  404de8:	ldr	w1, [x24]
  404dec:	ldr	w8, [sp, #148]
  404df0:	sub	w1, w1, #0x1
  404df4:	ldr	x5, [sp, #112]
  404df8:	add	w1, w1, w8
  404dfc:	str	w1, [x24]
  404e00:	mov	x0, x5
  404e04:	bl	4012c0 <free@plt>
  404e08:	ldr	x0, [sp, #104]
  404e0c:	bl	4012c0 <free@plt>
  404e10:	b	404c80 <warn@@Base+0x1498>
  404e14:	mov	x0, #0x8                   	// #8
  404e18:	bl	405108 <warn@@Base+0x1920>
  404e1c:	mov	x5, x0
  404e20:	mov	x26, #0x0                   	// #0
  404e24:	ldr	x9, [x21]
  404e28:	ldr	x0, [sp, #152]
  404e2c:	str	xzr, [x5]
  404e30:	cmp	x0, x9
  404e34:	b.ne	404ec0 <warn@@Base+0x16d8>  // b.any
  404e38:	cbz	x9, 404eb8 <warn@@Base+0x16d0>
  404e3c:	ldr	x0, [x9]
  404e40:	cbz	x0, 404ed4 <warn@@Base+0x16ec>
  404e44:	sub	x6, x9, #0x8
  404e48:	mov	x0, #0x1                   	// #1
  404e4c:	nop
  404e50:	mov	w2, w0
  404e54:	add	x0, x0, #0x1
  404e58:	ldr	x1, [x6, x0, lsl #3]
  404e5c:	cbnz	x1, 404e50 <warn@@Base+0x1668>
  404e60:	add	w0, w2, #0x1
  404e64:	sbfiz	x0, x0, #3, #32
  404e68:	stp	x5, x9, [sp, #112]
  404e6c:	bl	405108 <warn@@Base+0x1920>
  404e70:	mov	x1, x0
  404e74:	ldp	x5, x9, [sp, #112]
  404e78:	str	x1, [sp, #136]
  404e7c:	ldr	x0, [x9]
  404e80:	cbz	x0, 404edc <warn@@Base+0x16f4>
  404e84:	mov	x1, #0x0                   	// #0
  404e88:	stp	x5, x1, [sp, #112]
  404e8c:	str	x9, [sp, #128]
  404e90:	bl	4051d8 <warn@@Base+0x19f0>
  404e94:	ldp	x5, x1, [sp, #112]
  404e98:	ldp	x9, x2, [sp, #128]
  404e9c:	str	x0, [x2, x1]
  404ea0:	add	x1, x1, #0x8
  404ea4:	ldr	x0, [x9, x1]
  404ea8:	cbnz	x0, 404e88 <warn@@Base+0x16a0>
  404eac:	add	x1, x2, x1
  404eb0:	mov	x9, x2
  404eb4:	str	xzr, [x1]
  404eb8:	str	x9, [x21]
  404ebc:	b	404d44 <warn@@Base+0x155c>
  404ec0:	mov	x7, x22
  404ec4:	mov	w8, #0x0                   	// #0
  404ec8:	mov	x1, #0x0                   	// #0
  404ecc:	mov	x6, #0x0                   	// #0
  404ed0:	b	404d6c <warn@@Base+0x1584>
  404ed4:	mov	x0, #0x8                   	// #8
  404ed8:	b	404e68 <warn@@Base+0x1680>
  404edc:	mov	x9, x1
  404ee0:	str	xzr, [x1]
  404ee4:	b	404eb8 <warn@@Base+0x16d0>
  404ee8:	adrp	x3, 418000 <warn@@Base+0x14818>
  404eec:	adrp	x1, 406000 <warn@@Base+0x2818>
  404ef0:	ldr	x2, [x0]
  404ef4:	add	x1, x1, #0x358
  404ef8:	ldr	x0, [x3, #768]
  404efc:	bl	401360 <fprintf@plt>
  404f00:	mov	w0, #0x1                   	// #1
  404f04:	bl	405018 <warn@@Base+0x1830>
  404f08:	ldr	x2, [x21]
  404f0c:	adrp	x0, 418000 <warn@@Base+0x14818>
  404f10:	adrp	x1, 406000 <warn@@Base+0x2818>
  404f14:	add	x1, x1, #0x388
  404f18:	ldr	x0, [x0, #768]
  404f1c:	ldr	x2, [x2]
  404f20:	bl	401360 <fprintf@plt>
  404f24:	mov	w0, #0x1                   	// #1
  404f28:	bl	405018 <warn@@Base+0x1830>
  404f2c:	nop
  404f30:	mov	x1, x0
  404f34:	cbz	x0, 404f60 <warn@@Base+0x1778>
  404f38:	ldr	x2, [x1]
  404f3c:	mov	w0, #0x0                   	// #0
  404f40:	cbz	x2, 404f5c <warn@@Base+0x1774>
  404f44:	sub	x1, x1, #0x8
  404f48:	mov	x2, #0x1                   	// #1
  404f4c:	mov	w0, w2
  404f50:	add	x2, x2, #0x1
  404f54:	ldr	x3, [x1, x2, lsl #3]
  404f58:	cbnz	x3, 404f4c <warn@@Base+0x1764>
  404f5c:	ret
  404f60:	mov	w0, #0x0                   	// #0
  404f64:	ret
  404f68:	ldrb	w2, [x0]
  404f6c:	mov	x1, x0
  404f70:	cbz	w2, 404f8c <warn@@Base+0x17a4>
  404f74:	nop
  404f78:	add	x1, x1, #0x1
  404f7c:	cmp	w2, #0x2f
  404f80:	csel	x0, x0, x1, ne  // ne = any
  404f84:	ldrb	w2, [x1]
  404f88:	cbnz	w2, 404f78 <warn@@Base+0x1790>
  404f8c:	ret
  404f90:	mov	x1, x0
  404f94:	adrp	x2, 406000 <warn@@Base+0x2818>
  404f98:	add	x0, x2, #0x5c0
  404f9c:	mov	w3, #0x88                  	// #136
  404fa0:	ldrb	w2, [x1]
  404fa4:	ldrh	w0, [x0, w2, sxtw #1]
  404fa8:	tst	w3, w0
  404fac:	b.eq	404fbc <warn@@Base+0x17d4>  // b.none
  404fb0:	ldrb	w0, [x1, #1]
  404fb4:	cmp	w0, #0x3a
  404fb8:	b.eq	404fe4 <warn@@Base+0x17fc>  // b.none
  404fbc:	mov	x0, x1
  404fc0:	cbz	w2, 404fe0 <warn@@Base+0x17f8>
  404fc4:	mov	w3, #0x5c                  	// #92
  404fc8:	add	x1, x1, #0x1
  404fcc:	cmp	w2, #0x2f
  404fd0:	ccmp	w2, w3, #0x4, ne  // ne = any
  404fd4:	csel	x0, x0, x1, ne  // ne = any
  404fd8:	ldrb	w2, [x1]
  404fdc:	cbnz	w2, 404fc8 <warn@@Base+0x17e0>
  404fe0:	ret
  404fe4:	ldrb	w2, [x1, #2]
  404fe8:	add	x1, x1, #0x2
  404fec:	b	404fbc <warn@@Base+0x17d4>
  404ff0:	ldrb	w2, [x0]
  404ff4:	mov	x1, x0
  404ff8:	cbz	w2, 405014 <warn@@Base+0x182c>
  404ffc:	nop
  405000:	add	x1, x1, #0x1
  405004:	cmp	w2, #0x2f
  405008:	csel	x0, x0, x1, ne  // ne = any
  40500c:	ldrb	w2, [x1]
  405010:	cbnz	w2, 405000 <warn@@Base+0x1818>
  405014:	ret
  405018:	stp	x29, x30, [sp, #-32]!
  40501c:	adrp	x1, 418000 <warn@@Base+0x14818>
  405020:	mov	x29, sp
  405024:	str	x19, [sp, #16]
  405028:	mov	w19, w0
  40502c:	ldr	x0, [x1, #1080]
  405030:	cbz	x0, 405038 <warn@@Base+0x1850>
  405034:	blr	x0
  405038:	mov	w0, w19
  40503c:	bl	401110 <exit@plt>
  405040:	stp	x29, x30, [sp, #-32]!
  405044:	adrp	x2, 418000 <warn@@Base+0x14818>
  405048:	mov	x29, sp
  40504c:	str	x19, [sp, #16]
  405050:	adrp	x19, 418000 <warn@@Base+0x14818>
  405054:	str	x0, [x2, #760]
  405058:	ldr	x1, [x19, #1056]
  40505c:	cbz	x1, 40506c <warn@@Base+0x1884>
  405060:	ldr	x19, [sp, #16]
  405064:	ldp	x29, x30, [sp], #32
  405068:	ret
  40506c:	mov	x0, #0x0                   	// #0
  405070:	bl	401120 <sbrk@plt>
  405074:	str	x0, [x19, #1056]
  405078:	ldr	x19, [sp, #16]
  40507c:	ldp	x29, x30, [sp], #32
  405080:	ret
  405084:	nop
  405088:	stp	x29, x30, [sp, #-32]!
  40508c:	adrp	x1, 418000 <warn@@Base+0x14818>
  405090:	mov	x29, sp
  405094:	stp	x19, x20, [sp, #16]
  405098:	mov	x19, x0
  40509c:	mov	x0, #0x0                   	// #0
  4050a0:	ldr	x20, [x1, #1056]
  4050a4:	cbz	x20, 4050f4 <warn@@Base+0x190c>
  4050a8:	bl	401120 <sbrk@plt>
  4050ac:	sub	x5, x0, x20
  4050b0:	adrp	x1, 418000 <warn@@Base+0x14818>
  4050b4:	adrp	x0, 418000 <warn@@Base+0x14818>
  4050b8:	adrp	x6, 406000 <warn@@Base+0x2818>
  4050bc:	adrp	x3, 406000 <warn@@Base+0x2818>
  4050c0:	ldr	x2, [x1, #760]
  4050c4:	add	x6, x6, #0x380
  4050c8:	ldr	x0, [x0, #768]
  4050cc:	add	x3, x3, #0x7c0
  4050d0:	ldrb	w1, [x2]
  4050d4:	mov	x4, x19
  4050d8:	cmp	w1, #0x0
  4050dc:	adrp	x1, 406000 <warn@@Base+0x2818>
  4050e0:	csel	x3, x3, x6, ne  // ne = any
  4050e4:	add	x1, x1, #0x7c8
  4050e8:	bl	401360 <fprintf@plt>
  4050ec:	mov	w0, #0x1                   	// #1
  4050f0:	bl	405018 <warn@@Base+0x1830>
  4050f4:	bl	401120 <sbrk@plt>
  4050f8:	adrp	x5, 418000 <warn@@Base+0x14818>
  4050fc:	add	x5, x5, #0x320
  405100:	sub	x5, x0, x5
  405104:	b	4050b0 <warn@@Base+0x18c8>
  405108:	stp	x29, x30, [sp, #-32]!
  40510c:	cmp	x0, #0x0
  405110:	mov	x29, sp
  405114:	str	x19, [sp, #16]
  405118:	csinc	x19, x0, xzr, ne  // ne = any
  40511c:	mov	x0, x19
  405120:	bl	401190 <malloc@plt>
  405124:	cbz	x0, 405134 <warn@@Base+0x194c>
  405128:	ldr	x19, [sp, #16]
  40512c:	ldp	x29, x30, [sp], #32
  405130:	ret
  405134:	mov	x0, x19
  405138:	bl	405088 <warn@@Base+0x18a0>
  40513c:	nop
  405140:	stp	x29, x30, [sp, #-32]!
  405144:	cmp	x0, #0x0
  405148:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40514c:	mov	x29, sp
  405150:	stp	x19, x20, [sp, #16]
  405154:	b.ne	40517c <warn@@Base+0x1994>  // b.any
  405158:	mov	x19, #0x1                   	// #1
  40515c:	mov	x20, x19
  405160:	mov	x1, x19
  405164:	mov	x0, x20
  405168:	bl	4011d0 <calloc@plt>
  40516c:	cbz	x0, 405188 <warn@@Base+0x19a0>
  405170:	ldp	x19, x20, [sp, #16]
  405174:	ldp	x29, x30, [sp], #32
  405178:	ret
  40517c:	mov	x20, x0
  405180:	mov	x19, x1
  405184:	b	405160 <warn@@Base+0x1978>
  405188:	mul	x0, x20, x19
  40518c:	bl	405088 <warn@@Base+0x18a0>
  405190:	stp	x29, x30, [sp, #-32]!
  405194:	cmp	x1, #0x0
  405198:	mov	x29, sp
  40519c:	str	x19, [sp, #16]
  4051a0:	csinc	x19, x1, xzr, ne  // ne = any
  4051a4:	cbz	x0, 4051c0 <warn@@Base+0x19d8>
  4051a8:	mov	x1, x19
  4051ac:	bl	4011f0 <realloc@plt>
  4051b0:	cbz	x0, 4051cc <warn@@Base+0x19e4>
  4051b4:	ldr	x19, [sp, #16]
  4051b8:	ldp	x29, x30, [sp], #32
  4051bc:	ret
  4051c0:	mov	x0, x19
  4051c4:	bl	401190 <malloc@plt>
  4051c8:	b	4051b0 <warn@@Base+0x19c8>
  4051cc:	mov	x0, x19
  4051d0:	bl	405088 <warn@@Base+0x18a0>
  4051d4:	nop
  4051d8:	stp	x29, x30, [sp, #-32]!
  4051dc:	mov	x29, sp
  4051e0:	stp	x19, x20, [sp, #16]
  4051e4:	mov	x20, x0
  4051e8:	bl	401100 <strlen@plt>
  4051ec:	add	x19, x0, #0x1
  4051f0:	mov	x0, x19
  4051f4:	bl	405108 <warn@@Base+0x1920>
  4051f8:	mov	x2, x19
  4051fc:	mov	x1, x20
  405200:	ldp	x19, x20, [sp, #16]
  405204:	ldp	x29, x30, [sp], #32
  405208:	b	4010d0 <memcpy@plt>
  40520c:	nop
  405210:	stp	x29, x30, [sp, #-64]!
  405214:	mov	x29, sp
  405218:	stp	x19, x20, [sp, #16]
  40521c:	adrp	x20, 417000 <warn@@Base+0x13818>
  405220:	add	x20, x20, #0xde0
  405224:	stp	x21, x22, [sp, #32]
  405228:	adrp	x21, 417000 <warn@@Base+0x13818>
  40522c:	add	x21, x21, #0xdd8
  405230:	sub	x20, x20, x21
  405234:	mov	w22, w0
  405238:	stp	x23, x24, [sp, #48]
  40523c:	mov	x23, x1
  405240:	mov	x24, x2
  405244:	bl	401098 <memcpy@plt-0x38>
  405248:	cmp	xzr, x20, asr #3
  40524c:	b.eq	405278 <warn@@Base+0x1a90>  // b.none
  405250:	asr	x20, x20, #3
  405254:	mov	x19, #0x0                   	// #0
  405258:	ldr	x3, [x21, x19, lsl #3]
  40525c:	mov	x2, x24
  405260:	add	x19, x19, #0x1
  405264:	mov	x1, x23
  405268:	mov	w0, w22
  40526c:	blr	x3
  405270:	cmp	x20, x19
  405274:	b.ne	405258 <warn@@Base+0x1a70>  // b.any
  405278:	ldp	x19, x20, [sp, #16]
  40527c:	ldp	x21, x22, [sp, #32]
  405280:	ldp	x23, x24, [sp, #48]
  405284:	ldp	x29, x30, [sp], #64
  405288:	ret
  40528c:	nop
  405290:	ret

Disassembly of section .fini:

0000000000405294 <.fini>:
  405294:	stp	x29, x30, [sp, #-16]!
  405298:	mov	x29, sp
  40529c:	ldp	x29, x30, [sp], #16
  4052a0:	ret
