

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Tue Oct 31 15:29:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.108|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     525|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     32|    2656|     784|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      72|
|Register         |        -|      -|     829|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     32|    3485|    1381|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |myproject_mul_12ns_32s_44_3_0_U14  |myproject_mul_12ns_32s_44_3_0  |        0|      2|  166|  49|
    |myproject_mul_13s_32s_45_3_0_U1    |myproject_mul_13s_32s_45_3_0   |        0|      2|  166|  49|
    |myproject_mul_13s_32s_45_3_0_U6    |myproject_mul_13s_32s_45_3_0   |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U4   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U5   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U8   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U9   |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14ns_32s_46_3_0_U10  |myproject_mul_14ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U2    |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U3    |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U11   |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U15   |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_14s_32s_46_3_0_U16   |myproject_mul_14s_32s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_15ns_32s_46_3_0_U7   |myproject_mul_15ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_15ns_32s_46_3_0_U13  |myproject_mul_15ns_32s_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_15s_32s_46_3_0_U12   |myproject_mul_15s_32s_46_3_0   |        0|      2|  166|  49|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |Total                              |                               |        0|     32| 2656| 784|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |acc_1_V_fu_1481_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_2_V_fu_1492_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_3_V_fu_1502_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_4_V_fu_1512_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_5_V_fu_1527_p2               |     +    |      0|  0|  39|          32|          32|
    |acc_6_V_fu_1537_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_7_V_fu_1548_p2               |     +    |      0|  0|  32|          32|          32|
    |res_0_V_write_assign_fu_1471_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_1466_p2                  |     +    |      0|  0|  32|          12|          32|
    |tmp2_fu_1476_p2                  |     +    |      0|  0|  32|          11|          32|
    |tmp3_fu_1487_p2                  |     +    |      0|  0|  32|          12|          32|
    |tmp4_fu_1497_p2                  |     +    |      0|  0|  32|          13|          32|
    |tmp5_fu_1507_p2                  |     +    |      0|  0|  32|          13|          32|
    |tmp6_fu_1517_p2                  |     +    |      0|  0|  38|          11|          31|
    |tmp7_fu_1532_p2                  |     +    |      0|  0|  32|          10|          32|
    |tmp8_fu_1542_p2                  |     +    |      0|  0|  32|          12|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 525|         350|         511|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    |ap_return_2  |   9|          2|   32|         64|
    |ap_return_3  |   9|          2|   32|         64|
    |ap_return_4  |   9|          2|   32|         64|
    |ap_return_5  |   9|          2|   32|         64|
    |ap_return_6  |   9|          2|   32|         64|
    |ap_return_7  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|         16|  256|        512|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_0_int_reg  |  32|   0|   32|          0|
    |ap_return_1_int_reg  |  32|   0|   32|          0|
    |ap_return_2_int_reg  |  32|   0|   32|          0|
    |ap_return_3_int_reg  |  32|   0|   32|          0|
    |ap_return_4_int_reg  |  32|   0|   32|          0|
    |ap_return_5_int_reg  |  32|   0|   32|          0|
    |ap_return_6_int_reg  |  32|   0|   32|          0|
    |ap_return_7_int_reg  |  32|   0|   32|          0|
    |data_V_read_int_reg  |  64|   0|   64|          0|
    |tmp_28_reg_1702      |  30|   0|   30|          0|
    |tmp_29_reg_1712      |  31|   0|   31|          0|
    |tmp_33_0_2_reg_1647  |  32|   0|   32|          0|
    |tmp_33_0_3_reg_1652  |  32|   0|   32|          0|
    |tmp_33_0_4_reg_1657  |  32|   0|   32|          0|
    |tmp_33_0_5_reg_1662  |  32|   0|   32|          0|
    |tmp_33_0_6_reg_1667  |  32|   0|   32|          0|
    |tmp_33_0_7_reg_1672  |  32|   0|   32|          0|
    |tmp_33_1_1_reg_1682  |  32|   0|   32|          0|
    |tmp_33_1_2_reg_1687  |  32|   0|   32|          0|
    |tmp_33_1_3_reg_1692  |  32|   0|   32|          0|
    |tmp_33_1_4_reg_1697  |  32|   0|   32|          0|
    |tmp_33_1_6_reg_1707  |  32|   0|   32|          0|
    |tmp_33_1_reg_1677    |  32|   0|   32|          0|
    |tmp_3_reg_1637       |  32|   0|   32|          0|
    |tmp_s_reg_1642       |  31|   0|   31|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 829|   0|  829|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_2  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_3  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_4  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_5  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_6  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_7  | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|data_V_read  |  in |   64|   ap_none  |                               data_V_read                               |    scalar    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %data_V_read_2 to i32" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_cast3 = sext i32 %tmp to i45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'sext' 'r_V_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_cast = sext i32 %tmp to i46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [3/3] (4.10ns)   --->   "%r_V_s = mul i46 -4620, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'mul' 'r_V_s' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [3/3] (4.10ns)   --->   "%r_V_10_0_1 = mul i45 -3971, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'mul' 'r_V_10_0_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [3/3] (4.10ns)   --->   "%r_V_10_0_2 = mul i46 -8083, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'mul' 'r_V_10_0_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [3/3] (4.10ns)   --->   "%r_V_10_0_3 = mul i46 5539, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'mul' 'r_V_10_0_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [3/3] (4.10ns)   --->   "%r_V_10_0_4 = mul i46 6496, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'mul' 'r_V_10_0_4' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [3/3] (4.10ns)   --->   "%r_V_10_0_5 = mul i46 8165, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'mul' 'r_V_10_0_5' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [3/3] (4.10ns)   --->   "%r_V_10_0_6 = mul i46 13918, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'mul' 'r_V_10_0_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [3/3] (4.10ns)   --->   "%r_V_10_0_7 = mul i46 9298, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'mul' 'r_V_10_0_7' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %data_V_read_2, i32 32, i32 63)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 17 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_1_cast2 = sext i32 %tmp_2 to i45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'sext' 'r_V_1_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_1_cast9 = sext i32 %tmp_2 to i44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'sext' 'r_V_1_cast9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i32 %tmp_2 to i46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [3/3] (4.10ns)   --->   "%r_V_10_1 = mul i46 4872, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'r_V_10_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [3/3] (4.10ns)   --->   "%r_V_10_1_1 = mul i46 -7890, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'mul' 'r_V_10_1_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [3/3] (4.10ns)   --->   "%r_V_10_1_2 = mul i46 -4718, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'r_V_10_1_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [3/3] (4.10ns)   --->   "%r_V_10_1_3 = mul i46 5117, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'r_V_10_1_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [3/3] (4.10ns)   --->   "%r_V_10_1_4 = mul i46 -10551, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'mul' 'r_V_10_1_4' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [3/3] (4.10ns)   --->   "%r_V_10_1_5 = mul i44 2015, %r_V_1_cast9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'mul' 'r_V_10_1_5' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [3/3] (4.10ns)   --->   "%r_V_10_1_6 = mul i46 -5491, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'r_V_10_1_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [3/3] (4.10ns)   --->   "%r_V_10_1_7 = mul i45 -3013, %r_V_1_cast2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'mul' 'r_V_10_1_7' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 29 [2/3] (4.10ns)   --->   "%r_V_s = mul i46 -4620, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'r_V_s' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/3] (4.10ns)   --->   "%r_V_10_0_1 = mul i45 -3971, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'mul' 'r_V_10_0_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/3] (4.10ns)   --->   "%r_V_10_0_2 = mul i46 -8083, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'mul' 'r_V_10_0_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/3] (4.10ns)   --->   "%r_V_10_0_3 = mul i46 5539, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'mul' 'r_V_10_0_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/3] (4.10ns)   --->   "%r_V_10_0_4 = mul i46 6496, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'r_V_10_0_4' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [2/3] (4.10ns)   --->   "%r_V_10_0_5 = mul i46 8165, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'mul' 'r_V_10_0_5' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/3] (4.10ns)   --->   "%r_V_10_0_6 = mul i46 13918, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'mul' 'r_V_10_0_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [2/3] (4.10ns)   --->   "%r_V_10_0_7 = mul i46 9298, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'mul' 'r_V_10_0_7' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [2/3] (4.10ns)   --->   "%r_V_10_1 = mul i46 4872, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'mul' 'r_V_10_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [2/3] (4.10ns)   --->   "%r_V_10_1_1 = mul i46 -7890, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'mul' 'r_V_10_1_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/3] (4.10ns)   --->   "%r_V_10_1_2 = mul i46 -4718, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'mul' 'r_V_10_1_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [2/3] (4.10ns)   --->   "%r_V_10_1_3 = mul i46 5117, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'r_V_10_1_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [2/3] (4.10ns)   --->   "%r_V_10_1_4 = mul i46 -10551, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'r_V_10_1_4' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/3] (4.10ns)   --->   "%r_V_10_1_5 = mul i44 2015, %r_V_1_cast9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'mul' 'r_V_10_1_5' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/3] (4.10ns)   --->   "%r_V_10_1_6 = mul i46 -5491, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'mul' 'r_V_10_1_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/3] (4.10ns)   --->   "%r_V_10_1_7 = mul i45 -3013, %r_V_1_cast2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'mul' 'r_V_10_1_7' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 45 [1/3] (4.10ns)   --->   "%r_V_s = mul i46 -4620, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'mul' 'r_V_s' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_s, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/3] (4.10ns)   --->   "%r_V_10_0_1 = mul i45 -3971, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'mul' 'r_V_10_0_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_10_0_1, i32 14, i32 44)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/3] (4.10ns)   --->   "%r_V_10_0_2 = mul i46 -8083, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'mul' 'r_V_10_0_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_33_0_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_2, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'tmp_33_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/3] (4.10ns)   --->   "%r_V_10_0_3 = mul i46 5539, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'mul' 'r_V_10_0_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_33_0_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_3, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'partselect' 'tmp_33_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/3] (4.10ns)   --->   "%r_V_10_0_4 = mul i46 6496, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'mul' 'r_V_10_0_4' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_33_0_4 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_4, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'partselect' 'tmp_33_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/3] (4.10ns)   --->   "%r_V_10_0_5 = mul i46 8165, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'r_V_10_0_5' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_33_0_5 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_5, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'partselect' 'tmp_33_0_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/3] (4.10ns)   --->   "%r_V_10_0_6 = mul i46 13918, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'r_V_10_0_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_33_0_6 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_6, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'tmp_33_0_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/3] (4.10ns)   --->   "%r_V_10_0_7 = mul i46 9298, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'mul' 'r_V_10_0_7' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_33_0_7 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_0_7, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'partselect' 'tmp_33_0_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/3] (4.10ns)   --->   "%r_V_10_1 = mul i46 4872, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'mul' 'r_V_10_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_33_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'partselect' 'tmp_33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/3] (4.10ns)   --->   "%r_V_10_1_1 = mul i46 -7890, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'mul' 'r_V_10_1_1' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_33_1_1 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_1, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'partselect' 'tmp_33_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/3] (4.10ns)   --->   "%r_V_10_1_2 = mul i46 -4718, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'mul' 'r_V_10_1_2' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_33_1_2 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_2, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'partselect' 'tmp_33_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/3] (4.10ns)   --->   "%r_V_10_1_3 = mul i46 5117, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'mul' 'r_V_10_1_3' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_33_1_3 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_3, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'partselect' 'tmp_33_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/3] (4.10ns)   --->   "%r_V_10_1_4 = mul i46 -10551, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'mul' 'r_V_10_1_4' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_33_1_4 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_4, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_33_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/3] (4.10ns)   --->   "%r_V_10_1_5 = mul i44 2015, %r_V_1_cast9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'r_V_10_1_5' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_28 = call i30 @_ssdm_op_PartSelect.i30.i44.i32.i32(i44 %r_V_10_1_5, i32 14, i32 43)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/3] (4.10ns)   --->   "%r_V_10_1_6 = mul i46 -5491, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'mul' 'r_V_10_1_6' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_33_1_6 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %r_V_10_1_6, i32 14, i32 45)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_33_1_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/3] (4.10ns)   --->   "%r_V_10_1_7 = mul i45 -3013, %r_V_1_cast2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'mul' 'r_V_10_1_7' <Predicate = true> <Delay = 4.10> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_29 = call i31 @_ssdm_op_PartSelect.i31.i45.i32.i32(i45 %r_V_10_1_7, i32 14, i32 44)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 77 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 78 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_27 = sext i31 %tmp_s to i32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i30 %tmp_28 to i31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'sext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_30 = sext i31 %tmp_29 to i32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 2521, %tmp_33_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 82 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%res_0_V_write_assign = add i32 %tmp1, %tmp_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 83 'add' 'res_0_V_write_assign' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 1786, %tmp_33_1_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 84 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i32 %tmp2, %tmp_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 85 'add' 'acc_1_V' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 3848, %tmp_33_1_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 86 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i32 %tmp3, %tmp_33_0_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 87 'add' 'acc_2_V' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 5213, %tmp_33_1_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 88 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%acc_3_V = add i32 %tmp4, %tmp_33_0_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 89 'add' 'acc_3_V' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 -2647, %tmp_33_1_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 90 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%acc_4_V = add i32 %tmp5, %tmp_33_0_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 91 'add' 'acc_4_V' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (1.48ns)   --->   "%tmp6 = add i31 -778, %tmp_31_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 92 'add' 'tmp6' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i31 %tmp6 to i32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 93 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.51ns)   --->   "%acc_5_V = add i32 %tmp6_cast, %tmp_33_0_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 94 'add' 'acc_5_V' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 620, %tmp_33_1_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 95 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%acc_6_V = add i32 %tmp7, %tmp_33_0_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 96 'add' 'acc_6_V' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 -1402, %tmp_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 97 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%acc_7_V = add i32 %tmp8, %tmp_33_0_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 98 'add' 'acc_7_V' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 99 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 100 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 101 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %acc_3_V, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 102 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %acc_4_V, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 103 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %acc_5_V, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 104 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %acc_6_V, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 105 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %acc_7_V, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 106 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_2        (read             ) [ 00000]
tmp                  (trunc            ) [ 00000]
r_V_cast3            (sext             ) [ 01110]
r_V_cast             (sext             ) [ 01110]
tmp_2                (partselect       ) [ 00000]
r_V_1_cast2          (sext             ) [ 01110]
r_V_1_cast9          (sext             ) [ 01110]
r_V_1_cast           (sext             ) [ 01110]
r_V_s                (mul              ) [ 00000]
tmp_3                (partselect       ) [ 01001]
r_V_10_0_1           (mul              ) [ 00000]
tmp_s                (partselect       ) [ 01001]
r_V_10_0_2           (mul              ) [ 00000]
tmp_33_0_2           (partselect       ) [ 01001]
r_V_10_0_3           (mul              ) [ 00000]
tmp_33_0_3           (partselect       ) [ 01001]
r_V_10_0_4           (mul              ) [ 00000]
tmp_33_0_4           (partselect       ) [ 01001]
r_V_10_0_5           (mul              ) [ 00000]
tmp_33_0_5           (partselect       ) [ 01001]
r_V_10_0_6           (mul              ) [ 00000]
tmp_33_0_6           (partselect       ) [ 01001]
r_V_10_0_7           (mul              ) [ 00000]
tmp_33_0_7           (partselect       ) [ 01001]
r_V_10_1             (mul              ) [ 00000]
tmp_33_1             (partselect       ) [ 01001]
r_V_10_1_1           (mul              ) [ 00000]
tmp_33_1_1           (partselect       ) [ 01001]
r_V_10_1_2           (mul              ) [ 00000]
tmp_33_1_2           (partselect       ) [ 01001]
r_V_10_1_3           (mul              ) [ 00000]
tmp_33_1_3           (partselect       ) [ 01001]
r_V_10_1_4           (mul              ) [ 00000]
tmp_33_1_4           (partselect       ) [ 01001]
r_V_10_1_5           (mul              ) [ 00000]
tmp_28               (partselect       ) [ 01001]
r_V_10_1_6           (mul              ) [ 00000]
tmp_33_1_6           (partselect       ) [ 01001]
r_V_10_1_7           (mul              ) [ 00000]
tmp_29               (partselect       ) [ 01001]
StgValue_77          (specpipeline     ) [ 00000]
StgValue_78          (specresourcelimit) [ 00000]
tmp_27               (sext             ) [ 00000]
tmp_31_cast          (sext             ) [ 00000]
tmp_30               (sext             ) [ 00000]
tmp1                 (add              ) [ 00000]
res_0_V_write_assign (add              ) [ 00000]
tmp2                 (add              ) [ 00000]
acc_1_V              (add              ) [ 00000]
tmp3                 (add              ) [ 00000]
acc_2_V              (add              ) [ 00000]
tmp4                 (add              ) [ 00000]
acc_3_V              (add              ) [ 00000]
tmp5                 (add              ) [ 00000]
acc_4_V              (add              ) [ 00000]
tmp6                 (add              ) [ 00000]
tmp6_cast            (sext             ) [ 00000]
acc_5_V              (add              ) [ 00000]
tmp7                 (add              ) [ 00000]
acc_6_V              (add              ) [ 00000]
tmp8                 (add              ) [ 00000]
acc_7_V              (add              ) [ 00000]
mrv                  (insertvalue      ) [ 00000]
mrv_1                (insertvalue      ) [ 00000]
mrv_2                (insertvalue      ) [ 00000]
mrv_3                (insertvalue      ) [ 00000]
mrv_4                (insertvalue      ) [ 00000]
mrv_5                (insertvalue      ) [ 00000]
mrv_6                (insertvalue      ) [ 00000]
mrv_7                (insertvalue      ) [ 00000]
StgValue_107         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="data_V_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="1194" dir="0" index="0" bw="13" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_7/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="1134" dir="0" index="0" bw="14" slack="0"/>
<pin id="1135" dir="0" index="1" bw="32" slack="0"/>
<pin id="1136" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="1170" dir="0" index="0" bw="14" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="0"/>
<pin id="1172" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="1150" dir="0" index="0" bw="14" slack="0"/>
<pin id="1151" dir="0" index="1" bw="32" slack="0"/>
<pin id="1152" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="1154" dir="0" index="0" bw="14" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="0"/>
<pin id="1156" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_5/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="1138" dir="0" index="0" bw="13" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="1158" dir="0" index="0" bw="15" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="0"/>
<pin id="1160" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_6/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="1178" dir="0" index="0" bw="14" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="0"/>
<pin id="1180" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="1146" dir="0" index="0" bw="14" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="0"/>
<pin id="1148" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_3/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="1166" dir="0" index="0" bw="14" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="1174" dir="0" index="0" bw="14" slack="0"/>
<pin id="1175" dir="0" index="1" bw="32" slack="0"/>
<pin id="1176" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_2/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="1182" dir="0" index="0" bw="15" slack="0"/>
<pin id="1183" dir="0" index="1" bw="32" slack="0"/>
<pin id="1184" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="1162" dir="0" index="0" bw="15" slack="0"/>
<pin id="1163" dir="0" index="1" bw="32" slack="0"/>
<pin id="1164" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_7/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="1186" dir="0" index="0" bw="12" slack="0"/>
<pin id="1187" dir="0" index="1" bw="32" slack="0"/>
<pin id="1188" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="1190" dir="0" index="0" bw="14" slack="0"/>
<pin id="1191" dir="0" index="1" bw="32" slack="0"/>
<pin id="1192" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_6/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="1142" dir="0" index="0" bw="14" slack="0"/>
<pin id="1143" dir="0" index="1" bw="32" slack="0"/>
<pin id="1144" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_2/1 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="tmp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="0"/>
<pin id="1249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="r_V_cast3_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="0"/>
<pin id="1253" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast3/1 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="r_V_cast_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_2_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="0"/>
<pin id="1269" dir="0" index="1" bw="64" slack="0"/>
<pin id="1270" dir="0" index="2" bw="7" slack="0"/>
<pin id="1271" dir="0" index="3" bw="7" slack="0"/>
<pin id="1272" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="r_V_1_cast2_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="0"/>
<pin id="1279" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast2/1 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="r_V_1_cast9_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="0"/>
<pin id="1284" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast9/1 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="r_V_1_cast_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="0"/>
<pin id="1289" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="tmp_3_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="0"/>
<pin id="1299" dir="0" index="1" bw="46" slack="0"/>
<pin id="1300" dir="0" index="2" bw="5" slack="0"/>
<pin id="1301" dir="0" index="3" bw="7" slack="0"/>
<pin id="1302" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_s_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="31" slack="0"/>
<pin id="1309" dir="0" index="1" bw="45" slack="0"/>
<pin id="1310" dir="0" index="2" bw="5" slack="0"/>
<pin id="1311" dir="0" index="3" bw="7" slack="0"/>
<pin id="1312" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="tmp_33_0_2_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="0"/>
<pin id="1319" dir="0" index="1" bw="46" slack="0"/>
<pin id="1320" dir="0" index="2" bw="5" slack="0"/>
<pin id="1321" dir="0" index="3" bw="7" slack="0"/>
<pin id="1322" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_2/3 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="tmp_33_0_3_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="0"/>
<pin id="1329" dir="0" index="1" bw="46" slack="0"/>
<pin id="1330" dir="0" index="2" bw="5" slack="0"/>
<pin id="1331" dir="0" index="3" bw="7" slack="0"/>
<pin id="1332" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_3/3 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="tmp_33_0_4_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="0"/>
<pin id="1339" dir="0" index="1" bw="46" slack="0"/>
<pin id="1340" dir="0" index="2" bw="5" slack="0"/>
<pin id="1341" dir="0" index="3" bw="7" slack="0"/>
<pin id="1342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_4/3 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_33_0_5_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="0"/>
<pin id="1349" dir="0" index="1" bw="46" slack="0"/>
<pin id="1350" dir="0" index="2" bw="5" slack="0"/>
<pin id="1351" dir="0" index="3" bw="7" slack="0"/>
<pin id="1352" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_5/3 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="tmp_33_0_6_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="0"/>
<pin id="1359" dir="0" index="1" bw="46" slack="0"/>
<pin id="1360" dir="0" index="2" bw="5" slack="0"/>
<pin id="1361" dir="0" index="3" bw="7" slack="0"/>
<pin id="1362" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_6/3 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_33_0_7_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="0"/>
<pin id="1369" dir="0" index="1" bw="46" slack="0"/>
<pin id="1370" dir="0" index="2" bw="5" slack="0"/>
<pin id="1371" dir="0" index="3" bw="7" slack="0"/>
<pin id="1372" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_7/3 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="tmp_33_1_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="0"/>
<pin id="1379" dir="0" index="1" bw="46" slack="0"/>
<pin id="1380" dir="0" index="2" bw="5" slack="0"/>
<pin id="1381" dir="0" index="3" bw="7" slack="0"/>
<pin id="1382" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1/3 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="tmp_33_1_1_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="0"/>
<pin id="1389" dir="0" index="1" bw="46" slack="0"/>
<pin id="1390" dir="0" index="2" bw="5" slack="0"/>
<pin id="1391" dir="0" index="3" bw="7" slack="0"/>
<pin id="1392" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_1/3 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_33_1_2_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="0"/>
<pin id="1399" dir="0" index="1" bw="46" slack="0"/>
<pin id="1400" dir="0" index="2" bw="5" slack="0"/>
<pin id="1401" dir="0" index="3" bw="7" slack="0"/>
<pin id="1402" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_2/3 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_33_1_3_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="0"/>
<pin id="1409" dir="0" index="1" bw="46" slack="0"/>
<pin id="1410" dir="0" index="2" bw="5" slack="0"/>
<pin id="1411" dir="0" index="3" bw="7" slack="0"/>
<pin id="1412" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_3/3 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp_33_1_4_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="0"/>
<pin id="1419" dir="0" index="1" bw="46" slack="0"/>
<pin id="1420" dir="0" index="2" bw="5" slack="0"/>
<pin id="1421" dir="0" index="3" bw="7" slack="0"/>
<pin id="1422" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_4/3 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="tmp_28_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="30" slack="0"/>
<pin id="1429" dir="0" index="1" bw="44" slack="0"/>
<pin id="1430" dir="0" index="2" bw="5" slack="0"/>
<pin id="1431" dir="0" index="3" bw="7" slack="0"/>
<pin id="1432" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp_33_1_6_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="0"/>
<pin id="1439" dir="0" index="1" bw="46" slack="0"/>
<pin id="1440" dir="0" index="2" bw="5" slack="0"/>
<pin id="1441" dir="0" index="3" bw="7" slack="0"/>
<pin id="1442" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_6/3 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="tmp_29_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="31" slack="0"/>
<pin id="1449" dir="0" index="1" bw="45" slack="0"/>
<pin id="1450" dir="0" index="2" bw="5" slack="0"/>
<pin id="1451" dir="0" index="3" bw="7" slack="0"/>
<pin id="1452" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_27_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="31" slack="1"/>
<pin id="1459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="tmp_31_cast_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="30" slack="1"/>
<pin id="1462" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/4 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="tmp_30_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="31" slack="1"/>
<pin id="1465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="tmp1_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="13" slack="0"/>
<pin id="1468" dir="0" index="1" bw="32" slack="1"/>
<pin id="1469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="res_0_V_write_assign_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="0"/>
<pin id="1473" dir="0" index="1" bw="32" slack="1"/>
<pin id="1474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_0_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="tmp2_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="12" slack="0"/>
<pin id="1478" dir="0" index="1" bw="32" slack="1"/>
<pin id="1479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="acc_1_V_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="0"/>
<pin id="1483" dir="0" index="1" bw="31" slack="0"/>
<pin id="1484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/4 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="tmp3_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="13" slack="0"/>
<pin id="1489" dir="0" index="1" bw="32" slack="1"/>
<pin id="1490" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="acc_2_V_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="0"/>
<pin id="1494" dir="0" index="1" bw="32" slack="1"/>
<pin id="1495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/4 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="tmp4_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="14" slack="0"/>
<pin id="1499" dir="0" index="1" bw="32" slack="1"/>
<pin id="1500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="acc_3_V_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="0"/>
<pin id="1504" dir="0" index="1" bw="32" slack="1"/>
<pin id="1505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/4 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="tmp5_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="13" slack="0"/>
<pin id="1509" dir="0" index="1" bw="32" slack="1"/>
<pin id="1510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="acc_4_V_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="0"/>
<pin id="1514" dir="0" index="1" bw="32" slack="1"/>
<pin id="1515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/4 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="tmp6_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="11" slack="0"/>
<pin id="1519" dir="0" index="1" bw="30" slack="0"/>
<pin id="1520" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="tmp6_cast_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="31" slack="0"/>
<pin id="1525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/4 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="acc_5_V_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="31" slack="0"/>
<pin id="1529" dir="0" index="1" bw="32" slack="1"/>
<pin id="1530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5_V/4 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="tmp7_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="11" slack="0"/>
<pin id="1534" dir="0" index="1" bw="32" slack="1"/>
<pin id="1535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="acc_6_V_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="0"/>
<pin id="1539" dir="0" index="1" bw="32" slack="1"/>
<pin id="1540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_6_V/4 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="tmp8_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="12" slack="0"/>
<pin id="1544" dir="0" index="1" bw="31" slack="0"/>
<pin id="1545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="acc_7_V_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="0"/>
<pin id="1550" dir="0" index="1" bw="32" slack="1"/>
<pin id="1551" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_7_V/4 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="mrv_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="256" slack="0"/>
<pin id="1555" dir="0" index="1" bw="32" slack="0"/>
<pin id="1556" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="mrv_1_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="256" slack="0"/>
<pin id="1561" dir="0" index="1" bw="32" slack="0"/>
<pin id="1562" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="mrv_2_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="256" slack="0"/>
<pin id="1567" dir="0" index="1" bw="32" slack="0"/>
<pin id="1568" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="mrv_3_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="256" slack="0"/>
<pin id="1573" dir="0" index="1" bw="32" slack="0"/>
<pin id="1574" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="mrv_4_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="256" slack="0"/>
<pin id="1579" dir="0" index="1" bw="32" slack="0"/>
<pin id="1580" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="mrv_5_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="256" slack="0"/>
<pin id="1585" dir="0" index="1" bw="32" slack="0"/>
<pin id="1586" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="mrv_6_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="256" slack="0"/>
<pin id="1591" dir="0" index="1" bw="32" slack="0"/>
<pin id="1592" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="mrv_7_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="256" slack="0"/>
<pin id="1597" dir="0" index="1" bw="32" slack="0"/>
<pin id="1598" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="r_V_cast3_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="45" slack="1"/>
<pin id="1603" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast3 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="r_V_cast_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="46" slack="1"/>
<pin id="1608" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast "/>
</bind>
</comp>

<comp id="1617" class="1005" name="r_V_1_cast2_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="45" slack="1"/>
<pin id="1619" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_cast2 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="r_V_1_cast9_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="44" slack="1"/>
<pin id="1624" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_cast9 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="r_V_1_cast_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="46" slack="1"/>
<pin id="1629" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_cast "/>
</bind>
</comp>

<comp id="1637" class="1005" name="tmp_3_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="1"/>
<pin id="1639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_s_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="31" slack="1"/>
<pin id="1644" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_33_0_2_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="1"/>
<pin id="1649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_2 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="tmp_33_0_3_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="1"/>
<pin id="1654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_3 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="tmp_33_0_4_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="1"/>
<pin id="1659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_4 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_33_0_5_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="32" slack="1"/>
<pin id="1664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_5 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="tmp_33_0_6_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="32" slack="1"/>
<pin id="1669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_6 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="tmp_33_0_7_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="1"/>
<pin id="1674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_7 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="tmp_33_1_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="1"/>
<pin id="1679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="tmp_33_1_1_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="1"/>
<pin id="1684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_1 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="tmp_33_1_2_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="32" slack="1"/>
<pin id="1689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="tmp_33_1_3_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="1"/>
<pin id="1694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_3 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_33_1_4_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="1"/>
<pin id="1699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_4 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="tmp_28_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="30" slack="1"/>
<pin id="1704" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="tmp_33_1_6_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="32" slack="1"/>
<pin id="1709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_6 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="tmp_29_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="31" slack="1"/>
<pin id="1714" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="1137"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="1141"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="1145"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="1149"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="1153"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="1157"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="1161"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="1165"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="1169"><net_src comp="26" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="1173"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="1177"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="1181"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="1185"><net_src comp="34" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="1189"><net_src comp="36" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="1193"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="1197"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="1250"><net_src comp="88" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="1247" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="1259"><net_src comp="1247" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="1264"><net_src comp="1256" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="1265"><net_src comp="1256" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="1266"><net_src comp="1256" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="1273"><net_src comp="20" pin="0"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="88" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1275"><net_src comp="22" pin="0"/><net_sink comp="1267" pin=2"/></net>

<net id="1276"><net_src comp="24" pin="0"/><net_sink comp="1267" pin=3"/></net>

<net id="1280"><net_src comp="1267" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="1285"><net_src comp="1267" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="1290"><net_src comp="1267" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="1293"><net_src comp="1287" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="1294"><net_src comp="1287" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="1295"><net_src comp="1287" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="1296"><net_src comp="1287" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="1303"><net_src comp="42" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="95" pin="2"/><net_sink comp="1297" pin=1"/></net>

<net id="1305"><net_src comp="44" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1306"><net_src comp="46" pin="0"/><net_sink comp="1297" pin=3"/></net>

<net id="1313"><net_src comp="48" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="99" pin="2"/><net_sink comp="1307" pin=1"/></net>

<net id="1315"><net_src comp="44" pin="0"/><net_sink comp="1307" pin=2"/></net>

<net id="1316"><net_src comp="50" pin="0"/><net_sink comp="1307" pin=3"/></net>

<net id="1323"><net_src comp="42" pin="0"/><net_sink comp="1317" pin=0"/></net>

<net id="1324"><net_src comp="109" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1325"><net_src comp="44" pin="0"/><net_sink comp="1317" pin=2"/></net>

<net id="1326"><net_src comp="46" pin="0"/><net_sink comp="1317" pin=3"/></net>

<net id="1333"><net_src comp="42" pin="0"/><net_sink comp="1327" pin=0"/></net>

<net id="1334"><net_src comp="102" pin="2"/><net_sink comp="1327" pin=1"/></net>

<net id="1335"><net_src comp="44" pin="0"/><net_sink comp="1327" pin=2"/></net>

<net id="1336"><net_src comp="46" pin="0"/><net_sink comp="1327" pin=3"/></net>

<net id="1343"><net_src comp="42" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1344"><net_src comp="97" pin="2"/><net_sink comp="1337" pin=1"/></net>

<net id="1345"><net_src comp="44" pin="0"/><net_sink comp="1337" pin=2"/></net>

<net id="1346"><net_src comp="46" pin="0"/><net_sink comp="1337" pin=3"/></net>

<net id="1353"><net_src comp="42" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="98" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1355"><net_src comp="44" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1356"><net_src comp="46" pin="0"/><net_sink comp="1347" pin=3"/></net>

<net id="1363"><net_src comp="42" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1364"><net_src comp="100" pin="2"/><net_sink comp="1357" pin=1"/></net>

<net id="1365"><net_src comp="44" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1366"><net_src comp="46" pin="0"/><net_sink comp="1357" pin=3"/></net>

<net id="1373"><net_src comp="42" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="106" pin="2"/><net_sink comp="1367" pin=1"/></net>

<net id="1375"><net_src comp="44" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1376"><net_src comp="46" pin="0"/><net_sink comp="1367" pin=3"/></net>

<net id="1383"><net_src comp="42" pin="0"/><net_sink comp="1377" pin=0"/></net>

<net id="1384"><net_src comp="103" pin="2"/><net_sink comp="1377" pin=1"/></net>

<net id="1385"><net_src comp="44" pin="0"/><net_sink comp="1377" pin=2"/></net>

<net id="1386"><net_src comp="46" pin="0"/><net_sink comp="1377" pin=3"/></net>

<net id="1393"><net_src comp="42" pin="0"/><net_sink comp="1387" pin=0"/></net>

<net id="1394"><net_src comp="96" pin="2"/><net_sink comp="1387" pin=1"/></net>

<net id="1395"><net_src comp="44" pin="0"/><net_sink comp="1387" pin=2"/></net>

<net id="1396"><net_src comp="46" pin="0"/><net_sink comp="1387" pin=3"/></net>

<net id="1403"><net_src comp="42" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1404"><net_src comp="104" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1405"><net_src comp="44" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1406"><net_src comp="46" pin="0"/><net_sink comp="1397" pin=3"/></net>

<net id="1413"><net_src comp="42" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="101" pin="2"/><net_sink comp="1407" pin=1"/></net>

<net id="1415"><net_src comp="44" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1416"><net_src comp="46" pin="0"/><net_sink comp="1407" pin=3"/></net>

<net id="1423"><net_src comp="42" pin="0"/><net_sink comp="1417" pin=0"/></net>

<net id="1424"><net_src comp="105" pin="2"/><net_sink comp="1417" pin=1"/></net>

<net id="1425"><net_src comp="44" pin="0"/><net_sink comp="1417" pin=2"/></net>

<net id="1426"><net_src comp="46" pin="0"/><net_sink comp="1417" pin=3"/></net>

<net id="1433"><net_src comp="52" pin="0"/><net_sink comp="1427" pin=0"/></net>

<net id="1434"><net_src comp="107" pin="2"/><net_sink comp="1427" pin=1"/></net>

<net id="1435"><net_src comp="44" pin="0"/><net_sink comp="1427" pin=2"/></net>

<net id="1436"><net_src comp="54" pin="0"/><net_sink comp="1427" pin=3"/></net>

<net id="1443"><net_src comp="42" pin="0"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="108" pin="2"/><net_sink comp="1437" pin=1"/></net>

<net id="1445"><net_src comp="44" pin="0"/><net_sink comp="1437" pin=2"/></net>

<net id="1446"><net_src comp="46" pin="0"/><net_sink comp="1437" pin=3"/></net>

<net id="1453"><net_src comp="48" pin="0"/><net_sink comp="1447" pin=0"/></net>

<net id="1454"><net_src comp="94" pin="2"/><net_sink comp="1447" pin=1"/></net>

<net id="1455"><net_src comp="44" pin="0"/><net_sink comp="1447" pin=2"/></net>

<net id="1456"><net_src comp="50" pin="0"/><net_sink comp="1447" pin=3"/></net>

<net id="1470"><net_src comp="70" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1475"><net_src comp="1466" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1480"><net_src comp="72" pin="0"/><net_sink comp="1476" pin=0"/></net>

<net id="1485"><net_src comp="1476" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1457" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="74" pin="0"/><net_sink comp="1487" pin=0"/></net>

<net id="1496"><net_src comp="1487" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1501"><net_src comp="76" pin="0"/><net_sink comp="1497" pin=0"/></net>

<net id="1506"><net_src comp="1497" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1511"><net_src comp="78" pin="0"/><net_sink comp="1507" pin=0"/></net>

<net id="1516"><net_src comp="1507" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1521"><net_src comp="80" pin="0"/><net_sink comp="1517" pin=0"/></net>

<net id="1522"><net_src comp="1460" pin="1"/><net_sink comp="1517" pin=1"/></net>

<net id="1526"><net_src comp="1517" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1531"><net_src comp="1523" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1536"><net_src comp="82" pin="0"/><net_sink comp="1532" pin=0"/></net>

<net id="1541"><net_src comp="1532" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1546"><net_src comp="84" pin="0"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="1463" pin="1"/><net_sink comp="1542" pin=1"/></net>

<net id="1552"><net_src comp="1542" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1557"><net_src comp="86" pin="0"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="1471" pin="2"/><net_sink comp="1553" pin=1"/></net>

<net id="1563"><net_src comp="1553" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1564"><net_src comp="1481" pin="2"/><net_sink comp="1559" pin=1"/></net>

<net id="1569"><net_src comp="1559" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="1492" pin="2"/><net_sink comp="1565" pin=1"/></net>

<net id="1575"><net_src comp="1565" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="1502" pin="2"/><net_sink comp="1571" pin=1"/></net>

<net id="1581"><net_src comp="1571" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="1512" pin="2"/><net_sink comp="1577" pin=1"/></net>

<net id="1587"><net_src comp="1577" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="1527" pin="2"/><net_sink comp="1583" pin=1"/></net>

<net id="1593"><net_src comp="1583" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1594"><net_src comp="1537" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1599"><net_src comp="1589" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1600"><net_src comp="1548" pin="2"/><net_sink comp="1595" pin=1"/></net>

<net id="1604"><net_src comp="1251" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="1609"><net_src comp="1256" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="1613"><net_src comp="1606" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="1614"><net_src comp="1606" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="1615"><net_src comp="1606" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="1616"><net_src comp="1606" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="1620"><net_src comp="1277" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="1625"><net_src comp="1282" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="1630"><net_src comp="1287" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="1634"><net_src comp="1627" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="1635"><net_src comp="1627" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="1636"><net_src comp="1627" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="1640"><net_src comp="1297" pin="4"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="1645"><net_src comp="1307" pin="4"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1650"><net_src comp="1317" pin="4"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="1655"><net_src comp="1327" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="1502" pin=1"/></net>

<net id="1660"><net_src comp="1337" pin="4"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1512" pin=1"/></net>

<net id="1665"><net_src comp="1347" pin="4"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="1527" pin=1"/></net>

<net id="1670"><net_src comp="1357" pin="4"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="1675"><net_src comp="1367" pin="4"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1548" pin=1"/></net>

<net id="1680"><net_src comp="1377" pin="4"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="1685"><net_src comp="1387" pin="4"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1476" pin=1"/></net>

<net id="1690"><net_src comp="1397" pin="4"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="1695"><net_src comp="1407" pin="4"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="1700"><net_src comp="1417" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1705"><net_src comp="1427" pin="4"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1710"><net_src comp="1437" pin="4"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1715"><net_src comp="1447" pin="4"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1463" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 : data_V_read | {1 }
  - Chain level:
	State 1
		r_V_cast3 : 1
		r_V_cast : 1
		r_V_s : 2
		r_V_10_0_1 : 2
		r_V_10_0_2 : 2
		r_V_10_0_3 : 2
		r_V_10_0_4 : 2
		r_V_10_0_5 : 2
		r_V_10_0_6 : 2
		r_V_10_0_7 : 2
		r_V_1_cast2 : 1
		r_V_1_cast9 : 1
		r_V_1_cast : 1
		r_V_10_1 : 2
		r_V_10_1_1 : 2
		r_V_10_1_2 : 2
		r_V_10_1_3 : 2
		r_V_10_1_4 : 2
		r_V_10_1_5 : 2
		r_V_10_1_6 : 2
		r_V_10_1_7 : 2
	State 2
	State 3
		tmp_3 : 1
		tmp_s : 1
		tmp_33_0_2 : 1
		tmp_33_0_3 : 1
		tmp_33_0_4 : 1
		tmp_33_0_5 : 1
		tmp_33_0_6 : 1
		tmp_33_0_7 : 1
		tmp_33_1 : 1
		tmp_33_1_1 : 1
		tmp_33_1_2 : 1
		tmp_33_1_3 : 1
		tmp_33_1_4 : 1
		tmp_28 : 1
		tmp_33_1_6 : 1
		tmp_29 : 1
	State 4
		res_0_V_write_assign : 1
		acc_1_V : 1
		acc_2_V : 1
		acc_3_V : 1
		acc_4_V : 1
		tmp6 : 1
		tmp6_cast : 2
		acc_5_V : 3
		acc_6_V : 1
		tmp8 : 1
		acc_7_V : 2
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		StgValue_107 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |           grp_fu_94          |    2    |   166   |    49   |
|          |           grp_fu_95          |    2    |   166   |    49   |
|          |           grp_fu_96          |    2    |   166   |    49   |
|          |           grp_fu_97          |    2    |   166   |    49   |
|          |           grp_fu_98          |    2    |   166   |    49   |
|          |           grp_fu_99          |    2    |   166   |    49   |
|          |          grp_fu_100          |    2    |   166   |    49   |
|    mul   |          grp_fu_101          |    2    |   166   |    49   |
|          |          grp_fu_102          |    2    |   166   |    49   |
|          |          grp_fu_103          |    2    |   166   |    49   |
|          |          grp_fu_104          |    2    |   166   |    49   |
|          |          grp_fu_105          |    2    |   166   |    49   |
|          |          grp_fu_106          |    2    |   166   |    49   |
|          |          grp_fu_107          |    2    |   166   |    49   |
|          |          grp_fu_108          |    2    |   166   |    49   |
|          |          grp_fu_109          |    2    |   166   |    49   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp1_fu_1466         |    0    |    0    |    32   |
|          | res_0_V_write_assign_fu_1471 |    0    |    0    |    32   |
|          |         tmp2_fu_1476         |    0    |    0    |    32   |
|          |        acc_1_V_fu_1481       |    0    |    0    |    32   |
|          |         tmp3_fu_1487         |    0    |    0    |    32   |
|          |        acc_2_V_fu_1492       |    0    |    0    |    32   |
|          |         tmp4_fu_1497         |    0    |    0    |    32   |
|    add   |        acc_3_V_fu_1502       |    0    |    0    |    32   |
|          |         tmp5_fu_1507         |    0    |    0    |    32   |
|          |        acc_4_V_fu_1512       |    0    |    0    |    32   |
|          |         tmp6_fu_1517         |    0    |    0    |    37   |
|          |        acc_5_V_fu_1527       |    0    |    0    |    39   |
|          |         tmp7_fu_1532         |    0    |    0    |    32   |
|          |        acc_6_V_fu_1537       |    0    |    0    |    32   |
|          |         tmp8_fu_1542         |    0    |    0    |    32   |
|          |        acc_7_V_fu_1548       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   read   |   data_V_read_2_read_fu_88   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_1247         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_cast3_fu_1251      |    0    |    0    |    0    |
|          |       r_V_cast_fu_1256       |    0    |    0    |    0    |
|          |      r_V_1_cast2_fu_1277     |    0    |    0    |    0    |
|          |      r_V_1_cast9_fu_1282     |    0    |    0    |    0    |
|   sext   |      r_V_1_cast_fu_1287      |    0    |    0    |    0    |
|          |        tmp_27_fu_1457        |    0    |    0    |    0    |
|          |      tmp_31_cast_fu_1460     |    0    |    0    |    0    |
|          |        tmp_30_fu_1463        |    0    |    0    |    0    |
|          |       tmp6_cast_fu_1523      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_1267        |    0    |    0    |    0    |
|          |         tmp_3_fu_1297        |    0    |    0    |    0    |
|          |         tmp_s_fu_1307        |    0    |    0    |    0    |
|          |      tmp_33_0_2_fu_1317      |    0    |    0    |    0    |
|          |      tmp_33_0_3_fu_1327      |    0    |    0    |    0    |
|          |      tmp_33_0_4_fu_1337      |    0    |    0    |    0    |
|          |      tmp_33_0_5_fu_1347      |    0    |    0    |    0    |
|          |      tmp_33_0_6_fu_1357      |    0    |    0    |    0    |
|partselect|      tmp_33_0_7_fu_1367      |    0    |    0    |    0    |
|          |       tmp_33_1_fu_1377       |    0    |    0    |    0    |
|          |      tmp_33_1_1_fu_1387      |    0    |    0    |    0    |
|          |      tmp_33_1_2_fu_1397      |    0    |    0    |    0    |
|          |      tmp_33_1_3_fu_1407      |    0    |    0    |    0    |
|          |      tmp_33_1_4_fu_1417      |    0    |    0    |    0    |
|          |        tmp_28_fu_1427        |    0    |    0    |    0    |
|          |      tmp_33_1_6_fu_1437      |    0    |    0    |    0    |
|          |        tmp_29_fu_1447        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1553         |    0    |    0    |    0    |
|          |         mrv_1_fu_1559        |    0    |    0    |    0    |
|          |         mrv_2_fu_1565        |    0    |    0    |    0    |
|insertvalue|         mrv_3_fu_1571        |    0    |    0    |    0    |
|          |         mrv_4_fu_1577        |    0    |    0    |    0    |
|          |         mrv_5_fu_1583        |    0    |    0    |    0    |
|          |         mrv_6_fu_1589        |    0    |    0    |    0    |
|          |         mrv_7_fu_1595        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    32   |   2656  |   1308  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|r_V_1_cast2_reg_1617|   45   |
|r_V_1_cast9_reg_1622|   44   |
| r_V_1_cast_reg_1627|   46   |
| r_V_cast3_reg_1601 |   45   |
|  r_V_cast_reg_1606 |   46   |
|   tmp_28_reg_1702  |   30   |
|   tmp_29_reg_1712  |   31   |
| tmp_33_0_2_reg_1647|   32   |
| tmp_33_0_3_reg_1652|   32   |
| tmp_33_0_4_reg_1657|   32   |
| tmp_33_0_5_reg_1662|   32   |
| tmp_33_0_6_reg_1667|   32   |
| tmp_33_0_7_reg_1672|   32   |
| tmp_33_1_1_reg_1682|   32   |
| tmp_33_1_2_reg_1687|   32   |
| tmp_33_1_3_reg_1692|   32   |
| tmp_33_1_4_reg_1697|   32   |
| tmp_33_1_6_reg_1707|   32   |
|  tmp_33_1_reg_1677 |   32   |
|   tmp_3_reg_1637   |   32   |
|   tmp_s_reg_1642   |   31   |
+--------------------+--------+
|        Total       |   734  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_95 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_98 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_99 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_101 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_102 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_103 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_106 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_107 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_108 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_109 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1024  ||   13.6  ||   144   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    -   |  2656  |  1308  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   144  |
|  Register |    -   |    -   |   734  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   13   |  3390  |  1452  |
+-----------+--------+--------+--------+--------+
