# evm_verilog
project related to Electronic voting machine using verilog language in vivado 
output waveform
![wave](https://user-images.githubusercontent.com/70520048/179336189-14861e20-a2da-454e-bc15-1b3fb60ef65c.PNG)
schematic
[schematic.pdf](https://github.com/Vinaysahotra/evm_verilog/files/9125025/schematic.pdf)
![schematiccc](https://user-images.githubusercontent.com/70520048/179336728-f7533968-1c8e-4ab4-8afc-1f6ac663e1cd.PNG)
