git clone --depth 1 --no-tags https://github.com/Caesar566/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728662197
git clone --depth 1 --no-tags https://github.com/shawntsai0312/NTUEE_ICDESIGN_23FALL_HW4.git f:/verilog_sva_gh_scraper/data/full_repos/725394148
git clone --depth 1 --no-tags https://github.com/PatrisssB/lsic_projects.git f:/verilog_sva_gh_scraper/data/full_repos/730289382
git clone --depth 1 --no-tags https://github.com/codingohno/hardware_cr.git f:/verilog_sva_gh_scraper/data/full_repos/730195424
git clone --depth 1 --no-tags https://github.com/Henryluckky/FPGA_battle_tank.git f:/verilog_sva_gh_scraper/data/full_repos/728372486
git clone --depth 1 --no-tags https://github.com/Myoiyu/photo_memory.git f:/verilog_sva_gh_scraper/data/full_repos/723910914
git clone --depth 1 --no-tags https://github.com/juneonii/veryvery_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/723968280
git clone --depth 1 --no-tags https://github.com/Pinigelbard/I2C-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/724346348
git clone --depth 1 --no-tags https://github.com/jiuguaiwf/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/723935468
git clone --depth 1 --no-tags https://github.com/geethasreekoncha/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/724190967
git clone --depth 1 --no-tags https://github.com/Pinigelbard/memory-8-x-64.git f:/verilog_sva_gh_scraper/data/full_repos/724180458
git clone --depth 1 --no-tags https://github.com/Shahabaz-gaucho/Sequence_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/724157962
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab11.git f:/verilog_sva_gh_scraper/data/full_repos/724801297
git clone --depth 1 --no-tags https://github.com/jrpompio/proyecto_circuitos_digitales.git f:/verilog_sva_gh_scraper/data/full_repos/723929492
git clone --depth 1 --no-tags https://github.com/MaouAmir/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/725172919
git clone --depth 1 --no-tags https://github.com/IC-huanglc/uvm_ref_flow2014.02.git f:/verilog_sva_gh_scraper/data/full_repos/724994550
git clone --depth 1 --no-tags https://github.com/lhk4514/23-2-DLD.git f:/verilog_sva_gh_scraper/data/full_repos/725448741
git clone --depth 1 --no-tags https://github.com/emrelevent2/mycaravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/726975361
git clone --depth 1 --no-tags https://github.com/YusufFatihSisman/32MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/727252363
git clone --depth 1 --no-tags https://github.com/BHa2R00/uart_interface.git f:/verilog_sva_gh_scraper/data/full_repos/725697076
git clone --depth 1 --no-tags https://github.com/joshuanieh/SoC_Lab_WLOS_Baseline.git f:/verilog_sva_gh_scraper/data/full_repos/726850907
git clone --depth 1 --no-tags https://github.com/kareemkhaledd/8259A-PROGRAMMABLE-INTERRUPT-CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/724236826
git clone --depth 1 --no-tags https://github.com/saltyee1/RiscV_pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/731045224
git clone --depth 1 --no-tags https://github.com/deeps1986/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/728140862
git clone --depth 1 --no-tags https://github.com/Carol-Botros/PIC_8259.git f:/verilog_sva_gh_scraper/data/full_repos/726816139
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/DSPIC_HW4.git f:/verilog_sva_gh_scraper/data/full_repos/729048505
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/test6969.git f:/verilog_sva_gh_scraper/data/full_repos/729063416
git clone --depth 1 --no-tags https://github.com/Amal-k-Ayyan/Pipelined-MIPS32-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/729764682
git clone --depth 1 --no-tags https://github.com/RAFNEE/DLC-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/730022447
git clone --depth 1 --no-tags https://github.com/urish/gfmpw1-simon-says.git f:/verilog_sva_gh_scraper/data/full_repos/729637657
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/724445351
git clone --depth 1 --no-tags https://github.com/shevrotin/Emin_FIFO_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/730299519
git clone --depth 1 --no-tags https://github.com/daka31/Lab5_6.git f:/verilog_sva_gh_scraper/data/full_repos/730850502
git clone --depth 1 --no-tags https://github.com/shehab2020556/single-cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/731201169
git clone --depth 1 --no-tags https://github.com/AhmedBaraka50/ASIC-implementation-of-PIT-.git f:/verilog_sva_gh_scraper/data/full_repos/729333768
git clone --depth 1 --no-tags https://github.com/asandstar/PLD-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/729541763
git clone --depth 1 --no-tags https://github.com/Baonguyen2390/Lab56_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/731409168
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_pci_int.git f:/verilog_sva_gh_scraper/data/full_repos/731041285
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/IFFT.git f:/verilog_sva_gh_scraper/data/full_repos/731636696
git clone --depth 1 --no-tags https://github.com/lucianadm/simula_ACA.git f:/verilog_sva_gh_scraper/data/full_repos/732033669
git clone --depth 1 --no-tags https://github.com/ShengxiLiang/EdgeDetect_Sobel_RealTIme.git f:/verilog_sva_gh_scraper/data/full_repos/732289035
git clone --depth 1 --no-tags https://github.com/Yogurt1338/Complex.git f:/verilog_sva_gh_scraper/data/full_repos/730801155
git clone --depth 1 --no-tags https://github.com/RF-Vinicius/Processador-PCID.git f:/verilog_sva_gh_scraper/data/full_repos/727985567
git clone --depth 1 --no-tags https://github.com/Sumit0976/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/732369475
git clone --depth 1 --no-tags https://github.com/shabbarvejlani/sudoku_cocotb.git f:/verilog_sva_gh_scraper/data/full_repos/732496541
git clone --depth 1 --no-tags https://github.com/husky25130/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/731852924
git clone --depth 1 --no-tags https://github.com/thetaZhang/2023-FALL-ETExperiment-work-digital.git f:/verilog_sva_gh_scraper/data/full_repos/731668386
git clone --depth 1 --no-tags https://github.com/TeHsunWang/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/732304140
git clone --depth 1 --no-tags https://github.com/rohangowdamr/101_sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/727249049
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/Unet.git f:/verilog_sva_gh_scraper/data/full_repos/728069543
git clone --depth 1 --no-tags https://github.com/ujjwal-2001/HDL-Bits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/732417406
git clone --depth 1 --no-tags https://github.com/parhamsoltani/Multicycle_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/725784228
git clone --depth 1 --no-tags https://github.com/semify-eda/tristan-openframe.git f:/verilog_sva_gh_scraper/data/full_repos/731512080
git clone --depth 1 --no-tags https://github.com/tmssngr/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/725733672
git clone --depth 1 --no-tags https://github.com/krona12/EDA_Calendar.git f:/verilog_sva_gh_scraper/data/full_repos/730578051
git clone --depth 1 --no-tags https://github.com/maj77/IC_design_lab.git f:/verilog_sva_gh_scraper/data/full_repos/725645385
git clone --depth 1 --no-tags https://github.com/rafaelpinheiro32/Traffic-Light-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/723885742
git clone --depth 1 --no-tags https://github.com/VinitJagwale/eklakshya_RTL_Design_intership.git f:/verilog_sva_gh_scraper/data/full_repos/725432291
git clone --depth 1 --no-tags https://github.com/haoranyan2022/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/725451928
git clone --depth 1 --no-tags https://github.com/arjuneaswaran/ECEN651_Fall2023.git f:/verilog_sva_gh_scraper/data/full_repos/725836913
git clone --depth 1 --no-tags https://github.com/QM1412/uart_to_iiic.git f:/verilog_sva_gh_scraper/data/full_repos/725898086
git clone --depth 1 --no-tags https://github.com/otabek7/SingleCycleProcessorControlUnit.git f:/verilog_sva_gh_scraper/data/full_repos/725894534
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-11.git f:/verilog_sva_gh_scraper/data/full_repos/724812346
git clone --depth 1 --no-tags https://github.com/oleg-sin/tangnano4k_ws2812b.git f:/verilog_sva_gh_scraper/data/full_repos/727334141
git clone --depth 1 --no-tags https://github.com/uday-b-n/Music-Synthesizer---Karplus-Strong-Algorithm-Public.git f:/verilog_sva_gh_scraper/data/full_repos/727254415
git clone --depth 1 --no-tags https://github.com/IC-huanglc/uvm_ref_flow.git f:/verilog_sva_gh_scraper/data/full_repos/724955871
git clone --depth 1 --no-tags https://github.com/glingy/sddec23-06.git f:/verilog_sva_gh_scraper/data/full_repos/726535784
git clone --depth 1 --no-tags https://github.com/SaraPamplona/Proyecto_MIPS_32_Bits.git f:/verilog_sva_gh_scraper/data/full_repos/727217829
git clone --depth 1 --no-tags https://github.com/zhangfeiww/FPGA_seg_clock.git f:/verilog_sva_gh_scraper/data/full_repos/727523702
git clone --depth 1 --no-tags https://github.com/zhaosheng-thu/ALUverilog.git f:/verilog_sva_gh_scraper/data/full_repos/728062523
git clone --depth 1 --no-tags https://github.com/ColdWallet-DescDeHardware/ColdWallet.git f:/verilog_sva_gh_scraper/data/full_repos/725831918
git clone --depth 1 --no-tags https://github.com/Maxwiny/Xilinx-FPGA-OTA.git f:/verilog_sva_gh_scraper/data/full_repos/728549070
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_bc_emu.git f:/verilog_sva_gh_scraper/data/full_repos/727924036
git clone --depth 1 --no-tags https://github.com/CHENZHICCZU/EDA--.git f:/verilog_sva_gh_scraper/data/full_repos/728942538
git clone --depth 1 --no-tags https://github.com/AfifSiddiqi/RV32I-Multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/727302492
git clone --depth 1 --no-tags https://github.com/LeeSH825/Verilog-FixedPoint-Math-Library.git f:/verilog_sva_gh_scraper/data/full_repos/729531054
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_cabletest.git f:/verilog_sva_gh_scraper/data/full_repos/729660774
git clone --depth 1 --no-tags https://github.com/mutong0514/computer-system.git f:/verilog_sva_gh_scraper/data/full_repos/730247069
git clone --depth 1 --no-tags https://github.com/Bageldoodle/SimpleRouter.git f:/verilog_sva_gh_scraper/data/full_repos/730855281
git clone --depth 1 --no-tags https://github.com/htfab/gfmpw1-multi.git f:/verilog_sva_gh_scraper/data/full_repos/730265123
git clone --depth 1 --no-tags https://github.com/JingtaoX/CS254-hardware-decomp.git f:/verilog_sva_gh_scraper/data/full_repos/729981471
git clone --depth 1 --no-tags https://github.com/lutasam/ping_pong.git f:/verilog_sva_gh_scraper/data/full_repos/728383031
git clone --depth 1 --no-tags https://github.com/swapnilanand123/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/726443759
git clone --depth 1 --no-tags https://github.com/mrrCarter/ChainTrace.git f:/verilog_sva_gh_scraper/data/full_repos/725253354
git clone --depth 1 --no-tags https://github.com/CarloB26/Final_Project_ECE_287.git f:/verilog_sva_gh_scraper/data/full_repos/728379834
git clone --depth 1 --no-tags https://github.com/Mightlaus/CLA-full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/732292688
git clone --depth 1 --no-tags https://github.com/SamanMohseni/CodecPowerEvaluation.git f:/verilog_sva_gh_scraper/data/full_repos/731084670
git clone --depth 1 --no-tags https://github.com/kerong2002/Discrete-Wavelet-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/729423486
git clone --depth 1 --no-tags https://github.com/MaheshNamboodiri/Washing-Machine-Control-System.git f:/verilog_sva_gh_scraper/data/full_repos/732092144
git clone --depth 1 --no-tags https://github.com/SumanthKumarM/RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/732344160
git clone --depth 1 --no-tags https://github.com/NaroZeol/DigitalElectronics-CurriculumDesign.git f:/verilog_sva_gh_scraper/data/full_repos/731295748
git clone --depth 1 --no-tags https://github.com/LKai-Xu/courses.git f:/verilog_sva_gh_scraper/data/full_repos/728189887
git clone --depth 1 --no-tags https://github.com/tommychen123/RISC-V_HW.git f:/verilog_sva_gh_scraper/data/full_repos/727747663
git clone --depth 1 --no-tags https://github.com/sprsr/RVector.git f:/verilog_sva_gh_scraper/data/full_repos/727564879
git clone --depth 1 --no-tags https://github.com/seifalrahman/PIC-8259.git f:/verilog_sva_gh_scraper/data/full_repos/728409705
git clone --depth 1 --no-tags https://github.com/aoblepia/efabless-riscv-parity-checker.git f:/verilog_sva_gh_scraper/data/full_repos/730400573
git clone --depth 1 --no-tags https://github.com/AliMaher15/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/730906240
git clone --depth 1 --no-tags https://github.com/LynchrocketCourseLearning/2021Fall-CS207-Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/729570242
git clone --depth 1 --no-tags https://github.com/AliMaher15/Synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/730896325
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/725304808
