# Commented out as added to skiplist without comment specifying reason
# sv2v:core/interface_array_slice.sv
# sv2v:error/include_loop_1.sv
# sv2v:error/include_loop_2.sv
# sv2v:lex/macro_ifdef.sv
# simple_tests:assignment-pattern/top.sv
# simple_tests:AssignToUnpackedUnionFieldAndReadOtherField/top.sv
# simple_tests:BitSelectPartSelectInFunction/top.sv
# simple_tests:Continue/top.sv
# simple_tests:Disable/top.sv
# simple_tests:DpiChandle/top.sv
# simple_tests:EnumFirstInInitial/top.sv
# simple_tests:EnumFirst/top.sv
# simple_tests:Forever/top.sv
# simple_tests:ForkJoinTypes/top.sv
# simple_tests:Fork/top.sv
# simple_tests:FunctionOutputArgument/top.sv
# simple_tests:FunctionWithOverriddenParameter/top.sv
# simple_tests:GetC/top.sv
# simple_tests:hello-uvm/top.sv
# simple_tests:ImportFunction/top.sv
# simple_tests:ImportPackageWithFunction/top.sv
# simple_tests:IndexedPartSelectInFor/top.sv
# simple_tests:MultiplePrints/top.sv
# simple_tests:NestedPatternPassedAsPort/top.sv
# simple_tests:NestedStructArrayParameterInitializedByPatternPassedAsPort/top.sv
# simple_tests:OneClass/top.sv
# simple_tests:OneThis/top.sv
# simple_tests:OutputSizeWithParameterOfInstanceInitializedByStructMember/top.sv
# simple_tests:ParameterDoubleUnderscoreInSvFrontend/top.sv
# simple_tests:ParameterOfSizeOfParametrizedPortInSubmodule/top.sv
# simple_tests:ParameterOfSizeOfParametrizedPort/top.sv
# simple_tests:ParameterPackedArray/top.sv
# simple_tests:PartSelectInFor/top.sv
# simple_tests:PutC/top.sv
# simple_tests:RealValue/top.sv
# simple_tests:SelectFromUnpackedInFunction/top.sv
# simple_tests:SelectGivenBySelectOnParameterInFunction/top.sv
# simple_tests:SelfSelectsInBitSelectAfterBitSelect/top.sv
# simple_tests:StringAssignConcatenation/top.sv
# simple_tests:StringAssignment/top.sv
# simple_tests:StringLocalParamInitByConcatenation/top.sv
# simple_tests:StringWithBackslash/top.sv
# simple_tests:StructArrayParameterInitializedByPatternPassedAsPort/top.sv
# simple_tests:synthesis/dff_tb.v
# simple_tests:SystemFunctions/top.sv
# simple_tests:TypedefOnFileLevel/top.sv
# simple_tests:ibex/uvm/ibex_decoder_tb.sv
# simple_tests:VoidFunction2Returns/top.sv
# simple_tests:VoidFunction/top.sv
# simple_tests:VoidFunctionWithoutReturn/top.sv
########################################################################################
# This test sometimes fails due to how yosys assigns
# wires to cells and the fact, that currently formal verification
# requires the same order of assignments
yosys:opt/opt_lut.v
yosys:simple/always03.v
yosys:asicworld/code_verilog_tutorial_fsm_full.v
yosys:asicworld/code_hdl_models_GrayCounter.v
yosys:simple/sincos.v
########################################################################################
# Type parameters in top modules cause the modules to be renamed
# and handled incorrectly in verification scripts.
sv2v:core/paramtype_param_default.sv
sv2v:core/paramtype_stagger.sv
# Yosys mishandles a negative signed constant which is interpreted correctly by the plugin.
yosys:simple/case_expr_non_const.v
# Yosys hangs and causes a timeout.
# There's nothing to compare with the plugin in Formal Verification.
# Also these tests are non-synthesizable.
sv2v:error/size_cast_xpr_lit.sv
sv2v:error/size_cast_x_lit.sv
sv2v:error/size_cast_zero_lit.sv
# Yosys aborts in Fmt::parse_verilog due to unsupported format.
# There's nothing to compare with the plugin in Formal Verification.
# This test is non-synthesizable.
sv2v:core/edge.v
# Yosys fails with syntax error, unexpected TOK_ID. This test is non-synthesizable.
sv2v:core/edge.sv
