<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file alu_fetch_implalufetch.ncd.
Design name: alu_fetch
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Mon Apr 08 23:22:31 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 26.600000 MHz (0 errors)</A></LI>            890 items scored, 0 timing errors detected.
Report:   88.865MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            890 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i24  (to clk +)
                   FF                        count1_1114__i23

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_0 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C22A.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C22A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i6  (to clk +)
                   FF                        count1_1114__i5

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_10 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C19D.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C19D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i4  (to clk +)
                   FF                        count1_1114__i3

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_11 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C19C.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C19C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i2  (to clk +)
                   FF                        count1_1114__i1

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_12 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C19B.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C19B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i0  (to clk +)

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_13 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C19A.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C19A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i22  (to clk +)
                   FF                        count1_1114__i21

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_2 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C21D.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C21D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i20  (to clk +)
                   FF                        count1_1114__i19

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_3 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C21C.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C21C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i18  (to clk +)
                   FF                        count1_1114__i17

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_4 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C21B.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i16  (to clk +)
                   FF                        count1_1114__i15

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_5 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C21A.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C21A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i9  (from clk +)
   Destination:    FF         Data in        count1_1114__i14  (to clk +)
                   FF                        count1_1114__i13

   Delay:              11.005ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     11.005ns physical path delay SLICE_8 to SLICE_6 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 26.341ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20B.CLK to     R18C20B.Q0 SLICE_8 (from clk)
ROUTE         2     0.920     R18C20B.Q0 to     R18C22C.D1 count1_9
CTOF_DEL    ---     0.452     R18C22C.D1 to     R18C22C.F1 SLICE_98
ROUTE         1     0.954     R18C22C.F1 to     R19C21D.C1 n3716
CTOF_DEL    ---     0.452     R19C21D.C1 to     R19C21D.F1 SLICE_124
ROUTE         1     0.384     R19C21D.F1 to     R19C21D.C0 n4
CTOF_DEL    ---     0.452     R19C21D.C0 to     R19C21D.F0 SLICE_124
ROUTE         1     0.659     R19C21D.F0 to     R19C21B.C0 n5_adj_600
CTOF_DEL    ---     0.452     R19C21B.C0 to     R19C21B.F0 SLICE_123
ROUTE         1     0.954     R19C21B.F0 to     R18C22B.C1 n3712
CTOF_DEL    ---     0.452     R18C22B.C1 to     R18C22B.F1 SLICE_92
ROUTE         2     1.866     R18C22B.F1 to     R14C20B.B1 n3654
CTOF_DEL    ---     0.452     R14C20B.B1 to     R14C20B.F1 SLICE_102
ROUTE        13     2.147     R14C20B.F1 to    R18C20D.LSR n3291 (to clk)
                  --------
                   11.005   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.765        OSC.OSC to    R18C20D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   88.865MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |   26.600 MHz|   88.865 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: led_c   Source: SLICE_92.Q0   Loads: 6
   No transfer within this clock domain is found

Clock Domain: instruction_2__N_123   Source: SLICE_140.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: global_state_0   Source: SLICE_89.Q0   Loads: 49
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_78.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 25
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

Clock Domain: Q_7__N_69   Source: SLICE_125.F1   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 890 paths, 1 nets, and 924 connections (88.93% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Mon Apr 08 23:22:31 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 26.600000 MHz (0 errors)</A></LI>            890 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            890 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i5  (from clk +)
   Destination:    FF         Data in        count1_1114__i5  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 SLICE_10 (from clk)
ROUTE         1     0.130     R18C19D.Q0 to     R18C19D.A0 n20_adj_595
CTOF_DEL    ---     0.101     R18C19D.A0 to     R18C19D.F0 SLICE_10
ROUTE         1     0.000     R18C19D.F0 to    R18C19D.DI0 n125 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i6  (from clk +)
   Destination:    FF         Data in        count1_1114__i6  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q1 SLICE_10 (from clk)
ROUTE         1     0.130     R18C19D.Q1 to     R18C19D.A1 n19
CTOF_DEL    ---     0.101     R18C19D.A1 to     R18C19D.F1 SLICE_10
ROUTE         1     0.000     R18C19D.F1 to    R18C19D.DI1 n124 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i4  (from clk +)
   Destination:    FF         Data in        count1_1114__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19C.CLK to     R18C19C.Q1 SLICE_11 (from clk)
ROUTE         1     0.130     R18C19C.Q1 to     R18C19C.A1 n21_adj_594
CTOF_DEL    ---     0.101     R18C19C.A1 to     R18C19C.F1 SLICE_11
ROUTE         1     0.000     R18C19C.F1 to    R18C19C.DI1 n126 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i3  (from clk +)
   Destination:    FF         Data in        count1_1114__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19C.CLK to     R18C19C.Q0 SLICE_11 (from clk)
ROUTE         1     0.130     R18C19C.Q0 to     R18C19C.A0 n22_adj_592
CTOF_DEL    ---     0.101     R18C19C.A0 to     R18C19C.F0 SLICE_11
ROUTE         1     0.000     R18C19C.F0 to    R18C19C.DI0 n127 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i1  (from clk +)
   Destination:    FF         Data in        count1_1114__i1  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19B.CLK to     R18C19B.Q0 SLICE_12 (from clk)
ROUTE         1     0.130     R18C19B.Q0 to     R18C19B.A0 n24
CTOF_DEL    ---     0.101     R18C19B.A0 to     R18C19B.F0 SLICE_12
ROUTE         1     0.000     R18C19B.F0 to    R18C19B.DI0 n129 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i2  (from clk +)
   Destination:    FF         Data in        count1_1114__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19B.CLK to     R18C19B.Q1 SLICE_12 (from clk)
ROUTE         1     0.130     R18C19B.Q1 to     R18C19B.A1 n23
CTOF_DEL    ---     0.101     R18C19B.A1 to     R18C19B.F1 SLICE_12
ROUTE         1     0.000     R18C19B.F1 to    R18C19B.DI1 n128 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_1114__i0  (from clk +)
   Destination:    FF         Data in        count1_1114__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19A.CLK to     R18C19A.Q1 SLICE_13 (from clk)
ROUTE         1     0.130     R18C19A.Q1 to     R18C19A.A1 n25
CTOF_DEL    ---     0.101     R18C19A.A1 to     R18C19A.F1 SLICE_13
ROUTE         1     0.000     R18C19A.F1 to    R18C19A.DI1 n130 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.443        OSC.OSC to    R18C19A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_1112__i3  (from clk +)
   Destination:    FF         Data in        count_1112__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C22C.CLK to     R21C22C.Q0 SLICE_20 (from clk)
ROUTE         1     0.130     R21C22C.Q0 to     R21C22C.A0 n15
CTOF_DEL    ---     0.101     R21C22C.A0 to     R21C22C.F0 SLICE_20
ROUTE         1     0.000     R21C22C.F0 to    R21C22C.DI0 n92 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C22C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C22C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_1112__i2  (from clk +)
   Destination:    FF         Data in        count_1112__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C22B.CLK to     R21C22B.Q1 SLICE_21 (from clk)
ROUTE         1     0.130     R21C22B.Q1 to     R21C22B.A1 n16
CTOF_DEL    ---     0.101     R21C22B.A1 to     R21C22B.F1 SLICE_21
ROUTE         1     0.000     R21C22B.F1 to    R21C22B.DI1 n93 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C22B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C22B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_1112__i1  (from clk +)
   Destination:    FF         Data in        count_1112__i1  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C22B.CLK to     R21C22B.Q0 SLICE_21 (from clk)
ROUTE         1     0.130     R21C22B.Q0 to     R21C22B.A0 n17
CTOF_DEL    ---     0.101     R21C22B.A0 to     R21C22B.F0 SLICE_21
ROUTE         1     0.000     R21C22B.F0 to    R21C22B.DI0 n94 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C22B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C22B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: led_c   Source: SLICE_92.Q0   Loads: 6
   No transfer within this clock domain is found

Clock Domain: instruction_2__N_123   Source: SLICE_140.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: global_state_0   Source: SLICE_89.Q0   Loads: 49
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_78.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 25
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;

Clock Domain: Q_7__N_69   Source: SLICE_125.F1   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 890 paths, 1 nets, and 924 connections (88.93% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
