Summary
======
Overall execution cycle = 15923494
Total execution cycles per core:
- Processor 0 = 15637000
- Processor 1 = 15567629
- Processor 2 = 15923494
- Processor 3 = 15616094
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 5206686
- Processor 1 = 5184353
- Processor 2 = 5493156
- Processor 3 = 5221190
======
Data cache miss rate for each core
- Processor 0 = 0.40380979991182653 (1008454/2497349)
- Processor 1 = 0.40373536218895406 (1005490/2490468)
- Processor 2 = 0.40585765887343334 (1018320/2509057)
- Processor 3 = 0.4036611006952504 (1010415/2503127)
======
Amount of Data traffic in bytes on the bus
= 1477120
======
Number of invalidations or updates on the bus
= 1243
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2022215, numSharedAccess = 475134
- Cache 1: numPrivateAccess = 2017917, numSharedAccess = 472551
- Cache 2: numPrivateAccess = 2034336, numSharedAccess = 474721
- Cache 3: numPrivateAccess = 2027363, numSharedAccess = 475764
======
Number of times each state is entered
- Cache 0: numO = 22
- Cache 1: numO = 15
- Cache 2: numO = 48
- Cache 3: numO = 45
