

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Nov 30 08:52:44 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.25|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  141|  141|  141|  141|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- relu_label1  |  140|  140|         2|          -|          -|    70|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     26|     16|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     45|
|Register         |        -|      -|     24|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     50|     61|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_52_p2       |     +    |      0|  26|  12|           7|           1|
    |exitcond_fu_46_p2  |   icmp   |      0|   0|   4|           7|           7|
    +-------------------+----------+-------+----+----+------------+------------+
    |Total              |          |      0|  26|  16|          14|           8|
    +-------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          4|    1|          4|
    |data_address0  |  15|          3|    7|         21|
    |i_reg_35       |   9|          2|    7|         14|
    +---------------+----+-----------+-----+-----------+
    |Total          |  45|          9|   15|         39|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  3|   0|    3|          0|
    |data_addr_reg_79  |  7|   0|    7|          0|
    |i_1_reg_74        |  7|   0|    7|          0|
    |i_reg_35          |  7|   0|    7|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 24|   0|   24|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_done        | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |     relu     | return value |
|data_address0  | out |    7|  ap_memory |     data     |     array    |
|data_ce0       | out |    1|  ap_memory |     data     |     array    |
|data_we0       | out |    1|  ap_memory |     data     |     array    |
|data_d0        | out |   32|  ap_memory |     data     |     array    |
|data_q0        |  in |   32|  ap_memory |     data     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

