Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 20 13:33:30 2022
| Host         : DESKTOP-HC8675R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.983        0.000                      0                  949        0.095        0.000                      0                  949       -0.876       -1.751                       2                   530  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.983        0.000                      0                  949        0.095        0.000                      0                  949        2.725        0.000                       0                   518  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.901        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.905ns (23.288%)  route 2.981ns (76.712%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 4.992 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.043     1.579 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1/O
                         net (fo=6, routed)           0.506     2.085    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.136     4.992    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][0]/C
                         clock pessimism             -0.569     4.423    
                         clock uncertainty           -0.060     4.363    
    SLICE_X48Y77         FDRE (Setup_fdre_C_R)       -0.295     4.068    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.068    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.905ns (23.288%)  route 2.981ns (76.712%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 4.992 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.043     1.579 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1/O
                         net (fo=6, routed)           0.506     2.085    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.136     4.992    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][1]/C
                         clock pessimism             -0.569     4.423    
                         clock uncertainty           -0.060     4.363    
    SLICE_X48Y77         FDRE (Setup_fdre_C_R)       -0.295     4.068    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.068    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.905ns (23.288%)  route 2.981ns (76.712%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 4.992 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.043     1.579 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1/O
                         net (fo=6, routed)           0.506     2.085    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.136     4.992    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y77         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][2]/C
                         clock pessimism             -0.569     4.423    
                         clock uncertainty           -0.060     4.363    
    SLICE_X48Y77         FDRE (Setup_fdre_C_R)       -0.295     4.068    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.068    
                         arrival time                          -2.085    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.905ns (23.742%)  route 2.907ns (76.258%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 4.993 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.043     1.579 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1/O
                         net (fo=6, routed)           0.432     2.011    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.137     4.993    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][3]/C
                         clock pessimism             -0.569     4.424    
                         clock uncertainty           -0.060     4.364    
    SLICE_X48Y78         FDRE (Setup_fdre_C_R)       -0.295     4.069    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.905ns (23.742%)  route 2.907ns (76.258%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 4.993 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.043     1.579 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1/O
                         net (fo=6, routed)           0.432     2.011    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.137     4.993    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][4]/C
                         clock pessimism             -0.569     4.424    
                         clock uncertainty           -0.060     4.364    
    SLICE_X48Y78         FDRE (Setup_fdre_C_R)       -0.295     4.069    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.905ns (23.742%)  route 2.907ns (76.258%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 4.993 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.043     1.579 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1/O
                         net (fo=6, routed)           0.432     2.011    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.137     4.993    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y78         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]/C
                         clock pessimism             -0.569     4.424    
                         clock uncertainty           -0.060     4.364    
    SLICE_X48Y78         FDRE (Setup_fdre_C_R)       -0.295     4.069    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.914ns (24.427%)  route 2.828ns (75.573%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4.997 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I1_O)        0.052     1.588 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1/O
                         net (fo=5, routed)           0.353     1.941    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.141     4.997    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][0]/C
                         clock pessimism             -0.548     4.449    
                         clock uncertainty           -0.060     4.389    
    SLICE_X48Y82         FDRE (Setup_fdre_C_R)       -0.381     4.008    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.914ns (24.427%)  route 2.828ns (75.573%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4.997 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I1_O)        0.052     1.588 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1/O
                         net (fo=5, routed)           0.353     1.941    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.141     4.997    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                         clock pessimism             -0.548     4.449    
                         clock uncertainty           -0.060     4.389    
    SLICE_X48Y82         FDRE (Setup_fdre_C_R)       -0.381     4.008    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.914ns (24.427%)  route 2.828ns (75.573%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4.997 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I1_O)        0.052     1.588 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1/O
                         net (fo=5, routed)           0.353     1.941    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.141     4.997    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][2]/C
                         clock pessimism             -0.548     4.449    
                         clock uncertainty           -0.060     4.389    
    SLICE_X48Y82         FDRE (Setup_fdre_C_R)       -0.381     4.008    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.914ns (24.427%)  route 2.828ns (75.573%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4.997 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.801ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.821     0.821 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.962     1.783    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.572    -4.789 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.652    -3.137    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.057 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.256    -1.801    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.216    -1.585 f  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/Q
                         net (fo=12, routed)          0.558    -1.027    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0]_6[1]
    SLICE_X48Y83         LUT5 (Prop_lut5_I1_O)        0.048    -0.979 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1/O
                         net (fo=8, routed)           0.528    -0.451    u_lane_original/gearbox32to66_cmp/u_header_seeker/g0_b1__1_n_0
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.134    -0.317 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2/O
                         net (fo=10, routed)          0.373     0.056    u_lane_original/gearbox32to66_cmp/u_header_seeker/block_offset[3]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_S_O)       0.257     0.313 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32/O
                         net (fo=1, routed)           0.000     0.313    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_32_n_0
    SLICE_X50Y89         MUXF8 (Prop_muxf8_I0_O)      0.044     0.357 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18/O
                         net (fo=1, routed)           0.476     0.833    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg_reg[0][5]_i_18_n_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.120     0.953 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9/O
                         net (fo=1, routed)           0.223     1.176    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_9_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4/O
                         net (fo=3, routed)           0.317     1.536    u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_4_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I1_O)        0.052     1.588 r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1/O
                         net (fo=5, routed)           0.353     1.941    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    V7                                                0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.712     6.962 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.895     7.857    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.645     2.212 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.572     3.784    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.856 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         1.141     4.997    u_lane_original/gearbox32to66_cmp/u_header_seeker/clk_out1
    SLICE_X48Y82         FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][3]/C
                         clock pessimism             -0.548     4.449    
                         clock uncertainty           -0.060     4.389    
    SLICE_X48Y82         FDRE (Setup_fdre_C_R)       -0.381     4.008    u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_o_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/sync_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.225%)  route 0.065ns (33.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.599    -0.562    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X47Y89         FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.100    -0.462 r  u_lane_original/gearbox32to66_cmp/data66_o_reg[64]/Q
                         net (fo=7, routed)           0.065    -0.397    u_lane_original/gearbox32to66_cmp/gearbox_data66[64]
    SLICE_X46Y89         LUT6 (Prop_lut6_I1_O)        0.028    -0.369 r  u_lane_original/gearbox32to66_cmp/sync_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    u_lane_original/gearbox32to66_cmp_n_5
    SLICE_X46Y89         FDCE                                         r  u_lane_original/sync_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.818    -0.574    u_lane_original/clk_out1
    SLICE_X46Y89         FDCE                                         r  u_lane_original/sync_cnt_reg[3]/C
                         clock pessimism              0.023    -0.551    
    SLICE_X46Y89         FDCE (Hold_fdce_C_D)         0.087    -0.464    u_lane_original/sync_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.100ns (65.222%)  route 0.053ns (34.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.594    -0.567    u_lane_original/clk_out1
    SLICE_X60Y93         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.100    -0.467 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[20]/Q
                         net (fo=1, routed)           0.053    -0.414    u_lane_original/gearbox32to66_cmp/buffer194_reg[31]_0[20]
    SLICE_X61Y93         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.813    -0.579    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X61Y93         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[20]/C
                         clock pessimism              0.023    -0.556    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.032    -0.524    u_lane_original/gearbox32to66_cmp/buffer194_reg[20]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.141%)  route 0.056ns (35.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.592    -0.569    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X56Y92         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.100    -0.469 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[32]/Q
                         net (fo=1, routed)           0.056    -0.413    u_lane_original/gearbox32to66_cmp/buffer194[32]
    SLICE_X56Y92         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.811    -0.581    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X56Y92         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[64]/C
                         clock pessimism              0.012    -0.569    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.044    -0.525    u_lane_original/gearbox32to66_cmp/buffer194_reg[64]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.591    -0.570    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X56Y89         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.100    -0.470 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[15]/Q
                         net (fo=1, routed)           0.060    -0.410    u_lane_original/gearbox32to66_cmp/buffer194[15]
    SLICE_X56Y89         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.810    -0.582    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X56Y89         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[47]/C
                         clock pessimism              0.012    -0.570    
    SLICE_X56Y89         FDCE (Hold_fdce_C_D)         0.047    -0.523    u_lane_original/gearbox32to66_cmp/buffer194_reg[47]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[142]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[174]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.453%)  route 0.060ns (37.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.590    -0.571    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X59Y87         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[142]/Q
                         net (fo=6, routed)           0.060    -0.411    u_lane_original/gearbox32to66_cmp/buffer194[142]
    SLICE_X59Y87         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.808    -0.584    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X59Y87         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[174]/C
                         clock pessimism              0.013    -0.571    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.047    -0.524    u_lane_original/gearbox32to66_cmp/buffer194_reg[174]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.107ns (33.632%)  route 0.211ns (66.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.593    -0.568    u_lane_original/clk_out1
    SLICE_X54Y94         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.107    -0.461 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.250    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[5]
    SLICE_X56Y93         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.812    -0.580    u_lane_original/clk_out1
    SLICE_X56Y93         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[5]/C
                         clock pessimism              0.203    -0.377    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.008    -0.369    u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (51.989%)  route 0.092ns (48.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.593    -0.568    u_lane_original/clk_out1
    SLICE_X56Y94         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.100    -0.468 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/Q
                         net (fo=2, routed)           0.092    -0.376    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[10]
    SLICE_X58Y94         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.812    -0.580    u_lane_original/clk_out1
    SLICE_X58Y94         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]/C
                         clock pessimism              0.026    -0.554    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.059    -0.495    u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[158]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.961%)  route 0.070ns (41.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.590    -0.571    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X59Y87         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[158]/Q
                         net (fo=6, routed)           0.070    -0.401    u_lane_original/gearbox32to66_cmp/buffer194[158]
    SLICE_X59Y87         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.808    -0.584    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X59Y87         FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[190]/C
                         clock pessimism              0.013    -0.571    
    SLICE_X59Y87         FDCE (Hold_fdce_C_D)         0.049    -0.522    u_lane_original/gearbox32to66_cmp/buffer194_reg[190]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.107ns (33.971%)  route 0.208ns (66.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.593    -0.568    u_lane_original/clk_out1
    SLICE_X54Y94         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.107    -0.461 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[3]/Q
                         net (fo=2, routed)           0.208    -0.253    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[3]
    SLICE_X56Y94         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.812    -0.580    u_lane_original/clk_out1
    SLICE_X56Y94         FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[11]/C
                         clock pessimism              0.203    -0.377    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.000    -0.377    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.079%)  route 0.096ns (42.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.849    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.780    -1.931 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.744    -1.187    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.592    -0.569    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X55Y90         FDCE                                         r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.100    -0.469 r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[7]/Q
                         net (fo=4, routed)           0.096    -0.373    u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg__0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.028    -0.345 r  u_lane_original/gearbox32to66_cmp/data66_t_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.345    u_lane_original/gearbox32to66_cmp/data66_t_valid5_out
    SLICE_X54Y90         FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    V7                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.980    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.209    -2.229 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.807    -1.422    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.392 r  u_pll/inst/clkout1_buf/O
                         net (fo=516, routed)         0.811    -0.581    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X54Y90         FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_valid_reg/C
                         clock pessimism              0.023    -0.558    
    SLICE_X54Y90         FDCE (Hold_fdce_C_D)         0.087    -0.471    u_lane_original/gearbox32to66_cmp/data66_t_valid_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.349         6.250       4.901      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X56Y89     u_lane_original/gearbox32to66_cmp/buffer194_reg[47]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X60Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[48]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X56Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X61Y93     u_lane_original/gearbox32to66_cmp/buffer194_reg[54]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X60Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[48]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X61Y93     u_lane_original/gearbox32to66_cmp/buffer194_reg[54]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X57Y95     u_lane_original/xapp1017_serdes_1280.serdes_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X57Y94     u_lane_original/xapp1017_serdes_1280.serdes_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X60Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[76]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X60Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[78]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X60Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[80]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X59Y94     u_lane_original/gearbox32to66_cmp/buffer194_reg[82]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X61Y93     u_lane_original/gearbox32to66_cmp/buffer194_reg[84]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X61Y92     u_lane_original/gearbox32to66_cmp/buffer194_reg[86]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X60Y81     u_lane_original/gearbox32to66_cmp/buffer194_reg[173]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X54Y81     u_lane_original/gearbox32to66_cmp/u_header_seeker/buffer_reg[40]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X56Y81     u_lane_original/gearbox32to66_cmp/u_header_seeker/buffer_reg[44]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X60Y81     u_lane_original/gearbox32to66_cmp/buffer194_reg[181]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X60Y81     u_lane_original/gearbox32to66_cmp/buffer194_reg[183]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X56Y81     u_lane_original/gearbox32to66_cmp/u_header_seeker/buffer_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X56Y81     u_lane_original/gearbox32to66_cmp/u_header_seeker/buffer_reg[52]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X54Y81     u_lane_original/gearbox32to66_cmp/u_header_seeker/buffer_reg[60]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X48Y82     u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.125       2.775      SLICE_X48Y82     u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.563
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y1  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X1Y2  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.349         1.563       0.213      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y50     u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X1Y149    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937         1.563       0.625      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y1  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X1Y2  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.798    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.901ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         6.250       4.901      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         6.250       5.313      MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  u_pll/inst/mmcm_adv_inst/CLKFBOUT



