Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 15:58:03 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_0/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                  765        0.018        0.000                      0                  765        1.780        0.000                       0                   766  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.055}        4.111           243.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.015        0.000                      0                  765        0.018        0.000                      0                  765        1.780        0.000                       0                   766  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 demux/sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.056ns period=4.111ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.056ns period=4.111ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.111ns  (vclock rise@4.111ns - vclock rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.541ns (38.040%)  route 2.510ns (61.960%))
  Logic Levels:           15  (CARRY8=8 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 5.865 - 4.111 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.188ns (routing 0.171ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, routed)         1.188     2.149    demux/CLK
    SLICE_X115Y491       FDRE                                         r  demux/sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y491       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.230 r  demux/sel_reg[6]/Q
                         net (fo=45, routed)          0.399     2.629    demux/sel[6]
    SLICE_X117Y493       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     2.795 r  demux/sel_reg[7]_i_6/CO[7]
                         net (fo=24, routed)          0.231     3.026    demux/p_1_in[8]
    SLICE_X116Y494       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.079 r  demux/sel[7]_i_173/O
                         net (fo=1, routed)           0.013     3.092    demux/sel[7]_i_173_n_0
    SLICE_X116Y494       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.216     3.308 r  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, routed)          0.196     3.504    demux/CO[0]
    SLICE_X116Y496       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     3.556 r  demux/sel[7]_i_125/O
                         net (fo=1, routed)           0.016     3.572    demux/sel[7]_i_125_n_0
    SLICE_X116Y496       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     3.796 r  demux/sel_reg[7]_i_58/O[6]
                         net (fo=3, routed)           0.135     3.931    demux/sel_reg[7]_i_58_n_9
    SLICE_X116Y498       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.001 r  demux/sel[7]_i_79/O
                         net (fo=2, routed)           0.228     4.229    demux/sel[7]_i_79_n_0
    SLICE_X116Y495       LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.299 r  demux/sel[7]_i_39/O
                         net (fo=2, routed)           0.171     4.470    demux/sel[7]_i_39_n_0
    SLICE_X115Y496       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.505 r  demux/sel[7]_i_47/O
                         net (fo=1, routed)           0.008     4.513    demux/sel[7]_i_47_n_0
    SLICE_X115Y496       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.628 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.654    demux/sel_reg[7]_i_21_n_0
    SLICE_X115Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.757 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, routed)           0.415     5.172    demux_n_28
    SLICE_X116Y499       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.268 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, routed)           0.286     5.554    sel_reg[7]_i_17_n_14
    SLICE_X115Y492       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.590 r  sel[7]_i_8/O
                         net (fo=1, routed)           0.010     5.600    demux/sel_reg[1]_0[6]
    SLICE_X115Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.715 r  demux/sel_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.741    demux/sel_reg[7]_i_4_n_0
    SLICE_X115Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.797 r  demux/sel_reg[7]_i_5/O[0]
                         net (fo=8, routed)           0.297     6.094    demux/sel_reg[7]_i_5_n_15
    SLICE_X117Y494       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     6.147 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.053     6.200    demux/sel20_in[2]
    SLICE_X117Y494       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.111     4.111 r  
    AR14                                              0.000     4.111 r  clk (IN)
                         net (fo=0)                   0.000     4.111    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.470 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.470    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.470 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.757    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.781 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, routed)         1.084     5.865    demux/CLK
    SLICE_X117Y494       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.360     6.225    
                         clock uncertainty           -0.035     6.190    
    SLICE_X117Y494       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.215    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.215    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 demux/genblk1[0].z_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.056ns period=4.111ns})
  Destination:            genblk1[0].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.056ns period=4.111ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.040ns (routing 0.155ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.171ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, routed)         1.040     1.710    demux/CLK
    SLICE_X118Y486       FDRE                                         r  demux/genblk1[0].z_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y486       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.769 r  demux/genblk1[0].z_reg[0][5]/Q
                         net (fo=1, routed)           0.167     1.936    genblk1[0].reg_in/D[5]
    SLICE_X118Y476       FDRE                                         r  genblk1[0].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=765, routed)         1.202     2.163    genblk1[0].reg_in/CLK
    SLICE_X118Y476       FDRE                                         r  genblk1[0].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.307     1.856    
    SLICE_X118Y476       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.918    genblk1[0].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.056 }
Period(ns):         4.111
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.111       2.821      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.055       1.780      SLICE_X113Y481  genblk1[126].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.056       1.781      SLICE_X114Y492  demux/genblk1[33].z_reg[33][0]/C



