# vsim work.top -voptargs="+acc=npr" "+UVM_TESTNAME=apb_test2" -l apb_test2/apb_test2.log -c -do "add wave -r /*; run -all; exit;" -wlf apb_test2/waveform.wlf 
# Start time: 23:47:10 on Mar 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: top.sv(29): (vopt-2685) [TFMPC] - Too few port connections for 'd1'.  Expected 15, found 8.
# ** Warning: top.sv(29): (vopt-2718) [TFMPC] - Missing connection for port 'valid_out'.
# ** Warning: top.sv(29): (vopt-2718) [TFMPC] - Missing connection for port 'out_port4'.
# ** Warning: top.sv(29): (vopt-2718) [TFMPC] - Missing connection for port 'out_port3'.
# ** Warning: top.sv(29): (vopt-2718) [TFMPC] - Missing connection for port 'out_port2'.
# ** Warning: top.sv(29): (vopt-2718) [TFMPC] - Missing connection for port 'out_port1'.
# ** Warning: top.sv(29): (vopt-2718) [TFMPC] - Missing connection for port 'valid_in'.
# ** Warning: top.sv(29): (vopt-2718) [TFMPC] - Missing connection for port 'data_in'.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.ral_pkg(fast)
# Loading work.apb_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.apb_if(fast)
# Loading work.switch(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# add wave -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Top
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test2...
# UVM_INFO apb_agent/apb_rst_seq.sv(16) @ 0: uvm_test_top.e.a.m_seqr@@rst_seq [RESET] Running reset ...
# UVM_INFO apb_agent/apb_rst_seq.sv(16) @ 30: uvm_test_top.e.a.m_seqr@@rst_seq [RESET] Running reset ...
# UVM_INFO apb_agent/apb_reg_seq.sv(52) @ 130: uvm_test_top.e.a.m_seqr@@rseq [REG_SEQ_CHIP_ENABLE] chip_enable read value=0000000000000000
# UVM_INFO apb_agent/apb_reg_seq.sv(55) @ 210: uvm_test_top.e.a.m_seqr@@rseq [REG_SEQ_OUTPUT_PORT_ENABLE] output_port_enable read value(rdata)=0000000000000000
# UVM_INFO apb_agent/apb_reg_seq.sv(58) @ 290: uvm_test_top.e.a.m_seqr@@rseq [chip id] chip id read value(ci_rdata)=0000000000000000
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [REG_SEQ_CHIP_ENABLE]     1
# [REG_SEQ_OUTPUT_PORT_ENABLE]     1
# [RESET]     2
# [RNTST]     1
# [chip id]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 290 ns  Iteration: 104  Instance: /top
# End time: 23:47:14 on Mar 05,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 8
