-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "07/15/2022 12:25:41"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	cpu IS
    PORT (
	PC : OUT std_logic_vector(31 DOWNTO 0);
	INSTRUCTION : IN std_logic_vector(31 DOWNTO 0);
	CLK : IN std_logic;
	RESET : IN std_logic;
	memReadEn : OUT std_logic_vector(3 DOWNTO 0);
	memWriteEn : OUT std_logic_vector(2 DOWNTO 0);
	DATA_CACHE_ADDR : OUT std_logic_vector(31 DOWNTO 0);
	DATA_CACHE_DATA : OUT std_logic_vector(31 DOWNTO 0);
	DATA_CACHE_READ_DATA : IN std_logic_vector(31 DOWNTO 0);
	DATA_CACHE_BUSY_WAIT : IN std_logic;
	insReadEn : OUT std_logic;
	INS_CACHE_BUSY_WAIT : IN std_logic
	);
END cpu;

-- Design Ports Information
-- PC[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[1]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[4]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[7]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[9]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[10]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[11]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[12]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[13]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[14]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[15]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[16]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[17]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[18]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[19]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[20]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[21]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[22]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[24]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[25]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[26]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[27]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[28]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[29]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[30]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[31]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memReadEn[0]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memReadEn[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memReadEn[2]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memReadEn[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memWriteEn[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memWriteEn[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memWriteEn[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[0]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[1]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[2]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[5]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[6]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[7]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[8]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[9]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[12]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[14]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[15]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[16]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[17]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[18]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[19]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[20]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[21]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[22]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[23]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[24]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[25]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[26]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[27]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[28]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[29]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[30]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_ADDR[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[1]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[4]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[6]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[8]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[9]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[10]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[11]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[12]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[13]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[14]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[15]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[16]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[17]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[18]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[19]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[20]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[22]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[23]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[24]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[25]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[26]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[27]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[28]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[29]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[30]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_DATA[31]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- insReadEn	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_BUSY_WAIT	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INS_CACHE_BUSY_WAIT	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[7]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[8]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[9]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[10]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[12]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[13]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[14]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[15]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[16]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[17]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[18]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[19]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[20]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[21]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[22]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[23]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[25]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[26]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[27]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[28]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[29]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[30]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_CACHE_READ_DATA[31]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[16]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[17]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[18]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[19]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[5]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[2]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[31]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[13]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[14]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[25]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[26]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[30]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[29]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[28]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[27]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[21]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[20]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[23]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[22]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[24]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[11]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[10]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INSTRUCTION[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF cpu IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_INSTRUCTION : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_memReadEn : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_memWriteEn : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_DATA_CACHE_ADDR : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DATA_CACHE_DATA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DATA_CACHE_READ_DATA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DATA_CACHE_BUSY_WAIT : std_logic;
SIGNAL ww_insReadEn : std_logic;
SIGNAL ww_INS_CACHE_BUSY_WAIT : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \myAlu|LessThan0~1_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~3_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~5_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~7_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~9_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~11_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~13_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~15_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~17_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~19_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~21_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~23_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~25_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~27_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~29_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~31_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~33_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~35_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~37_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~39_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~41_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~43_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~45_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~47_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~49_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~51_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~53_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~55_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~57_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~59_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~61_cout\ : std_logic;
SIGNAL \myAlu|LessThan0~62_combout\ : std_logic;
SIGNAL \myAlu|Add0~8_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \myAlu|Add0~17_combout\ : std_logic;
SIGNAL \PC_PLUS_4[2]~1_combout\ : std_logic;
SIGNAL \PC_PLUS_4[3]~3_combout\ : std_logic;
SIGNAL \PC_PLUS_4[4]~5_combout\ : std_logic;
SIGNAL \myAlu|Add0~35_combout\ : std_logic;
SIGNAL \myAlu|Add0~41_combout\ : std_logic;
SIGNAL \myAlu|Add0~53_combout\ : std_logic;
SIGNAL \PC_PLUS_4[15]~27_combout\ : std_logic;
SIGNAL \myAlu|Add0~59_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \myAlu|Add0~65_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \myAlu|Add0~68_combout\ : std_logic;
SIGNAL \myAlu|Add0~71_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \myAlu|Add0~80_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \myAlu|Add0~83_combout\ : std_logic;
SIGNAL \PC_PLUS_4[24]~45_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \PC_PLUS_4[28]~53_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \myAlu|Add0~101_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[26]~7_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[24]~5_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[23]~4_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \stage4_forward_unit|MUX_OUT~2_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~2_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[1]~4_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~5_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[29]~4_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[27]~8_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[20]~22_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[11]~40_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[3]~56_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \myAlu|Mux31~0_combout\ : std_logic;
SIGNAL \myAlu|Add0~4_combout\ : std_logic;
SIGNAL \myAlu|Add0~10_combout\ : std_logic;
SIGNAL \myAlu|Mux31~3_combout\ : std_logic;
SIGNAL \myAlu|Mux31~4_combout\ : std_logic;
SIGNAL \myAlu|Mux31~5_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~3_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~7_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~12_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~13_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~14_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~15_combout\ : std_logic;
SIGNAL \myAlu|Mux30~0_combout\ : std_logic;
SIGNAL \myAlu|Mux30~1_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \myAlu|Mux29~5_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \myAlu|Mux29~9_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \myAlu|Mux29~10_combout\ : std_logic;
SIGNAL \myAlu|Mux29~11_combout\ : std_logic;
SIGNAL \myAlu|Add0~16_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~77_combout\ : std_logic;
SIGNAL \myAlu|Add0~22_combout\ : std_logic;
SIGNAL \myAlu|Add0~25_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~96_combout\ : std_logic;
SIGNAL \myAlu|Add0~31_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~98_combout\ : std_logic;
SIGNAL \myAlu|Add0~34_combout\ : std_logic;
SIGNAL \myAlu|Add0~37_combout\ : std_logic;
SIGNAL \myAlu|Add0~46_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~102_combout\ : std_logic;
SIGNAL \myAlu|Add0~49_combout\ : std_logic;
SIGNAL \myAlu|Mux15~14_combout\ : std_logic;
SIGNAL \myAlu|Mux14~0_combout\ : std_logic;
SIGNAL \myAlu|Mux14~1_combout\ : std_logic;
SIGNAL \myAlu|Mux14~2_combout\ : std_logic;
SIGNAL \myAlu|Mux14~3_combout\ : std_logic;
SIGNAL \myAlu|Add0~61_combout\ : std_logic;
SIGNAL \myAlu|Add0~64_combout\ : std_logic;
SIGNAL \myAlu|Mux13~4_combout\ : std_logic;
SIGNAL \myAlu|Add0~67_combout\ : std_logic;
SIGNAL \myAlu|Mux12~4_combout\ : std_logic;
SIGNAL \myAlu|Add0~70_combout\ : std_logic;
SIGNAL \myAlu|Mux11~4_combout\ : std_logic;
SIGNAL \myAlu|Mux10~0_combout\ : std_logic;
SIGNAL \myAlu|Mux10~1_combout\ : std_logic;
SIGNAL \myAlu|Add0~73_combout\ : std_logic;
SIGNAL \myAlu|Mux8~0_combout\ : std_logic;
SIGNAL \myAlu|Mux8~4_combout\ : std_logic;
SIGNAL \myAlu|Mux7~3_combout\ : std_logic;
SIGNAL \myAlu|Mux7~4_combout\ : std_logic;
SIGNAL \myAlu|Mux7~5_combout\ : std_logic;
SIGNAL \myAlu|Mux7~6_combout\ : std_logic;
SIGNAL \myAlu|Add0~82_combout\ : std_logic;
SIGNAL \myAlu|Mux7~7_combout\ : std_logic;
SIGNAL \myAlu|Add0~85_combout\ : std_logic;
SIGNAL \myAlu|Add0~97_combout\ : std_logic;
SIGNAL \myAlu|Mux1~2_combout\ : std_logic;
SIGNAL \myAlu|Mux1~3_combout\ : std_logic;
SIGNAL \myAlu|Mux0~1_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~1_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~4_combout\ : std_logic;
SIGNAL \myControl|Equal9~0_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~7_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~9_combout\ : std_logic;
SIGNAL \myControl|oparand_2_select~3_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~10_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~11_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~12_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~13_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~14_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~15_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~16_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~23_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~27_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~30_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~31_combout\ : std_logic;
SIGNAL \myImmediate|Mux19~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux19~1_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~35_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~38_combout\ : std_logic;
SIGNAL \myImmediate|Mux14~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux14~1_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~43_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~44_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~46_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~49_combout\ : std_logic;
SIGNAL \myImmediate|Mux10~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux9~1_combout\ : std_logic;
SIGNAL \myImmediate|Mux8~0_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~56_combout\ : std_logic;
SIGNAL \myImmediate|Mux6~0_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~60_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~62_combout\ : std_logic;
SIGNAL \myImmediate|Mux4~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux4~1_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~64_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~68_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~69_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~70_combout\ : std_logic;
SIGNAL \myImmediate|Mux2~3_combout\ : std_logic;
SIGNAL \myControl|alu_signal[4]~1_combout\ : std_logic;
SIGNAL \myControl|branch_control[1]~0_combout\ : std_logic;
SIGNAL \myControl|branch_control[0]~2_combout\ : std_logic;
SIGNAL \myAlu|Mux3~16_combout\ : std_logic;
SIGNAL \myAlu|Mux31~8_combout\ : std_logic;
SIGNAL \myAlu|Mux31~9_combout\ : std_logic;
SIGNAL \INSTRUCTION[0]~input_o\ : std_logic;
SIGNAL \INSTRUCTION[13]~input_o\ : std_logic;
SIGNAL \INSTRUCTION[30]~input_o\ : std_logic;
SIGNAL \INSTRUCTION[29]~input_o\ : std_logic;
SIGNAL \INSTRUCTION[27]~input_o\ : std_logic;
SIGNAL \INSTRUCTION[23]~input_o\ : std_logic;
SIGNAL \INSTRUCTION[24]~input_o\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \PC[0]~output_o\ : std_logic;
SIGNAL \PC[1]~output_o\ : std_logic;
SIGNAL \PC[2]~output_o\ : std_logic;
SIGNAL \PC[3]~output_o\ : std_logic;
SIGNAL \PC[4]~output_o\ : std_logic;
SIGNAL \PC[5]~output_o\ : std_logic;
SIGNAL \PC[6]~output_o\ : std_logic;
SIGNAL \PC[7]~output_o\ : std_logic;
SIGNAL \PC[8]~output_o\ : std_logic;
SIGNAL \PC[9]~output_o\ : std_logic;
SIGNAL \PC[10]~output_o\ : std_logic;
SIGNAL \PC[11]~output_o\ : std_logic;
SIGNAL \PC[12]~output_o\ : std_logic;
SIGNAL \PC[13]~output_o\ : std_logic;
SIGNAL \PC[14]~output_o\ : std_logic;
SIGNAL \PC[15]~output_o\ : std_logic;
SIGNAL \PC[16]~output_o\ : std_logic;
SIGNAL \PC[17]~output_o\ : std_logic;
SIGNAL \PC[18]~output_o\ : std_logic;
SIGNAL \PC[19]~output_o\ : std_logic;
SIGNAL \PC[20]~output_o\ : std_logic;
SIGNAL \PC[21]~output_o\ : std_logic;
SIGNAL \PC[22]~output_o\ : std_logic;
SIGNAL \PC[23]~output_o\ : std_logic;
SIGNAL \PC[24]~output_o\ : std_logic;
SIGNAL \PC[25]~output_o\ : std_logic;
SIGNAL \PC[26]~output_o\ : std_logic;
SIGNAL \PC[27]~output_o\ : std_logic;
SIGNAL \PC[28]~output_o\ : std_logic;
SIGNAL \PC[29]~output_o\ : std_logic;
SIGNAL \PC[30]~output_o\ : std_logic;
SIGNAL \PC[31]~output_o\ : std_logic;
SIGNAL \memReadEn[0]~output_o\ : std_logic;
SIGNAL \memReadEn[1]~output_o\ : std_logic;
SIGNAL \memReadEn[2]~output_o\ : std_logic;
SIGNAL \memReadEn[3]~output_o\ : std_logic;
SIGNAL \memWriteEn[0]~output_o\ : std_logic;
SIGNAL \memWriteEn[1]~output_o\ : std_logic;
SIGNAL \memWriteEn[2]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[0]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[1]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[2]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[3]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[4]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[5]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[6]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[7]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[8]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[9]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[10]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[11]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[12]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[13]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[14]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[15]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[16]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[17]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[18]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[19]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[20]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[21]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[22]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[23]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[24]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[25]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[26]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[27]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[28]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[29]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[30]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_ADDR[31]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[0]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[1]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[2]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[3]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[4]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[5]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[6]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[7]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[8]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[9]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[10]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[11]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[12]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[13]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[14]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[15]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[16]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[17]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[18]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[19]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[20]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[21]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[22]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[23]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[24]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[25]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[26]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[27]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[28]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[29]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[30]~output_o\ : std_logic;
SIGNAL \DATA_CACHE_DATA[31]~output_o\ : std_logic;
SIGNAL \insReadEn~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \INSTRUCTION[5]~input_o\ : std_logic;
SIGNAL \INSTRUCTION[2]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~11_combout\ : std_logic;
SIGNAL \INS_CACHE_BUSY_WAIT~input_o\ : std_logic;
SIGNAL \DATA_CACHE_BUSY_WAIT~input_o\ : std_logic;
SIGNAL \always1~0_combout\ : std_logic;
SIGNAL \INSTRUCTION[6]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~7_combout\ : std_logic;
SIGNAL \INSTRUCTION[3]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~10_combout\ : std_logic;
SIGNAL \INSTRUCTION[1]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~5_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~6_combout\ : std_logic;
SIGNAL \myControl|Equal0~0_combout\ : std_logic;
SIGNAL \INSTRUCTION[4]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~9_combout\ : std_logic;
SIGNAL \myControl|Equal15~0_combout\ : std_logic;
SIGNAL \myControl|branch_control[2]~1_combout\ : std_logic;
SIGNAL \myControl|immediate_select[3]~2_combout\ : std_logic;
SIGNAL \myControl|Equal3~0_combout\ : std_logic;
SIGNAL \PR_REG_WRITE_SELECT_S2[0]~feeder_combout\ : std_logic;
SIGNAL \PR_REG_WRITE_SELECT_S3[0]~feeder_combout\ : std_logic;
SIGNAL \PR_REG_WRITE_SELECT_S4[0]~feeder_combout\ : std_logic;
SIGNAL \myControl|Equal15~1_combout\ : std_logic;
SIGNAL \INSTRUCTION[14]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~14_combout\ : std_logic;
SIGNAL \myControl|funct3_mux|RESULT[2]~2_combout\ : std_logic;
SIGNAL \myAlu|Mux29~4_combout\ : std_logic;
SIGNAL \INSTRUCTION[22]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~25_combout\ : std_logic;
SIGNAL \myControl|Equal2~0_combout\ : std_logic;
SIGNAL \myControl|immediate_select~7_combout\ : std_logic;
SIGNAL \myImmediate|Mux31~3_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[22]~3_combout\ : std_logic;
SIGNAL \myControl|immediate_select~6_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~13_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~18_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~19_combout\ : std_logic;
SIGNAL \INSTRUCTION[31]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~12_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~21_combout\ : std_logic;
SIGNAL \myControl|Equal9~1_combout\ : std_logic;
SIGNAL \myControl|immediate_select[3]~4_combout\ : std_logic;
SIGNAL \myControl|immediate_select[3]~1_combout\ : std_logic;
SIGNAL \INSTRUCTION[12]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~15_combout\ : std_logic;
SIGNAL \myControl|immediate_select[3]~0_combout\ : std_logic;
SIGNAL \myControl|immediate_select[3]~3_combout\ : std_logic;
SIGNAL \myControl|immediate_select[3]~5_combout\ : std_logic;
SIGNAL \myImmediate|Mux2~0_combout\ : std_logic;
SIGNAL \myBranchSelect|MUX_OUT~0_combout\ : std_logic;
SIGNAL \myControl|Equal11~0_combout\ : std_logic;
SIGNAL \myControl|oparand_2_select~2_combout\ : std_logic;
SIGNAL \myControl|funct3_mux|RESULT[0]~1_combout\ : std_logic;
SIGNAL \myAlu|Mux15~11_combout\ : std_logic;
SIGNAL \myControl|Equal8~0_combout\ : std_logic;
SIGNAL \myControl|Equal0~1_combout\ : std_logic;
SIGNAL \myControl|oparand_1_select~combout\ : std_logic;
SIGNAL \PR_OPERAND1_SEL~q\ : std_logic;
SIGNAL \PR_PC_S1[0]~feeder_combout\ : std_logic;
SIGNAL \INSTRUCTION[20]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~23_combout\ : std_logic;
SIGNAL \myImmediate|Mux2~4_combout\ : std_logic;
SIGNAL \INSTRUCTION[8]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~31_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \INSTRUCTION[21]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~22_combout\ : std_logic;
SIGNAL \INSTRUCTION[7]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~27_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~5_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~24_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \INSTRUCTION[9]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~30_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~6_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~8_combout\ : std_logic;
SIGNAL \INSTRUCTION[10]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~29_combout\ : std_logic;
SIGNAL \INSTRUCTION[11]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~28_combout\ : std_logic;
SIGNAL \PR_REGISTER_WRITE_ADDR_S4[4]~feeder_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~26_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \PR_REG_WRITE_SELECT_S4[1]~feeder_combout\ : std_logic;
SIGNAL \RESET~input_o\ : std_logic;
SIGNAL \myControl|funct3_mux|RESULT[1]~0_combout\ : std_logic;
SIGNAL \myControl|oparand_2_select~combout\ : std_logic;
SIGNAL \PR_OPERAND2_SEL~q\ : std_logic;
SIGNAL \oparand2_mux|RESULT[4]~27_combout\ : std_logic;
SIGNAL \myImmediate|Mux3~6_combout\ : std_logic;
SIGNAL \myImmediate|Mux3~3_combout\ : std_logic;
SIGNAL \myImmediate|Mux3~4_combout\ : std_logic;
SIGNAL \myImmediate|Mux3~2_combout\ : std_logic;
SIGNAL \myImmediate|Mux3~5_combout\ : std_logic;
SIGNAL \myControl|Equal12~0_combout\ : std_logic;
SIGNAL \myControl|Equal12~1_combout\ : std_logic;
SIGNAL \PR_REG_WRITE_EN_S2~0_combout\ : std_logic;
SIGNAL \PR_REG_WRITE_EN_S2~q\ : std_logic;
SIGNAL \PR_REG_WRITE_EN_S3~feeder_combout\ : std_logic;
SIGNAL \PR_REG_WRITE_EN_S3~q\ : std_logic;
SIGNAL \PR_REG_WRITE_EN_S4~q\ : std_logic;
SIGNAL \PR_REG_WRITE_EN_S5~q\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~5_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~6_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~4_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~7_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION[24]~feeder_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ : std_logic;
SIGNAL \PC_PLUS_4[2]~2\ : std_logic;
SIGNAL \PC_PLUS_4[3]~4\ : std_logic;
SIGNAL \PC_PLUS_4[4]~6\ : std_logic;
SIGNAL \PC_PLUS_4[5]~7_combout\ : std_logic;
SIGNAL \PC_PLUS_4[5]~8\ : std_logic;
SIGNAL \PC_PLUS_4[6]~10\ : std_logic;
SIGNAL \PC_PLUS_4[7]~12\ : std_logic;
SIGNAL \PC_PLUS_4[8]~14\ : std_logic;
SIGNAL \PC_PLUS_4[9]~15_combout\ : std_logic;
SIGNAL \myImmediate|Mux1~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux1~1_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[1]~60_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[1]~61_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[1]~30_combout\ : std_logic;
SIGNAL \PR_PC_S1[19]~feeder_combout\ : std_logic;
SIGNAL \INSTRUCTION[19]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~4_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION[19]~feeder_combout\ : std_logic;
SIGNAL \INSTRUCTION[17]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~2_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION[17]~feeder_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[1]~5_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ : std_logic;
SIGNAL \INSTRUCTION[18]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~3_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION[18]~feeder_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \INSTRUCTION[16]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~1_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~0_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~1_combout\ : std_logic;
SIGNAL \myStage3Fowarding|always0~3_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ : std_logic;
SIGNAL \PR_PC_S3[19]~feeder_combout\ : std_logic;
SIGNAL \myAlu|Mux15~18_combout\ : std_logic;
SIGNAL \myAlu|Mux12~6_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[19]~24_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[19]~25_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \INSTRUCTION[15]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~0_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~0_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~2_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~3_combout\ : std_logic;
SIGNAL \myAlu|Mux29~6_combout\ : std_logic;
SIGNAL \INSTRUCTION[26]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~17_combout\ : std_logic;
SIGNAL \myControl|Equal9~2_combout\ : std_logic;
SIGNAL \myAlu|Mux29~2_combout\ : std_logic;
SIGNAL \myAlu|Mux29~16_combout\ : std_logic;
SIGNAL \myAlu|Mux29~17_combout\ : std_logic;
SIGNAL \myAlu|Mux29~3_combout\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \PC[2]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[10]~4_combout\ : std_logic;
SIGNAL \PC[2]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[2]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[5]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[5]~52_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[5]~53_combout\ : std_logic;
SIGNAL \PC_PLUS_4[6]~9_combout\ : std_logic;
SIGNAL \PR_PC_S1[21]~feeder_combout\ : std_logic;
SIGNAL \myImmediate|Mux31~2_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~67_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[2]~58_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[2]~59_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[4]~54_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[4]~55_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[4]~27_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~58_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[6]~50_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[6]~51_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[6]~25_combout\ : std_logic;
SIGNAL \myImmediate|Mux0~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux0~1_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[2]~29_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~95_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~97_combout\ : std_logic;
SIGNAL \PC_PLUS_4[9]~16\ : std_logic;
SIGNAL \PC_PLUS_4[10]~17_combout\ : std_logic;
SIGNAL \myAlu|Mux7~11_combout\ : std_logic;
SIGNAL \myAlu|Mux7~9_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~16_combout\ : std_logic;
SIGNAL \PR_PC_S1[28]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[28]~6_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[28]~7_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[28]~6_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[28]~7_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[28]~3_combout\ : std_logic;
SIGNAL \INSTRUCTION[25]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~16_combout\ : std_logic;
SIGNAL \myImmediate|Mux5~0_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[7]~48_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[7]~49_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[8]~input_o\ : std_logic;
SIGNAL \PC_PLUS_4[8]~13_combout\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \PC[8]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[8]~reg0_q\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[9]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[9]~44_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[9]~45_combout\ : std_logic;
SIGNAL \PR_PC_S1[10]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S2[10]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[10]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[10]~42_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[10]~43_combout\ : std_logic;
SIGNAL \PC_PLUS_4[11]~19_combout\ : std_logic;
SIGNAL \myAlu|Mux7~2_combout\ : std_logic;
SIGNAL \PR_PC_S1[20]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S3[20]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[20]~23_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[12]~input_o\ : std_logic;
SIGNAL \Add0~63_combout\ : std_logic;
SIGNAL \PC[15]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[15]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[12]~22\ : std_logic;
SIGNAL \PC_PLUS_4[13]~23_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \PC_PLUS_4[22]~42\ : std_logic;
SIGNAL \PC_PLUS_4[23]~43_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[1]~60_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[1]~61_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[1]~30_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[3]~56_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[3]~57_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[3]~28_combout\ : std_logic;
SIGNAL \PR_PC_S1[13]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[13]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[13]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[13]~36_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[13]~37_combout\ : std_logic;
SIGNAL \PC_PLUS_4[14]~25_combout\ : std_logic;
SIGNAL \myAlu|Mux19~2_combout\ : std_logic;
SIGNAL \myAlu|Mux19~3_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[13]~36_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[13]~37_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[13]~18_combout\ : std_logic;
SIGNAL \PR_PC_S1[15]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S3[15]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[15]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[15]~32_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[15]~33_combout\ : std_logic;
SIGNAL \PC_PLUS_4[16]~29_combout\ : std_logic;
SIGNAL \REG_WRITE_DATA_S5[16]~feeder_combout\ : std_logic;
SIGNAL \myAlu|Mux15~16_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[16]~30_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[16]~31_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[16]~15_combout\ : std_logic;
SIGNAL \PR_PC_S1[17]~feeder_combout\ : std_logic;
SIGNAL \PC_PLUS_4[23]~44\ : std_logic;
SIGNAL \PC_PLUS_4[24]~46\ : std_logic;
SIGNAL \PC_PLUS_4[25]~48\ : std_logic;
SIGNAL \PC_PLUS_4[26]~49_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \myAlu|Mux15~17_combout\ : std_logic;
SIGNAL \myAlu|Mux29~13_combout\ : std_logic;
SIGNAL \myAlu|Mux26~12_combout\ : std_logic;
SIGNAL \myAlu|Mux26~4_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \myAlu|Mux5~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \myAlu|Mux5~1_combout\ : std_logic;
SIGNAL \myAlu|Mux5~2_combout\ : std_logic;
SIGNAL \myAlu|Mux5~3_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[26]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[26]~10_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[26]~11_combout\ : std_logic;
SIGNAL \PR_PC_S3[17]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[17]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[17]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[17]~28_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[17]~29_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \myAlu|Mux15~4_combout\ : std_logic;
SIGNAL \myAlu|Mux15~7_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S3[21]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[21]~20_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[21]~21_combout\ : std_logic;
SIGNAL \PR_PC_S3[23]~feeder_combout\ : std_logic;
SIGNAL \myAlu|Mux8~6_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[23]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[23]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[23]~16_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[23]~17_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[24]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[24]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[24]~14_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[24]~15_combout\ : std_logic;
SIGNAL \PC_PLUS_4[25]~47_combout\ : std_logic;
SIGNAL \Add0~65_combout\ : std_logic;
SIGNAL \PC[25]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[25]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[25]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S2[25]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[25]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[25]~12_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[25]~13_combout\ : std_logic;
SIGNAL \PC_PLUS_4[26]~50\ : std_logic;
SIGNAL \PC_PLUS_4[27]~51_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~75_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~76_combout\ : std_logic;
SIGNAL \myImmediate|OUT~0_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[27]~8_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[29]~5_combout\ : std_logic;
SIGNAL \PC_PLUS_4[30]~57_combout\ : std_logic;
SIGNAL \myAlu|Mux3~2_combout\ : std_logic;
SIGNAL \myAlu|Mux15~12_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~103_combout\ : std_logic;
SIGNAL \myAlu|Mux1~6_combout\ : std_logic;
SIGNAL \myAlu|Mux0~0_combout\ : std_logic;
SIGNAL \myAlu|Mux1~8_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[30]~2_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[30]~3_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[30]~1_combout\ : std_logic;
SIGNAL \myAlu|Mux1~0_combout\ : std_logic;
SIGNAL \myAlu|Mux1~1_combout\ : std_logic;
SIGNAL \myAlu|Mux15~8_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~59_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[6]~50_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[6]~51_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[6]~25_combout\ : std_logic;
SIGNAL \myImmediate|Mux16~2_combout\ : std_logic;
SIGNAL \myImmediate|Mux9~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux7~0_combout\ : std_logic;
SIGNAL \PR_PC_S3[31]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[31]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[31]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[31]~0_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[31]~1_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \myreg|REGISTERS~57_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[7]~48_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[7]~49_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[7]~24_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \myreg|REGISTERS~55_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[8]~46_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[8]~47_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[8]~23_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \myreg|REGISTERS~53_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[9]~44_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[9]~45_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[9]~22_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~51_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[10]~42_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[10]~43_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[10]~21_combout\ : std_logic;
SIGNAL \myImmediate|Mux11~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux11~1_combout\ : std_logic;
SIGNAL \myImmediate|Mux11~2_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[11]~41_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[11]~20_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[12]~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux2~2_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \myreg|REGISTERS~47_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[12]~38_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[12]~39_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[12]~19_combout\ : std_logic;
SIGNAL \myImmediate|Mux16~5_combout\ : std_logic;
SIGNAL \myImmediate|Mux13~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux13~1_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \myreg|REGISTERS~45_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[13]~36_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[13]~37_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[13]~18_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[14]~34_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[14]~35_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[14]~17_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \myreg|REGISTERS~41_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[15]~32_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[15]~33_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[15]~16_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \myreg|REGISTERS~39_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[16]~30_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[16]~31_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[16]~15_combout\ : std_logic;
SIGNAL \INSTRUCTION[28]~input_o\ : std_logic;
SIGNAL \PR_INSTRUCTION~20_combout\ : std_logic;
SIGNAL \myImmediate|Mux17~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux17~1_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[17]~14_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \myreg|REGISTERS~26_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[22]~18_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[22]~19_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[22]~9_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[27]~9_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[27]~4_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \myImmediate|Mux18~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux18~1_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[18]~26_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[18]~27_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[18]~13_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~33_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[19]~24_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[19]~25_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[19]~12_combout\ : std_logic;
SIGNAL \myImmediate|Mux2~1_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[20]~1_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[20]~22_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[20]~23_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[20]~11_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[21]~2_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \myreg|REGISTERS~29_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[21]~20_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[21]~21_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[21]~10_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \myreg|REGISTERS~25_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[23]~16_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[23]~17_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[23]~8_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[24]~14_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[24]~15_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[24]~7_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[25]~6_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \myreg|REGISTERS~21_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[25]~12_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[25]~13_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[25]~6_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[26]~5_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[27]~4_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[28]~9_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[28]~6_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[28]~7_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[28]~3_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[29]~10_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[29]~4_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[29]~5_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[29]~2_combout\ : std_logic;
SIGNAL \PR_IMMEDIATE_SELECT_OUT[30]~11_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[30]~2_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[30]~3_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[30]~1_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \myAlu|Mux1~4_combout\ : std_logic;
SIGNAL \myAlu|Mux1~5_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~5\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~7\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~9\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~11\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~13\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~15\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~17\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \myAlu|Mux1~7_combout\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \PC[30]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[30]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[30]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[30]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[30]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[30]~2_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[30]~3_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \myreg|REGISTERS~17_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[27]~8_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[27]~9_combout\ : std_logic;
SIGNAL \myAlu|Add0~91_combout\ : std_logic;
SIGNAL \myAlu|Add0~87\ : std_logic;
SIGNAL \myAlu|Add0~90\ : std_logic;
SIGNAL \myAlu|Add0~92_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \myAlu|Mux4~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \myAlu|Mux4~1_combout\ : std_logic;
SIGNAL \myAlu|Mux4~2_combout\ : std_logic;
SIGNAL \myAlu|Mux4~3_combout\ : std_logic;
SIGNAL \myAlu|Mux4~4_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \myAlu|Mux4~5_combout\ : std_logic;
SIGNAL \myAlu|Mux4~6_combout\ : std_logic;
SIGNAL \Add0~67_combout\ : std_logic;
SIGNAL \PC[27]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[27]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[27]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[27]~8_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[27]~9_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \myreg|REGISTERS~34_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[18]~26_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[18]~27_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \myAlu|Mux13~0_combout\ : std_logic;
SIGNAL \myAlu|Mux13~1_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \myAlu|Mux13~2_combout\ : std_logic;
SIGNAL \myAlu|Mux13~3_combout\ : std_logic;
SIGNAL \myAlu|Mux13~5_combout\ : std_logic;
SIGNAL \myAlu|Mux13~6_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[18]~26_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[18]~27_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \myreg|REGISTERS~19_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[26]~10_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[26]~11_combout\ : std_logic;
SIGNAL \myAlu|Add0~88_combout\ : std_logic;
SIGNAL \myAlu|Add0~89_combout\ : std_logic;
SIGNAL \myAlu|Mux5~4_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \myAlu|Mux5~5_combout\ : std_logic;
SIGNAL \myAlu|Mux5~6_combout\ : std_logic;
SIGNAL \Add0~66_combout\ : std_logic;
SIGNAL \PC[26]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[26]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S2[26]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \myreg|REGISTERS~18_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[26]~10_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[26]~11_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[26]~5_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~18_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \myImmediate|Mux16~3_combout\ : std_logic;
SIGNAL \myImmediate|Mux16~4_combout\ : std_logic;
SIGNAL \myAlu|Add0~58_combout\ : std_logic;
SIGNAL \myImmediate|Mux15~0_combout\ : std_logic;
SIGNAL \myImmediate|Mux15~1_combout\ : std_logic;
SIGNAL \myAlu|Add0~55_combout\ : std_logic;
SIGNAL \myAlu|Add0~52_combout\ : std_logic;
SIGNAL \myAlu|Add0~43_combout\ : std_logic;
SIGNAL \myAlu|Add0~40_combout\ : std_logic;
SIGNAL \myAlu|Add0~28_combout\ : std_logic;
SIGNAL \myAlu|Add0~19_combout\ : std_logic;
SIGNAL \myAlu|Add0~13_combout\ : std_logic;
SIGNAL \myAlu|Add0~5_combout\ : std_logic;
SIGNAL \myAlu|Add0~7_cout\ : std_logic;
SIGNAL \myAlu|Add0~9\ : std_logic;
SIGNAL \myAlu|Add0~15\ : std_logic;
SIGNAL \myAlu|Add0~18\ : std_logic;
SIGNAL \myAlu|Add0~21\ : std_logic;
SIGNAL \myAlu|Add0~24\ : std_logic;
SIGNAL \myAlu|Add0~27\ : std_logic;
SIGNAL \myAlu|Add0~30\ : std_logic;
SIGNAL \myAlu|Add0~33\ : std_logic;
SIGNAL \myAlu|Add0~36\ : std_logic;
SIGNAL \myAlu|Add0~39\ : std_logic;
SIGNAL \myAlu|Add0~42\ : std_logic;
SIGNAL \myAlu|Add0~45\ : std_logic;
SIGNAL \myAlu|Add0~48\ : std_logic;
SIGNAL \myAlu|Add0~51\ : std_logic;
SIGNAL \myAlu|Add0~54\ : std_logic;
SIGNAL \myAlu|Add0~57\ : std_logic;
SIGNAL \myAlu|Add0~60\ : std_logic;
SIGNAL \myAlu|Add0~62_combout\ : std_logic;
SIGNAL \myAlu|Mux14~4_combout\ : std_logic;
SIGNAL \myAlu|Mux14~5_combout\ : std_logic;
SIGNAL \myAlu|Mux14~6_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \myreg|REGISTERS~36_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[17]~28_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[17]~29_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[17]~14_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \myAlu|Mux15~5_combout\ : std_logic;
SIGNAL \myAlu|Mux15~6_combout\ : std_logic;
SIGNAL \myAlu|Mux15~9_combout\ : std_logic;
SIGNAL \myAlu|Mux15~10_combout\ : std_logic;
SIGNAL \myAlu|Mux15~15_combout\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \PC[16]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[16]~reg0_q\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[16]~30_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[16]~31_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \myreg|REGISTERS~42_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[14]~34_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[14]~35_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[14]~17_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mux29~21_combout\ : std_logic;
SIGNAL \myAlu|Mux29~12_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \myAlu|Mux17~2_combout\ : std_logic;
SIGNAL \myAlu|Mux17~3_combout\ : std_logic;
SIGNAL \myAlu|Mux17~4_combout\ : std_logic;
SIGNAL \myAlu|Mux17~5_combout\ : std_logic;
SIGNAL \myAlu|Mux17~7_combout\ : std_logic;
SIGNAL \myAlu|Mux17~6_combout\ : std_logic;
SIGNAL \myAlu|Mux17~combout\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \PC[14]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[14]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[14]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[14]~34_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[14]~35_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \myreg|REGISTERS~48_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[11]~40_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[11]~41_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[11]~20_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \myAlu|Mux8~1_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \myAlu|Mux8~2_combout\ : std_logic;
SIGNAL \myAlu|Mux8~3_combout\ : std_logic;
SIGNAL \myAlu|Mux8~5_combout\ : std_logic;
SIGNAL \Add0~47_combout\ : std_logic;
SIGNAL \PC[23]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[23]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[23]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \myreg|REGISTERS~24_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[23]~16_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[23]~17_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[23]~8_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~22_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~89_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~88_combout\ : std_logic;
SIGNAL \myAlu|Add0~50_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \myAlu|Mux18~2_combout\ : std_logic;
SIGNAL \myAlu|Mux18~3_combout\ : std_logic;
SIGNAL \myAlu|Mux18~4_combout\ : std_logic;
SIGNAL \myAlu|Mux18~5_combout\ : std_logic;
SIGNAL \myAlu|Mux18~7_combout\ : std_logic;
SIGNAL \myAlu|Mux18~6_combout\ : std_logic;
SIGNAL \myAlu|Mux18~combout\ : std_logic;
SIGNAL \Add0~61_combout\ : std_logic;
SIGNAL \PC[13]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[13]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[13]~24\ : std_logic;
SIGNAL \PC_PLUS_4[14]~26\ : std_logic;
SIGNAL \PC_PLUS_4[15]~28\ : std_logic;
SIGNAL \PC_PLUS_4[16]~30\ : std_logic;
SIGNAL \PC_PLUS_4[17]~31_combout\ : std_logic;
SIGNAL \Add0~41_combout\ : std_logic;
SIGNAL \PC[17]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[17]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[17]~32\ : std_logic;
SIGNAL \PC_PLUS_4[18]~33_combout\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \PC[18]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[18]~reg0_q\ : std_logic;
SIGNAL \oparand1_mux|RESULT[18]~13_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~26_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~82_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~94_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \myAlu|Mux16~2_combout\ : std_logic;
SIGNAL \myAlu|Mux16~3_combout\ : std_logic;
SIGNAL \myAlu|Add0~56_combout\ : std_logic;
SIGNAL \myAlu|Mux16~4_combout\ : std_logic;
SIGNAL \myAlu|Mux16~5_combout\ : std_logic;
SIGNAL \myAlu|Mux16~7_combout\ : std_logic;
SIGNAL \myAlu|Mux16~6_combout\ : std_logic;
SIGNAL \myAlu|Mux16~combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \myreg|REGISTERS~40_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[15]~32_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[15]~33_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[15]~16_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~7_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~9_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~27_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~85_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~101_combout\ : std_logic;
SIGNAL \myAlu|Add0~47_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \myAlu|Mux19~4_combout\ : std_logic;
SIGNAL \myAlu|Mux19~5_combout\ : std_logic;
SIGNAL \myAlu|Mux19~6_combout\ : std_logic;
SIGNAL \myAlu|Mux19~7_combout\ : std_logic;
SIGNAL \myAlu|Mux19~9_combout\ : std_logic;
SIGNAL \myAlu|Mux19~8_combout\ : std_logic;
SIGNAL \myAlu|Mux19~combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[12]~38_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[12]~39_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \myreg|REGISTERS~50_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[10]~42_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[10]~43_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[10]~21_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \myAlu|Mux11~0_combout\ : std_logic;
SIGNAL \myAlu|Mux11~1_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \myAlu|Mux11~2_combout\ : std_logic;
SIGNAL \myAlu|Mux11~3_combout\ : std_logic;
SIGNAL \myAlu|Mux11~5_combout\ : std_logic;
SIGNAL \myAlu|Mux11~6_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[20]~22_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[20]~23_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[20]~11_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~23_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~78_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~79_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~100_combout\ : std_logic;
SIGNAL \myAlu|Add0~44_combout\ : std_logic;
SIGNAL \myAlu|Mux20~2_combout\ : std_logic;
SIGNAL \myAlu|Mux20~3_combout\ : std_logic;
SIGNAL \myAlu|Mux20~4_combout\ : std_logic;
SIGNAL \myAlu|Mux20~5_combout\ : std_logic;
SIGNAL \myAlu|Mux20~7_combout\ : std_logic;
SIGNAL \myAlu|Mux20~6_combout\ : std_logic;
SIGNAL \myAlu|Mux20~combout\ : std_logic;
SIGNAL \Add0~59_combout\ : std_logic;
SIGNAL \PC[11]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[11]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[11]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[11]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[11]~40_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[11]~41_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \myreg|REGISTERS~54_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[8]~46_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[8]~47_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[8]~23_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~11_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~12_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~13_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \myAlu|Mux23~2_combout\ : std_logic;
SIGNAL \myAlu|Mux23~3_combout\ : std_logic;
SIGNAL \myAlu|Mux23~4_combout\ : std_logic;
SIGNAL \myAlu|Mux23~5_combout\ : std_logic;
SIGNAL \myAlu|Mux23~7_combout\ : std_logic;
SIGNAL \myAlu|Mux23~6_combout\ : std_logic;
SIGNAL \myAlu|Mux23~combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[8]~46_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[8]~47_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \myreg|REGISTERS~61_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[5]~52_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[5]~53_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[5]~26_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[29]~4_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[29]~5_combout\ : std_logic;
SIGNAL \myAlu|Mux29~8_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \myAlu|Mux2~0_combout\ : std_logic;
SIGNAL \myAlu|Mux2~1_combout\ : std_logic;
SIGNAL \myAlu|Mux2~2_combout\ : std_logic;
SIGNAL \myAlu|Mux2~3_combout\ : std_logic;
SIGNAL \myAlu|Mux3~4_combout\ : std_logic;
SIGNAL \myAlu|Mux3~5_combout\ : std_logic;
SIGNAL \myAlu|Mux2~4_combout\ : std_logic;
SIGNAL \myAlu|Add0~94_combout\ : std_logic;
SIGNAL \myAlu|Add0~93\ : std_logic;
SIGNAL \myAlu|Add0~96\ : std_logic;
SIGNAL \myAlu|Add0~98_combout\ : std_logic;
SIGNAL \myAlu|Mux2~5_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \myAlu|Mux2~6_combout\ : std_logic;
SIGNAL \myAlu|Mux2~7_combout\ : std_logic;
SIGNAL \myAlu|Mux2~8_combout\ : std_logic;
SIGNAL \myAlu|Mux2~9_combout\ : std_logic;
SIGNAL \PC_PLUS_4[29]~55_combout\ : std_logic;
SIGNAL \Add0~69_combout\ : std_logic;
SIGNAL \PC[29]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[29]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[29]~feeder_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[29]~2_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~15_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~17_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~19_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~20_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~21_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \myAlu|Mux7~8_combout\ : std_logic;
SIGNAL \myAlu|Mux7~10_combout\ : std_logic;
SIGNAL \Add0~64_combout\ : std_logic;
SIGNAL \PC[24]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[24]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[24]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \myreg|REGISTERS~22_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[24]~14_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[24]~15_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[24]~7_combout\ : std_logic;
SIGNAL \myAlu|Add0~79_combout\ : std_logic;
SIGNAL \myAlu|Add0~76_combout\ : std_logic;
SIGNAL \myAlu|Add0~63\ : std_logic;
SIGNAL \myAlu|Add0~66\ : std_logic;
SIGNAL \myAlu|Add0~69\ : std_logic;
SIGNAL \myAlu|Add0~72\ : std_logic;
SIGNAL \myAlu|Add0~75\ : std_logic;
SIGNAL \myAlu|Add0~78\ : std_logic;
SIGNAL \myAlu|Add0~81\ : std_logic;
SIGNAL \myAlu|Add0~84\ : std_logic;
SIGNAL \myAlu|Add0~86_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \myAlu|Mux6~0_combout\ : std_logic;
SIGNAL \myAlu|Mux6~1_combout\ : std_logic;
SIGNAL \myAlu|Mux6~2_combout\ : std_logic;
SIGNAL \myAlu|Mux6~3_combout\ : std_logic;
SIGNAL \myAlu|Mux6~4_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \myAlu|Mux6~5_combout\ : std_logic;
SIGNAL \myAlu|Mux6~6_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \myreg|REGISTERS~20_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[25]~12_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[25]~13_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[25]~6_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \myAlu|Mux21~4_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \myAlu|Mux21~0_combout\ : std_logic;
SIGNAL \myAlu|Mux21~1_combout\ : std_logic;
SIGNAL \myAlu|Mux21~2_combout\ : std_logic;
SIGNAL \myAlu|Mux21~3_combout\ : std_logic;
SIGNAL \myAlu|Mux21~5_combout\ : std_logic;
SIGNAL \myAlu|Mux21~combout\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \PC[10]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[10]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[10]~18\ : std_logic;
SIGNAL \PC_PLUS_4[11]~20\ : std_logic;
SIGNAL \PC_PLUS_4[12]~21_combout\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \PC[12]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[12]~reg0_q\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[12]~38_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[12]~39_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[12]~19_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~8_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~83_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~81_combout\ : std_logic;
SIGNAL \myAlu|Mux24~0_combout\ : std_logic;
SIGNAL \myAlu|Mux24~1_combout\ : std_logic;
SIGNAL \myAlu|Add0~32_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[7]~48_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[7]~49_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \myAlu|Mux24~2_combout\ : std_logic;
SIGNAL \myAlu|Mux24~3_combout\ : std_logic;
SIGNAL \myAlu|Mux24~4_combout\ : std_logic;
SIGNAL \myAlu|Mux24~5_combout\ : std_logic;
SIGNAL \myAlu|Mux24~6_combout\ : std_logic;
SIGNAL \PC_PLUS_4[7]~11_combout\ : std_logic;
SIGNAL \Add0~55_combout\ : std_logic;
SIGNAL \PC[7]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[7]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[7]~feeder_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[7]~24_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \myAlu|Add0~95_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \myAlu|Mux3~6_combout\ : std_logic;
SIGNAL \myAlu|Mux3~7_combout\ : std_logic;
SIGNAL \myAlu|Mux3~8_combout\ : std_logic;
SIGNAL \myAlu|Mux3~9_combout\ : std_logic;
SIGNAL \myAlu|Mux3~3_combout\ : std_logic;
SIGNAL \myAlu|Mux3~10_combout\ : std_logic;
SIGNAL \myAlu|Mux3~11_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \myAlu|Mux3~12_combout\ : std_logic;
SIGNAL \myAlu|Mux3~13_combout\ : std_logic;
SIGNAL \myAlu|Mux3~14_combout\ : std_logic;
SIGNAL \myAlu|Mux3~15_combout\ : std_logic;
SIGNAL \Add0~68_combout\ : std_logic;
SIGNAL \PC[28]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[28]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[27]~52\ : std_logic;
SIGNAL \PC_PLUS_4[28]~54\ : std_logic;
SIGNAL \PC_PLUS_4[29]~56\ : std_logic;
SIGNAL \PC_PLUS_4[30]~58\ : std_logic;
SIGNAL \PC_PLUS_4[31]~59_combout\ : std_logic;
SIGNAL \Add0~49_combout\ : std_logic;
SIGNAL \PC[31]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[31]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[31]~feeder_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[31]~0_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[31]~1_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[31]~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~104_combout\ : std_logic;
SIGNAL \myAlu|Add0~103_combout\ : std_logic;
SIGNAL \myAlu|Add0~100_combout\ : std_logic;
SIGNAL \myAlu|Add0~99\ : std_logic;
SIGNAL \myAlu|Add0~102\ : std_logic;
SIGNAL \myAlu|Add0~104_combout\ : std_logic;
SIGNAL \myAlu|Mux0~7_combout\ : std_logic;
SIGNAL \myAlu|Mux0~2_combout\ : std_logic;
SIGNAL \myAlu|Mux0~3_combout\ : std_logic;
SIGNAL \myAlu|Mux0~4_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \myAlu|Mux0~5_combout\ : std_logic;
SIGNAL \myAlu|Mux0~6_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \myAlu|Mux0~8_combout\ : std_logic;
SIGNAL \myAlu|Mux0~9_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[31]~0_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[31]~1_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[31]~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \myAlu|Add0~1_combout\ : std_logic;
SIGNAL \myAlu|Mux15~13_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~90_combout\ : std_logic;
SIGNAL \myAlu|Add0~74_combout\ : std_logic;
SIGNAL \myAlu|Mux10~4_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \myAlu|Mux10~2_combout\ : std_logic;
SIGNAL \myAlu|Mux10~3_combout\ : std_logic;
SIGNAL \myAlu|Mux10~5_combout\ : std_logic;
SIGNAL \myAlu|Mux10~6_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \myreg|REGISTERS~28_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[21]~20_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[21]~21_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[21]~10_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~91_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \myAlu|Mux25~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~92_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~93_combout\ : std_logic;
SIGNAL \myAlu|Mux25~1_combout\ : std_logic;
SIGNAL \myAlu|Add0~29_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \myAlu|Mux25~2_combout\ : std_logic;
SIGNAL \myAlu|Mux25~3_combout\ : std_logic;
SIGNAL \myAlu|Mux25~4_combout\ : std_logic;
SIGNAL \myAlu|Mux25~5_combout\ : std_logic;
SIGNAL \myAlu|Mux25~6_combout\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \PC[6]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[6]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[6]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S2[6]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[6]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[6]~50_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[6]~51_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \myreg|REGISTERS~66_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[2]~58_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[2]~59_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[2]~29_combout\ : std_logic;
SIGNAL \myAlu|Mux29~14_combout\ : std_logic;
SIGNAL \myAlu|Mux29~15_combout\ : std_logic;
SIGNAL \myAlu|Mux29~18_combout\ : std_logic;
SIGNAL \myAlu|Mux29~19_combout\ : std_logic;
SIGNAL \myAlu|Mux29~20_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[2]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[2]~58_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[2]~59_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \myreg|REGISTERS~32_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[19]~24_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[19]~25_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[19]~12_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~25_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~99_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \myAlu|Mux22~2_combout\ : std_logic;
SIGNAL \myAlu|Mux22~3_combout\ : std_logic;
SIGNAL \myAlu|Add0~38_combout\ : std_logic;
SIGNAL \myAlu|Mux22~4_combout\ : std_logic;
SIGNAL \myAlu|Mux22~5_combout\ : std_logic;
SIGNAL \myAlu|Mux22~7_combout\ : std_logic;
SIGNAL \myAlu|Mux22~6_combout\ : std_logic;
SIGNAL \myAlu|Mux22~combout\ : std_logic;
SIGNAL \Add0~57_combout\ : std_logic;
SIGNAL \PC[9]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[9]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[9]~feeder_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \myreg|REGISTERS~52_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[9]~44_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[9]~45_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[9]~22_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~10_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \myAlu|Mux26~5_combout\ : std_logic;
SIGNAL \myAlu|Mux26~6_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \myAlu|Mux26~7_combout\ : std_logic;
SIGNAL \myAlu|Mux26~8_combout\ : std_logic;
SIGNAL \myAlu|Add0~26_combout\ : std_logic;
SIGNAL \myAlu|Mux26~9_combout\ : std_logic;
SIGNAL \myAlu|Mux26~10_combout\ : std_logic;
SIGNAL \myAlu|Mux26~11_combout\ : std_logic;
SIGNAL \Add0~53_combout\ : std_logic;
SIGNAL \PC[5]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[5]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[5]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S2[5]~feeder_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[5]~52_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[5]~53_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[5]~26_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \myAlu|Mux28~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~84_combout\ : std_logic;
SIGNAL \myAlu|Mux28~1_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~80_combout\ : std_logic;
SIGNAL \myAlu|Mux28~2_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \myAlu|Mux28~3_combout\ : std_logic;
SIGNAL \myAlu|Mux28~4_combout\ : std_logic;
SIGNAL \myAlu|Add0~20_combout\ : std_logic;
SIGNAL \myAlu|Mux28~5_combout\ : std_logic;
SIGNAL \myAlu|Mux28~6_combout\ : std_logic;
SIGNAL \myAlu|Mux28~7_combout\ : std_logic;
SIGNAL \Add0~51_combout\ : std_logic;
SIGNAL \PC[3]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[3]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[3]~feeder_combout\ : std_logic;
SIGNAL \PR_PC_S2[3]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[3]~57_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \myreg|REGISTERS~65_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[3]~56_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[3]~57_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[3]~28_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \myAlu|Mux30~2_combout\ : std_logic;
SIGNAL \myAlu|Mux30~3_combout\ : std_logic;
SIGNAL \myAlu|Add0~14_combout\ : std_logic;
SIGNAL \myAlu|Mux30~4_combout\ : std_logic;
SIGNAL \myAlu|Mux30~5_combout\ : std_logic;
SIGNAL \myAlu|Mux30~6_combout\ : std_logic;
SIGNAL \PC~3_combout\ : std_logic;
SIGNAL \PC_PLUS_4[0]~0_combout\ : std_logic;
SIGNAL \PR_PC_S1[1]~feeder_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[1]~60_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[1]~61_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \myreg|REGISTERS~71_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[0]~62_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[0]~63_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[0]~31_combout\ : std_logic;
SIGNAL \myAlu|Add0~11_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~4_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~3_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~5_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~1_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~2_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~6_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~14_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~24_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \myAlu|Add0~12_combout\ : std_logic;
SIGNAL \myAlu|LessThan1~1_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~3_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~5_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~7_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~9_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~11_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~13_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~15_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~17_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~19_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~21_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~23_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~25_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~27_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~29_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~31_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~33_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~35_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~37_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~39_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~41_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~43_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~45_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~47_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~49_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~51_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~53_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~55_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~57_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~59_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~61_cout\ : std_logic;
SIGNAL \myAlu|LessThan1~62_combout\ : std_logic;
SIGNAL \myAlu|Add0~2_combout\ : std_logic;
SIGNAL \myAlu|Mux31~1_combout\ : std_logic;
SIGNAL \myAlu|Mux31~6_combout\ : std_logic;
SIGNAL \myAlu|Mux31~7_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[0]~62_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[0]~63_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[0]~62_combout\ : std_logic;
SIGNAL \oparand1_mux_haz|RESULT[0]~63_combout\ : std_logic;
SIGNAL \oparand1_mux|RESULT[0]~31_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \myAlu|Mux12~0_combout\ : std_logic;
SIGNAL \myAlu|Mux12~1_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \myAlu|Mux12~2_combout\ : std_logic;
SIGNAL \myAlu|Mux12~3_combout\ : std_logic;
SIGNAL \myAlu|Mux12~5_combout\ : std_logic;
SIGNAL \PC_PLUS_4[18]~34\ : std_logic;
SIGNAL \PC_PLUS_4[19]~35_combout\ : std_logic;
SIGNAL \Add0~43_combout\ : std_logic;
SIGNAL \PC[19]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[19]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[19]~36\ : std_logic;
SIGNAL \PC_PLUS_4[20]~37_combout\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \PC[20]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[20]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[20]~38\ : std_logic;
SIGNAL \PC_PLUS_4[21]~39_combout\ : std_logic;
SIGNAL \Add0~45_combout\ : std_logic;
SIGNAL \PC[21]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[21]~reg0_q\ : std_logic;
SIGNAL \PC_PLUS_4[21]~40\ : std_logic;
SIGNAL \PC_PLUS_4[22]~41_combout\ : std_logic;
SIGNAL \myAlu|Add0~77_combout\ : std_logic;
SIGNAL \myAlu|Mux9~4_combout\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \myAlu|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \myAlu|Mux9~0_combout\ : std_logic;
SIGNAL \myAlu|Mux9~1_combout\ : std_logic;
SIGNAL \myAlu|Mux9~2_combout\ : std_logic;
SIGNAL \myAlu|Mux9~3_combout\ : std_logic;
SIGNAL \myAlu|Mux9~5_combout\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \PC[22]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[22]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[22]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[22]~input_o\ : std_logic;
SIGNAL \myAlu|Mux9~6_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[22]~18_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[22]~19_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[22]~18_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[22]~19_combout\ : std_logic;
SIGNAL \oparand2_mux|RESULT[22]~9_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \myAlu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \myAlu|Mux29~7_combout\ : std_logic;
SIGNAL \myAlu|Mux27~0_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~86_combout\ : std_logic;
SIGNAL \myAlu|ShiftRight0~87_combout\ : std_logic;
SIGNAL \myAlu|Mux27~1_combout\ : std_logic;
SIGNAL \myAlu|Add0~23_combout\ : std_logic;
SIGNAL \myAlu|Mux27~2_combout\ : std_logic;
SIGNAL \myAlu|Mux27~3_combout\ : std_logic;
SIGNAL \myAlu|Mux27~4_combout\ : std_logic;
SIGNAL \myAlu|Mux27~5_combout\ : std_logic;
SIGNAL \myAlu|Mux27~6_combout\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \PC[4]~reg0feeder_combout\ : std_logic;
SIGNAL \PC[4]~reg0_q\ : std_logic;
SIGNAL \PR_PC_S1[4]~feeder_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[4]~input_o\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[4]~54_combout\ : std_logic;
SIGNAL \regWriteSelMUX|RESULT[4]~55_combout\ : std_logic;
SIGNAL \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \myreg|REGISTERS~63_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[4]~54_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[4]~55_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~2_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~1_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~0_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~4_combout\ : std_logic;
SIGNAL \myreg|REGISTERS~37_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[17]~28_combout\ : std_logic;
SIGNAL \oparand2_mux_haz|RESULT[17]~29_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~10_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~16_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~17_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~18_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~19_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~11_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~20_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~6_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~5_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~8_combout\ : std_logic;
SIGNAL \myBranchSelect|Equal0~9_combout\ : std_logic;
SIGNAL \myBranchSelect|Mux0~0_combout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~1_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~3_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~5_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~7_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~9_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~11_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~13_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~15_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~17_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~19_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~21_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~23_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~25_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~27_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~29_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~31_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~33_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~35_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~37_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~39_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~41_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~43_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~45_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~47_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~49_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~51_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~53_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~55_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~57_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~59_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~61_cout\ : std_logic;
SIGNAL \myBranchSelect|LessThan0~62_combout\ : std_logic;
SIGNAL \myBranchSelect|Mux0~1_combout\ : std_logic;
SIGNAL \PR_INSTRUCTION~8_combout\ : std_logic;
SIGNAL \myControl|Equal8~1_combout\ : std_logic;
SIGNAL \myControl|alu_signal[4]~0_combout\ : std_logic;
SIGNAL \myControl|alu_signal[4]~2_combout\ : std_logic;
SIGNAL \myAlu|Mux31~2_combout\ : std_logic;
SIGNAL \myAlu|Add0~3_combout\ : std_logic;
SIGNAL \PC~5_combout\ : std_logic;
SIGNAL \PC~2_combout\ : std_logic;
SIGNAL \PR_MEM_READ_S2~0_combout\ : std_logic;
SIGNAL \PR_MEM_READ_S2~1_combout\ : std_logic;
SIGNAL \PR_MEM_READ_S3[1]~feeder_combout\ : std_logic;
SIGNAL \PR_MEM_READ_S2~2_combout\ : std_logic;
SIGNAL \PR_MEM_READ_S3[2]~feeder_combout\ : std_logic;
SIGNAL \PR_MEM_READ_S2~3_combout\ : std_logic;
SIGNAL \PR_MEM_WRITE_S3[1]~feeder_combout\ : std_logic;
SIGNAL \PR_MEM_WRITE_S2~0_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[0]~input_o\ : std_logic;
SIGNAL \stage4_forward_unit|MUX_OUT~1_combout\ : std_logic;
SIGNAL \stage4_forward_unit|MUX_OUT~0_combout\ : std_logic;
SIGNAL \stage4_forward_unit|MUX_OUT~3_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[0]~0_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[1]~input_o\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[1]~1_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[2]~2_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[3]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[3]~3_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[4]~4_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[5]~5_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[6]~6_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[7]~input_o\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[7]~7_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[8]~8_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[9]~9_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[10]~10_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[11]~11_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[12]~12_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[13]~13_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[14]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[14]~14_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[15]~15_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[16]~input_o\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[16]~16_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[17]~17_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[18]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[18]~feeder_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[18]~18_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[19]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[19]~feeder_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[19]~19_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[20]~input_o\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[20]~20_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[21]~input_o\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[21]~21_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[22]~22_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[23]~23_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[24]~24_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[25]~25_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[26]~26_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[27]~input_o\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[27]~27_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[28]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[28]~feeder_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[28]~28_combout\ : std_logic;
SIGNAL \DATA_CACHE_READ_DATA[29]~input_o\ : std_logic;
SIGNAL \PR_DATA_CACHE_OUT[29]~feeder_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[29]~29_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[30]~30_combout\ : std_logic;
SIGNAL \stage4_forward_unit_mux|RESULT[31]~31_combout\ : std_logic;
SIGNAL \insReadEn~0_combout\ : std_logic;
SIGNAL \insReadEn~reg0_q\ : std_logic;
SIGNAL \myAlu|Mult1|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \myAlu|Mult0|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \myreg|REGISTERS_rtl_1_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \myreg|REGISTERS_rtl_0_bypass\ : std_logic_vector(0 TO 42);
SIGNAL REG_WRITE_DATA_S5 : std_logic_vector(31 DOWNTO 0);
SIGNAL REG_READ_ADDR2_S3 : std_logic_vector(4 DOWNTO 0);
SIGNAL REG_READ_ADDR2_S2 : std_logic_vector(4 DOWNTO 0);
SIGNAL REG_READ_ADDR1_S2 : std_logic_vector(4 DOWNTO 0);
SIGNAL PR_REG_WRITE_SELECT_S4 : std_logic_vector(1 DOWNTO 0);
SIGNAL PR_REG_WRITE_SELECT_S3 : std_logic_vector(1 DOWNTO 0);
SIGNAL PR_REG_WRITE_SELECT_S2 : std_logic_vector(1 DOWNTO 0);
SIGNAL PR_REGISTER_WRITE_ADDR_S5 : std_logic_vector(4 DOWNTO 0);
SIGNAL PR_REGISTER_WRITE_ADDR_S4 : std_logic_vector(4 DOWNTO 0);
SIGNAL PR_REGISTER_WRITE_ADDR_S3 : std_logic_vector(4 DOWNTO 0);
SIGNAL PR_REGISTER_WRITE_ADDR_S2 : std_logic_vector(4 DOWNTO 0);
SIGNAL PR_PC_S4 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_PC_S3 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_PC_S2 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_PC_S1 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_MEM_WRITE_S3 : std_logic_vector(2 DOWNTO 0);
SIGNAL PR_MEM_WRITE_S2 : std_logic_vector(2 DOWNTO 0);
SIGNAL PR_MEM_READ_S4 : std_logic_vector(3 DOWNTO 0);
SIGNAL PR_MEM_READ_S3 : std_logic_vector(3 DOWNTO 0);
SIGNAL PR_MEM_READ_S2 : std_logic_vector(3 DOWNTO 0);
SIGNAL PR_INSTRUCTION : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_IMMEDIATE_SELECT_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_DATA_CACHE_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_DATA_2_S3 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_DATA_2_S2 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_DATA_1_S2 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_BRANCH_SELECT_S2 : std_logic_vector(3 DOWNTO 0);
SIGNAL PR_ALU_SELECT : std_logic_vector(4 DOWNTO 0);
SIGNAL PR_ALU_OUT_S4 : std_logic_vector(31 DOWNTO 0);
SIGNAL PR_ALU_OUT_S3 : std_logic_vector(31 DOWNTO 0);
SIGNAL PC_PLUS_4 : std_logic_vector(31 DOWNTO 0);
SIGNAL \myControl|reg_write_select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myControl|branch_control\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \myControl|alu_signal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myAlu|INTER_XOR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_always1~0_combout\ : std_logic;

BEGIN

PC <= ww_PC;
ww_INSTRUCTION <= INSTRUCTION;
ww_CLK <= CLK;
ww_RESET <= RESET;
memReadEn <= ww_memReadEn;
memWriteEn <= ww_memWriteEn;
DATA_CACHE_ADDR <= ww_DATA_CACHE_ADDR;
DATA_CACHE_DATA <= ww_DATA_CACHE_DATA;
ww_DATA_CACHE_READ_DATA <= DATA_CACHE_READ_DATA;
ww_DATA_CACHE_BUSY_WAIT <= DATA_CACHE_BUSY_WAIT;
insReadEn <= ww_insReadEn;
ww_INS_CACHE_BUSY_WAIT <= INS_CACHE_BUSY_WAIT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\myAlu|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT32\
& \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT27\
& \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT22\
& \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT17\
& \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT12\
& \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \myAlu|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \myAlu|Mult0|auto_generated|mac_mult1~dataout\);

\myAlu|Mult0|auto_generated|w513w\(0) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\myAlu|Mult0|auto_generated|w513w\(1) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\myAlu|Mult0|auto_generated|w513w\(2) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\myAlu|Mult0|auto_generated|w513w\(3) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\myAlu|Mult0|auto_generated|w513w\(4) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\myAlu|Mult0|auto_generated|w513w\(5) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\myAlu|Mult0|auto_generated|w513w\(6) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\myAlu|Mult0|auto_generated|w513w\(7) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\myAlu|Mult0|auto_generated|w513w\(8) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\myAlu|Mult0|auto_generated|w513w\(9) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\myAlu|Mult0|auto_generated|w513w\(10) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\myAlu|Mult0|auto_generated|w513w\(11) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\myAlu|Mult0|auto_generated|w513w\(12) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\myAlu|Mult0|auto_generated|w513w\(13) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\myAlu|Mult0|auto_generated|w513w\(14) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\myAlu|Mult0|auto_generated|w513w\(15) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\myAlu|Mult0|auto_generated|w513w\(16) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\myAlu|Mult0|auto_generated|w513w\(17) <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\myAlu|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\myAlu|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT35\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT33\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT32\
& \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT27\
& \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT22\
& \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT17\
& \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT12\
& \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT7\ & 
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \myAlu|Mult1|auto_generated|mac_mult1~DATAOUT2\ & 
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \myAlu|Mult1|auto_generated|mac_mult1~dataout\);

\myAlu|Mult1|auto_generated|w513w\(0) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\myAlu|Mult1|auto_generated|w513w\(1) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\myAlu|Mult1|auto_generated|w513w\(2) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\myAlu|Mult1|auto_generated|w513w\(3) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\myAlu|Mult1|auto_generated|w513w\(4) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\myAlu|Mult1|auto_generated|w513w\(5) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\myAlu|Mult1|auto_generated|w513w\(6) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\myAlu|Mult1|auto_generated|w513w\(7) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\myAlu|Mult1|auto_generated|w513w\(8) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\myAlu|Mult1|auto_generated|w513w\(9) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\myAlu|Mult1|auto_generated|w513w\(10) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\myAlu|Mult1|auto_generated|w513w\(11) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\myAlu|Mult1|auto_generated|w513w\(12) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\myAlu|Mult1|auto_generated|w513w\(13) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\myAlu|Mult1|auto_generated|w513w\(14) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\myAlu|Mult1|auto_generated|w513w\(15) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\myAlu|Mult1|auto_generated|w513w\(16) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\myAlu|Mult1|auto_generated|w513w\(17) <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\myAlu|Mult1|auto_generated|mac_out2~DATAOUT35\ <= \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\myAlu|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT31\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT29\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT28\
& \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT25\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT23\
& \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT21\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT18\
& \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT13\
& \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT8\ & 
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT5\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT3\ & 
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \myAlu|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \myAlu|Mult1|auto_generated|mac_mult3~dataout\ & \myAlu|Mult1|auto_generated|mac_mult3~3\ & \myAlu|Mult1|auto_generated|mac_mult3~2\ & 
\myAlu|Mult1|auto_generated|mac_mult3~1\ & \myAlu|Mult1|auto_generated|mac_mult3~0\);

\myAlu|Mult1|auto_generated|mac_out4~0\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\myAlu|Mult1|auto_generated|mac_out4~1\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\myAlu|Mult1|auto_generated|mac_out4~2\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\myAlu|Mult1|auto_generated|mac_out4~3\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\myAlu|Mult1|auto_generated|mac_out4~dataout\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\myAlu|Mult1|auto_generated|mac_out4~DATAOUT31\ <= \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\myAlu|Mult1|auto_generated|mac_out6_DATAA_bus\ <= (\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT31\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT30\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT29\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT28\
& \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT27\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT26\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT25\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT24\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT23\
& \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT22\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT21\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT20\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT19\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT18\
& \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT17\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT16\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT15\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT14\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT13\
& \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT12\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT11\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT10\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT9\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT8\ & 
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT7\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT6\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT5\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT4\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT3\ & 
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT2\ & \myAlu|Mult1|auto_generated|mac_mult5~DATAOUT1\ & \myAlu|Mult1|auto_generated|mac_mult5~dataout\ & \myAlu|Mult1|auto_generated|mac_mult5~3\ & \myAlu|Mult1|auto_generated|mac_mult5~2\ & 
\myAlu|Mult1|auto_generated|mac_mult5~1\ & \myAlu|Mult1|auto_generated|mac_mult5~0\);

\myAlu|Mult1|auto_generated|mac_out6~0\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(0);
\myAlu|Mult1|auto_generated|mac_out6~1\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(1);
\myAlu|Mult1|auto_generated|mac_out6~2\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(2);
\myAlu|Mult1|auto_generated|mac_out6~3\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(3);
\myAlu|Mult1|auto_generated|mac_out6~dataout\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(4);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(5);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT2\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(6);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(7);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT4\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(8);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(9);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT6\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(10);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT7\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(11);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT8\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(12);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(13);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT10\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(14);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT11\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(15);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT12\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(16);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT13\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(17);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT14\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(18);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT15\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(19);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT16\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(20);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT17\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(21);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT18\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(22);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT19\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(23);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT20\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(24);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT21\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(25);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT22\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(26);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT23\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(27);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT24\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(28);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT25\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(29);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT26\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(30);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT27\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(31);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT28\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(32);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT29\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(33);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT30\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(34);
\myAlu|Mult1|auto_generated|mac_out6~DATAOUT31\ <= \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\(35);

\myAlu|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT29\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT28\
& \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT25\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT23\
& \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT18\
& \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT13\
& \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT3\ & 
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \myAlu|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \myAlu|Mult0|auto_generated|mac_mult3~dataout\ & \myAlu|Mult0|auto_generated|mac_mult3~3\ & \myAlu|Mult0|auto_generated|mac_mult3~2\ & 
\myAlu|Mult0|auto_generated|mac_mult3~1\ & \myAlu|Mult0|auto_generated|mac_mult3~0\);

\myAlu|Mult0|auto_generated|mac_out4~0\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\myAlu|Mult0|auto_generated|mac_out4~1\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\myAlu|Mult0|auto_generated|mac_out4~2\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\myAlu|Mult0|auto_generated|mac_out4~3\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\myAlu|Mult0|auto_generated|mac_out4~dataout\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\myAlu|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\myAlu|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT29\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT28\
& \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT25\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT23\
& \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT18\
& \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT17\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT13\
& \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT8\ & 
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT5\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT3\ & 
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \myAlu|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \myAlu|Mult0|auto_generated|mac_mult5~dataout\ & \myAlu|Mult0|auto_generated|mac_mult5~3\ & \myAlu|Mult0|auto_generated|mac_mult5~2\ & 
\myAlu|Mult0|auto_generated|mac_mult5~1\ & \myAlu|Mult0|auto_generated|mac_mult5~0\);

\myAlu|Mult0|auto_generated|mac_out6~0\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\myAlu|Mult0|auto_generated|mac_out6~1\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\myAlu|Mult0|auto_generated|mac_out6~2\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\myAlu|Mult0|auto_generated|mac_out6~3\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\myAlu|Mult0|auto_generated|mac_out6~dataout\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\myAlu|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \regWriteSelMUX|RESULT[31]~1_combout\ & \regWriteSelMUX|RESULT[30]~3_combout\ & \regWriteSelMUX|RESULT[29]~5_combout\ & \regWriteSelMUX|RESULT[28]~7_combout\
& \regWriteSelMUX|RESULT[27]~9_combout\ & \regWriteSelMUX|RESULT[26]~11_combout\ & \regWriteSelMUX|RESULT[25]~13_combout\ & \regWriteSelMUX|RESULT[24]~15_combout\ & \regWriteSelMUX|RESULT[23]~17_combout\ & \regWriteSelMUX|RESULT[22]~19_combout\ & 
\regWriteSelMUX|RESULT[21]~21_combout\ & \regWriteSelMUX|RESULT[20]~23_combout\ & \regWriteSelMUX|RESULT[19]~25_combout\ & \regWriteSelMUX|RESULT[18]~27_combout\ & \regWriteSelMUX|RESULT[17]~29_combout\ & \regWriteSelMUX|RESULT[16]~31_combout\ & 
\regWriteSelMUX|RESULT[15]~33_combout\ & \regWriteSelMUX|RESULT[14]~35_combout\ & \regWriteSelMUX|RESULT[13]~37_combout\ & \regWriteSelMUX|RESULT[12]~39_combout\ & \regWriteSelMUX|RESULT[11]~41_combout\ & \regWriteSelMUX|RESULT[10]~43_combout\ & 
\regWriteSelMUX|RESULT[9]~45_combout\ & \regWriteSelMUX|RESULT[8]~47_combout\ & \regWriteSelMUX|RESULT[7]~49_combout\ & \regWriteSelMUX|RESULT[6]~51_combout\ & \regWriteSelMUX|RESULT[5]~53_combout\ & \regWriteSelMUX|RESULT[4]~55_combout\ & 
\regWriteSelMUX|RESULT[3]~57_combout\ & \regWriteSelMUX|RESULT[2]~59_combout\ & \regWriteSelMUX|RESULT[1]~61_combout\ & \regWriteSelMUX|RESULT[0]~63_combout\);

\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (PR_REGISTER_WRITE_ADDR_S4(4) & PR_REGISTER_WRITE_ADDR_S4(3) & PR_REGISTER_WRITE_ADDR_S4(2) & PR_REGISTER_WRITE_ADDR_S4(1) & PR_REGISTER_WRITE_ADDR_S4(0));

\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\PR_INSTRUCTION~4_combout\ & \PR_INSTRUCTION~3_combout\ & \PR_INSTRUCTION~2_combout\ & \PR_INSTRUCTION~1_combout\ & \PR_INSTRUCTION~0_combout\);

\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a1\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a2\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a3\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a4\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a5\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a6\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a7\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a8\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a9\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a10\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a11\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a12\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a13\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a14\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a15\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a16\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a17\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a18\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a19\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a20\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a21\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a22\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a23\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a24\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a25\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a26\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a27\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a28\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a29\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a30\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a31\ <= \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \regWriteSelMUX|RESULT[31]~1_combout\ & \regWriteSelMUX|RESULT[30]~3_combout\ & \regWriteSelMUX|RESULT[29]~5_combout\ & \regWriteSelMUX|RESULT[28]~7_combout\
& \regWriteSelMUX|RESULT[27]~9_combout\ & \regWriteSelMUX|RESULT[26]~11_combout\ & \regWriteSelMUX|RESULT[25]~13_combout\ & \regWriteSelMUX|RESULT[24]~15_combout\ & \regWriteSelMUX|RESULT[23]~17_combout\ & \regWriteSelMUX|RESULT[22]~19_combout\ & 
\regWriteSelMUX|RESULT[21]~21_combout\ & \regWriteSelMUX|RESULT[20]~23_combout\ & \regWriteSelMUX|RESULT[19]~25_combout\ & \regWriteSelMUX|RESULT[18]~27_combout\ & \regWriteSelMUX|RESULT[17]~29_combout\ & \regWriteSelMUX|RESULT[16]~31_combout\ & 
\regWriteSelMUX|RESULT[15]~33_combout\ & \regWriteSelMUX|RESULT[14]~35_combout\ & \regWriteSelMUX|RESULT[13]~37_combout\ & \regWriteSelMUX|RESULT[12]~39_combout\ & \regWriteSelMUX|RESULT[11]~41_combout\ & \regWriteSelMUX|RESULT[10]~43_combout\ & 
\regWriteSelMUX|RESULT[9]~45_combout\ & \regWriteSelMUX|RESULT[8]~47_combout\ & \regWriteSelMUX|RESULT[7]~49_combout\ & \regWriteSelMUX|RESULT[6]~51_combout\ & \regWriteSelMUX|RESULT[5]~53_combout\ & \regWriteSelMUX|RESULT[4]~55_combout\ & 
\regWriteSelMUX|RESULT[3]~57_combout\ & \regWriteSelMUX|RESULT[2]~59_combout\ & \regWriteSelMUX|RESULT[1]~61_combout\ & \regWriteSelMUX|RESULT[0]~63_combout\);

\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (PR_REGISTER_WRITE_ADDR_S4(4) & PR_REGISTER_WRITE_ADDR_S4(3) & PR_REGISTER_WRITE_ADDR_S4(2) & PR_REGISTER_WRITE_ADDR_S4(1) & PR_REGISTER_WRITE_ADDR_S4(0));

\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\PR_INSTRUCTION~26_combout\ & \PR_INSTRUCTION~24_combout\ & \PR_INSTRUCTION~25_combout\ & \PR_INSTRUCTION~22_combout\ & \PR_INSTRUCTION~23_combout\);

\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a1\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a2\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a3\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a4\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a5\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a6\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a7\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a8\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a9\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a10\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a11\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a12\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a13\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a14\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a15\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a16\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a17\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a18\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a19\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a20\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a21\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a22\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a23\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a24\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a25\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a26\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a27\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a28\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a29\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a30\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a31\ <= \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\myAlu|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\oparand1_mux|RESULT[17]~14_combout\ & \oparand1_mux|RESULT[16]~15_combout\ & \oparand1_mux|RESULT[15]~16_combout\ & \oparand1_mux|RESULT[14]~17_combout\ & \oparand1_mux|RESULT[13]~18_combout\ & 
\oparand1_mux|RESULT[12]~19_combout\ & \oparand1_mux|RESULT[11]~20_combout\ & \oparand1_mux|RESULT[10]~21_combout\ & \oparand1_mux|RESULT[9]~22_combout\ & \oparand1_mux|RESULT[8]~23_combout\ & \oparand1_mux|RESULT[7]~24_combout\ & 
\oparand1_mux|RESULT[6]~25_combout\ & \oparand1_mux|RESULT[5]~26_combout\ & \oparand1_mux|RESULT[4]~27_combout\ & \oparand1_mux|RESULT[3]~28_combout\ & \oparand1_mux|RESULT[2]~29_combout\ & \oparand1_mux|RESULT[1]~30_combout\ & 
\oparand1_mux|RESULT[0]~31_combout\);

\myAlu|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\oparand2_mux|RESULT[17]~14_combout\ & \oparand2_mux|RESULT[16]~15_combout\ & \oparand2_mux|RESULT[15]~16_combout\ & \oparand2_mux|RESULT[14]~17_combout\ & \oparand2_mux|RESULT[13]~18_combout\ & 
\oparand2_mux|RESULT[12]~19_combout\ & \oparand2_mux|RESULT[11]~20_combout\ & \oparand2_mux|RESULT[10]~21_combout\ & \oparand2_mux|RESULT[9]~22_combout\ & \oparand2_mux|RESULT[8]~23_combout\ & \oparand2_mux|RESULT[7]~24_combout\ & 
\oparand2_mux|RESULT[6]~25_combout\ & \oparand2_mux|RESULT[5]~26_combout\ & \oparand2_mux|RESULT[4]~27_combout\ & \oparand2_mux|RESULT[3]~28_combout\ & \oparand2_mux|RESULT[2]~29_combout\ & \oparand2_mux|RESULT[1]~30_combout\ & 
\oparand2_mux|RESULT[0]~31_combout\);

\myAlu|Mult0|auto_generated|mac_mult1~dataout\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\myAlu|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\myAlu|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\oparand1_mux|RESULT[17]~14_combout\ & \oparand1_mux|RESULT[16]~15_combout\ & \oparand1_mux|RESULT[15]~16_combout\ & \oparand1_mux|RESULT[14]~17_combout\ & \oparand1_mux|RESULT[13]~18_combout\ & 
\oparand1_mux|RESULT[12]~19_combout\ & \oparand1_mux|RESULT[11]~20_combout\ & \oparand1_mux|RESULT[10]~21_combout\ & \oparand1_mux|RESULT[9]~22_combout\ & \oparand1_mux|RESULT[8]~23_combout\ & \oparand1_mux|RESULT[7]~24_combout\ & 
\oparand1_mux|RESULT[6]~25_combout\ & \oparand1_mux|RESULT[5]~26_combout\ & \oparand1_mux|RESULT[4]~27_combout\ & \oparand1_mux|RESULT[3]~28_combout\ & \oparand1_mux|RESULT[2]~29_combout\ & \oparand1_mux|RESULT[1]~30_combout\ & 
\oparand1_mux|RESULT[0]~31_combout\);

\myAlu|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\oparand1_mux|RESULT[17]~14_combout\ & \oparand1_mux|RESULT[16]~15_combout\ & \oparand1_mux|RESULT[15]~16_combout\ & \oparand1_mux|RESULT[14]~17_combout\ & \oparand1_mux|RESULT[13]~18_combout\ & 
\oparand1_mux|RESULT[12]~19_combout\ & \oparand1_mux|RESULT[11]~20_combout\ & \oparand1_mux|RESULT[10]~21_combout\ & \oparand1_mux|RESULT[9]~22_combout\ & \oparand1_mux|RESULT[8]~23_combout\ & \oparand1_mux|RESULT[7]~24_combout\ & 
\oparand1_mux|RESULT[6]~25_combout\ & \oparand1_mux|RESULT[5]~26_combout\ & \oparand1_mux|RESULT[4]~27_combout\ & \oparand1_mux|RESULT[3]~28_combout\ & \oparand1_mux|RESULT[2]~29_combout\ & \oparand1_mux|RESULT[1]~30_combout\ & 
\oparand1_mux|RESULT[0]~31_combout\);

\myAlu|Mult1|auto_generated|mac_mult1~dataout\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\myAlu|Mult1|auto_generated|mac_mult1~DATAOUT35\ <= \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\myAlu|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\oparand1_mux|RESULT[17]~14_combout\ & \oparand1_mux|RESULT[16]~15_combout\ & \oparand1_mux|RESULT[15]~16_combout\ & \oparand1_mux|RESULT[14]~17_combout\ & \oparand1_mux|RESULT[13]~18_combout\ & 
\oparand1_mux|RESULT[12]~19_combout\ & \oparand1_mux|RESULT[11]~20_combout\ & \oparand1_mux|RESULT[10]~21_combout\ & \oparand1_mux|RESULT[9]~22_combout\ & \oparand1_mux|RESULT[8]~23_combout\ & \oparand1_mux|RESULT[7]~24_combout\ & 
\oparand1_mux|RESULT[6]~25_combout\ & \oparand1_mux|RESULT[5]~26_combout\ & \oparand1_mux|RESULT[4]~27_combout\ & \oparand1_mux|RESULT[3]~28_combout\ & \oparand1_mux|RESULT[2]~29_combout\ & \oparand1_mux|RESULT[1]~30_combout\ & 
\oparand1_mux|RESULT[0]~31_combout\);

\myAlu|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\oparand1_mux|RESULT[31]~0_combout\ & \oparand1_mux|RESULT[30]~1_combout\ & \oparand1_mux|RESULT[29]~2_combout\ & \oparand1_mux|RESULT[28]~3_combout\ & \oparand1_mux|RESULT[27]~4_combout\ & 
\oparand1_mux|RESULT[26]~5_combout\ & \oparand1_mux|RESULT[25]~6_combout\ & \oparand1_mux|RESULT[24]~7_combout\ & \oparand1_mux|RESULT[23]~8_combout\ & \oparand1_mux|RESULT[22]~9_combout\ & \oparand1_mux|RESULT[21]~10_combout\ & 
\oparand1_mux|RESULT[20]~11_combout\ & \oparand1_mux|RESULT[19]~12_combout\ & \oparand1_mux|RESULT[18]~13_combout\ & gnd & gnd & gnd & gnd);

\myAlu|Mult1|auto_generated|mac_mult3~0\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\myAlu|Mult1|auto_generated|mac_mult3~1\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\myAlu|Mult1|auto_generated|mac_mult3~2\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\myAlu|Mult1|auto_generated|mac_mult3~3\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\myAlu|Mult1|auto_generated|mac_mult3~dataout\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\myAlu|Mult1|auto_generated|mac_mult3~DATAOUT31\ <= \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\myAlu|Mult1|auto_generated|mac_mult5_DATAA_bus\ <= (\oparand1_mux|RESULT[17]~14_combout\ & \oparand1_mux|RESULT[16]~15_combout\ & \oparand1_mux|RESULT[15]~16_combout\ & \oparand1_mux|RESULT[14]~17_combout\ & \oparand1_mux|RESULT[13]~18_combout\ & 
\oparand1_mux|RESULT[12]~19_combout\ & \oparand1_mux|RESULT[11]~20_combout\ & \oparand1_mux|RESULT[10]~21_combout\ & \oparand1_mux|RESULT[9]~22_combout\ & \oparand1_mux|RESULT[8]~23_combout\ & \oparand1_mux|RESULT[7]~24_combout\ & 
\oparand1_mux|RESULT[6]~25_combout\ & \oparand1_mux|RESULT[5]~26_combout\ & \oparand1_mux|RESULT[4]~27_combout\ & \oparand1_mux|RESULT[3]~28_combout\ & \oparand1_mux|RESULT[2]~29_combout\ & \oparand1_mux|RESULT[1]~30_combout\ & 
\oparand1_mux|RESULT[0]~31_combout\);

\myAlu|Mult1|auto_generated|mac_mult5_DATAB_bus\ <= (\oparand1_mux|RESULT[31]~0_combout\ & \oparand1_mux|RESULT[30]~1_combout\ & \oparand1_mux|RESULT[29]~2_combout\ & \oparand1_mux|RESULT[28]~3_combout\ & \oparand1_mux|RESULT[27]~4_combout\ & 
\oparand1_mux|RESULT[26]~5_combout\ & \oparand1_mux|RESULT[25]~6_combout\ & \oparand1_mux|RESULT[24]~7_combout\ & \oparand1_mux|RESULT[23]~8_combout\ & \oparand1_mux|RESULT[22]~9_combout\ & \oparand1_mux|RESULT[21]~10_combout\ & 
\oparand1_mux|RESULT[20]~11_combout\ & \oparand1_mux|RESULT[19]~12_combout\ & \oparand1_mux|RESULT[18]~13_combout\ & gnd & gnd & gnd & gnd);

\myAlu|Mult1|auto_generated|mac_mult5~0\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(0);
\myAlu|Mult1|auto_generated|mac_mult5~1\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(1);
\myAlu|Mult1|auto_generated|mac_mult5~2\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(2);
\myAlu|Mult1|auto_generated|mac_mult5~3\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(3);
\myAlu|Mult1|auto_generated|mac_mult5~dataout\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(4);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT1\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(5);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT2\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(6);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT3\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(7);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT4\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(8);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT5\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(9);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT6\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(10);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT7\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(11);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT8\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(12);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT9\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(13);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT10\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(14);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT11\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(15);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT12\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(16);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT13\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(17);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT14\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(18);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT15\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(19);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT16\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(20);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT17\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(21);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT18\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(22);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT19\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(23);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT20\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(24);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT21\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(25);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT22\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(26);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT23\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(27);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT24\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(28);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT25\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(29);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT26\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(30);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT27\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(31);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT28\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(32);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT29\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(33);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT30\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(34);
\myAlu|Mult1|auto_generated|mac_mult5~DATAOUT31\ <= \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(35);

\myAlu|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\oparand1_mux|RESULT[17]~14_combout\ & \oparand1_mux|RESULT[16]~15_combout\ & \oparand1_mux|RESULT[15]~16_combout\ & \oparand1_mux|RESULT[14]~17_combout\ & \oparand1_mux|RESULT[13]~18_combout\ & 
\oparand1_mux|RESULT[12]~19_combout\ & \oparand1_mux|RESULT[11]~20_combout\ & \oparand1_mux|RESULT[10]~21_combout\ & \oparand1_mux|RESULT[9]~22_combout\ & \oparand1_mux|RESULT[8]~23_combout\ & \oparand1_mux|RESULT[7]~24_combout\ & 
\oparand1_mux|RESULT[6]~25_combout\ & \oparand1_mux|RESULT[5]~26_combout\ & \oparand1_mux|RESULT[4]~27_combout\ & \oparand1_mux|RESULT[3]~28_combout\ & \oparand1_mux|RESULT[2]~29_combout\ & \oparand1_mux|RESULT[1]~30_combout\ & 
\oparand1_mux|RESULT[0]~31_combout\);

\myAlu|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\oparand2_mux|RESULT[31]~0_combout\ & \oparand2_mux|RESULT[30]~1_combout\ & \oparand2_mux|RESULT[29]~2_combout\ & \oparand2_mux|RESULT[28]~3_combout\ & \oparand2_mux|RESULT[27]~4_combout\ & 
\oparand2_mux|RESULT[26]~5_combout\ & \oparand2_mux|RESULT[25]~6_combout\ & \oparand2_mux|RESULT[24]~7_combout\ & \oparand2_mux|RESULT[23]~8_combout\ & \oparand2_mux|RESULT[22]~9_combout\ & \oparand2_mux|RESULT[21]~10_combout\ & 
\oparand2_mux|RESULT[20]~11_combout\ & \oparand2_mux|RESULT[19]~12_combout\ & \oparand2_mux|RESULT[18]~13_combout\ & gnd & gnd & gnd & gnd);

\myAlu|Mult0|auto_generated|mac_mult3~0\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\myAlu|Mult0|auto_generated|mac_mult3~1\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\myAlu|Mult0|auto_generated|mac_mult3~2\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\myAlu|Mult0|auto_generated|mac_mult3~3\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\myAlu|Mult0|auto_generated|mac_mult3~dataout\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\myAlu|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\myAlu|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\oparand2_mux|RESULT[17]~14_combout\ & \oparand2_mux|RESULT[16]~15_combout\ & \oparand2_mux|RESULT[15]~16_combout\ & \oparand2_mux|RESULT[14]~17_combout\ & \oparand2_mux|RESULT[13]~18_combout\ & 
\oparand2_mux|RESULT[12]~19_combout\ & \oparand2_mux|RESULT[11]~20_combout\ & \oparand2_mux|RESULT[10]~21_combout\ & \oparand2_mux|RESULT[9]~22_combout\ & \oparand2_mux|RESULT[8]~23_combout\ & \oparand2_mux|RESULT[7]~24_combout\ & 
\oparand2_mux|RESULT[6]~25_combout\ & \oparand2_mux|RESULT[5]~26_combout\ & \oparand2_mux|RESULT[4]~27_combout\ & \oparand2_mux|RESULT[3]~28_combout\ & \oparand2_mux|RESULT[2]~29_combout\ & \oparand2_mux|RESULT[1]~30_combout\ & 
\oparand2_mux|RESULT[0]~31_combout\);

\myAlu|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\oparand1_mux|RESULT[31]~0_combout\ & \oparand1_mux|RESULT[30]~1_combout\ & \oparand1_mux|RESULT[29]~2_combout\ & \oparand1_mux|RESULT[28]~3_combout\ & \oparand1_mux|RESULT[27]~4_combout\ & 
\oparand1_mux|RESULT[26]~5_combout\ & \oparand1_mux|RESULT[25]~6_combout\ & \oparand1_mux|RESULT[24]~7_combout\ & \oparand1_mux|RESULT[23]~8_combout\ & \oparand1_mux|RESULT[22]~9_combout\ & \oparand1_mux|RESULT[21]~10_combout\ & 
\oparand1_mux|RESULT[20]~11_combout\ & \oparand1_mux|RESULT[19]~12_combout\ & \oparand1_mux|RESULT[18]~13_combout\ & gnd & gnd & gnd & gnd);

\myAlu|Mult0|auto_generated|mac_mult5~0\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\myAlu|Mult0|auto_generated|mac_mult5~1\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\myAlu|Mult0|auto_generated|mac_mult5~2\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\myAlu|Mult0|auto_generated|mac_mult5~3\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\myAlu|Mult0|auto_generated|mac_mult5~dataout\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\myAlu|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\ALT_INV_always1~0_combout\ <= NOT \always1~0_combout\;

-- Location: FF_X50_Y32_N21
\PR_IMMEDIATE_SELECT_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[26]~7_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(26));

-- Location: FF_X49_Y30_N11
\PR_IMMEDIATE_SELECT_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[24]~5_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(24));

-- Location: FF_X49_Y31_N25
\PR_IMMEDIATE_SELECT_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[23]~4_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(23));

-- Location: LCCOMB_X40_Y30_N0
\myAlu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~1_cout\ = CARRY((!\oparand1_mux|RESULT[0]~31_combout\ & \oparand2_mux|RESULT[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[0]~31_combout\,
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datad => VCC,
	cout => \myAlu|LessThan0~1_cout\);

-- Location: LCCOMB_X40_Y30_N2
\myAlu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~3_cout\ = CARRY((\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[1]~30_combout\ & !\myAlu|LessThan0~1_cout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[1]~30_combout\) # (!\myAlu|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \oparand1_mux|RESULT[1]~30_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~1_cout\,
	cout => \myAlu|LessThan0~3_cout\);

-- Location: LCCOMB_X40_Y30_N4
\myAlu|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~5_cout\ = CARRY((\oparand2_mux|RESULT[2]~29_combout\ & ((!\myAlu|LessThan0~3_cout\) # (!\oparand1_mux|RESULT[2]~29_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (!\oparand1_mux|RESULT[2]~29_combout\ & !\myAlu|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \oparand1_mux|RESULT[2]~29_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~3_cout\,
	cout => \myAlu|LessThan0~5_cout\);

-- Location: LCCOMB_X40_Y30_N6
\myAlu|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~7_cout\ = CARRY((\oparand2_mux|RESULT[3]~28_combout\ & (\oparand1_mux|RESULT[3]~28_combout\ & !\myAlu|LessThan0~5_cout\)) # (!\oparand2_mux|RESULT[3]~28_combout\ & ((\oparand1_mux|RESULT[3]~28_combout\) # (!\myAlu|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datab => \oparand1_mux|RESULT[3]~28_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~5_cout\,
	cout => \myAlu|LessThan0~7_cout\);

-- Location: LCCOMB_X40_Y30_N8
\myAlu|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~9_cout\ = CARRY((\oparand1_mux|RESULT[4]~27_combout\ & (\oparand2_mux|RESULT[4]~27_combout\ & !\myAlu|LessThan0~7_cout\)) # (!\oparand1_mux|RESULT[4]~27_combout\ & ((\oparand2_mux|RESULT[4]~27_combout\) # (!\myAlu|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[4]~27_combout\,
	datab => \oparand2_mux|RESULT[4]~27_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~7_cout\,
	cout => \myAlu|LessThan0~9_cout\);

-- Location: LCCOMB_X40_Y30_N10
\myAlu|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~11_cout\ = CARRY((\oparand1_mux|RESULT[5]~26_combout\ & ((!\myAlu|LessThan0~9_cout\) # (!\oparand2_mux|RESULT[5]~26_combout\))) # (!\oparand1_mux|RESULT[5]~26_combout\ & (!\oparand2_mux|RESULT[5]~26_combout\ & !\myAlu|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[5]~26_combout\,
	datab => \oparand2_mux|RESULT[5]~26_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~9_cout\,
	cout => \myAlu|LessThan0~11_cout\);

-- Location: LCCOMB_X40_Y30_N12
\myAlu|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~13_cout\ = CARRY((\oparand1_mux|RESULT[6]~25_combout\ & (\oparand2_mux|RESULT[6]~25_combout\ & !\myAlu|LessThan0~11_cout\)) # (!\oparand1_mux|RESULT[6]~25_combout\ & ((\oparand2_mux|RESULT[6]~25_combout\) # (!\myAlu|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[6]~25_combout\,
	datab => \oparand2_mux|RESULT[6]~25_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~11_cout\,
	cout => \myAlu|LessThan0~13_cout\);

-- Location: LCCOMB_X40_Y30_N14
\myAlu|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~15_cout\ = CARRY((\oparand1_mux|RESULT[7]~24_combout\ & ((!\myAlu|LessThan0~13_cout\) # (!\oparand2_mux|RESULT[7]~24_combout\))) # (!\oparand1_mux|RESULT[7]~24_combout\ & (!\oparand2_mux|RESULT[7]~24_combout\ & 
-- !\myAlu|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[7]~24_combout\,
	datab => \oparand2_mux|RESULT[7]~24_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~13_cout\,
	cout => \myAlu|LessThan0~15_cout\);

-- Location: LCCOMB_X40_Y30_N16
\myAlu|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~17_cout\ = CARRY((\oparand2_mux|RESULT[8]~23_combout\ & ((!\myAlu|LessThan0~15_cout\) # (!\oparand1_mux|RESULT[8]~23_combout\))) # (!\oparand2_mux|RESULT[8]~23_combout\ & (!\oparand1_mux|RESULT[8]~23_combout\ & 
-- !\myAlu|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[8]~23_combout\,
	datab => \oparand1_mux|RESULT[8]~23_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~15_cout\,
	cout => \myAlu|LessThan0~17_cout\);

-- Location: LCCOMB_X40_Y30_N18
\myAlu|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~19_cout\ = CARRY((\oparand1_mux|RESULT[9]~22_combout\ & ((!\myAlu|LessThan0~17_cout\) # (!\oparand2_mux|RESULT[9]~22_combout\))) # (!\oparand1_mux|RESULT[9]~22_combout\ & (!\oparand2_mux|RESULT[9]~22_combout\ & 
-- !\myAlu|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[9]~22_combout\,
	datab => \oparand2_mux|RESULT[9]~22_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~17_cout\,
	cout => \myAlu|LessThan0~19_cout\);

-- Location: LCCOMB_X40_Y30_N20
\myAlu|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~21_cout\ = CARRY((\oparand1_mux|RESULT[10]~21_combout\ & (\oparand2_mux|RESULT[10]~21_combout\ & !\myAlu|LessThan0~19_cout\)) # (!\oparand1_mux|RESULT[10]~21_combout\ & ((\oparand2_mux|RESULT[10]~21_combout\) # 
-- (!\myAlu|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[10]~21_combout\,
	datab => \oparand2_mux|RESULT[10]~21_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~19_cout\,
	cout => \myAlu|LessThan0~21_cout\);

-- Location: LCCOMB_X40_Y30_N22
\myAlu|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~23_cout\ = CARRY((\oparand1_mux|RESULT[11]~20_combout\ & ((!\myAlu|LessThan0~21_cout\) # (!\oparand2_mux|RESULT[11]~20_combout\))) # (!\oparand1_mux|RESULT[11]~20_combout\ & (!\oparand2_mux|RESULT[11]~20_combout\ & 
-- !\myAlu|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[11]~20_combout\,
	datab => \oparand2_mux|RESULT[11]~20_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~21_cout\,
	cout => \myAlu|LessThan0~23_cout\);

-- Location: LCCOMB_X40_Y30_N24
\myAlu|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~25_cout\ = CARRY((\oparand1_mux|RESULT[12]~19_combout\ & (\oparand2_mux|RESULT[12]~19_combout\ & !\myAlu|LessThan0~23_cout\)) # (!\oparand1_mux|RESULT[12]~19_combout\ & ((\oparand2_mux|RESULT[12]~19_combout\) # 
-- (!\myAlu|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[12]~19_combout\,
	datab => \oparand2_mux|RESULT[12]~19_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~23_cout\,
	cout => \myAlu|LessThan0~25_cout\);

-- Location: LCCOMB_X40_Y30_N26
\myAlu|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~27_cout\ = CARRY((\oparand1_mux|RESULT[13]~18_combout\ & ((!\myAlu|LessThan0~25_cout\) # (!\oparand2_mux|RESULT[13]~18_combout\))) # (!\oparand1_mux|RESULT[13]~18_combout\ & (!\oparand2_mux|RESULT[13]~18_combout\ & 
-- !\myAlu|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[13]~18_combout\,
	datab => \oparand2_mux|RESULT[13]~18_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~25_cout\,
	cout => \myAlu|LessThan0~27_cout\);

-- Location: LCCOMB_X40_Y30_N28
\myAlu|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~29_cout\ = CARRY((\oparand1_mux|RESULT[14]~17_combout\ & (\oparand2_mux|RESULT[14]~17_combout\ & !\myAlu|LessThan0~27_cout\)) # (!\oparand1_mux|RESULT[14]~17_combout\ & ((\oparand2_mux|RESULT[14]~17_combout\) # 
-- (!\myAlu|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[14]~17_combout\,
	datab => \oparand2_mux|RESULT[14]~17_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~27_cout\,
	cout => \myAlu|LessThan0~29_cout\);

-- Location: LCCOMB_X40_Y30_N30
\myAlu|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~31_cout\ = CARRY((\oparand2_mux|RESULT[15]~16_combout\ & (\oparand1_mux|RESULT[15]~16_combout\ & !\myAlu|LessThan0~29_cout\)) # (!\oparand2_mux|RESULT[15]~16_combout\ & ((\oparand1_mux|RESULT[15]~16_combout\) # 
-- (!\myAlu|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[15]~16_combout\,
	datab => \oparand1_mux|RESULT[15]~16_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~29_cout\,
	cout => \myAlu|LessThan0~31_cout\);

-- Location: LCCOMB_X40_Y29_N0
\myAlu|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~33_cout\ = CARRY((\oparand2_mux|RESULT[16]~15_combout\ & ((!\myAlu|LessThan0~31_cout\) # (!\oparand1_mux|RESULT[16]~15_combout\))) # (!\oparand2_mux|RESULT[16]~15_combout\ & (!\oparand1_mux|RESULT[16]~15_combout\ & 
-- !\myAlu|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[16]~15_combout\,
	datab => \oparand1_mux|RESULT[16]~15_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~31_cout\,
	cout => \myAlu|LessThan0~33_cout\);

-- Location: LCCOMB_X40_Y29_N2
\myAlu|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~35_cout\ = CARRY((\oparand2_mux|RESULT[17]~14_combout\ & (\oparand1_mux|RESULT[17]~14_combout\ & !\myAlu|LessThan0~33_cout\)) # (!\oparand2_mux|RESULT[17]~14_combout\ & ((\oparand1_mux|RESULT[17]~14_combout\) # 
-- (!\myAlu|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[17]~14_combout\,
	datab => \oparand1_mux|RESULT[17]~14_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~33_cout\,
	cout => \myAlu|LessThan0~35_cout\);

-- Location: LCCOMB_X40_Y29_N4
\myAlu|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~37_cout\ = CARRY((\oparand2_mux|RESULT[18]~13_combout\ & ((!\myAlu|LessThan0~35_cout\) # (!\oparand1_mux|RESULT[18]~13_combout\))) # (!\oparand2_mux|RESULT[18]~13_combout\ & (!\oparand1_mux|RESULT[18]~13_combout\ & 
-- !\myAlu|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[18]~13_combout\,
	datab => \oparand1_mux|RESULT[18]~13_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~35_cout\,
	cout => \myAlu|LessThan0~37_cout\);

-- Location: LCCOMB_X40_Y29_N6
\myAlu|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~39_cout\ = CARRY((\oparand2_mux|RESULT[19]~12_combout\ & (\oparand1_mux|RESULT[19]~12_combout\ & !\myAlu|LessThan0~37_cout\)) # (!\oparand2_mux|RESULT[19]~12_combout\ & ((\oparand1_mux|RESULT[19]~12_combout\) # 
-- (!\myAlu|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[19]~12_combout\,
	datab => \oparand1_mux|RESULT[19]~12_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~37_cout\,
	cout => \myAlu|LessThan0~39_cout\);

-- Location: LCCOMB_X40_Y29_N8
\myAlu|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~41_cout\ = CARRY((\oparand1_mux|RESULT[20]~11_combout\ & (\oparand2_mux|RESULT[20]~11_combout\ & !\myAlu|LessThan0~39_cout\)) # (!\oparand1_mux|RESULT[20]~11_combout\ & ((\oparand2_mux|RESULT[20]~11_combout\) # 
-- (!\myAlu|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[20]~11_combout\,
	datab => \oparand2_mux|RESULT[20]~11_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~39_cout\,
	cout => \myAlu|LessThan0~41_cout\);

-- Location: LCCOMB_X40_Y29_N10
\myAlu|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~43_cout\ = CARRY((\oparand2_mux|RESULT[21]~10_combout\ & (\oparand1_mux|RESULT[21]~10_combout\ & !\myAlu|LessThan0~41_cout\)) # (!\oparand2_mux|RESULT[21]~10_combout\ & ((\oparand1_mux|RESULT[21]~10_combout\) # 
-- (!\myAlu|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[21]~10_combout\,
	datab => \oparand1_mux|RESULT[21]~10_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~41_cout\,
	cout => \myAlu|LessThan0~43_cout\);

-- Location: LCCOMB_X40_Y29_N12
\myAlu|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~45_cout\ = CARRY((\oparand1_mux|RESULT[22]~9_combout\ & (\oparand2_mux|RESULT[22]~9_combout\ & !\myAlu|LessThan0~43_cout\)) # (!\oparand1_mux|RESULT[22]~9_combout\ & ((\oparand2_mux|RESULT[22]~9_combout\) # (!\myAlu|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[22]~9_combout\,
	datab => \oparand2_mux|RESULT[22]~9_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~43_cout\,
	cout => \myAlu|LessThan0~45_cout\);

-- Location: LCCOMB_X40_Y29_N14
\myAlu|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~47_cout\ = CARRY((\oparand1_mux|RESULT[23]~8_combout\ & ((!\myAlu|LessThan0~45_cout\) # (!\oparand2_mux|RESULT[23]~8_combout\))) # (!\oparand1_mux|RESULT[23]~8_combout\ & (!\oparand2_mux|RESULT[23]~8_combout\ & 
-- !\myAlu|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[23]~8_combout\,
	datab => \oparand2_mux|RESULT[23]~8_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~45_cout\,
	cout => \myAlu|LessThan0~47_cout\);

-- Location: LCCOMB_X40_Y29_N16
\myAlu|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~49_cout\ = CARRY((\oparand2_mux|RESULT[24]~7_combout\ & ((!\myAlu|LessThan0~47_cout\) # (!\oparand1_mux|RESULT[24]~7_combout\))) # (!\oparand2_mux|RESULT[24]~7_combout\ & (!\oparand1_mux|RESULT[24]~7_combout\ & 
-- !\myAlu|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[24]~7_combout\,
	datab => \oparand1_mux|RESULT[24]~7_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~47_cout\,
	cout => \myAlu|LessThan0~49_cout\);

-- Location: LCCOMB_X40_Y29_N18
\myAlu|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~51_cout\ = CARRY((\oparand2_mux|RESULT[25]~6_combout\ & (\oparand1_mux|RESULT[25]~6_combout\ & !\myAlu|LessThan0~49_cout\)) # (!\oparand2_mux|RESULT[25]~6_combout\ & ((\oparand1_mux|RESULT[25]~6_combout\) # (!\myAlu|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[25]~6_combout\,
	datab => \oparand1_mux|RESULT[25]~6_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~49_cout\,
	cout => \myAlu|LessThan0~51_cout\);

-- Location: LCCOMB_X40_Y29_N20
\myAlu|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~53_cout\ = CARRY((\oparand2_mux|RESULT[26]~5_combout\ & ((!\myAlu|LessThan0~51_cout\) # (!\oparand1_mux|RESULT[26]~5_combout\))) # (!\oparand2_mux|RESULT[26]~5_combout\ & (!\oparand1_mux|RESULT[26]~5_combout\ & 
-- !\myAlu|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[26]~5_combout\,
	datab => \oparand1_mux|RESULT[26]~5_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~51_cout\,
	cout => \myAlu|LessThan0~53_cout\);

-- Location: LCCOMB_X40_Y29_N22
\myAlu|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~55_cout\ = CARRY((\oparand2_mux|RESULT[27]~4_combout\ & (\oparand1_mux|RESULT[27]~4_combout\ & !\myAlu|LessThan0~53_cout\)) # (!\oparand2_mux|RESULT[27]~4_combout\ & ((\oparand1_mux|RESULT[27]~4_combout\) # (!\myAlu|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[27]~4_combout\,
	datab => \oparand1_mux|RESULT[27]~4_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~53_cout\,
	cout => \myAlu|LessThan0~55_cout\);

-- Location: LCCOMB_X40_Y29_N24
\myAlu|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~57_cout\ = CARRY((\oparand2_mux|RESULT[28]~3_combout\ & ((!\myAlu|LessThan0~55_cout\) # (!\oparand1_mux|RESULT[28]~3_combout\))) # (!\oparand2_mux|RESULT[28]~3_combout\ & (!\oparand1_mux|RESULT[28]~3_combout\ & 
-- !\myAlu|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[28]~3_combout\,
	datab => \oparand1_mux|RESULT[28]~3_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~55_cout\,
	cout => \myAlu|LessThan0~57_cout\);

-- Location: LCCOMB_X40_Y29_N26
\myAlu|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~59_cout\ = CARRY((\oparand2_mux|RESULT[29]~2_combout\ & (\oparand1_mux|RESULT[29]~2_combout\ & !\myAlu|LessThan0~57_cout\)) # (!\oparand2_mux|RESULT[29]~2_combout\ & ((\oparand1_mux|RESULT[29]~2_combout\) # (!\myAlu|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[29]~2_combout\,
	datab => \oparand1_mux|RESULT[29]~2_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~57_cout\,
	cout => \myAlu|LessThan0~59_cout\);

-- Location: LCCOMB_X40_Y29_N28
\myAlu|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~61_cout\ = CARRY((\oparand2_mux|RESULT[30]~1_combout\ & ((!\myAlu|LessThan0~59_cout\) # (!\oparand1_mux|RESULT[30]~1_combout\))) # (!\oparand2_mux|RESULT[30]~1_combout\ & (!\oparand1_mux|RESULT[30]~1_combout\ & 
-- !\myAlu|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[30]~1_combout\,
	datab => \oparand1_mux|RESULT[30]~1_combout\,
	datad => VCC,
	cin => \myAlu|LessThan0~59_cout\,
	cout => \myAlu|LessThan0~61_cout\);

-- Location: LCCOMB_X40_Y29_N30
\myAlu|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan0~62_combout\ = (\oparand2_mux|RESULT[31]~0_combout\ & (\myAlu|LessThan0~61_cout\ & \oparand1_mux|RESULT[31]~0_combout\)) # (!\oparand2_mux|RESULT[31]~0_combout\ & ((\myAlu|LessThan0~61_cout\) # (\oparand1_mux|RESULT[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[31]~0_combout\,
	datad => \oparand1_mux|RESULT[31]~0_combout\,
	cin => \myAlu|LessThan0~61_cout\,
	combout => \myAlu|LessThan0~62_combout\);

-- Location: LCCOMB_X42_Y35_N18
\myAlu|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~8_combout\ = (\myAlu|Add0~4_combout\ & ((\myAlu|Add0~5_combout\ & (\myAlu|Add0~7_cout\ & VCC)) # (!\myAlu|Add0~5_combout\ & (!\myAlu|Add0~7_cout\)))) # (!\myAlu|Add0~4_combout\ & ((\myAlu|Add0~5_combout\ & (!\myAlu|Add0~7_cout\)) # 
-- (!\myAlu|Add0~5_combout\ & ((\myAlu|Add0~7_cout\) # (GND)))))
-- \myAlu|Add0~9\ = CARRY((\myAlu|Add0~4_combout\ & (!\myAlu|Add0~5_combout\ & !\myAlu|Add0~7_cout\)) # (!\myAlu|Add0~4_combout\ & ((!\myAlu|Add0~7_cout\) # (!\myAlu|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~4_combout\,
	datab => \myAlu|Add0~5_combout\,
	datad => VCC,
	cin => \myAlu|Add0~7_cout\,
	combout => \myAlu|Add0~8_combout\,
	cout => \myAlu|Add0~9\);

-- Location: DSPOUT_X44_Y34_N2
\myAlu|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X44_Y33_N2
\myAlu|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X42_Y35_N22
\myAlu|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~17_combout\ = (\myAlu|Add0~16_combout\ & ((\oparand1_mux|RESULT[2]~29_combout\ & (\myAlu|Add0~15\ & VCC)) # (!\oparand1_mux|RESULT[2]~29_combout\ & (!\myAlu|Add0~15\)))) # (!\myAlu|Add0~16_combout\ & ((\oparand1_mux|RESULT[2]~29_combout\ & 
-- (!\myAlu|Add0~15\)) # (!\oparand1_mux|RESULT[2]~29_combout\ & ((\myAlu|Add0~15\) # (GND)))))
-- \myAlu|Add0~18\ = CARRY((\myAlu|Add0~16_combout\ & (!\oparand1_mux|RESULT[2]~29_combout\ & !\myAlu|Add0~15\)) # (!\myAlu|Add0~16_combout\ & ((!\myAlu|Add0~15\) # (!\oparand1_mux|RESULT[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~16_combout\,
	datab => \oparand1_mux|RESULT[2]~29_combout\,
	datad => VCC,
	cin => \myAlu|Add0~15\,
	combout => \myAlu|Add0~17_combout\,
	cout => \myAlu|Add0~18\);

-- Location: LCCOMB_X50_Y28_N2
\PC_PLUS_4[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[2]~1_combout\ = \PC[2]~reg0_q\ $ (VCC)
-- \PC_PLUS_4[2]~2\ = CARRY(\PC[2]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC[2]~reg0_q\,
	datad => VCC,
	combout => \PC_PLUS_4[2]~1_combout\,
	cout => \PC_PLUS_4[2]~2\);

-- Location: LCCOMB_X50_Y28_N4
\PC_PLUS_4[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[3]~3_combout\ = (\PC[3]~reg0_q\ & (!\PC_PLUS_4[2]~2\)) # (!\PC[3]~reg0_q\ & ((\PC_PLUS_4[2]~2\) # (GND)))
-- \PC_PLUS_4[3]~4\ = CARRY((!\PC_PLUS_4[2]~2\) # (!\PC[3]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[3]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[2]~2\,
	combout => \PC_PLUS_4[3]~3_combout\,
	cout => \PC_PLUS_4[3]~4\);

-- Location: LCCOMB_X50_Y28_N6
\PC_PLUS_4[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[4]~5_combout\ = (\PC[4]~reg0_q\ & (\PC_PLUS_4[3]~4\ $ (GND))) # (!\PC[4]~reg0_q\ & (!\PC_PLUS_4[3]~4\ & VCC))
-- \PC_PLUS_4[4]~6\ = CARRY((\PC[4]~reg0_q\ & !\PC_PLUS_4[3]~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[4]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[3]~4\,
	combout => \PC_PLUS_4[4]~5_combout\,
	cout => \PC_PLUS_4[4]~6\);

-- Location: LCCOMB_X42_Y34_N2
\myAlu|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~35_combout\ = (\myAlu|Add0~34_combout\ & ((\oparand1_mux|RESULT[8]~23_combout\ & (\myAlu|Add0~33\ & VCC)) # (!\oparand1_mux|RESULT[8]~23_combout\ & (!\myAlu|Add0~33\)))) # (!\myAlu|Add0~34_combout\ & ((\oparand1_mux|RESULT[8]~23_combout\ & 
-- (!\myAlu|Add0~33\)) # (!\oparand1_mux|RESULT[8]~23_combout\ & ((\myAlu|Add0~33\) # (GND)))))
-- \myAlu|Add0~36\ = CARRY((\myAlu|Add0~34_combout\ & (!\oparand1_mux|RESULT[8]~23_combout\ & !\myAlu|Add0~33\)) # (!\myAlu|Add0~34_combout\ & ((!\myAlu|Add0~33\) # (!\oparand1_mux|RESULT[8]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~34_combout\,
	datab => \oparand1_mux|RESULT[8]~23_combout\,
	datad => VCC,
	cin => \myAlu|Add0~33\,
	combout => \myAlu|Add0~35_combout\,
	cout => \myAlu|Add0~36\);

-- Location: LCCOMB_X42_Y34_N6
\myAlu|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~41_combout\ = (\oparand1_mux|RESULT[10]~21_combout\ & ((\myAlu|Add0~40_combout\ & (\myAlu|Add0~39\ & VCC)) # (!\myAlu|Add0~40_combout\ & (!\myAlu|Add0~39\)))) # (!\oparand1_mux|RESULT[10]~21_combout\ & ((\myAlu|Add0~40_combout\ & 
-- (!\myAlu|Add0~39\)) # (!\myAlu|Add0~40_combout\ & ((\myAlu|Add0~39\) # (GND)))))
-- \myAlu|Add0~42\ = CARRY((\oparand1_mux|RESULT[10]~21_combout\ & (!\myAlu|Add0~40_combout\ & !\myAlu|Add0~39\)) # (!\oparand1_mux|RESULT[10]~21_combout\ & ((!\myAlu|Add0~39\) # (!\myAlu|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[10]~21_combout\,
	datab => \myAlu|Add0~40_combout\,
	datad => VCC,
	cin => \myAlu|Add0~39\,
	combout => \myAlu|Add0~41_combout\,
	cout => \myAlu|Add0~42\);

-- Location: LCCOMB_X42_Y34_N14
\myAlu|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~53_combout\ = (\oparand1_mux|RESULT[14]~17_combout\ & ((\myAlu|Add0~52_combout\ & (\myAlu|Add0~51\ & VCC)) # (!\myAlu|Add0~52_combout\ & (!\myAlu|Add0~51\)))) # (!\oparand1_mux|RESULT[14]~17_combout\ & ((\myAlu|Add0~52_combout\ & 
-- (!\myAlu|Add0~51\)) # (!\myAlu|Add0~52_combout\ & ((\myAlu|Add0~51\) # (GND)))))
-- \myAlu|Add0~54\ = CARRY((\oparand1_mux|RESULT[14]~17_combout\ & (!\myAlu|Add0~52_combout\ & !\myAlu|Add0~51\)) # (!\oparand1_mux|RESULT[14]~17_combout\ & ((!\myAlu|Add0~51\) # (!\myAlu|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[14]~17_combout\,
	datab => \myAlu|Add0~52_combout\,
	datad => VCC,
	cin => \myAlu|Add0~51\,
	combout => \myAlu|Add0~53_combout\,
	cout => \myAlu|Add0~54\);

-- Location: LCCOMB_X50_Y28_N28
\PC_PLUS_4[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[15]~27_combout\ = (\PC[15]~reg0_q\ & (!\PC_PLUS_4[14]~26\)) # (!\PC[15]~reg0_q\ & ((\PC_PLUS_4[14]~26\) # (GND)))
-- \PC_PLUS_4[15]~28\ = CARRY((!\PC_PLUS_4[14]~26\) # (!\PC[15]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[15]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[14]~26\,
	combout => \PC_PLUS_4[15]~27_combout\,
	cout => \PC_PLUS_4[15]~28\);

-- Location: LCCOMB_X42_Y34_N18
\myAlu|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~59_combout\ = (\oparand1_mux|RESULT[16]~15_combout\ & ((\myAlu|Add0~58_combout\ & (\myAlu|Add0~57\ & VCC)) # (!\myAlu|Add0~58_combout\ & (!\myAlu|Add0~57\)))) # (!\oparand1_mux|RESULT[16]~15_combout\ & ((\myAlu|Add0~58_combout\ & 
-- (!\myAlu|Add0~57\)) # (!\myAlu|Add0~58_combout\ & ((\myAlu|Add0~57\) # (GND)))))
-- \myAlu|Add0~60\ = CARRY((\oparand1_mux|RESULT[16]~15_combout\ & (!\myAlu|Add0~58_combout\ & !\myAlu|Add0~57\)) # (!\oparand1_mux|RESULT[16]~15_combout\ & ((!\myAlu|Add0~57\) # (!\myAlu|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[16]~15_combout\,
	datab => \myAlu|Add0~58_combout\,
	datad => VCC,
	cin => \myAlu|Add0~57\,
	combout => \myAlu|Add0~59_combout\,
	cout => \myAlu|Add0~60\);

-- Location: DSPOUT_X44_Y30_N2
\myAlu|Mult1|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X44_Y29_N2
\myAlu|Mult1|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult1|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X45_Y27_N0
\myAlu|Mult1|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~0_combout\ = (\myAlu|Mult1|auto_generated|mac_out6~dataout\ & (\myAlu|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\myAlu|Mult1|auto_generated|mac_out6~dataout\ & (\myAlu|Mult1|auto_generated|mac_out4~dataout\ & 
-- VCC))
-- \myAlu|Mult1|auto_generated|op_2~1\ = CARRY((\myAlu|Mult1|auto_generated|mac_out6~dataout\ & \myAlu|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out6~dataout\,
	datab => \myAlu|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \myAlu|Mult1|auto_generated|op_2~0_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~1\);

-- Location: DSPOUT_X44_Y32_N2
\myAlu|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X44_Y31_N2
\myAlu|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X42_Y34_N22
\myAlu|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~65_combout\ = (\myAlu|Add0~64_combout\ & ((\oparand1_mux|RESULT[18]~13_combout\ & (\myAlu|Add0~63\ & VCC)) # (!\oparand1_mux|RESULT[18]~13_combout\ & (!\myAlu|Add0~63\)))) # (!\myAlu|Add0~64_combout\ & ((\oparand1_mux|RESULT[18]~13_combout\ & 
-- (!\myAlu|Add0~63\)) # (!\oparand1_mux|RESULT[18]~13_combout\ & ((\myAlu|Add0~63\) # (GND)))))
-- \myAlu|Add0~66\ = CARRY((\myAlu|Add0~64_combout\ & (!\oparand1_mux|RESULT[18]~13_combout\ & !\myAlu|Add0~63\)) # (!\myAlu|Add0~64_combout\ & ((!\myAlu|Add0~63\) # (!\oparand1_mux|RESULT[18]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~64_combout\,
	datab => \oparand1_mux|RESULT[18]~13_combout\,
	datad => VCC,
	cin => \myAlu|Add0~63\,
	combout => \myAlu|Add0~65_combout\,
	cout => \myAlu|Add0~66\);

-- Location: LCCOMB_X45_Y27_N2
\myAlu|Mult1|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~2_combout\ = (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\ & (\myAlu|Mult1|auto_generated|op_2~1\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\myAlu|Mult1|auto_generated|op_2~1\)))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\ & (!\myAlu|Mult1|auto_generated|op_2~1\)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\ & 
-- ((\myAlu|Mult1|auto_generated|op_2~1\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_2~3\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\ & !\myAlu|Mult1|auto_generated|op_2~1\)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\myAlu|Mult1|auto_generated|op_2~1\) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~1\,
	combout => \myAlu|Mult1|auto_generated|op_2~2_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~3\);

-- Location: LCCOMB_X43_Y31_N6
\myAlu|Mult0|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~2_combout\ = (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\ & (\myAlu|Mult0|auto_generated|op_2~1\ & VCC)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\myAlu|Mult0|auto_generated|op_2~1\)))) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\myAlu|Mult0|auto_generated|op_2~1\)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- ((\myAlu|Mult0|auto_generated|op_2~1\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_2~3\ = CARRY((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\ & !\myAlu|Mult0|auto_generated|op_2~1\)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\myAlu|Mult0|auto_generated|op_2~1\) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~1\,
	combout => \myAlu|Mult0|auto_generated|op_2~2_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X42_Y34_N24
\myAlu|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~68_combout\ = ((\myAlu|Add0~67_combout\ $ (\oparand1_mux|RESULT[19]~12_combout\ $ (!\myAlu|Add0~66\)))) # (GND)
-- \myAlu|Add0~69\ = CARRY((\myAlu|Add0~67_combout\ & ((\oparand1_mux|RESULT[19]~12_combout\) # (!\myAlu|Add0~66\))) # (!\myAlu|Add0~67_combout\ & (\oparand1_mux|RESULT[19]~12_combout\ & !\myAlu|Add0~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~67_combout\,
	datab => \oparand1_mux|RESULT[19]~12_combout\,
	datad => VCC,
	cin => \myAlu|Add0~66\,
	combout => \myAlu|Add0~68_combout\,
	cout => \myAlu|Add0~69\);

-- Location: LCCOMB_X42_Y34_N26
\myAlu|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~71_combout\ = (\myAlu|Add0~70_combout\ & ((\oparand1_mux|RESULT[20]~11_combout\ & (\myAlu|Add0~69\ & VCC)) # (!\oparand1_mux|RESULT[20]~11_combout\ & (!\myAlu|Add0~69\)))) # (!\myAlu|Add0~70_combout\ & ((\oparand1_mux|RESULT[20]~11_combout\ & 
-- (!\myAlu|Add0~69\)) # (!\oparand1_mux|RESULT[20]~11_combout\ & ((\myAlu|Add0~69\) # (GND)))))
-- \myAlu|Add0~72\ = CARRY((\myAlu|Add0~70_combout\ & (!\oparand1_mux|RESULT[20]~11_combout\ & !\myAlu|Add0~69\)) # (!\myAlu|Add0~70_combout\ & ((!\myAlu|Add0~69\) # (!\oparand1_mux|RESULT[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~70_combout\,
	datab => \oparand1_mux|RESULT[20]~11_combout\,
	datad => VCC,
	cin => \myAlu|Add0~69\,
	combout => \myAlu|Add0~71_combout\,
	cout => \myAlu|Add0~72\);

-- Location: LCCOMB_X46_Y27_N8
\myAlu|Mult1|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~6_combout\ = (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\myAlu|Mult1|auto_generated|op_2~6_combout\ & (\myAlu|Mult1|auto_generated|op_1~5\ & VCC)) # (!\myAlu|Mult1|auto_generated|op_2~6_combout\ & 
-- (!\myAlu|Mult1|auto_generated|op_1~5\)))) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\myAlu|Mult1|auto_generated|op_2~6_combout\ & (!\myAlu|Mult1|auto_generated|op_1~5\)) # (!\myAlu|Mult1|auto_generated|op_2~6_combout\ & 
-- ((\myAlu|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_1~7\ = CARRY((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\myAlu|Mult1|auto_generated|op_2~6_combout\ & !\myAlu|Mult1|auto_generated|op_1~5\)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\myAlu|Mult1|auto_generated|op_1~5\) # (!\myAlu|Mult1|auto_generated|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \myAlu|Mult1|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~5\,
	combout => \myAlu|Mult1|auto_generated|op_1~6_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X45_Y27_N8
\myAlu|Mult1|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~8_combout\ = ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT4\ $ (!\myAlu|Mult1|auto_generated|op_2~7\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_2~9\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT4\) # (!\myAlu|Mult1|auto_generated|op_2~7\))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT4\ & 
-- (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT4\ & !\myAlu|Mult1|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~7\,
	combout => \myAlu|Mult1|auto_generated|op_2~8_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~9\);

-- Location: LCCOMB_X45_Y27_N10
\myAlu|Mult1|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~10_combout\ = (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\ & (\myAlu|Mult1|auto_generated|op_2~9\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\myAlu|Mult1|auto_generated|op_2~9\)))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\ & (!\myAlu|Mult1|auto_generated|op_2~9\)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\ & 
-- ((\myAlu|Mult1|auto_generated|op_2~9\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_2~11\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\ & !\myAlu|Mult1|auto_generated|op_2~9\)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\myAlu|Mult1|auto_generated|op_2~9\) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~9\,
	combout => \myAlu|Mult1|auto_generated|op_2~10_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~11\);

-- Location: LCCOMB_X42_Y33_N0
\myAlu|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~80_combout\ = ((\oparand1_mux|RESULT[23]~8_combout\ $ (\myAlu|Add0~79_combout\ $ (!\myAlu|Add0~78\)))) # (GND)
-- \myAlu|Add0~81\ = CARRY((\oparand1_mux|RESULT[23]~8_combout\ & ((\myAlu|Add0~79_combout\) # (!\myAlu|Add0~78\))) # (!\oparand1_mux|RESULT[23]~8_combout\ & (\myAlu|Add0~79_combout\ & !\myAlu|Add0~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[23]~8_combout\,
	datab => \myAlu|Add0~79_combout\,
	datad => VCC,
	cin => \myAlu|Add0~78\,
	combout => \myAlu|Add0~80_combout\,
	cout => \myAlu|Add0~81\);

-- Location: LCCOMB_X45_Y27_N12
\myAlu|Mult1|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~12_combout\ = ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT6\ $ (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (!\myAlu|Mult1|auto_generated|op_2~11\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_2~13\ = CARRY((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT6\ & ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT6\) # (!\myAlu|Mult1|auto_generated|op_2~11\))) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT6\ & 
-- (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT6\ & !\myAlu|Mult1|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT6\,
	datab => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~11\,
	combout => \myAlu|Mult1|auto_generated|op_2~12_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~13\);

-- Location: LCCOMB_X42_Y33_N2
\myAlu|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~83_combout\ = (\myAlu|Add0~82_combout\ & ((\oparand1_mux|RESULT[24]~7_combout\ & (\myAlu|Add0~81\ & VCC)) # (!\oparand1_mux|RESULT[24]~7_combout\ & (!\myAlu|Add0~81\)))) # (!\myAlu|Add0~82_combout\ & ((\oparand1_mux|RESULT[24]~7_combout\ & 
-- (!\myAlu|Add0~81\)) # (!\oparand1_mux|RESULT[24]~7_combout\ & ((\myAlu|Add0~81\) # (GND)))))
-- \myAlu|Add0~84\ = CARRY((\myAlu|Add0~82_combout\ & (!\oparand1_mux|RESULT[24]~7_combout\ & !\myAlu|Add0~81\)) # (!\myAlu|Add0~82_combout\ & ((!\myAlu|Add0~81\) # (!\oparand1_mux|RESULT[24]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~82_combout\,
	datab => \oparand1_mux|RESULT[24]~7_combout\,
	datad => VCC,
	cin => \myAlu|Add0~81\,
	combout => \myAlu|Add0~83_combout\,
	cout => \myAlu|Add0~84\);

-- Location: LCCOMB_X50_Y27_N14
\PC_PLUS_4[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[24]~45_combout\ = (\PC[24]~reg0_q\ & (\PC_PLUS_4[23]~44\ $ (GND))) # (!\PC[24]~reg0_q\ & (!\PC_PLUS_4[23]~44\ & VCC))
-- \PC_PLUS_4[24]~46\ = CARRY((\PC[24]~reg0_q\ & !\PC_PLUS_4[23]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[24]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[23]~44\,
	combout => \PC_PLUS_4[24]~45_combout\,
	cout => \PC_PLUS_4[24]~46\);

-- Location: LCCOMB_X45_Y27_N14
\myAlu|Mult1|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~14_combout\ = (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\ & (\myAlu|Mult1|auto_generated|op_2~13\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\myAlu|Mult1|auto_generated|op_2~13\)))) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\myAlu|Mult1|auto_generated|op_2~13\)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\myAlu|Mult1|auto_generated|op_2~13\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_2~15\ = CARRY((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT7\ & (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\ & !\myAlu|Mult1|auto_generated|op_2~13\)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT7\ & 
-- ((!\myAlu|Mult1|auto_generated|op_2~13\) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT7\,
	datab => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~13\,
	combout => \myAlu|Mult1|auto_generated|op_2~14_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~15\);

-- Location: LCCOMB_X43_Y31_N20
\myAlu|Mult0|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~16_combout\ = ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\myAlu|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_2~17\ = CARRY((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\myAlu|Mult0|auto_generated|op_2~15\))) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT8\ & 
-- (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\myAlu|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~15\,
	combout => \myAlu|Mult0|auto_generated|op_2~16_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X42_Y31_N20
\myAlu|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~16_combout\ = ((\myAlu|Mult0|auto_generated|op_2~16_combout\ $ (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (!\myAlu|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_1~17\ = CARRY((\myAlu|Mult0|auto_generated|op_2~16_combout\ & ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\myAlu|Mult0|auto_generated|op_1~15\))) # (!\myAlu|Mult0|auto_generated|op_2~16_combout\ & 
-- (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\myAlu|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|op_2~16_combout\,
	datab => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~15\,
	combout => \myAlu|Mult0|auto_generated|op_1~16_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X45_Y27_N16
\myAlu|Mult1|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~16_combout\ = ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT8\ $ (!\myAlu|Mult1|auto_generated|op_2~15\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_2~17\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT8\) # (!\myAlu|Mult1|auto_generated|op_2~15\))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT8\ & 
-- (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT8\ & !\myAlu|Mult1|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~15\,
	combout => \myAlu|Mult1|auto_generated|op_2~16_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~17\);

-- Location: LCCOMB_X50_Y27_N22
\PC_PLUS_4[28]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[28]~53_combout\ = (\PC[28]~reg0_q\ & (\PC_PLUS_4[27]~52\ $ (GND))) # (!\PC[28]~reg0_q\ & (!\PC_PLUS_4[27]~52\ & VCC))
-- \PC_PLUS_4[28]~54\ = CARRY((\PC[28]~reg0_q\ & !\PC_PLUS_4[27]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[28]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[27]~52\,
	combout => \PC_PLUS_4[28]~53_combout\,
	cout => \PC_PLUS_4[28]~54\);

-- Location: LCCOMB_X45_Y27_N24
\myAlu|Mult1|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~24_combout\ = ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT12\ $ (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (!\myAlu|Mult1|auto_generated|op_2~23\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_2~25\ = CARRY((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT12\ & ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT12\) # (!\myAlu|Mult1|auto_generated|op_2~23\))) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT12\ & 
-- (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\myAlu|Mult1|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT12\,
	datab => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~23\,
	combout => \myAlu|Mult1|auto_generated|op_2~24_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~25\);

-- Location: LCCOMB_X43_Y31_N28
\myAlu|Mult0|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~24_combout\ = ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (!\myAlu|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_2~25\ = CARRY((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT12\) # (!\myAlu|Mult0|auto_generated|op_2~23\))) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT12\ & 
-- (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT12\ & !\myAlu|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~23\,
	combout => \myAlu|Mult0|auto_generated|op_2~24_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X42_Y33_N14
\myAlu|Add0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~101_combout\ = (\oparand1_mux|RESULT[30]~1_combout\ & ((\myAlu|Add0~100_combout\ & (\myAlu|Add0~99\ & VCC)) # (!\myAlu|Add0~100_combout\ & (!\myAlu|Add0~99\)))) # (!\oparand1_mux|RESULT[30]~1_combout\ & ((\myAlu|Add0~100_combout\ & 
-- (!\myAlu|Add0~99\)) # (!\myAlu|Add0~100_combout\ & ((\myAlu|Add0~99\) # (GND)))))
-- \myAlu|Add0~102\ = CARRY((\oparand1_mux|RESULT[30]~1_combout\ & (!\myAlu|Add0~100_combout\ & !\myAlu|Add0~99\)) # (!\oparand1_mux|RESULT[30]~1_combout\ & ((!\myAlu|Add0~99\) # (!\myAlu|Add0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[30]~1_combout\,
	datab => \myAlu|Add0~100_combout\,
	datad => VCC,
	cin => \myAlu|Add0~99\,
	combout => \myAlu|Add0~101_combout\,
	cout => \myAlu|Add0~102\);

-- Location: LCCOMB_X45_Y27_N26
\myAlu|Mult1|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~26_combout\ = \myAlu|Mult1|auto_generated|mac_out6~DATAOUT13\ $ (\myAlu|Mult1|auto_generated|op_2~25\ $ (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT13\,
	datad => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT13\,
	cin => \myAlu|Mult1|auto_generated|op_2~25\,
	combout => \myAlu|Mult1|auto_generated|op_2~26_combout\);

-- Location: LCCOMB_X43_Y31_N30
\myAlu|Mult0|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~26_combout\ = \myAlu|Mult0|auto_generated|mac_out6~DATAOUT13\ $ (\myAlu|Mult0|auto_generated|op_2~25\ $ (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT13\,
	cin => \myAlu|Mult0|auto_generated|op_2~25\,
	combout => \myAlu|Mult0|auto_generated|op_2~26_combout\);

-- Location: LCCOMB_X50_Y32_N20
\PR_IMMEDIATE_SELECT_OUT[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[26]~7_combout\ = (\myImmediate|Mux31~3_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux31~3_combout\ & ((PR_INSTRUCTION(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|OUT~0_combout\,
	datab => PR_INSTRUCTION(26),
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[26]~7_combout\);

-- Location: LCCOMB_X49_Y30_N10
\PR_IMMEDIATE_SELECT_OUT[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[24]~5_combout\ = (\myImmediate|Mux31~3_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux31~3_combout\ & ((PR_INSTRUCTION(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|OUT~0_combout\,
	datab => PR_INSTRUCTION(24),
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[24]~5_combout\);

-- Location: LCCOMB_X49_Y31_N24
\PR_IMMEDIATE_SELECT_OUT[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[23]~4_combout\ = (\myImmediate|Mux31~3_combout\ & ((\myImmediate|OUT~0_combout\))) # (!\myImmediate|Mux31~3_combout\ & (PR_INSTRUCTION(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(23),
	datab => \myImmediate|OUT~0_combout\,
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[23]~4_combout\);

-- Location: M9K_X51_Y32_N0
\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "reg_file:myreg|altsyncram:REGISTERS_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \PR_REG_WRITE_EN_S4~q\,
	portbre => VCC,
	portbaddrstall => \ALT_INV_always1~0_combout\,
	clk0 => \CLK~inputclkctrl_outclk\,
	portadatain => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "reg_file:myreg|altsyncram:REGISTERS_rtl_1|altsyncram_trd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \PR_REG_WRITE_EN_S4~q\,
	portbre => VCC,
	portbaddrstall => \ALT_INV_always1~0_combout\,
	clk0 => \CLK~inputclkctrl_outclk\,
	portadatain => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X52_Y32_N9
\PR_MEM_READ_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_MEM_READ_S3(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S4(3));

-- Location: FF_X49_Y32_N9
\REG_READ_ADDR2_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => REG_READ_ADDR2_S2(4),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S3(4));

-- Location: LCCOMB_X52_Y32_N8
\stage4_forward_unit|MUX_OUT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit|MUX_OUT~2_combout\ = (PR_MEM_WRITE_S3(2) & (PR_MEM_READ_S4(3) & (PR_REGISTER_WRITE_ADDR_S4(4) $ (!REG_READ_ADDR2_S3(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_MEM_WRITE_S3(2),
	datab => PR_REGISTER_WRITE_ADDR_S4(4),
	datac => PR_MEM_READ_S4(3),
	datad => REG_READ_ADDR2_S3(4),
	combout => \stage4_forward_unit|MUX_OUT~2_combout\);

-- Location: FF_X46_Y32_N21
\REG_READ_ADDR1_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(15),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR1_S2(0));

-- Location: LCCOMB_X46_Y32_N10
\myStage3Fowarding|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~2_combout\ = (\PR_REG_WRITE_EN_S3~q\ & (REG_READ_ADDR1_S2(4) $ (!PR_REGISTER_WRITE_ADDR_S3(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_REG_WRITE_EN_S3~q\,
	datab => REG_READ_ADDR1_S2(4),
	datad => PR_REGISTER_WRITE_ADDR_S3(4),
	combout => \myStage3Fowarding|always0~2_combout\);

-- Location: LCCOMB_X46_Y32_N4
\myStage3Fowarding|OP1_MUX_OUT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[0]~0_combout\ = (REG_READ_ADDR1_S2(0) & ((REG_READ_ADDR1_S2(1) $ (PR_REGISTER_WRITE_ADDR_S4(1))) # (!PR_REGISTER_WRITE_ADDR_S4(0)))) # (!REG_READ_ADDR1_S2(0) & ((PR_REGISTER_WRITE_ADDR_S4(0)) # (REG_READ_ADDR1_S2(1) $ 
-- (PR_REGISTER_WRITE_ADDR_S4(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR1_S2(0),
	datab => REG_READ_ADDR1_S2(1),
	datac => PR_REGISTER_WRITE_ADDR_S4(1),
	datad => PR_REGISTER_WRITE_ADDR_S4(0),
	combout => \myStage3Fowarding|OP1_MUX_OUT[0]~0_combout\);

-- Location: FF_X46_Y32_N15
\PR_REGISTER_WRITE_ADDR_S5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S4(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S5(1));

-- Location: FF_X48_Y32_N13
\PR_REGISTER_WRITE_ADDR_S5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S5(0));

-- Location: LCCOMB_X46_Y32_N14
\myStage3Fowarding|OP1_MUX_OUT[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[1]~4_combout\ = (REG_READ_ADDR1_S2(0) & (PR_REGISTER_WRITE_ADDR_S5(0) & (REG_READ_ADDR1_S2(1) $ (!PR_REGISTER_WRITE_ADDR_S5(1))))) # (!REG_READ_ADDR1_S2(0) & (!PR_REGISTER_WRITE_ADDR_S5(0) & (REG_READ_ADDR1_S2(1) $ 
-- (!PR_REGISTER_WRITE_ADDR_S5(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR1_S2(0),
	datab => REG_READ_ADDR1_S2(1),
	datac => PR_REGISTER_WRITE_ADDR_S5(1),
	datad => PR_REGISTER_WRITE_ADDR_S5(0),
	combout => \myStage3Fowarding|OP1_MUX_OUT[1]~4_combout\);

-- Location: FF_X45_Y29_N23
\PR_DATA_1_S2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~4_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(31));

-- Location: LCCOMB_X47_Y32_N26
\myStage3Fowarding|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~5_combout\ = (REG_READ_ADDR2_S2(3) & (PR_REGISTER_WRITE_ADDR_S3(3) & (PR_REGISTER_WRITE_ADDR_S3(2) $ (!REG_READ_ADDR2_S2(2))))) # (!REG_READ_ADDR2_S2(3) & (!PR_REGISTER_WRITE_ADDR_S3(3) & (PR_REGISTER_WRITE_ADDR_S3(2) $ 
-- (!REG_READ_ADDR2_S2(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR2_S2(3),
	datab => PR_REGISTER_WRITE_ADDR_S3(3),
	datac => PR_REGISTER_WRITE_ADDR_S3(2),
	datad => REG_READ_ADDR2_S2(2),
	combout => \myStage3Fowarding|always0~5_combout\);

-- Location: LCCOMB_X47_Y32_N22
\myStage3Fowarding|OP2_MUX_OUT[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\ = (REG_READ_ADDR2_S2(3) & ((PR_REGISTER_WRITE_ADDR_S4(2) $ (REG_READ_ADDR2_S2(2))) # (!PR_REGISTER_WRITE_ADDR_S4(3)))) # (!REG_READ_ADDR2_S2(3) & ((PR_REGISTER_WRITE_ADDR_S4(3)) # (PR_REGISTER_WRITE_ADDR_S4(2) 
-- $ (REG_READ_ADDR2_S2(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR2_S2(3),
	datab => PR_REGISTER_WRITE_ADDR_S4(2),
	datac => PR_REGISTER_WRITE_ADDR_S4(3),
	datad => REG_READ_ADDR2_S2(2),
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\);

-- Location: LCCOMB_X48_Y32_N30
\myStage3Fowarding|OP2_MUX_OUT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ = (PR_REGISTER_WRITE_ADDR_S5(0) & (REG_READ_ADDR2_S2(0) & (REG_READ_ADDR2_S2(1) $ (!PR_REGISTER_WRITE_ADDR_S5(1))))) # (!PR_REGISTER_WRITE_ADDR_S5(0) & (!REG_READ_ADDR2_S2(0) & (REG_READ_ADDR2_S2(1) $ 
-- (!PR_REGISTER_WRITE_ADDR_S5(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REGISTER_WRITE_ADDR_S5(0),
	datab => REG_READ_ADDR2_S2(1),
	datac => REG_READ_ADDR2_S2(0),
	datad => PR_REGISTER_WRITE_ADDR_S5(1),
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\);

-- Location: FF_X45_Y29_N13
\PR_DATA_2_S2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~9_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(31));

-- Location: FF_X43_Y28_N31
\PR_DATA_1_S2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~10_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(30));

-- Location: FF_X43_Y28_N11
\PR_DATA_2_S2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~11_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(30));

-- Location: FF_X47_Y31_N11
\PR_ALU_OUT_S4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(29),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(29));

-- Location: LCCOMB_X47_Y31_N10
\regWriteSelMUX|RESULT[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[29]~4_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(29)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(29),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(29),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[29]~4_combout\);

-- Location: FF_X47_Y31_N27
\PR_DATA_1_S2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~12_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(29));

-- Location: FF_X47_Y31_N31
\PR_DATA_2_S2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~13_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(29));

-- Location: FF_X43_Y29_N31
\PR_DATA_1_S2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~14_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(28));

-- Location: FF_X43_Y29_N11
\PR_DATA_2_S2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~15_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(28));

-- Location: FF_X48_Y31_N7
\PR_DATA_1_S2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~16_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(27));

-- Location: LCCOMB_X48_Y31_N6
\oparand1_mux_haz|RESULT[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[27]~8_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[27]~9_combout\) # ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((PR_DATA_1_S2(27) 
-- & !\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[27]~9_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_1_S2(27),
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[27]~8_combout\);

-- Location: FF_X48_Y33_N27
\PR_DATA_2_S2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~23_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(24));

-- Location: FF_X46_Y30_N13
\PR_DATA_2_S2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~27_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(22));

-- Location: FF_X47_Y30_N11
\PR_ALU_OUT_S4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(20),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(20));

-- Location: LCCOMB_X47_Y30_N10
\regWriteSelMUX|RESULT[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[20]~22_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(20)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_DATA_CACHE_OUT(20),
	datac => PR_ALU_OUT_S4(20),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[20]~22_combout\);

-- Location: FF_X47_Y30_N7
\PR_DATA_1_S2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~30_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(20));

-- Location: FF_X47_Y30_N23
\PR_DATA_2_S2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~31_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(20));

-- Location: FF_X46_Y28_N23
\PR_IMMEDIATE_SELECT_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux19~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(19));

-- Location: FF_X46_Y29_N23
\PR_DATA_2_S2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~35_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(18));

-- Location: FF_X43_Y30_N13
\PR_DATA_1_S2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~38_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(16));

-- Location: FF_X45_Y36_N7
\PR_IMMEDIATE_SELECT_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux14~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(14));

-- Location: FF_X45_Y36_N27
\PR_DATA_2_S2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~43_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(14));

-- Location: FF_X45_Y31_N27
\PR_DATA_1_S2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~44_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(13));

-- Location: FF_X47_Y34_N27
\PR_DATA_1_S2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~46_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(12));

-- Location: FF_X47_Y33_N27
\PR_DATA_2_S2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~49_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(11));

-- Location: LCCOMB_X47_Y33_N26
\oparand2_mux_haz|RESULT[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[11]~40_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[11]~41_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (((PR_DATA_2_S2(11) & !\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[11]~41_combout\,
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_2_S2(11),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[11]~40_combout\);

-- Location: FF_X43_Y32_N27
\PR_IMMEDIATE_SELECT_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux10~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(10));

-- Location: FF_X45_Y34_N13
\PR_IMMEDIATE_SELECT_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux9~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(9));

-- Location: FF_X43_Y34_N13
\PR_IMMEDIATE_SELECT_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux8~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(8));

-- Location: FF_X46_Y34_N15
\PR_DATA_1_S2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~56_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(7));

-- Location: FF_X45_Y32_N31
\PR_IMMEDIATE_SELECT_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux6~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(6));

-- Location: FF_X46_Y33_N23
\PR_DATA_1_S2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~60_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(5));

-- Location: FF_X45_Y33_N31
\PR_DATA_1_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~62_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(4));

-- Location: FF_X45_Y33_N13
\PR_IMMEDIATE_SELECT_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux4~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(4));

-- Location: FF_X47_Y35_N11
\PR_ALU_OUT_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(3));

-- Location: LCCOMB_X47_Y35_N10
\regWriteSelMUX|RESULT[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[3]~56_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(3)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(3),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(3),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[3]~56_combout\);

-- Location: FF_X47_Y35_N21
\PR_DATA_1_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~64_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(3));

-- Location: FF_X47_Y35_N13
\REG_WRITE_DATA_S5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[3]~57_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(3));

-- Location: FF_X43_Y35_N23
\PR_DATA_1_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~68_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(1));

-- Location: FF_X43_Y35_N7
\PR_DATA_2_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~69_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(1));

-- Location: FF_X43_Y33_N13
\PR_DATA_1_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~70_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(0));

-- Location: LCCOMB_X41_Y32_N22
\myAlu|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~13_combout\ = (!\oparand2_mux|RESULT[14]~17_combout\ & (!\oparand2_mux|RESULT[16]~15_combout\ & (!\oparand2_mux|RESULT[15]~16_combout\ & !\oparand2_mux|RESULT[13]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[14]~17_combout\,
	datab => \oparand2_mux|RESULT[16]~15_combout\,
	datac => \oparand2_mux|RESULT[15]~16_combout\,
	datad => \oparand2_mux|RESULT[13]~18_combout\,
	combout => \myAlu|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X41_Y36_N0
\myAlu|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~0_combout\ = (\oparand1_mux|RESULT[0]~31_combout\ & ((PR_ALU_SELECT(1)) # (!\oparand2_mux|RESULT[0]~31_combout\))) # (!\oparand1_mux|RESULT[0]~31_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(1),
	datab => \oparand1_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|Mux31~0_combout\);

-- Location: LCCOMB_X42_Y36_N8
\myAlu|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~4_combout\ = (!PR_ALU_SELECT(0) & (\oparand1_mux|RESULT[0]~31_combout\ & \myAlu|Add0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_ALU_SELECT(0),
	datac => \oparand1_mux|RESULT[0]~31_combout\,
	datad => \myAlu|Add0~3_combout\,
	combout => \myAlu|Add0~4_combout\);

-- Location: LCCOMB_X41_Y32_N16
\myAlu|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~10_combout\ = (\myAlu|ShiftLeft0~15_combout\ & (\myAlu|ShiftLeft0~18_combout\ & (\myAlu|ShiftLeft0~16_combout\ & !PR_ALU_SELECT(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~15_combout\,
	datab => \myAlu|ShiftLeft0~18_combout\,
	datac => \myAlu|ShiftLeft0~16_combout\,
	datad => PR_ALU_SELECT(1),
	combout => \myAlu|Add0~10_combout\);

-- Location: LCCOMB_X41_Y36_N8
\myAlu|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~3_combout\ = (PR_ALU_SELECT(0) & (\myAlu|ShiftLeft0~19_combout\ & ((\myAlu|ShiftRight0~30_combout\)))) # (!PR_ALU_SELECT(0) & (((\myAlu|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~19_combout\,
	datab => PR_ALU_SELECT(0),
	datac => \myAlu|Add0~8_combout\,
	datad => \myAlu|ShiftRight0~30_combout\,
	combout => \myAlu|Mux31~3_combout\);

-- Location: LCCOMB_X42_Y36_N6
\myAlu|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~4_combout\ = (\myAlu|Add0~3_combout\ & (PR_ALU_SELECT(4) & \myAlu|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|Add0~3_combout\,
	datac => PR_ALU_SELECT(4),
	datad => \myAlu|Mux31~3_combout\,
	combout => \myAlu|Mux31~4_combout\);

-- Location: LCCOMB_X41_Y36_N10
\myAlu|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~5_combout\ = (!PR_ALU_SELECT(1) & ((PR_ALU_SELECT(2) & (!PR_ALU_SELECT(0))) # (!PR_ALU_SELECT(2) & ((\myAlu|Mult0|auto_generated|w513w\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(1),
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(0),
	datad => \myAlu|Mult0|auto_generated|w513w\(0),
	combout => \myAlu|Mux31~5_combout\);

-- Location: LCCOMB_X48_Y34_N2
\myBranchSelect|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~3_combout\ = (\oparand2_mux_haz|RESULT[6]~51_combout\ & (\oparand1_mux_haz|RESULT[6]~51_combout\ & (\oparand2_mux_haz|RESULT[7]~49_combout\ $ (!\oparand1_mux_haz|RESULT[7]~49_combout\)))) # (!\oparand2_mux_haz|RESULT[6]~51_combout\ 
-- & (!\oparand1_mux_haz|RESULT[6]~51_combout\ & (\oparand2_mux_haz|RESULT[7]~49_combout\ $ (!\oparand1_mux_haz|RESULT[7]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[6]~51_combout\,
	datab => \oparand2_mux_haz|RESULT[7]~49_combout\,
	datac => \oparand1_mux_haz|RESULT[6]~51_combout\,
	datad => \oparand1_mux_haz|RESULT[7]~49_combout\,
	combout => \myBranchSelect|Equal0~3_combout\);

-- Location: LCCOMB_X45_Y31_N10
\myBranchSelect|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~7_combout\ = (\oparand2_mux_haz|RESULT[13]~37_combout\ & (\oparand1_mux_haz|RESULT[13]~37_combout\ & (\oparand2_mux_haz|RESULT[12]~39_combout\ $ (!\oparand1_mux_haz|RESULT[12]~39_combout\)))) # 
-- (!\oparand2_mux_haz|RESULT[13]~37_combout\ & (!\oparand1_mux_haz|RESULT[13]~37_combout\ & (\oparand2_mux_haz|RESULT[12]~39_combout\ $ (!\oparand1_mux_haz|RESULT[12]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[13]~37_combout\,
	datab => \oparand2_mux_haz|RESULT[12]~39_combout\,
	datac => \oparand1_mux_haz|RESULT[12]~39_combout\,
	datad => \oparand1_mux_haz|RESULT[13]~37_combout\,
	combout => \myBranchSelect|Equal0~7_combout\);

-- Location: LCCOMB_X45_Y28_N22
\myBranchSelect|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~12_combout\ = (\oparand2_mux_haz|RESULT[23]~17_combout\ & (\oparand1_mux_haz|RESULT[23]~17_combout\ & (\oparand1_mux_haz|RESULT[22]~19_combout\ $ (!\oparand2_mux_haz|RESULT[22]~19_combout\)))) # 
-- (!\oparand2_mux_haz|RESULT[23]~17_combout\ & (!\oparand1_mux_haz|RESULT[23]~17_combout\ & (\oparand1_mux_haz|RESULT[22]~19_combout\ $ (!\oparand2_mux_haz|RESULT[22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[23]~17_combout\,
	datab => \oparand1_mux_haz|RESULT[23]~17_combout\,
	datac => \oparand1_mux_haz|RESULT[22]~19_combout\,
	datad => \oparand2_mux_haz|RESULT[22]~19_combout\,
	combout => \myBranchSelect|Equal0~12_combout\);

-- Location: LCCOMB_X47_Y28_N26
\myBranchSelect|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~13_combout\ = \oparand1_mux_haz|RESULT[21]~21_combout\ $ (\oparand2_mux_haz|RESULT[21]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux_haz|RESULT[21]~21_combout\,
	datad => \oparand2_mux_haz|RESULT[21]~21_combout\,
	combout => \myBranchSelect|Equal0~13_combout\);

-- Location: LCCOMB_X47_Y30_N0
\myBranchSelect|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~14_combout\ = (\myBranchSelect|Equal0~12_combout\ & (!\myBranchSelect|Equal0~13_combout\ & (\oparand2_mux_haz|RESULT[20]~23_combout\ $ (!\oparand1_mux_haz|RESULT[20]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Equal0~12_combout\,
	datab => \oparand2_mux_haz|RESULT[20]~23_combout\,
	datac => \myBranchSelect|Equal0~13_combout\,
	datad => \oparand1_mux_haz|RESULT[20]~23_combout\,
	combout => \myBranchSelect|Equal0~14_combout\);

-- Location: LCCOMB_X49_Y30_N6
\myBranchSelect|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~15_combout\ = (\oparand1_mux_haz|RESULT[24]~15_combout\ & (\oparand2_mux_haz|RESULT[24]~15_combout\ & (\oparand1_mux_haz|RESULT[25]~13_combout\ $ (!\oparand2_mux_haz|RESULT[25]~13_combout\)))) # 
-- (!\oparand1_mux_haz|RESULT[24]~15_combout\ & (!\oparand2_mux_haz|RESULT[24]~15_combout\ & (\oparand1_mux_haz|RESULT[25]~13_combout\ $ (!\oparand2_mux_haz|RESULT[25]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[24]~15_combout\,
	datab => \oparand2_mux_haz|RESULT[24]~15_combout\,
	datac => \oparand1_mux_haz|RESULT[25]~13_combout\,
	datad => \oparand2_mux_haz|RESULT[25]~13_combout\,
	combout => \myBranchSelect|Equal0~15_combout\);

-- Location: FF_X48_Y34_N23
\PR_BRANCH_SELECT_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|branch_control[1]~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_BRANCH_SELECT_S2(1));

-- Location: FF_X48_Y34_N13
\PR_BRANCH_SELECT_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|branch_control[0]~2_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_BRANCH_SELECT_S2(0));

-- Location: LCCOMB_X41_Y36_N14
\myAlu|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux30~0_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand1_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[1]~30_combout\) # (!PR_ALU_SELECT(0)))) # (!\oparand1_mux|RESULT[1]~30_combout\ & (!PR_ALU_SELECT(0) & 
-- \oparand2_mux|RESULT[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand1_mux|RESULT[1]~30_combout\,
	datac => PR_ALU_SELECT(0),
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|Mux30~0_combout\);

-- Location: LCCOMB_X41_Y32_N26
\myAlu|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux30~1_combout\ = (PR_ALU_SELECT(0) & (((PR_ALU_SELECT(2))))) # (!PR_ALU_SELECT(0) & ((PR_ALU_SELECT(2) & ((\myAlu|INTER_XOR\(1)))) # (!PR_ALU_SELECT(2) & (\myAlu|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~14_combout\,
	datab => PR_ALU_SELECT(0),
	datac => PR_ALU_SELECT(2),
	datad => \myAlu|INTER_XOR\(1),
	combout => \myAlu|Mux30~1_combout\);

-- Location: LCCOMB_X39_Y31_N30
\myAlu|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~44_combout\ = (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[31]~0_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[29]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \oparand1_mux|RESULT[29]~2_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[31]~0_combout\,
	combout => \myAlu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X40_Y34_N22
\myAlu|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~5_combout\ = (!PR_ALU_SELECT(3) & !PR_ALU_SELECT(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => PR_ALU_SELECT(3),
	datad => PR_ALU_SELECT(1),
	combout => \myAlu|Mux29~5_combout\);

-- Location: LCCOMB_X38_Y31_N4
\myAlu|ShiftRight0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~64_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftRight0~58_combout\)) # (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftRight0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~58_combout\,
	datad => \myAlu|ShiftRight0~63_combout\,
	combout => \myAlu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X40_Y35_N8
\myAlu|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~9_combout\ = (\myAlu|ShiftLeft0~115_combout\ & (((\myAlu|Mux29~8_combout\) # (\myAlu|ShiftRight0~67_combout\)))) # (!\myAlu|ShiftLeft0~115_combout\ & (\myAlu|ShiftRight0~1_combout\ & (!\myAlu|Mux29~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~1_combout\,
	datab => \myAlu|ShiftLeft0~115_combout\,
	datac => \myAlu|Mux29~8_combout\,
	datad => \myAlu|ShiftRight0~67_combout\,
	combout => \myAlu|Mux29~9_combout\);

-- Location: LCCOMB_X39_Y34_N6
\myAlu|ShiftRight0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~71_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~70_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~40_combout\,
	datad => \myAlu|ShiftRight0~70_combout\,
	combout => \myAlu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X40_Y35_N18
\myAlu|ShiftRight0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~72_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~69_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~71_combout\,
	datad => \myAlu|ShiftRight0~69_combout\,
	combout => \myAlu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X40_Y35_N24
\myAlu|Mux29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~10_combout\ = (\myAlu|Mux29~9_combout\ & (((\myAlu|ShiftRight0~72_combout\) # (!\myAlu|Mux29~8_combout\)))) # (!\myAlu|Mux29~9_combout\ & (\myAlu|ShiftRight0~4_combout\ & (\myAlu|Mux29~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~4_combout\,
	datab => \myAlu|Mux29~9_combout\,
	datac => \myAlu|Mux29~8_combout\,
	datad => \myAlu|ShiftRight0~72_combout\,
	combout => \myAlu|Mux29~10_combout\);

-- Location: LCCOMB_X41_Y35_N12
\myAlu|Mux29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~11_combout\ = (\myAlu|Mux29~6_combout\ & ((\oparand2_mux|RESULT[4]~27_combout\ & (\myAlu|ShiftRight0~64_combout\)) # (!\oparand2_mux|RESULT[4]~27_combout\ & ((\myAlu|Mux29~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datab => \oparand2_mux|RESULT[4]~27_combout\,
	datac => \myAlu|ShiftRight0~64_combout\,
	datad => \myAlu|Mux29~10_combout\,
	combout => \myAlu|Mux29~11_combout\);

-- Location: LCCOMB_X45_Y35_N22
\myAlu|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~16_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(2))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[2]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(2),
	datab => \oparand2_mux_haz|RESULT[2]~59_combout\,
	datac => \PR_OPERAND2_SEL~q\,
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Add0~16_combout\);

-- Location: LCCOMB_X39_Y32_N2
\myAlu|ShiftRight0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~77_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~19_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~19_combout\,
	datad => \myAlu|ShiftRight0~59_combout\,
	combout => \myAlu|ShiftRight0~77_combout\);

-- Location: LCCOMB_X45_Y33_N22
\myAlu|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~22_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(4))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[4]~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(4),
	datab => PR_ALU_SELECT(4),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[4]~55_combout\,
	combout => \myAlu|Add0~22_combout\);

-- Location: LCCOMB_X46_Y33_N6
\myAlu|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~25_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(5)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[5]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => \oparand2_mux_haz|RESULT[5]~53_combout\,
	datac => PR_ALU_SELECT(4),
	datad => PR_IMMEDIATE_SELECT_OUT(5),
	combout => \myAlu|Add0~25_combout\);

-- Location: LCCOMB_X39_Y32_N16
\myAlu|ShiftRight0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~96_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~75_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~75_combout\,
	datad => \myAlu|ShiftRight0~77_combout\,
	combout => \myAlu|ShiftRight0~96_combout\);

-- Location: LCCOMB_X46_Y34_N12
\myAlu|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~31_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(7))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[7]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(7),
	datac => \oparand2_mux_haz|RESULT[7]~49_combout\,
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Add0~31_combout\);

-- Location: LCCOMB_X39_Y31_N6
\myAlu|ShiftRight0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~98_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~17_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~20_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|ShiftRight0~17_combout\,
	combout => \myAlu|ShiftRight0~98_combout\);

-- Location: LCCOMB_X43_Y34_N6
\myAlu|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~34_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(8))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[8]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(8),
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[8]~47_combout\,
	combout => \myAlu|Add0~34_combout\);

-- Location: LCCOMB_X45_Y34_N10
\myAlu|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~37_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(9)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[9]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => \oparand2_mux_haz|RESULT[9]~45_combout\,
	datac => PR_ALU_SELECT(4),
	datad => PR_IMMEDIATE_SELECT_OUT(9),
	combout => \myAlu|Add0~37_combout\);

-- Location: LCCOMB_X47_Y34_N28
\myAlu|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~46_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(12))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[12]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_ALU_SELECT(4),
	datac => PR_IMMEDIATE_SELECT_OUT(12),
	datad => \oparand2_mux_haz|RESULT[12]~39_combout\,
	combout => \myAlu|Add0~46_combout\);

-- Location: LCCOMB_X39_Y31_N4
\myAlu|ShiftRight0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~102_combout\ = (!\myAlu|ShiftLeft0~115_combout\ & \myAlu|ShiftRight0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|ShiftLeft0~115_combout\,
	datad => \myAlu|ShiftRight0~45_combout\,
	combout => \myAlu|ShiftRight0~102_combout\);

-- Location: LCCOMB_X45_Y31_N8
\myAlu|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~49_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(13))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[13]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_ALU_SELECT(4),
	datac => PR_IMMEDIATE_SELECT_OUT(13),
	datad => \oparand2_mux_haz|RESULT[13]~37_combout\,
	combout => \myAlu|Add0~49_combout\);

-- Location: LCCOMB_X42_Y30_N24
\myAlu|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~14_combout\ = (\myAlu|Mux15~13_combout\ & ((\myAlu|Mux15~12_combout\ & (\myAlu|ShiftRight0~29_combout\)) # (!\myAlu|Mux15~12_combout\ & ((\myAlu|Add0~59_combout\))))) # (!\myAlu|Mux15~13_combout\ & (((!\myAlu|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~13_combout\,
	datab => \myAlu|ShiftRight0~29_combout\,
	datac => \myAlu|Mux15~12_combout\,
	datad => \myAlu|Add0~59_combout\,
	combout => \myAlu|Mux15~14_combout\);

-- Location: LCCOMB_X41_Y36_N20
\myAlu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux14~0_combout\ = (\myAlu|Mux29~13_combout\ & (((\myAlu|INTER_XOR\(17)) # (!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (\myAlu|ShiftLeft0~21_combout\ & ((\myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~21_combout\,
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|INTER_XOR\(17),
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux14~0_combout\);

-- Location: LCCOMB_X41_Y36_N18
\myAlu|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux14~1_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[17]~14_combout\ & ((\oparand1_mux|RESULT[17]~14_combout\) # (!\myAlu|Mux14~0_combout\))) # (!\oparand2_mux|RESULT[17]~14_combout\ & (\oparand1_mux|RESULT[17]~14_combout\ & 
-- !\myAlu|Mux14~0_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[17]~14_combout\,
	datac => \oparand1_mux|RESULT[17]~14_combout\,
	datad => \myAlu|Mux14~0_combout\,
	combout => \myAlu|Mux14~1_combout\);

-- Location: LCCOMB_X41_Y36_N4
\myAlu|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux14~2_combout\ = (\myAlu|Mux15~7_combout\ & ((\myAlu|Mux15~8_combout\ & (\myAlu|Mult0|auto_generated|w513w\(17))) # (!\myAlu|Mux15~8_combout\ & ((\myAlu|Mux14~1_combout\))))) # (!\myAlu|Mux15~7_combout\ & (!\myAlu|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~7_combout\,
	datab => \myAlu|Mux15~8_combout\,
	datac => \myAlu|Mult0|auto_generated|w513w\(17),
	datad => \myAlu|Mux14~1_combout\,
	combout => \myAlu|Mux14~2_combout\);

-- Location: LCCOMB_X41_Y30_N22
\myAlu|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux14~3_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux14~2_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux14~2_combout\ & (\myAlu|ShiftLeft0~83_combout\)) # (!\myAlu|Mux14~2_combout\ & ((\myAlu|ShiftLeft0~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~83_combout\,
	datab => \myAlu|ShiftLeft0~49_combout\,
	datac => \myAlu|Mux15~4_combout\,
	datad => \myAlu|Mux14~2_combout\,
	combout => \myAlu|Mux14~3_combout\);

-- Location: LCCOMB_X43_Y31_N0
\myAlu|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~61_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(17)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[17]~29_combout\,
	datab => PR_ALU_SELECT(4),
	datac => \PR_OPERAND2_SEL~q\,
	datad => PR_IMMEDIATE_SELECT_OUT(17),
	combout => \myAlu|Add0~61_combout\);

-- Location: LCCOMB_X46_Y29_N24
\myAlu|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~64_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(18))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[18]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_IMMEDIATE_SELECT_OUT(18),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[18]~27_combout\,
	combout => \myAlu|Add0~64_combout\);

-- Location: LCCOMB_X41_Y30_N16
\myAlu|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux13~4_combout\ = (\myAlu|Mux15~13_combout\ & ((\myAlu|Mux15~12_combout\ & (\myAlu|ShiftRight0~64_combout\)) # (!\myAlu|Mux15~12_combout\ & ((\myAlu|Add0~65_combout\))))) # (!\myAlu|Mux15~13_combout\ & (((!\myAlu|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~64_combout\,
	datab => \myAlu|Mux15~13_combout\,
	datac => \myAlu|Add0~65_combout\,
	datad => \myAlu|Mux15~12_combout\,
	combout => \myAlu|Mux13~4_combout\);

-- Location: LCCOMB_X48_Y28_N26
\myAlu|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~67_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(19)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => \PR_OPERAND2_SEL~q\,
	datac => \oparand2_mux_haz|RESULT[19]~25_combout\,
	datad => PR_IMMEDIATE_SELECT_OUT(19),
	combout => \myAlu|Add0~67_combout\);

-- Location: LCCOMB_X41_Y30_N6
\myAlu|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux12~4_combout\ = (\myAlu|Mux15~12_combout\ & (\myAlu|Mux15~13_combout\ & (\myAlu|ShiftRight0~80_combout\))) # (!\myAlu|Mux15~12_combout\ & (((\myAlu|Add0~68_combout\)) # (!\myAlu|Mux15~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~12_combout\,
	datab => \myAlu|Mux15~13_combout\,
	datac => \myAlu|ShiftRight0~80_combout\,
	datad => \myAlu|Add0~68_combout\,
	combout => \myAlu|Mux12~4_combout\);

-- Location: LCCOMB_X47_Y30_N4
\myAlu|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~70_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(20)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[20]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => \PR_OPERAND2_SEL~q\,
	datac => \oparand2_mux_haz|RESULT[20]~23_combout\,
	datad => PR_IMMEDIATE_SELECT_OUT(20),
	combout => \myAlu|Add0~70_combout\);

-- Location: LCCOMB_X42_Y30_N12
\myAlu|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux11~4_combout\ = (\myAlu|Mux15~13_combout\ & ((\myAlu|Mux15~12_combout\ & ((\myAlu|ShiftRight0~87_combout\))) # (!\myAlu|Mux15~12_combout\ & (\myAlu|Add0~71_combout\)))) # (!\myAlu|Mux15~13_combout\ & (!\myAlu|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~13_combout\,
	datab => \myAlu|Mux15~12_combout\,
	datac => \myAlu|Add0~71_combout\,
	datad => \myAlu|ShiftRight0~87_combout\,
	combout => \myAlu|Mux11~4_combout\);

-- Location: LCCOMB_X47_Y28_N4
\myAlu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux10~0_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(21)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux15~17_combout\ & \myAlu|ShiftLeft0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(21),
	datac => \myAlu|Mux15~17_combout\,
	datad => \myAlu|ShiftLeft0~116_combout\,
	combout => \myAlu|Mux10~0_combout\);

-- Location: LCCOMB_X47_Y28_N22
\myAlu|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux10~1_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand1_mux|RESULT[21]~10_combout\ & ((\oparand2_mux|RESULT[21]~10_combout\) # (!\myAlu|Mux10~0_combout\))) # (!\oparand1_mux|RESULT[21]~10_combout\ & (!\myAlu|Mux10~0_combout\ & 
-- \oparand2_mux|RESULT[21]~10_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand1_mux|RESULT[21]~10_combout\,
	datac => \myAlu|Mux10~0_combout\,
	datad => \oparand2_mux|RESULT[21]~10_combout\,
	combout => \myAlu|Mux10~1_combout\);

-- Location: LCCOMB_X49_Y30_N14
\myAlu|Add0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~73_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(21))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[21]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(21),
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[21]~21_combout\,
	combout => \myAlu|Add0~73_combout\);

-- Location: LCCOMB_X45_Y28_N12
\myAlu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux8~0_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(23)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux15~17_combout\ & \myAlu|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(23),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux15~17_combout\,
	datad => \myAlu|ShiftLeft0~42_combout\,
	combout => \myAlu|Mux8~0_combout\);

-- Location: LCCOMB_X41_Y30_N4
\myAlu|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux8~4_combout\ = (\myAlu|Mux15~12_combout\ & (\myAlu|ShiftRight0~97_combout\ & ((\myAlu|Mux15~13_combout\)))) # (!\myAlu|Mux15~12_combout\ & (((\myAlu|Add0~80_combout\) # (!\myAlu|Mux15~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~12_combout\,
	datab => \myAlu|ShiftRight0~97_combout\,
	datac => \myAlu|Add0~80_combout\,
	datad => \myAlu|Mux15~13_combout\,
	combout => \myAlu|Mux8~4_combout\);

-- Location: LCCOMB_X40_Y31_N10
\myAlu|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~3_combout\ = (\myAlu|Mux26~4_combout\ & (((\myAlu|ShiftLeft0~91_combout\) # (\myAlu|Mux26~12_combout\)))) # (!\myAlu|Mux26~4_combout\ & (\myAlu|ShiftLeft0~103_combout\ & ((!\myAlu|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~103_combout\,
	datab => \myAlu|Mux26~4_combout\,
	datac => \myAlu|ShiftLeft0~91_combout\,
	datad => \myAlu|Mux26~12_combout\,
	combout => \myAlu|Mux7~3_combout\);

-- Location: LCCOMB_X43_Y33_N26
\myAlu|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~4_combout\ = (\myAlu|Mux26~12_combout\ & ((\myAlu|Mux7~3_combout\ & (\myAlu|ShiftLeft0~46_combout\)) # (!\myAlu|Mux7~3_combout\ & ((\myAlu|ShiftLeft0~80_combout\))))) # (!\myAlu|Mux26~12_combout\ & (((\myAlu|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux26~12_combout\,
	datab => \myAlu|ShiftLeft0~46_combout\,
	datac => \myAlu|Mux7~3_combout\,
	datad => \myAlu|ShiftLeft0~80_combout\,
	combout => \myAlu|Mux7~4_combout\);

-- Location: LCCOMB_X48_Y33_N12
\myAlu|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~5_combout\ = (\myAlu|Mux15~17_combout\ & ((\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(24)))) # (!\myAlu|Mux29~13_combout\ & (\myAlu|Mux7~4_combout\)))) # (!\myAlu|Mux15~17_combout\ & (\myAlu|Mux29~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~17_combout\,
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux7~4_combout\,
	datad => \myAlu|INTER_XOR\(24),
	combout => \myAlu|Mux7~5_combout\);

-- Location: LCCOMB_X48_Y33_N22
\myAlu|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~6_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[24]~7_combout\ & ((\oparand1_mux|RESULT[24]~7_combout\) # (!\myAlu|Mux7~5_combout\))) # (!\oparand2_mux|RESULT[24]~7_combout\ & (\oparand1_mux|RESULT[24]~7_combout\ & 
-- !\myAlu|Mux7~5_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[24]~7_combout\,
	datab => \oparand1_mux|RESULT[24]~7_combout\,
	datac => \myAlu|Mux29~3_combout\,
	datad => \myAlu|Mux7~5_combout\,
	combout => \myAlu|Mux7~6_combout\);

-- Location: LCCOMB_X48_Y33_N0
\myAlu|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~82_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(24)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[24]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => \oparand2_mux_haz|RESULT[24]~15_combout\,
	datac => \PR_OPERAND2_SEL~q\,
	datad => PR_IMMEDIATE_SELECT_OUT(24),
	combout => \myAlu|Add0~82_combout\);

-- Location: LCCOMB_X43_Y33_N20
\myAlu|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~7_combout\ = (\myAlu|Mux29~17_combout\ & (((\myAlu|Add0~83_combout\)) # (!\myAlu|Mux29~21_combout\))) # (!\myAlu|Mux29~17_combout\ & (\myAlu|Mux29~21_combout\ & (\myAlu|Mux7~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~17_combout\,
	datab => \myAlu|Mux29~21_combout\,
	datac => \myAlu|Mux7~6_combout\,
	datad => \myAlu|Add0~83_combout\,
	combout => \myAlu|Mux7~7_combout\);

-- Location: LCCOMB_X47_Y29_N2
\myAlu|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~85_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(25))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[25]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_IMMEDIATE_SELECT_OUT(25),
	datac => \oparand2_mux_haz|RESULT[25]~13_combout\,
	datad => \PR_OPERAND2_SEL~q\,
	combout => \myAlu|Add0~85_combout\);

-- Location: LCCOMB_X49_Y31_N0
\myAlu|Add0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~97_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(29))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[29]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(29),
	datac => \oparand2_mux_haz|RESULT[29]~5_combout\,
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Add0~97_combout\);

-- Location: LCCOMB_X43_Y28_N24
\myAlu|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~2_combout\ = (\myAlu|Mux29~13_combout\ & (((\myAlu|INTER_XOR\(30))) # (!\myAlu|Mux15~17_combout\))) # (!\myAlu|Mux29~13_combout\ & (\myAlu|Mux15~17_combout\ & (\myAlu|ShiftLeft0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|Mux15~17_combout\,
	datac => \myAlu|ShiftLeft0~72_combout\,
	datad => \myAlu|INTER_XOR\(30),
	combout => \myAlu|Mux1~2_combout\);

-- Location: LCCOMB_X43_Y28_N2
\myAlu|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[30]~1_combout\ & ((\oparand1_mux|RESULT[30]~1_combout\) # (!\myAlu|Mux1~2_combout\))) # (!\oparand2_mux|RESULT[30]~1_combout\ & (\oparand1_mux|RESULT[30]~1_combout\ & 
-- !\myAlu|Mux1~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[30]~1_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[30]~1_combout\,
	datad => \myAlu|Mux1~2_combout\,
	combout => \myAlu|Mux1~3_combout\);

-- Location: LCCOMB_X40_Y31_N2
\myAlu|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~1_combout\ = (\myAlu|ShiftLeft0~114_combout\ & (\oparand1_mux|RESULT[31]~0_combout\ & ((!\myAlu|Mux0~0_combout\)))) # (!\myAlu|ShiftLeft0~114_combout\ & (((\myAlu|ShiftLeft0~113_combout\) # (\myAlu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[31]~0_combout\,
	datab => \myAlu|ShiftLeft0~113_combout\,
	datac => \myAlu|ShiftLeft0~114_combout\,
	datad => \myAlu|Mux0~0_combout\,
	combout => \myAlu|Mux0~1_combout\);

-- Location: FF_X48_Y29_N11
\myreg|REGISTERS_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(42));

-- Location: FF_X50_Y35_N7
\myreg|REGISTERS_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(3));

-- Location: FF_X50_Y33_N11
\myreg|REGISTERS_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S4(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(5));

-- Location: FF_X50_Y33_N1
\myreg|REGISTERS_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(7));

-- Location: FF_X50_Y30_N19
\myreg|REGISTERS_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~3_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(8));

-- Location: FF_X52_Y32_N19
\myreg|REGISTERS_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~2_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(6));

-- Location: LCCOMB_X50_Y33_N10
\myreg|REGISTERS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~1_combout\ = (\myreg|REGISTERS_rtl_0_bypass\(6) & (\myreg|REGISTERS_rtl_0_bypass\(5) & (\myreg|REGISTERS_rtl_0_bypass\(8) $ (!\myreg|REGISTERS_rtl_0_bypass\(7))))) # (!\myreg|REGISTERS_rtl_0_bypass\(6) & 
-- (!\myreg|REGISTERS_rtl_0_bypass\(5) & (\myreg|REGISTERS_rtl_0_bypass\(8) $ (!\myreg|REGISTERS_rtl_0_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(6),
	datab => \myreg|REGISTERS_rtl_0_bypass\(8),
	datac => \myreg|REGISTERS_rtl_0_bypass\(5),
	datad => \myreg|REGISTERS_rtl_0_bypass\(7),
	combout => \myreg|REGISTERS~1_combout\);

-- Location: FF_X50_Y33_N27
\myreg|REGISTERS_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(0));

-- Location: LCCOMB_X45_Y29_N22
\myreg|REGISTERS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~4_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(42))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(42),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a31\,
	combout => \myreg|REGISTERS~4_combout\);

-- Location: LCCOMB_X49_Y31_N12
\myControl|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal9~0_combout\ = (PR_INSTRUCTION(25) & PR_INSTRUCTION(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(25),
	datad => PR_INSTRUCTION(5),
	combout => \myControl|Equal9~0_combout\);

-- Location: FF_X48_Y29_N9
\myreg|REGISTERS_rtl_1_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(42));

-- Location: FF_X52_Y34_N11
\myreg|REGISTERS_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[2]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(2));

-- Location: FF_X52_Y34_N27
\myreg|REGISTERS_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(7));

-- Location: FF_X52_Y34_N7
\myreg|REGISTERS_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PR_REG_WRITE_EN_S4~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(0));

-- Location: FF_X52_Y34_N13
\myreg|REGISTERS_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S4(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(9));

-- Location: FF_X52_Y34_N31
\myreg|REGISTERS_rtl_1_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~26_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(10));

-- Location: LCCOMB_X52_Y34_N12
\myreg|REGISTERS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~7_combout\ = (\myreg|REGISTERS_rtl_1_bypass\(0) & (\myreg|REGISTERS_rtl_1_bypass\(10) $ (!\myreg|REGISTERS_rtl_1_bypass\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(10),
	datac => \myreg|REGISTERS_rtl_1_bypass\(9),
	datad => \myreg|REGISTERS_rtl_1_bypass\(0),
	combout => \myreg|REGISTERS~7_combout\);

-- Location: LCCOMB_X45_Y29_N12
\myreg|REGISTERS~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~9_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(42))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(42),
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a31\,
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~9_combout\);

-- Location: LCCOMB_X50_Y32_N30
\myControl|oparand_2_select~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|oparand_2_select~3_combout\ = ((!PR_INSTRUCTION(2) & (\myControl|Equal8~0_combout\ & !PR_INSTRUCTION(5)))) # (!\myControl|oparand_2_select~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => \myControl|Equal8~0_combout\,
	datac => PR_INSTRUCTION(5),
	datad => \myControl|oparand_2_select~2_combout\,
	combout => \myControl|oparand_2_select~3_combout\);

-- Location: FF_X42_Y29_N3
\myreg|REGISTERS_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[30]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(41));

-- Location: LCCOMB_X43_Y28_N30
\myreg|REGISTERS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~10_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(41))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_0_bypass\(41),
	datac => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a30\,
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~10_combout\);

-- Location: FF_X43_Y28_N21
\myreg|REGISTERS_rtl_1_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[30]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(41));

-- Location: LCCOMB_X43_Y28_N10
\myreg|REGISTERS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~11_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(41)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a30\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(41),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~11_combout\);

-- Location: FF_X50_Y31_N27
\myreg|REGISTERS_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(40));

-- Location: LCCOMB_X47_Y31_N26
\myreg|REGISTERS~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~12_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(40)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a29\,
	datad => \myreg|REGISTERS_rtl_0_bypass\(40),
	combout => \myreg|REGISTERS~12_combout\);

-- Location: FF_X50_Y31_N17
\myreg|REGISTERS_rtl_1_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(40));

-- Location: LCCOMB_X47_Y31_N30
\myreg|REGISTERS~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~13_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(40))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(40),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a29\,
	combout => \myreg|REGISTERS~13_combout\);

-- Location: FF_X48_Y29_N23
\myreg|REGISTERS_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[28]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(39));

-- Location: LCCOMB_X43_Y29_N30
\myreg|REGISTERS~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~14_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(39))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(39),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a28\,
	combout => \myreg|REGISTERS~14_combout\);

-- Location: FF_X48_Y29_N5
\myreg|REGISTERS_rtl_1_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[28]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(39));

-- Location: LCCOMB_X43_Y29_N10
\myreg|REGISTERS~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~15_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(39)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~8_combout\,
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a28\,
	datad => \myreg|REGISTERS_rtl_1_bypass\(39),
	combout => \myreg|REGISTERS~15_combout\);

-- Location: FF_X49_Y32_N11
\myreg|REGISTERS_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[27]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(38));

-- Location: LCCOMB_X49_Y32_N10
\myreg|REGISTERS~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~16_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(38))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(38),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a27\,
	combout => \myreg|REGISTERS~16_combout\);

-- Location: FF_X50_Y33_N3
\myreg|REGISTERS_rtl_1_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(35));

-- Location: LCCOMB_X48_Y33_N26
\myreg|REGISTERS~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~23_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(35)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a24\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(35),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~23_combout\);

-- Location: FF_X50_Y29_N27
\myreg|REGISTERS_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(34));

-- Location: FF_X50_Y29_N13
\myreg|REGISTERS_rtl_1_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(34));

-- Location: FF_X50_Y30_N11
\myreg|REGISTERS_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(33));

-- Location: FF_X48_Y30_N17
\myreg|REGISTERS_rtl_1_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(33));

-- Location: LCCOMB_X46_Y30_N12
\myreg|REGISTERS~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~27_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(33)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a22\,
	datac => \myreg|REGISTERS~8_combout\,
	datad => \myreg|REGISTERS_rtl_1_bypass\(33),
	combout => \myreg|REGISTERS~27_combout\);

-- Location: FF_X48_Y29_N29
\myreg|REGISTERS_rtl_1_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[21]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(32));

-- Location: FF_X48_Y30_N13
\myreg|REGISTERS_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(31));

-- Location: LCCOMB_X47_Y30_N6
\myreg|REGISTERS~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~30_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(31)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a20\,
	datab => \myreg|REGISTERS_rtl_0_bypass\(31),
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~30_combout\);

-- Location: FF_X48_Y30_N3
\myreg|REGISTERS_rtl_1_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(31));

-- Location: LCCOMB_X47_Y30_N22
\myreg|REGISTERS~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~31_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(31))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(31),
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a20\,
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~31_combout\);

-- Location: FF_X50_Y29_N3
\myreg|REGISTERS_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(30));

-- Location: LCCOMB_X48_Y30_N20
\myImmediate|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux19~0_combout\ = (\myImmediate|Mux16~2_combout\ & ((\myImmediate|Mux16~5_combout\ & ((PR_INSTRUCTION(30)))) # (!\myImmediate|Mux16~5_combout\ & (PR_INSTRUCTION(19))))) # (!\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(19),
	datab => \myImmediate|Mux16~2_combout\,
	datac => PR_INSTRUCTION(30),
	datad => \myImmediate|Mux16~5_combout\,
	combout => \myImmediate|Mux19~0_combout\);

-- Location: LCCOMB_X46_Y28_N22
\myImmediate|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux19~1_combout\ = (\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux19~0_combout\)))) # (!\myImmediate|Mux16~2_combout\ & (\myImmediate|OUT~0_combout\ & ((\myImmediate|Mux19~0_combout\) # (!\myControl|immediate_select~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux16~2_combout\,
	datab => \myImmediate|OUT~0_combout\,
	datac => \myImmediate|Mux19~0_combout\,
	datad => \myControl|immediate_select~6_combout\,
	combout => \myImmediate|Mux19~1_combout\);

-- Location: FF_X47_Y29_N25
\myreg|REGISTERS_rtl_1_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[18]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(29));

-- Location: LCCOMB_X46_Y29_N22
\myreg|REGISTERS~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~35_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(29)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a18\,
	datad => \myreg|REGISTERS_rtl_1_bypass\(29),
	combout => \myreg|REGISTERS~35_combout\);

-- Location: FF_X43_Y30_N21
\myreg|REGISTERS_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[16]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(27));

-- Location: LCCOMB_X43_Y30_N12
\myreg|REGISTERS~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~38_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(27)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~3_combout\,
	datab => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a16\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(27),
	combout => \myreg|REGISTERS~38_combout\);

-- Location: LCCOMB_X50_Y32_N18
\myImmediate|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux14~0_combout\ = (\myImmediate|Mux16~2_combout\ & (PR_INSTRUCTION(14) & (!\myImmediate|Mux16~5_combout\))) # (!\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux16~5_combout\) # (\myImmediate|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(14),
	datab => \myImmediate|Mux16~2_combout\,
	datac => \myImmediate|Mux16~5_combout\,
	datad => \myImmediate|Mux2~0_combout\,
	combout => \myImmediate|Mux14~0_combout\);

-- Location: LCCOMB_X45_Y36_N6
\myImmediate|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux14~1_combout\ = (\myImmediate|Mux16~5_combout\ & ((\myImmediate|Mux14~0_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux14~0_combout\ & ((PR_INSTRUCTION(25)))))) # (!\myImmediate|Mux16~5_combout\ & 
-- (((\myImmediate|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux16~5_combout\,
	datab => \myImmediate|OUT~0_combout\,
	datac => PR_INSTRUCTION(25),
	datad => \myImmediate|Mux14~0_combout\,
	combout => \myImmediate|Mux14~1_combout\);

-- Location: FF_X46_Y36_N1
\myreg|REGISTERS_rtl_1_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[14]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(25));

-- Location: LCCOMB_X45_Y36_N26
\myreg|REGISTERS~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~43_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(25))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(25),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a14\,
	combout => \myreg|REGISTERS~43_combout\);

-- Location: FF_X49_Y31_N27
\myreg|REGISTERS_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(24));

-- Location: LCCOMB_X45_Y31_N26
\myreg|REGISTERS~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~44_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(24))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_0_bypass\(24),
	datac => \myreg|REGISTERS~3_combout\,
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a13\,
	combout => \myreg|REGISTERS~44_combout\);

-- Location: FF_X48_Y34_N1
\myreg|REGISTERS_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(23));

-- Location: LCCOMB_X47_Y34_N26
\myreg|REGISTERS~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~46_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(23))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(23),
	datab => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a12\,
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~46_combout\);

-- Location: FF_X50_Y31_N19
\myreg|REGISTERS_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[11]~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(22));

-- Location: LCCOMB_X50_Y31_N18
\myreg|REGISTERS~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~49_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(22))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(22),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a11\,
	combout => \myreg|REGISTERS~49_combout\);

-- Location: LCCOMB_X43_Y32_N26
\myImmediate|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux10~0_combout\ = (\myImmediate|Mux9~0_combout\ & (PR_INSTRUCTION(30))) # (!\myImmediate|Mux9~0_combout\ & (((\myControl|immediate_select~6_combout\ & PR_INSTRUCTION(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(30),
	datab => \myImmediate|Mux9~0_combout\,
	datac => \myControl|immediate_select~6_combout\,
	datad => PR_INSTRUCTION(21),
	combout => \myImmediate|Mux10~0_combout\);

-- Location: LCCOMB_X45_Y34_N12
\myImmediate|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux9~1_combout\ = (\myImmediate|Mux9~0_combout\ & (((PR_INSTRUCTION(29))))) # (!\myImmediate|Mux9~0_combout\ & (PR_INSTRUCTION(20) & ((\myControl|immediate_select~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(20),
	datab => PR_INSTRUCTION(29),
	datac => \myControl|immediate_select~6_combout\,
	datad => \myImmediate|Mux9~0_combout\,
	combout => \myImmediate|Mux9~1_combout\);

-- Location: LCCOMB_X43_Y34_N12
\myImmediate|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux8~0_combout\ = (\myImmediate|Mux9~0_combout\ & (((PR_INSTRUCTION(28))))) # (!\myImmediate|Mux9~0_combout\ & (\myControl|immediate_select~6_combout\ & ((PR_INSTRUCTION(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|immediate_select~6_combout\,
	datab => PR_INSTRUCTION(28),
	datac => \myImmediate|Mux9~0_combout\,
	datad => PR_INSTRUCTION(19),
	combout => \myImmediate|Mux8~0_combout\);

-- Location: FF_X50_Y34_N27
\myreg|REGISTERS_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(18));

-- Location: LCCOMB_X46_Y34_N14
\myreg|REGISTERS~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~56_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(18))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(18),
	datab => \myreg|REGISTERS~3_combout\,
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a7\,
	combout => \myreg|REGISTERS~56_combout\);

-- Location: LCCOMB_X45_Y32_N30
\myImmediate|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux6~0_combout\ = (\myImmediate|Mux9~0_combout\ & (((PR_INSTRUCTION(26))))) # (!\myImmediate|Mux9~0_combout\ & (PR_INSTRUCTION(17) & ((\myControl|immediate_select~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(17),
	datab => PR_INSTRUCTION(26),
	datac => \myImmediate|Mux9~0_combout\,
	datad => \myControl|immediate_select~6_combout\,
	combout => \myImmediate|Mux6~0_combout\);

-- Location: FF_X50_Y33_N19
\myreg|REGISTERS_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[5]~53_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(16));

-- Location: LCCOMB_X46_Y33_N22
\myreg|REGISTERS~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~60_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(16)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a5\,
	datab => \myreg|REGISTERS_rtl_0_bypass\(16),
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~60_combout\);

-- Location: FF_X48_Y30_N7
\myreg|REGISTERS_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(15));

-- Location: LCCOMB_X45_Y33_N30
\myreg|REGISTERS~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~62_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(15))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(15),
	datab => \myreg|REGISTERS~3_combout\,
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a4\,
	combout => \myreg|REGISTERS~62_combout\);

-- Location: LCCOMB_X46_Y36_N30
\myImmediate|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux4~0_combout\ = (\myControl|Equal2~0_combout\ & (PR_INSTRUCTION(11))) # (!\myControl|Equal2~0_combout\ & ((\myImmediate|Mux3~6_combout\ & (PR_INSTRUCTION(11))) # (!\myImmediate|Mux3~6_combout\ & ((\myImmediate|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(11),
	datab => \myControl|Equal2~0_combout\,
	datac => \myImmediate|Mux3~6_combout\,
	datad => \myImmediate|Mux3~3_combout\,
	combout => \myImmediate|Mux4~0_combout\);

-- Location: LCCOMB_X45_Y33_N12
\myImmediate|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux4~1_combout\ = (\myImmediate|Mux3~2_combout\ & ((\myImmediate|Mux4~0_combout\ & (PR_INSTRUCTION(24))) # (!\myImmediate|Mux4~0_combout\ & ((PR_INSTRUCTION(15)))))) # (!\myImmediate|Mux3~2_combout\ & (((\myImmediate|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(24),
	datab => PR_INSTRUCTION(15),
	datac => \myImmediate|Mux3~2_combout\,
	datad => \myImmediate|Mux4~0_combout\,
	combout => \myImmediate|Mux4~1_combout\);

-- Location: FF_X47_Y35_N9
\myreg|REGISTERS_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[3]~57_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(14));

-- Location: LCCOMB_X47_Y35_N20
\myreg|REGISTERS~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~64_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(14))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(14),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a3\,
	combout => \myreg|REGISTERS~64_combout\);

-- Location: FF_X41_Y34_N25
\myreg|REGISTERS_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(12));

-- Location: LCCOMB_X43_Y35_N22
\myreg|REGISTERS~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~68_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(12)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a1\,
	datab => \myreg|REGISTERS~3_combout\,
	datad => \myreg|REGISTERS_rtl_0_bypass\(12),
	combout => \myreg|REGISTERS~68_combout\);

-- Location: FF_X41_Y34_N7
\myreg|REGISTERS_rtl_1_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(12));

-- Location: LCCOMB_X43_Y35_N6
\myreg|REGISTERS~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~69_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(12))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(12),
	datac => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a1\,
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~69_combout\);

-- Location: FF_X43_Y33_N19
\myreg|REGISTERS_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[0]~63_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(11));

-- Location: LCCOMB_X43_Y33_N12
\myreg|REGISTERS~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~70_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(11)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(11),
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~70_combout\);

-- Location: LCCOMB_X49_Y35_N16
\myImmediate|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux2~3_combout\ = (PR_INSTRUCTION(5) & (PR_INSTRUCTION(7) & (\myControl|immediate_select[3]~2_combout\ & !PR_INSTRUCTION(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(5),
	datab => PR_INSTRUCTION(7),
	datac => \myControl|immediate_select[3]~2_combout\,
	datad => PR_INSTRUCTION(4),
	combout => \myImmediate|Mux2~3_combout\);

-- Location: LCCOMB_X49_Y31_N22
\myControl|alu_signal[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|alu_signal[4]~1_combout\ = (!PR_INSTRUCTION(13) & (PR_INSTRUCTION(30) & !PR_INSTRUCTION(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(13),
	datac => PR_INSTRUCTION(30),
	datad => PR_INSTRUCTION(25),
	combout => \myControl|alu_signal[4]~1_combout\);

-- Location: LCCOMB_X48_Y34_N22
\myControl|branch_control[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|branch_control[1]~0_combout\ = (PR_INSTRUCTION(13)) # ((PR_INSTRUCTION(2) & \myControl|Equal15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(2),
	datac => PR_INSTRUCTION(13),
	datad => \myControl|Equal15~0_combout\,
	combout => \myControl|branch_control[1]~0_combout\);

-- Location: LCCOMB_X48_Y34_N12
\myControl|branch_control[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|branch_control[0]~2_combout\ = (PR_INSTRUCTION(12) & ((!\myControl|Equal15~0_combout\) # (!PR_INSTRUCTION(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(12),
	datab => PR_INSTRUCTION(2),
	datad => \myControl|Equal15~0_combout\,
	combout => \myControl|branch_control[0]~2_combout\);

-- Location: LCCOMB_X43_Y35_N0
\myAlu|INTER_XOR[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(1) = \oparand1_mux|RESULT[1]~30_combout\ $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(1))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[1]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(1),
	datac => \oparand2_mux_haz|RESULT[1]~61_combout\,
	datad => \oparand1_mux|RESULT[1]~30_combout\,
	combout => \myAlu|INTER_XOR\(1));

-- Location: LCCOMB_X45_Y35_N18
\myAlu|INTER_XOR[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(2) = \oparand1_mux|RESULT[2]~29_combout\ $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(2))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[2]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[2]~29_combout\,
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(2),
	datad => \oparand2_mux_haz|RESULT[2]~59_combout\,
	combout => \myAlu|INTER_XOR\(2));

-- Location: LCCOMB_X46_Y33_N12
\myAlu|INTER_XOR[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(5) = \oparand2_mux|RESULT[5]~26_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(5)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[5]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand1_mux_haz|RESULT[5]~53_combout\,
	datac => PR_PC_S2(5),
	datad => \oparand2_mux|RESULT[5]~26_combout\,
	combout => \myAlu|INTER_XOR\(5));

-- Location: LCCOMB_X43_Y34_N26
\myAlu|INTER_XOR[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(8) = \oparand2_mux|RESULT[8]~23_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(8))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[8]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[8]~23_combout\,
	datab => PR_PC_S2(8),
	datac => \PR_OPERAND1_SEL~q\,
	datad => \oparand1_mux_haz|RESULT[8]~47_combout\,
	combout => \myAlu|INTER_XOR\(8));

-- Location: LCCOMB_X47_Y33_N6
\myAlu|INTER_XOR[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(11) = \oparand2_mux|RESULT[11]~20_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(11)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[11]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[11]~41_combout\,
	datab => \oparand2_mux|RESULT[11]~20_combout\,
	datac => PR_PC_S2(11),
	datad => \PR_OPERAND1_SEL~q\,
	combout => \myAlu|INTER_XOR\(11));

-- Location: LCCOMB_X47_Y34_N8
\myAlu|INTER_XOR[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(12) = \oparand2_mux|RESULT[12]~19_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(12)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[12]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[12]~39_combout\,
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(12),
	datad => \oparand2_mux|RESULT[12]~19_combout\,
	combout => \myAlu|INTER_XOR\(12));

-- Location: LCCOMB_X45_Y31_N22
\myAlu|INTER_XOR[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(13) = \oparand2_mux|RESULT[13]~18_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(13))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[13]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand2_mux|RESULT[13]~18_combout\,
	datac => PR_PC_S2(13),
	datad => \oparand1_mux_haz|RESULT[13]~37_combout\,
	combout => \myAlu|INTER_XOR\(13));

-- Location: LCCOMB_X43_Y30_N4
\myAlu|INTER_XOR[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(16) = \oparand2_mux|RESULT[16]~15_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(16))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[16]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[16]~15_combout\,
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(16),
	datad => \oparand1_mux_haz|RESULT[16]~31_combout\,
	combout => \myAlu|INTER_XOR\(16));

-- Location: LCCOMB_X41_Y36_N26
\myAlu|INTER_XOR[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(17) = \oparand2_mux|RESULT[17]~14_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(17))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[17]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => PR_PC_S2(17),
	datac => \oparand1_mux_haz|RESULT[17]~29_combout\,
	datad => \oparand2_mux|RESULT[17]~14_combout\,
	combout => \myAlu|INTER_XOR\(17));

-- Location: LCCOMB_X46_Y28_N26
\myAlu|INTER_XOR[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(19) = \oparand2_mux|RESULT[19]~12_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(19)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[19]~12_combout\,
	datab => \oparand1_mux_haz|RESULT[19]~25_combout\,
	datac => PR_PC_S2(19),
	datad => \PR_OPERAND1_SEL~q\,
	combout => \myAlu|INTER_XOR\(19));

-- Location: LCCOMB_X47_Y30_N26
\myAlu|INTER_XOR[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(20) = \oparand2_mux|RESULT[20]~11_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(20))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[20]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand2_mux|RESULT[20]~11_combout\,
	datac => PR_PC_S2(20),
	datad => \oparand1_mux_haz|RESULT[20]~23_combout\,
	combout => \myAlu|INTER_XOR\(20));

-- Location: LCCOMB_X47_Y28_N28
\myAlu|INTER_XOR[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(21) = \oparand2_mux|RESULT[21]~10_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(21)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand1_mux_haz|RESULT[21]~21_combout\,
	datac => PR_PC_S2(21),
	datad => \oparand2_mux|RESULT[21]~10_combout\,
	combout => \myAlu|INTER_XOR\(21));

-- Location: LCCOMB_X45_Y28_N8
\myAlu|INTER_XOR[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(23) = \oparand2_mux|RESULT[23]~8_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(23)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[23]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand1_mux_haz|RESULT[23]~17_combout\,
	datac => PR_PC_S2(23),
	datad => \oparand2_mux|RESULT[23]~8_combout\,
	combout => \myAlu|INTER_XOR\(23));

-- Location: LCCOMB_X48_Y33_N14
\myAlu|INTER_XOR[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(24) = \oparand2_mux|RESULT[24]~7_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(24)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[24]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[24]~7_combout\,
	datab => \oparand1_mux_haz|RESULT[24]~15_combout\,
	datac => PR_PC_S2(24),
	datad => \PR_OPERAND1_SEL~q\,
	combout => \myAlu|INTER_XOR\(24));

-- Location: LCCOMB_X47_Y29_N22
\myAlu|INTER_XOR[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(25) = \oparand2_mux|RESULT[25]~6_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(25)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[25]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[25]~6_combout\,
	datab => \oparand1_mux_haz|RESULT[25]~13_combout\,
	datac => PR_PC_S2(25),
	datad => \PR_OPERAND1_SEL~q\,
	combout => \myAlu|INTER_XOR\(25));

-- Location: LCCOMB_X42_Y32_N6
\myAlu|INTER_XOR[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(26) = \oparand2_mux|RESULT[26]~5_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(26)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[26]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[26]~11_combout\,
	datab => PR_PC_S2(26),
	datac => \oparand2_mux|RESULT[26]~5_combout\,
	datad => \PR_OPERAND1_SEL~q\,
	combout => \myAlu|INTER_XOR\(26));

-- Location: LCCOMB_X40_Y34_N6
\myAlu|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~16_combout\ = (!PR_ALU_SELECT(2) & (!PR_ALU_SELECT(1) & (!PR_ALU_SELECT(3) & !PR_ALU_SELECT(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(2),
	datab => PR_ALU_SELECT(1),
	datac => PR_ALU_SELECT(3),
	datad => PR_ALU_SELECT(0),
	combout => \myAlu|Mux3~16_combout\);

-- Location: LCCOMB_X43_Y28_N26
\myAlu|INTER_XOR[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(30) = \oparand2_mux|RESULT[30]~1_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(30)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[30]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[30]~1_combout\,
	datab => \oparand1_mux_haz|RESULT[30]~3_combout\,
	datac => PR_PC_S2(30),
	datad => \PR_OPERAND1_SEL~q\,
	combout => \myAlu|INTER_XOR\(30));

-- Location: LCCOMB_X41_Y36_N28
\myAlu|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~8_combout\ = (PR_ALU_SELECT(2)) # ((PR_ALU_SELECT(1) & ((\myAlu|LessThan0~62_combout\))) # (!PR_ALU_SELECT(1) & (\myAlu|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(1),
	datab => \myAlu|Add0~8_combout\,
	datac => \myAlu|LessThan0~62_combout\,
	datad => PR_ALU_SELECT(2),
	combout => \myAlu|Mux31~8_combout\);

-- Location: LCCOMB_X41_Y36_N2
\myAlu|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~9_combout\ = (\myAlu|Mux31~8_combout\ & ((PR_ALU_SELECT(2) & ((\myAlu|Mux31~0_combout\) # (PR_ALU_SELECT(0)))) # (!PR_ALU_SELECT(2) & ((!PR_ALU_SELECT(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux31~0_combout\,
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(0),
	datad => \myAlu|Mux31~8_combout\,
	combout => \myAlu|Mux31~9_combout\);

-- Location: IOIBUF_X60_Y0_N8
\INSTRUCTION[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(0),
	o => \INSTRUCTION[0]~input_o\);

-- Location: IOIBUF_X0_Y35_N15
\INSTRUCTION[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(13),
	o => \INSTRUCTION[13]~input_o\);

-- Location: IOIBUF_X69_Y73_N1
\INSTRUCTION[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(30),
	o => \INSTRUCTION[30]~input_o\);

-- Location: IOIBUF_X56_Y0_N8
\INSTRUCTION[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(29),
	o => \INSTRUCTION[29]~input_o\);

-- Location: IOIBUF_X115_Y33_N1
\INSTRUCTION[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(27),
	o => \INSTRUCTION[27]~input_o\);

-- Location: IOIBUF_X54_Y73_N1
\INSTRUCTION[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(23),
	o => \INSTRUCTION[23]~input_o\);

-- Location: IOIBUF_X60_Y73_N22
\INSTRUCTION[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(24),
	o => \INSTRUCTION[24]~input_o\);

-- Location: LCCOMB_X50_Y35_N6
\myreg|REGISTERS_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[3]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(1),
	combout => \myreg|REGISTERS_rtl_0_bypass[3]~feeder_combout\);

-- Location: LCCOMB_X48_Y32_N12
\PR_REGISTER_WRITE_ADDR_S5[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(0),
	combout => \PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\);

-- Location: LCCOMB_X52_Y34_N26
\myreg|REGISTERS_rtl_1_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[7]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(3),
	combout => \myreg|REGISTERS_rtl_1_bypass[7]~feeder_combout\);

-- Location: LCCOMB_X50_Y33_N0
\myreg|REGISTERS_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[7]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(3),
	combout => \myreg|REGISTERS_rtl_0_bypass[7]~feeder_combout\);

-- Location: LCCOMB_X50_Y33_N26
\myreg|REGISTERS_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[0]~feeder_combout\ = \PR_REG_WRITE_EN_S4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PR_REG_WRITE_EN_S4~q\,
	combout => \myreg|REGISTERS_rtl_0_bypass[0]~feeder_combout\);

-- Location: LCCOMB_X48_Y29_N10
\myreg|REGISTERS_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[42]~feeder_combout\ = \regWriteSelMUX|RESULT[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[31]~1_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[42]~feeder_combout\);

-- Location: LCCOMB_X48_Y29_N8
\myreg|REGISTERS_rtl_1_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[42]~feeder_combout\ = \regWriteSelMUX|RESULT[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[31]~1_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[42]~feeder_combout\);

-- Location: LCCOMB_X50_Y31_N26
\myreg|REGISTERS_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[40]~feeder_combout\ = \regWriteSelMUX|RESULT[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[29]~5_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[40]~feeder_combout\);

-- Location: LCCOMB_X50_Y31_N16
\myreg|REGISTERS_rtl_1_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[40]~feeder_combout\ = \regWriteSelMUX|RESULT[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[29]~5_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[40]~feeder_combout\);

-- Location: LCCOMB_X50_Y33_N2
\myreg|REGISTERS_rtl_1_bypass[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[35]~feeder_combout\ = \regWriteSelMUX|RESULT[24]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[24]~15_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[35]~feeder_combout\);

-- Location: LCCOMB_X50_Y29_N26
\myreg|REGISTERS_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[34]~feeder_combout\ = \regWriteSelMUX|RESULT[23]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[23]~17_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[34]~feeder_combout\);

-- Location: LCCOMB_X50_Y29_N12
\myreg|REGISTERS_rtl_1_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[34]~feeder_combout\ = \regWriteSelMUX|RESULT[23]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[23]~17_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[34]~feeder_combout\);

-- Location: LCCOMB_X48_Y30_N16
\myreg|REGISTERS_rtl_1_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[33]~feeder_combout\ = \regWriteSelMUX|RESULT[22]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regWriteSelMUX|RESULT[22]~19_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[33]~feeder_combout\);

-- Location: LCCOMB_X50_Y30_N10
\myreg|REGISTERS_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[33]~feeder_combout\ = \regWriteSelMUX|RESULT[22]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[22]~19_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[33]~feeder_combout\);

-- Location: LCCOMB_X48_Y30_N12
\myreg|REGISTERS_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[31]~feeder_combout\ = \regWriteSelMUX|RESULT[20]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[20]~23_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[31]~feeder_combout\);

-- Location: LCCOMB_X48_Y30_N2
\myreg|REGISTERS_rtl_1_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[31]~feeder_combout\ = \regWriteSelMUX|RESULT[20]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[20]~23_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[31]~feeder_combout\);

-- Location: LCCOMB_X50_Y29_N2
\myreg|REGISTERS_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[30]~feeder_combout\ = \regWriteSelMUX|RESULT[19]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[19]~25_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[30]~feeder_combout\);

-- Location: LCCOMB_X49_Y31_N26
\myreg|REGISTERS_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[24]~feeder_combout\ = \regWriteSelMUX|RESULT[13]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[13]~37_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[24]~feeder_combout\);

-- Location: LCCOMB_X48_Y34_N0
\myreg|REGISTERS_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[23]~feeder_combout\ = \regWriteSelMUX|RESULT[12]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[12]~39_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[23]~feeder_combout\);

-- Location: LCCOMB_X50_Y34_N26
\myreg|REGISTERS_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[18]~feeder_combout\ = \regWriteSelMUX|RESULT[7]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[7]~49_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[18]~feeder_combout\);

-- Location: LCCOMB_X48_Y30_N6
\myreg|REGISTERS_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[15]~feeder_combout\ = \regWriteSelMUX|RESULT[4]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[4]~55_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[15]~feeder_combout\);

-- Location: LCCOMB_X41_Y34_N24
\myreg|REGISTERS_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[12]~feeder_combout\ = \regWriteSelMUX|RESULT[1]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[1]~61_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[12]~feeder_combout\);

-- Location: LCCOMB_X41_Y34_N6
\myreg|REGISTERS_rtl_1_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[12]~feeder_combout\ = \regWriteSelMUX|RESULT[1]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[1]~61_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[12]~feeder_combout\);

-- Location: LCCOMB_X52_Y34_N10
\myreg|REGISTERS_rtl_1_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[2]~feeder_combout\ = \PR_INSTRUCTION~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PR_INSTRUCTION~23_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[2]~feeder_combout\);

-- Location: IOOBUF_X33_Y73_N2
\PC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PC_PLUS_4(0),
	devoe => ww_devoe,
	o => \PC[0]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\PC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PC_PLUS_4(1),
	devoe => ww_devoe,
	o => \PC[1]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\PC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[2]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[2]~output_o\);

-- Location: IOOBUF_X40_Y73_N2
\PC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[3]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[3]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\PC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[4]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[4]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\PC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[5]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\PC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[6]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\PC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[7]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[7]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\PC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[8]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[8]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\PC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[9]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[9]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\PC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[10]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[10]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\PC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[11]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[11]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\PC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[12]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[12]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\PC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[13]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[13]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\PC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[14]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[14]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\PC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[15]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[15]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\PC[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[16]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[16]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\PC[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[17]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[17]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\PC[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[18]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[18]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\PC[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[19]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[19]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\PC[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[20]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[20]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\PC[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[21]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[21]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\PC[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[22]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[22]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\PC[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[23]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[23]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\PC[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[24]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[24]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\PC[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[25]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[25]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\PC[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[26]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[26]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\PC[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[27]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[27]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\PC[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[28]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[28]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\PC[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[29]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[29]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\PC[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[30]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[30]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\PC[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC[31]~reg0_q\,
	devoe => ww_devoe,
	o => \PC[31]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\memReadEn[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_MEM_READ_S3(0),
	devoe => ww_devoe,
	o => \memReadEn[0]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\memReadEn[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_MEM_READ_S3(1),
	devoe => ww_devoe,
	o => \memReadEn[1]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\memReadEn[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_MEM_READ_S3(2),
	devoe => ww_devoe,
	o => \memReadEn[2]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\memReadEn[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_MEM_READ_S3(3),
	devoe => ww_devoe,
	o => \memReadEn[3]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\memWriteEn[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_MEM_WRITE_S3(0),
	devoe => ww_devoe,
	o => \memWriteEn[0]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\memWriteEn[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_MEM_WRITE_S3(1),
	devoe => ww_devoe,
	o => \memWriteEn[1]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\memWriteEn[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_MEM_WRITE_S3(2),
	devoe => ww_devoe,
	o => \memWriteEn[2]~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\DATA_CACHE_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(0),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[0]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\DATA_CACHE_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(1),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[1]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\DATA_CACHE_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(2),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[2]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\DATA_CACHE_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(3),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[3]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\DATA_CACHE_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(4),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[4]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\DATA_CACHE_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(5),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[5]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\DATA_CACHE_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(6),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[6]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\DATA_CACHE_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(7),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[7]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\DATA_CACHE_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(8),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[8]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\DATA_CACHE_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(9),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[9]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\DATA_CACHE_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(10),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[10]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\DATA_CACHE_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(11),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[11]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\DATA_CACHE_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(12),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DATA_CACHE_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(13),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[13]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\DATA_CACHE_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(14),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[14]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\DATA_CACHE_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(15),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[15]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\DATA_CACHE_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(16),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[16]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\DATA_CACHE_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(17),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[17]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\DATA_CACHE_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(18),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[18]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\DATA_CACHE_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(19),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[19]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\DATA_CACHE_ADDR[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(20),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[20]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\DATA_CACHE_ADDR[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(21),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[21]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\DATA_CACHE_ADDR[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(22),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[22]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\DATA_CACHE_ADDR[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(23),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[23]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\DATA_CACHE_ADDR[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(24),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[24]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\DATA_CACHE_ADDR[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(25),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[25]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\DATA_CACHE_ADDR[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(26),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[26]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\DATA_CACHE_ADDR[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(27),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[27]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\DATA_CACHE_ADDR[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(28),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[28]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\DATA_CACHE_ADDR[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(29),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[29]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\DATA_CACHE_ADDR[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(30),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[30]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\DATA_CACHE_ADDR[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => PR_ALU_OUT_S3(31),
	devoe => ww_devoe,
	o => \DATA_CACHE_ADDR[31]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\DATA_CACHE_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[0]~0_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[0]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\DATA_CACHE_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[1]~1_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[1]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\DATA_CACHE_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[2]~2_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[2]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\DATA_CACHE_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[3]~3_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\DATA_CACHE_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[4]~4_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[4]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\DATA_CACHE_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[5]~5_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[5]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\DATA_CACHE_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[6]~6_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[6]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\DATA_CACHE_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[7]~7_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[7]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\DATA_CACHE_DATA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[8]~8_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[8]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\DATA_CACHE_DATA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[9]~9_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[9]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\DATA_CACHE_DATA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[10]~10_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[10]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\DATA_CACHE_DATA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[11]~11_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[11]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\DATA_CACHE_DATA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[12]~12_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[12]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\DATA_CACHE_DATA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[13]~13_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[13]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\DATA_CACHE_DATA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[14]~14_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[14]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\DATA_CACHE_DATA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[15]~15_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[15]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\DATA_CACHE_DATA[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[16]~16_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[16]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\DATA_CACHE_DATA[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[17]~17_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[17]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\DATA_CACHE_DATA[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[18]~18_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[18]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\DATA_CACHE_DATA[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[19]~19_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[19]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\DATA_CACHE_DATA[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[20]~20_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[20]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\DATA_CACHE_DATA[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[21]~21_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[21]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\DATA_CACHE_DATA[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[22]~22_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[22]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\DATA_CACHE_DATA[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[23]~23_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[23]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\DATA_CACHE_DATA[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[24]~24_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[24]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\DATA_CACHE_DATA[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[25]~25_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[25]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\DATA_CACHE_DATA[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[26]~26_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[26]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\DATA_CACHE_DATA[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[27]~27_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[27]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\DATA_CACHE_DATA[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[28]~28_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[28]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\DATA_CACHE_DATA[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[29]~29_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[29]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\DATA_CACHE_DATA[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[30]~30_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[30]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\DATA_CACHE_DATA[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \stage4_forward_unit_mux|RESULT[31]~31_combout\,
	devoe => ww_devoe,
	o => \DATA_CACHE_DATA[31]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\insReadEn~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \insReadEn~reg0_q\,
	devoe => ww_devoe,
	o => \insReadEn~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G2
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y28_N1
\INSTRUCTION[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(5),
	o => \INSTRUCTION[5]~input_o\);

-- Location: IOIBUF_X72_Y0_N8
\INSTRUCTION[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(2),
	o => \INSTRUCTION[2]~input_o\);

-- Location: LCCOMB_X48_Y28_N10
\PR_INSTRUCTION~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~11_combout\ = (\INSTRUCTION[2]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \INSTRUCTION[2]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~11_combout\);

-- Location: IOIBUF_X54_Y0_N1
\INS_CACHE_BUSY_WAIT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INS_CACHE_BUSY_WAIT,
	o => \INS_CACHE_BUSY_WAIT~input_o\);

-- Location: IOIBUF_X58_Y0_N1
\DATA_CACHE_BUSY_WAIT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_BUSY_WAIT,
	o => \DATA_CACHE_BUSY_WAIT~input_o\);

-- Location: LCCOMB_X50_Y29_N30
\always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~0_combout\ = (!\INS_CACHE_BUSY_WAIT~input_o\ & !\DATA_CACHE_BUSY_WAIT~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INS_CACHE_BUSY_WAIT~input_o\,
	datad => \DATA_CACHE_BUSY_WAIT~input_o\,
	combout => \always1~0_combout\);

-- Location: FF_X48_Y28_N11
\PR_INSTRUCTION[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~11_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(2));

-- Location: IOIBUF_X52_Y73_N8
\INSTRUCTION[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(6),
	o => \INSTRUCTION[6]~input_o\);

-- Location: LCCOMB_X48_Y35_N24
\PR_INSTRUCTION~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~7_combout\ = (\INSTRUCTION[6]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \INSTRUCTION[6]~input_o\,
	combout => \PR_INSTRUCTION~7_combout\);

-- Location: FF_X48_Y35_N25
\PR_INSTRUCTION[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~7_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(6));

-- Location: IOIBUF_X58_Y73_N8
\INSTRUCTION[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(3),
	o => \INSTRUCTION[3]~input_o\);

-- Location: LCCOMB_X50_Y35_N4
\PR_INSTRUCTION~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~10_combout\ = (\INSTRUCTION[3]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[3]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~10_combout\);

-- Location: FF_X50_Y35_N5
\PR_INSTRUCTION[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~10_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(3));

-- Location: LCCOMB_X48_Y35_N4
\myControl|branch_control[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|branch_control\(3) = (\myControl|Equal15~0_combout\ & ((PR_INSTRUCTION(2)) # (!PR_INSTRUCTION(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(2),
	datac => \myControl|Equal15~0_combout\,
	datad => PR_INSTRUCTION(3),
	combout => \myControl|branch_control\(3));

-- Location: FF_X48_Y35_N5
\PR_BRANCH_SELECT_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|branch_control\(3),
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_BRANCH_SELECT_S2(3));

-- Location: IOIBUF_X52_Y73_N1
\INSTRUCTION[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(1),
	o => \INSTRUCTION[1]~input_o\);

-- Location: LCCOMB_X49_Y28_N4
\PR_INSTRUCTION~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~5_combout\ = (\INSTRUCTION[1]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \INSTRUCTION[1]~input_o\,
	combout => \PR_INSTRUCTION~5_combout\);

-- Location: FF_X49_Y28_N5
\PR_INSTRUCTION[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~5_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(1));

-- Location: LCCOMB_X52_Y28_N8
\PR_INSTRUCTION~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~6_combout\ = (\INSTRUCTION[0]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION[0]~input_o\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~6_combout\);

-- Location: FF_X52_Y28_N9
\PR_INSTRUCTION[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(0));

-- Location: LCCOMB_X49_Y28_N2
\myControl|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal0~0_combout\ = (PR_INSTRUCTION(1) & PR_INSTRUCTION(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => PR_INSTRUCTION(1),
	datad => PR_INSTRUCTION(0),
	combout => \myControl|Equal0~0_combout\);

-- Location: IOIBUF_X79_Y0_N8
\INSTRUCTION[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(4),
	o => \INSTRUCTION[4]~input_o\);

-- Location: LCCOMB_X48_Y28_N4
\PR_INSTRUCTION~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~9_combout\ = (\INSTRUCTION[4]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \INSTRUCTION[4]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~9_combout\);

-- Location: FF_X48_Y28_N5
\PR_INSTRUCTION[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~9_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(4));

-- Location: LCCOMB_X49_Y35_N14
\myControl|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal15~0_combout\ = (PR_INSTRUCTION(5) & (PR_INSTRUCTION(6) & (\myControl|Equal0~0_combout\ & !PR_INSTRUCTION(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(5),
	datab => PR_INSTRUCTION(6),
	datac => \myControl|Equal0~0_combout\,
	datad => PR_INSTRUCTION(4),
	combout => \myControl|Equal15~0_combout\);

-- Location: LCCOMB_X48_Y34_N14
\myControl|branch_control[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|branch_control[2]~1_combout\ = (PR_INSTRUCTION(14) & ((!\myControl|Equal15~0_combout\) # (!PR_INSTRUCTION(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(14),
	datab => PR_INSTRUCTION(2),
	datad => \myControl|Equal15~0_combout\,
	combout => \myControl|branch_control[2]~1_combout\);

-- Location: FF_X48_Y34_N15
\PR_BRANCH_SELECT_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|branch_control[2]~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_BRANCH_SELECT_S2(2));

-- Location: LCCOMB_X49_Y35_N6
\myControl|immediate_select[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select[3]~2_combout\ = (!PR_INSTRUCTION(2) & (!PR_INSTRUCTION(3) & (\myControl|Equal0~0_combout\ & !PR_INSTRUCTION(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => PR_INSTRUCTION(3),
	datac => \myControl|Equal0~0_combout\,
	datad => PR_INSTRUCTION(6),
	combout => \myControl|immediate_select[3]~2_combout\);

-- Location: LCCOMB_X48_Y28_N6
\myControl|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal3~0_combout\ = (PR_INSTRUCTION(4)) # ((PR_INSTRUCTION(5)) # (!\myControl|immediate_select[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(4),
	datac => PR_INSTRUCTION(5),
	datad => \myControl|immediate_select[3]~2_combout\,
	combout => \myControl|Equal3~0_combout\);

-- Location: LCCOMB_X48_Y29_N20
\PR_REG_WRITE_SELECT_S2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REG_WRITE_SELECT_S2[0]~feeder_combout\ = \myControl|Equal3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myControl|Equal3~0_combout\,
	combout => \PR_REG_WRITE_SELECT_S2[0]~feeder_combout\);

-- Location: FF_X48_Y29_N21
\PR_REG_WRITE_SELECT_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REG_WRITE_SELECT_S2[0]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REG_WRITE_SELECT_S2(0));

-- Location: LCCOMB_X48_Y29_N18
\PR_REG_WRITE_SELECT_S3[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REG_WRITE_SELECT_S3[0]~feeder_combout\ = PR_REG_WRITE_SELECT_S2(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REG_WRITE_SELECT_S2(0),
	combout => \PR_REG_WRITE_SELECT_S3[0]~feeder_combout\);

-- Location: FF_X48_Y29_N19
\PR_REG_WRITE_SELECT_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REG_WRITE_SELECT_S3[0]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REG_WRITE_SELECT_S3(0));

-- Location: LCCOMB_X46_Y31_N4
\PR_REG_WRITE_SELECT_S4[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REG_WRITE_SELECT_S4[0]~feeder_combout\ = PR_REG_WRITE_SELECT_S3(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REG_WRITE_SELECT_S3(0),
	combout => \PR_REG_WRITE_SELECT_S4[0]~feeder_combout\);

-- Location: FF_X46_Y31_N5
\PR_REG_WRITE_SELECT_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REG_WRITE_SELECT_S4[0]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REG_WRITE_SELECT_S4(0));

-- Location: LCCOMB_X49_Y32_N20
\myControl|Equal15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal15~1_combout\ = (PR_INSTRUCTION(2) & (PR_INSTRUCTION(3) & \myControl|Equal15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => PR_INSTRUCTION(3),
	datad => \myControl|Equal15~0_combout\,
	combout => \myControl|Equal15~1_combout\);

-- Location: IOIBUF_X115_Y32_N1
\INSTRUCTION[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(14),
	o => \INSTRUCTION[14]~input_o\);

-- Location: LCCOMB_X52_Y32_N0
\PR_INSTRUCTION~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~14_combout\ = (\INSTRUCTION[14]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[14]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~14_combout\);

-- Location: FF_X52_Y32_N1
\PR_INSTRUCTION[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~14_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(14));

-- Location: LCCOMB_X50_Y32_N14
\myControl|funct3_mux|RESULT[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|funct3_mux|RESULT[2]~2_combout\ = (\myControl|oparand_2_select~2_combout\ & (!\myControl|Equal15~1_combout\ & PR_INSTRUCTION(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|oparand_2_select~2_combout\,
	datab => \myControl|Equal15~1_combout\,
	datad => PR_INSTRUCTION(14),
	combout => \myControl|funct3_mux|RESULT[2]~2_combout\);

-- Location: FF_X50_Y32_N15
\PR_ALU_SELECT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|funct3_mux|RESULT[2]~2_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_SELECT(2));

-- Location: LCCOMB_X43_Y36_N20
\myAlu|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~4_combout\ = ((PR_ALU_SELECT(4)) # (!PR_ALU_SELECT(2))) # (!PR_ALU_SELECT(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(3),
	datac => PR_ALU_SELECT(4),
	datad => PR_ALU_SELECT(2),
	combout => \myAlu|Mux29~4_combout\);

-- Location: IOIBUF_X60_Y73_N1
\INSTRUCTION[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(22),
	o => \INSTRUCTION[22]~input_o\);

-- Location: LCCOMB_X52_Y34_N8
\PR_INSTRUCTION~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~25_combout\ = (\INSTRUCTION[22]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[22]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~25_combout\);

-- Location: FF_X52_Y34_N9
\PR_INSTRUCTION[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~25_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(22));

-- Location: LCCOMB_X48_Y28_N20
\myControl|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal2~0_combout\ = (!PR_INSTRUCTION(4) & (PR_INSTRUCTION(5) & \myControl|immediate_select[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(4),
	datac => PR_INSTRUCTION(5),
	datad => \myControl|immediate_select[3]~2_combout\,
	combout => \myControl|Equal2~0_combout\);

-- Location: LCCOMB_X50_Y32_N2
\myControl|immediate_select~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select~7_combout\ = (!\myControl|Equal0~1_combout\ & (!\myControl|Equal15~1_combout\ & (!\myControl|Equal2~0_combout\ & !\myControl|Equal8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal0~1_combout\,
	datab => \myControl|Equal15~1_combout\,
	datac => \myControl|Equal2~0_combout\,
	datad => \myControl|Equal8~1_combout\,
	combout => \myControl|immediate_select~7_combout\);

-- Location: LCCOMB_X49_Y32_N24
\myImmediate|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux31~3_combout\ = (\myControl|immediate_select~7_combout\) # ((\myControl|Equal15~0_combout\ & (PR_INSTRUCTION(2) $ (!PR_INSTRUCTION(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => PR_INSTRUCTION(3),
	datac => \myControl|immediate_select~7_combout\,
	datad => \myControl|Equal15~0_combout\,
	combout => \myImmediate|Mux31~3_combout\);

-- Location: LCCOMB_X49_Y30_N20
\PR_IMMEDIATE_SELECT_OUT[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[22]~3_combout\ = (\myImmediate|Mux31~3_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux31~3_combout\ & ((PR_INSTRUCTION(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|OUT~0_combout\,
	datab => PR_INSTRUCTION(22),
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[22]~3_combout\);

-- Location: LCCOMB_X48_Y34_N10
\myControl|immediate_select~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select~6_combout\ = (\myControl|Equal15~0_combout\ & (PR_INSTRUCTION(3) $ (!PR_INSTRUCTION(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(3),
	datac => PR_INSTRUCTION(2),
	datad => \myControl|Equal15~0_combout\,
	combout => \myControl|immediate_select~6_combout\);

-- Location: LCCOMB_X48_Y35_N30
\PR_INSTRUCTION~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~13_combout\ = (\INSTRUCTION[13]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION[13]~input_o\,
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~13_combout\);

-- Location: FF_X48_Y35_N31
\PR_INSTRUCTION[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~13_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(13));

-- Location: LCCOMB_X50_Y33_N20
\PR_INSTRUCTION~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~18_combout\ = (\INSTRUCTION[30]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION[30]~input_o\,
	datab => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~18_combout\);

-- Location: FF_X50_Y33_N21
\PR_INSTRUCTION[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~18_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(30));

-- Location: LCCOMB_X49_Y30_N18
\PR_INSTRUCTION~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~19_combout\ = (\INSTRUCTION[29]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION[29]~input_o\,
	datab => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~19_combout\);

-- Location: FF_X49_Y30_N19
\PR_INSTRUCTION[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~19_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(29));

-- Location: IOIBUF_X65_Y0_N22
\INSTRUCTION[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(31),
	o => \INSTRUCTION[31]~input_o\);

-- Location: LCCOMB_X49_Y30_N0
\PR_INSTRUCTION~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~12_combout\ = (\INSTRUCTION[31]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[31]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~12_combout\);

-- Location: FF_X49_Y30_N1
\PR_INSTRUCTION[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~12_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(31));

-- Location: LCCOMB_X50_Y33_N14
\PR_INSTRUCTION~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~21_combout\ = (\INSTRUCTION[27]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION[27]~input_o\,
	datab => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~21_combout\);

-- Location: FF_X50_Y33_N15
\PR_INSTRUCTION[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~21_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(27));

-- Location: LCCOMB_X50_Y34_N4
\myControl|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal9~1_combout\ = (!PR_INSTRUCTION(28) & (!PR_INSTRUCTION(29) & (!PR_INSTRUCTION(31) & !PR_INSTRUCTION(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(28),
	datab => PR_INSTRUCTION(29),
	datac => PR_INSTRUCTION(31),
	datad => PR_INSTRUCTION(27),
	combout => \myControl|Equal9~1_combout\);

-- Location: LCCOMB_X49_Y31_N4
\myControl|immediate_select[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select[3]~4_combout\ = (PR_INSTRUCTION(26)) # (((PR_INSTRUCTION(30)) # (!\myControl|Equal9~1_combout\)) # (!PR_INSTRUCTION(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(26),
	datab => PR_INSTRUCTION(13),
	datac => PR_INSTRUCTION(30),
	datad => \myControl|Equal9~1_combout\,
	combout => \myControl|immediate_select[3]~4_combout\);

-- Location: LCCOMB_X48_Y34_N28
\myControl|immediate_select[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select[3]~1_combout\ = (PR_INSTRUCTION(12) & (PR_INSTRUCTION(4) & ((PR_INSTRUCTION(14))))) # (!PR_INSTRUCTION(12) & ((PR_INSTRUCTION(13)) # ((PR_INSTRUCTION(4) & PR_INSTRUCTION(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(12),
	datab => PR_INSTRUCTION(4),
	datac => PR_INSTRUCTION(13),
	datad => PR_INSTRUCTION(14),
	combout => \myControl|immediate_select[3]~1_combout\);

-- Location: IOIBUF_X58_Y73_N1
\INSTRUCTION[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(12),
	o => \INSTRUCTION[12]~input_o\);

-- Location: LCCOMB_X52_Y32_N2
\PR_INSTRUCTION~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~15_combout\ = (\INSTRUCTION[12]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[12]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~15_combout\);

-- Location: FF_X52_Y32_N3
\PR_INSTRUCTION[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~15_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(12));

-- Location: LCCOMB_X49_Y31_N14
\myControl|immediate_select[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select[3]~0_combout\ = (PR_INSTRUCTION(4) & ((PR_INSTRUCTION(14) & ((!PR_INSTRUCTION(12)))) # (!PR_INSTRUCTION(14) & (!PR_INSTRUCTION(13))))) # (!PR_INSTRUCTION(4) & ((PR_INSTRUCTION(13)) # ((!PR_INSTRUCTION(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(4),
	datab => PR_INSTRUCTION(13),
	datac => PR_INSTRUCTION(14),
	datad => PR_INSTRUCTION(12),
	combout => \myControl|immediate_select[3]~0_combout\);

-- Location: LCCOMB_X49_Y31_N6
\myControl|immediate_select[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select[3]~3_combout\ = (\myControl|immediate_select[3]~0_combout\) # (((!\myControl|Equal9~0_combout\ & \myControl|immediate_select[3]~1_combout\)) # (!\myControl|immediate_select[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal9~0_combout\,
	datab => \myControl|immediate_select[3]~1_combout\,
	datac => \myControl|immediate_select[3]~0_combout\,
	datad => \myControl|immediate_select[3]~2_combout\,
	combout => \myControl|immediate_select[3]~3_combout\);

-- Location: LCCOMB_X49_Y31_N2
\myControl|immediate_select[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|immediate_select[3]~5_combout\ = (\myControl|immediate_select[3]~3_combout\) # ((PR_INSTRUCTION(5) & \myControl|immediate_select[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(5),
	datac => \myControl|immediate_select[3]~4_combout\,
	datad => \myControl|immediate_select[3]~3_combout\,
	combout => \myControl|immediate_select[3]~5_combout\);

-- Location: LCCOMB_X50_Y30_N0
\myImmediate|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux2~0_combout\ = (PR_INSTRUCTION(31) & (!\myControl|immediate_select~6_combout\ & \myControl|immediate_select[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(31),
	datac => \myControl|immediate_select~6_combout\,
	datad => \myControl|immediate_select[3]~5_combout\,
	combout => \myImmediate|Mux2~0_combout\);

-- Location: FF_X49_Y30_N21
\PR_IMMEDIATE_SELECT_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[22]~3_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(22));

-- Location: LCCOMB_X42_Y27_N0
\myBranchSelect|MUX_OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|MUX_OUT~0_combout\ = (PR_BRANCH_SELECT_S2(3) & \myBranchSelect|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \myBranchSelect|MUX_OUT~0_combout\);

-- Location: LCCOMB_X49_Y32_N14
\myControl|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal11~0_combout\ = (!PR_INSTRUCTION(2) & (!PR_INSTRUCTION(3) & \myControl|Equal15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => PR_INSTRUCTION(3),
	datad => \myControl|Equal15~0_combout\,
	combout => \myControl|Equal11~0_combout\);

-- Location: LCCOMB_X50_Y32_N12
\myControl|oparand_2_select~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|oparand_2_select~2_combout\ = (!\myControl|Equal0~1_combout\ & (\myControl|Equal3~0_combout\ & (!\myControl|Equal2~0_combout\ & !\myControl|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal0~1_combout\,
	datab => \myControl|Equal3~0_combout\,
	datac => \myControl|Equal2~0_combout\,
	datad => \myControl|Equal11~0_combout\,
	combout => \myControl|oparand_2_select~2_combout\);

-- Location: LCCOMB_X50_Y32_N4
\myControl|funct3_mux|RESULT[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|funct3_mux|RESULT[0]~1_combout\ = (!\myControl|Equal15~1_combout\ & (PR_INSTRUCTION(12) & \myControl|oparand_2_select~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myControl|Equal15~1_combout\,
	datac => PR_INSTRUCTION(12),
	datad => \myControl|oparand_2_select~2_combout\,
	combout => \myControl|funct3_mux|RESULT[0]~1_combout\);

-- Location: FF_X50_Y32_N5
\PR_ALU_SELECT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|funct3_mux|RESULT[0]~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_SELECT(0));

-- Location: LCCOMB_X40_Y34_N8
\myAlu|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~11_combout\ = (\myAlu|Mux29~5_combout\ & (PR_ALU_SELECT(2) $ (((PR_ALU_SELECT(4)) # (!PR_ALU_SELECT(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~5_combout\,
	datab => PR_ALU_SELECT(0),
	datac => PR_ALU_SELECT(2),
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Mux15~11_combout\);

-- Location: LCCOMB_X49_Y35_N28
\myControl|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal8~0_combout\ = (!PR_INSTRUCTION(3) & (!PR_INSTRUCTION(6) & (\myControl|Equal0~0_combout\ & PR_INSTRUCTION(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(3),
	datab => PR_INSTRUCTION(6),
	datac => \myControl|Equal0~0_combout\,
	datad => PR_INSTRUCTION(4),
	combout => \myControl|Equal8~0_combout\);

-- Location: LCCOMB_X50_Y32_N10
\myControl|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal0~1_combout\ = (PR_INSTRUCTION(2) & (!PR_INSTRUCTION(5) & \myControl|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => PR_INSTRUCTION(5),
	datad => \myControl|Equal8~0_combout\,
	combout => \myControl|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y34_N10
\myControl|oparand_1_select\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|oparand_1_select~combout\ = (\myControl|Equal0~1_combout\) # ((\myControl|Equal15~0_combout\ & ((PR_INSTRUCTION(2)) # (!PR_INSTRUCTION(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(3),
	datab => PR_INSTRUCTION(2),
	datac => \myControl|Equal15~0_combout\,
	datad => \myControl|Equal0~1_combout\,
	combout => \myControl|oparand_1_select~combout\);

-- Location: FF_X46_Y34_N11
PR_OPERAND1_SEL : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|oparand_1_select~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PR_OPERAND1_SEL~q\);

-- Location: LCCOMB_X42_Y36_N14
\PR_PC_S1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[0]~feeder_combout\ = PC_PLUS_4(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PC_PLUS_4(0),
	combout => \PR_PC_S1[0]~feeder_combout\);

-- Location: FF_X42_Y36_N15
\PR_PC_S1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[0]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(0));

-- Location: FF_X43_Y33_N5
\PR_PC_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(0));

-- Location: FF_X43_Y33_N15
\PR_PC_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(0));

-- Location: FF_X43_Y33_N25
\PR_PC_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(0));

-- Location: IOIBUF_X0_Y34_N8
\INSTRUCTION[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(20),
	o => \INSTRUCTION[20]~input_o\);

-- Location: LCCOMB_X52_Y34_N22
\PR_INSTRUCTION~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~23_combout\ = (\INSTRUCTION[20]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[20]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~23_combout\);

-- Location: FF_X52_Y34_N23
\PR_INSTRUCTION[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~23_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(20));

-- Location: LCCOMB_X43_Y33_N2
\myImmediate|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux2~4_combout\ = (\myImmediate|Mux2~3_combout\) # ((PR_INSTRUCTION(20) & (!\myControl|immediate_select~6_combout\ & \myControl|immediate_select~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux2~3_combout\,
	datab => PR_INSTRUCTION(20),
	datac => \myControl|immediate_select~6_combout\,
	datad => \myControl|immediate_select~7_combout\,
	combout => \myImmediate|Mux2~4_combout\);

-- Location: FF_X43_Y33_N3
\PR_IMMEDIATE_SELECT_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux2~4_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(0));

-- Location: FF_X43_Y33_N17
\REG_WRITE_DATA_S5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[0]~63_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(0));

-- Location: IOIBUF_X0_Y44_N1
\INSTRUCTION[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(8),
	o => \INSTRUCTION[8]~input_o\);

-- Location: LCCOMB_X46_Y36_N26
\PR_INSTRUCTION~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~31_combout\ = (\INSTRUCTION[8]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTRUCTION[8]~input_o\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~31_combout\);

-- Location: FF_X46_Y36_N27
\PR_INSTRUCTION[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~31_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(8));

-- Location: FF_X46_Y36_N29
\PR_REGISTER_WRITE_ADDR_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(8),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S2(1));

-- Location: FF_X46_Y32_N9
\PR_REGISTER_WRITE_ADDR_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S2(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S3(1));

-- Location: FF_X46_Y32_N5
\PR_REGISTER_WRITE_ADDR_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S3(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S4(1));

-- Location: LCCOMB_X52_Y34_N14
\myreg|REGISTERS_rtl_1_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[3]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(1),
	combout => \myreg|REGISTERS_rtl_1_bypass[3]~feeder_combout\);

-- Location: FF_X52_Y34_N15
\myreg|REGISTERS_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(3));

-- Location: IOIBUF_X56_Y0_N1
\INSTRUCTION[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(21),
	o => \INSTRUCTION[21]~input_o\);

-- Location: LCCOMB_X52_Y34_N4
\PR_INSTRUCTION~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~22_combout\ = (\INSTRUCTION[21]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[21]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~22_combout\);

-- Location: FF_X52_Y34_N29
\myreg|REGISTERS_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PR_INSTRUCTION~22_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(4));

-- Location: IOIBUF_X79_Y0_N1
\INSTRUCTION[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(7),
	o => \INSTRUCTION[7]~input_o\);

-- Location: LCCOMB_X50_Y34_N12
\PR_INSTRUCTION~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~27_combout\ = (\INSTRUCTION[7]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTRUCTION[7]~input_o\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~27_combout\);

-- Location: FF_X50_Y34_N13
\PR_INSTRUCTION[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~27_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(7));

-- Location: FF_X49_Y35_N13
\PR_REGISTER_WRITE_ADDR_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(7),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S2(0));

-- Location: FF_X48_Y32_N23
\PR_REGISTER_WRITE_ADDR_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S2(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S3(0));

-- Location: FF_X48_Y32_N25
\PR_REGISTER_WRITE_ADDR_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S3(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S4(0));

-- Location: LCCOMB_X52_Y34_N20
\myreg|REGISTERS_rtl_1_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[1]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(0),
	combout => \myreg|REGISTERS_rtl_1_bypass[1]~feeder_combout\);

-- Location: FF_X52_Y34_N21
\myreg|REGISTERS_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(1));

-- Location: LCCOMB_X52_Y34_N28
\myreg|REGISTERS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~5_combout\ = (\myreg|REGISTERS_rtl_1_bypass\(2) & (\myreg|REGISTERS_rtl_1_bypass\(1) & (\myreg|REGISTERS_rtl_1_bypass\(3) $ (!\myreg|REGISTERS_rtl_1_bypass\(4))))) # (!\myreg|REGISTERS_rtl_1_bypass\(2) & 
-- (!\myreg|REGISTERS_rtl_1_bypass\(1) & (\myreg|REGISTERS_rtl_1_bypass\(3) $ (!\myreg|REGISTERS_rtl_1_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(2),
	datab => \myreg|REGISTERS_rtl_1_bypass\(3),
	datac => \myreg|REGISTERS_rtl_1_bypass\(4),
	datad => \myreg|REGISTERS_rtl_1_bypass\(1),
	combout => \myreg|REGISTERS~5_combout\);

-- Location: LCCOMB_X50_Y35_N24
\PR_INSTRUCTION~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~24_combout\ = (\INSTRUCTION[23]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION[23]~input_o\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~24_combout\);

-- Location: LCCOMB_X50_Y35_N30
\myreg|REGISTERS_rtl_1_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[8]~feeder_combout\ = \PR_INSTRUCTION~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PR_INSTRUCTION~24_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[8]~feeder_combout\);

-- Location: FF_X50_Y35_N31
\myreg|REGISTERS_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[8]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(8));

-- Location: FF_X52_Y34_N1
\myreg|REGISTERS_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PR_INSTRUCTION~25_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(6));

-- Location: IOIBUF_X65_Y0_N8
\INSTRUCTION[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(9),
	o => \INSTRUCTION[9]~input_o\);

-- Location: LCCOMB_X52_Y32_N14
\PR_INSTRUCTION~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~30_combout\ = (\INSTRUCTION[9]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[9]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~30_combout\);

-- Location: FF_X52_Y32_N15
\PR_INSTRUCTION[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~30_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(9));

-- Location: FF_X52_Y32_N17
\PR_REGISTER_WRITE_ADDR_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(9),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S2(2));

-- Location: FF_X47_Y32_N27
\PR_REGISTER_WRITE_ADDR_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S2(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S3(2));

-- Location: FF_X46_Y32_N27
\PR_REGISTER_WRITE_ADDR_S4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S3(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S4(2));

-- Location: LCCOMB_X52_Y34_N16
\myreg|REGISTERS_rtl_1_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[5]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(2),
	combout => \myreg|REGISTERS_rtl_1_bypass[5]~feeder_combout\);

-- Location: FF_X52_Y34_N17
\myreg|REGISTERS_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(5));

-- Location: LCCOMB_X52_Y34_N0
\myreg|REGISTERS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~6_combout\ = (\myreg|REGISTERS_rtl_1_bypass\(7) & (\myreg|REGISTERS_rtl_1_bypass\(8) & (\myreg|REGISTERS_rtl_1_bypass\(6) $ (!\myreg|REGISTERS_rtl_1_bypass\(5))))) # (!\myreg|REGISTERS_rtl_1_bypass\(7) & 
-- (!\myreg|REGISTERS_rtl_1_bypass\(8) & (\myreg|REGISTERS_rtl_1_bypass\(6) $ (!\myreg|REGISTERS_rtl_1_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(7),
	datab => \myreg|REGISTERS_rtl_1_bypass\(8),
	datac => \myreg|REGISTERS_rtl_1_bypass\(6),
	datad => \myreg|REGISTERS_rtl_1_bypass\(5),
	combout => \myreg|REGISTERS~6_combout\);

-- Location: LCCOMB_X52_Y34_N24
\myreg|REGISTERS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~8_combout\ = (\myreg|REGISTERS~7_combout\ & (\myreg|REGISTERS~5_combout\ & \myreg|REGISTERS~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~7_combout\,
	datab => \myreg|REGISTERS~5_combout\,
	datad => \myreg|REGISTERS~6_combout\,
	combout => \myreg|REGISTERS~8_combout\);

-- Location: FF_X50_Y31_N3
\myreg|REGISTERS_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[0]~63_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(11));

-- Location: IOIBUF_X62_Y0_N22
\INSTRUCTION[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(10),
	o => \INSTRUCTION[10]~input_o\);

-- Location: LCCOMB_X52_Y32_N20
\PR_INSTRUCTION~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~29_combout\ = (\INSTRUCTION[10]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTRUCTION[10]~input_o\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~29_combout\);

-- Location: FF_X52_Y32_N21
\PR_INSTRUCTION[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~29_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(10));

-- Location: FF_X46_Y36_N3
\PR_REGISTER_WRITE_ADDR_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(10),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S2(3));

-- Location: FF_X46_Y32_N25
\PR_REGISTER_WRITE_ADDR_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S2(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S3(3));

-- Location: FF_X47_Y32_N23
\PR_REGISTER_WRITE_ADDR_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S3(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S4(3));

-- Location: IOIBUF_X52_Y0_N8
\INSTRUCTION[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(11),
	o => \INSTRUCTION[11]~input_o\);

-- Location: LCCOMB_X48_Y29_N26
\PR_INSTRUCTION~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~28_combout\ = (\INSTRUCTION[11]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \INSTRUCTION[11]~input_o\,
	combout => \PR_INSTRUCTION~28_combout\);

-- Location: FF_X48_Y29_N27
\PR_INSTRUCTION[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~28_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(11));

-- Location: FF_X48_Y29_N1
\PR_REGISTER_WRITE_ADDR_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(11),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S2(4));

-- Location: FF_X47_Y32_N29
\PR_REGISTER_WRITE_ADDR_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S2(4),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S3(4));

-- Location: LCCOMB_X48_Y32_N16
\PR_REGISTER_WRITE_ADDR_S4[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REGISTER_WRITE_ADDR_S4[4]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S3(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S3(4),
	combout => \PR_REGISTER_WRITE_ADDR_S4[4]~feeder_combout\);

-- Location: FF_X48_Y32_N17
\PR_REGISTER_WRITE_ADDR_S4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REGISTER_WRITE_ADDR_S4[4]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S4(4));

-- Location: LCCOMB_X52_Y34_N30
\PR_INSTRUCTION~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~26_combout\ = (\INSTRUCTION[24]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTRUCTION[24]~input_o\,
	datab => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~26_combout\);

-- Location: LCCOMB_X52_Y31_N24
\~QUARTUS_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X49_Y35_N8
\myControl|reg_write_select[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|reg_write_select\(1) = (PR_INSTRUCTION(2) & ((\myControl|Equal15~0_combout\) # ((!PR_INSTRUCTION(5) & \myControl|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(5),
	datab => \myControl|Equal15~0_combout\,
	datac => \myControl|Equal8~0_combout\,
	datad => PR_INSTRUCTION(2),
	combout => \myControl|reg_write_select\(1));

-- Location: FF_X49_Y35_N9
\PR_REG_WRITE_SELECT_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|reg_write_select\(1),
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REG_WRITE_SELECT_S2(1));

-- Location: FF_X48_Y31_N31
\PR_REG_WRITE_SELECT_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REG_WRITE_SELECT_S2(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REG_WRITE_SELECT_S3(1));

-- Location: LCCOMB_X46_Y31_N10
\PR_REG_WRITE_SELECT_S4[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REG_WRITE_SELECT_S4[1]~feeder_combout\ = PR_REG_WRITE_SELECT_S3(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REG_WRITE_SELECT_S3(1),
	combout => \PR_REG_WRITE_SELECT_S4[1]~feeder_combout\);

-- Location: FF_X46_Y31_N11
\PR_REG_WRITE_SELECT_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REG_WRITE_SELECT_S4[1]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REG_WRITE_SELECT_S4(1));

-- Location: IOIBUF_X58_Y0_N8
\RESET~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET,
	o => \RESET~input_o\);

-- Location: LCCOMB_X50_Y32_N26
\myControl|funct3_mux|RESULT[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|funct3_mux|RESULT[1]~0_combout\ = (PR_INSTRUCTION(13) & (!\myControl|Equal15~1_combout\ & \myControl|oparand_2_select~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(13),
	datab => \myControl|Equal15~1_combout\,
	datad => \myControl|oparand_2_select~2_combout\,
	combout => \myControl|funct3_mux|RESULT[1]~0_combout\);

-- Location: FF_X50_Y32_N27
\PR_ALU_SELECT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|funct3_mux|RESULT[1]~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_SELECT(1));

-- Location: LCCOMB_X49_Y31_N10
\myControl|oparand_2_select\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|oparand_2_select~combout\ = (\myControl|oparand_2_select~3_combout\) # ((\myControl|Equal8~1_combout\) # ((PR_INSTRUCTION(2) & \myControl|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|oparand_2_select~3_combout\,
	datab => PR_INSTRUCTION(2),
	datac => \myControl|Equal15~0_combout\,
	datad => \myControl|Equal8~1_combout\,
	combout => \myControl|oparand_2_select~combout\);

-- Location: FF_X49_Y31_N11
PR_OPERAND2_SEL : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|oparand_2_select~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PR_OPERAND2_SEL~q\);

-- Location: LCCOMB_X45_Y33_N14
\oparand2_mux|RESULT[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[4]~27_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(4))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[4]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(4),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[4]~55_combout\,
	combout => \oparand2_mux|RESULT[4]~27_combout\);

-- Location: FF_X50_Y35_N25
\PR_INSTRUCTION[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~24_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(23));

-- Location: LCCOMB_X49_Y35_N26
\myImmediate|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux3~6_combout\ = (\myControl|Equal15~0_combout\ & (\myControl|immediate_select~7_combout\ & (PR_INSTRUCTION(2) $ (!PR_INSTRUCTION(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => PR_INSTRUCTION(3),
	datac => \myControl|Equal15~0_combout\,
	datad => \myControl|immediate_select~7_combout\,
	combout => \myImmediate|Mux3~6_combout\);

-- Location: LCCOMB_X48_Y34_N26
\myImmediate|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux3~3_combout\ = (\myControl|immediate_select~6_combout\ & (\myControl|immediate_select[3]~5_combout\ & !\myControl|immediate_select~7_combout\)) # (!\myControl|immediate_select~6_combout\ & ((\myControl|immediate_select~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|immediate_select~6_combout\,
	datac => \myControl|immediate_select[3]~5_combout\,
	datad => \myControl|immediate_select~7_combout\,
	combout => \myImmediate|Mux3~3_combout\);

-- Location: LCCOMB_X46_Y36_N8
\myImmediate|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux3~4_combout\ = (\myControl|Equal2~0_combout\ & (PR_INSTRUCTION(10))) # (!\myControl|Equal2~0_combout\ & ((\myImmediate|Mux3~6_combout\ & (PR_INSTRUCTION(10))) # (!\myImmediate|Mux3~6_combout\ & ((\myImmediate|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(10),
	datab => \myControl|Equal2~0_combout\,
	datac => \myImmediate|Mux3~6_combout\,
	datad => \myImmediate|Mux3~3_combout\,
	combout => \myImmediate|Mux3~4_combout\);

-- Location: LCCOMB_X48_Y34_N24
\myImmediate|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux3~2_combout\ = (!\myControl|Equal2~0_combout\ & (\myControl|immediate_select~6_combout\ $ (\myControl|immediate_select~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|immediate_select~6_combout\,
	datac => \myControl|Equal2~0_combout\,
	datad => \myControl|immediate_select~7_combout\,
	combout => \myImmediate|Mux3~2_combout\);

-- Location: LCCOMB_X47_Y35_N14
\myImmediate|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux3~5_combout\ = (\myImmediate|Mux3~4_combout\ & (((PR_INSTRUCTION(23)) # (!\myImmediate|Mux3~2_combout\)))) # (!\myImmediate|Mux3~4_combout\ & (PR_INSTRUCTION(14) & ((\myImmediate|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(14),
	datab => PR_INSTRUCTION(23),
	datac => \myImmediate|Mux3~4_combout\,
	datad => \myImmediate|Mux3~2_combout\,
	combout => \myImmediate|Mux3~5_combout\);

-- Location: FF_X47_Y35_N15
\PR_IMMEDIATE_SELECT_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux3~5_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(3));

-- Location: FF_X46_Y32_N19
\PR_REGISTER_WRITE_ADDR_S5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S4(4),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S5(4));

-- Location: LCCOMB_X49_Y35_N2
\myControl|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal12~0_combout\ = (!PR_INSTRUCTION(5) & (!PR_INSTRUCTION(6) & (!PR_INSTRUCTION(3) & !PR_INSTRUCTION(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(5),
	datab => PR_INSTRUCTION(6),
	datac => PR_INSTRUCTION(3),
	datad => PR_INSTRUCTION(4),
	combout => \myControl|Equal12~0_combout\);

-- Location: LCCOMB_X49_Y28_N22
\myControl|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal12~1_combout\ = (!PR_INSTRUCTION(2) & (\myControl|Equal12~0_combout\ & (!PR_INSTRUCTION(1) & !PR_INSTRUCTION(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => \myControl|Equal12~0_combout\,
	datac => PR_INSTRUCTION(1),
	datad => PR_INSTRUCTION(0),
	combout => \myControl|Equal12~1_combout\);

-- Location: LCCOMB_X48_Y28_N28
\PR_REG_WRITE_EN_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REG_WRITE_EN_S2~0_combout\ = (!\myControl|Equal11~0_combout\ & (!\myControl|Equal2~0_combout\ & (!\myBranchSelect|MUX_OUT~0_combout\ & !\myControl|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal11~0_combout\,
	datab => \myControl|Equal2~0_combout\,
	datac => \myBranchSelect|MUX_OUT~0_combout\,
	datad => \myControl|Equal12~1_combout\,
	combout => \PR_REG_WRITE_EN_S2~0_combout\);

-- Location: FF_X48_Y28_N29
PR_REG_WRITE_EN_S2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REG_WRITE_EN_S2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PR_REG_WRITE_EN_S2~q\);

-- Location: LCCOMB_X46_Y32_N22
\PR_REG_WRITE_EN_S3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_REG_WRITE_EN_S3~feeder_combout\ = \PR_REG_WRITE_EN_S2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PR_REG_WRITE_EN_S2~q\,
	combout => \PR_REG_WRITE_EN_S3~feeder_combout\);

-- Location: FF_X46_Y32_N23
PR_REG_WRITE_EN_S3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_REG_WRITE_EN_S3~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PR_REG_WRITE_EN_S3~q\);

-- Location: FF_X46_Y32_N13
PR_REG_WRITE_EN_S4 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PR_REG_WRITE_EN_S3~q\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PR_REG_WRITE_EN_S4~q\);

-- Location: FF_X47_Y32_N5
PR_REG_WRITE_EN_S5 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PR_REG_WRITE_EN_S4~q\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PR_REG_WRITE_EN_S5~q\);

-- Location: FF_X47_Y32_N19
\PR_REGISTER_WRITE_ADDR_S5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S4(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S5(3));

-- Location: FF_X47_Y32_N25
\REG_READ_ADDR2_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(22),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S2(2));

-- Location: FF_X46_Y32_N3
\PR_REGISTER_WRITE_ADDR_S5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S4(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_REGISTER_WRITE_ADDR_S5(2));

-- Location: LCCOMB_X47_Y32_N24
\myStage3Fowarding|OP2_MUX_OUT[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~5_combout\ = (REG_READ_ADDR2_S2(3) & (PR_REGISTER_WRITE_ADDR_S5(3) & (REG_READ_ADDR2_S2(2) $ (!PR_REGISTER_WRITE_ADDR_S5(2))))) # (!REG_READ_ADDR2_S2(3) & (!PR_REGISTER_WRITE_ADDR_S5(3) & (REG_READ_ADDR2_S2(2) $ 
-- (!PR_REGISTER_WRITE_ADDR_S5(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR2_S2(3),
	datab => PR_REGISTER_WRITE_ADDR_S5(3),
	datac => REG_READ_ADDR2_S2(2),
	datad => PR_REGISTER_WRITE_ADDR_S5(2),
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~5_combout\);

-- Location: LCCOMB_X47_Y32_N4
\myStage3Fowarding|OP2_MUX_OUT[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ = (\PR_REG_WRITE_EN_S5~q\ & (\myStage3Fowarding|OP2_MUX_OUT[0]~5_combout\ & (REG_READ_ADDR2_S2(4) $ (!PR_REGISTER_WRITE_ADDR_S5(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR2_S2(4),
	datab => PR_REGISTER_WRITE_ADDR_S5(4),
	datac => \PR_REG_WRITE_EN_S5~q\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~5_combout\,
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\);

-- Location: LCCOMB_X47_Y32_N28
\myStage3Fowarding|always0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~6_combout\ = (\PR_REG_WRITE_EN_S3~q\ & (REG_READ_ADDR2_S2(4) $ (!PR_REGISTER_WRITE_ADDR_S3(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR2_S2(4),
	datac => PR_REGISTER_WRITE_ADDR_S3(4),
	datad => \PR_REG_WRITE_EN_S3~q\,
	combout => \myStage3Fowarding|always0~6_combout\);

-- Location: FF_X52_Y34_N5
\PR_INSTRUCTION[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~22_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(21));

-- Location: FF_X48_Y32_N9
\REG_READ_ADDR2_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(21),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S2(1));

-- Location: FF_X48_Y32_N31
\REG_READ_ADDR2_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(20),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S2(0));

-- Location: LCCOMB_X48_Y32_N28
\myStage3Fowarding|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~4_combout\ = (PR_REGISTER_WRITE_ADDR_S3(0) & (REG_READ_ADDR2_S2(0) & (REG_READ_ADDR2_S2(1) $ (!PR_REGISTER_WRITE_ADDR_S3(1))))) # (!PR_REGISTER_WRITE_ADDR_S3(0) & (!REG_READ_ADDR2_S2(0) & (REG_READ_ADDR2_S2(1) $ 
-- (!PR_REGISTER_WRITE_ADDR_S3(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REGISTER_WRITE_ADDR_S3(0),
	datab => REG_READ_ADDR2_S2(1),
	datac => REG_READ_ADDR2_S2(0),
	datad => PR_REGISTER_WRITE_ADDR_S3(1),
	combout => \myStage3Fowarding|always0~4_combout\);

-- Location: LCCOMB_X47_Y32_N8
\myStage3Fowarding|always0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~7_combout\ = (\myStage3Fowarding|always0~5_combout\ & (\myStage3Fowarding|always0~6_combout\ & \myStage3Fowarding|always0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|always0~5_combout\,
	datab => \myStage3Fowarding|always0~6_combout\,
	datad => \myStage3Fowarding|always0~4_combout\,
	combout => \myStage3Fowarding|always0~7_combout\);

-- Location: LCCOMB_X48_Y32_N26
\myStage3Fowarding|OP2_MUX_OUT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\ = (REG_READ_ADDR2_S2(0) & ((REG_READ_ADDR2_S2(1) $ (PR_REGISTER_WRITE_ADDR_S4(1))) # (!PR_REGISTER_WRITE_ADDR_S4(0)))) # (!REG_READ_ADDR2_S2(0) & ((PR_REGISTER_WRITE_ADDR_S4(0)) # (REG_READ_ADDR2_S2(1) $ 
-- (PR_REGISTER_WRITE_ADDR_S4(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR2_S2(0),
	datab => PR_REGISTER_WRITE_ADDR_S4(0),
	datac => REG_READ_ADDR2_S2(1),
	datad => PR_REGISTER_WRITE_ADDR_S4(1),
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\);

-- Location: LCCOMB_X52_Y34_N2
\PR_INSTRUCTION[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION[24]~feeder_combout\ = \PR_INSTRUCTION~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PR_INSTRUCTION~26_combout\,
	combout => \PR_INSTRUCTION[24]~feeder_combout\);

-- Location: FF_X52_Y34_N3
\PR_INSTRUCTION[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION[24]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(24));

-- Location: FF_X47_Y32_N31
\REG_READ_ADDR2_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(24),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S2(4));

-- Location: LCCOMB_X47_Y32_N30
\myStage3Fowarding|OP2_MUX_OUT[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~2_combout\ = (REG_READ_ADDR2_S2(4) $ (PR_REGISTER_WRITE_ADDR_S4(4))) # (!\PR_REG_WRITE_EN_S4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_REG_WRITE_EN_S4~q\,
	datac => REG_READ_ADDR2_S2(4),
	datad => PR_REGISTER_WRITE_ADDR_S4(4),
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~2_combout\);

-- Location: LCCOMB_X47_Y32_N20
\myStage3Fowarding|OP2_MUX_OUT[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~3_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\) # (\myStage3Fowarding|OP2_MUX_OUT[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\,
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~2_combout\,
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~3_combout\);

-- Location: LCCOMB_X47_Y32_N0
\myStage3Fowarding|OP2_MUX_OUT[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ = (!\myStage3Fowarding|always0~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & \myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\)) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\,
	datac => \myStage3Fowarding|always0~7_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~3_combout\,
	combout => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\);

-- Location: LCCOMB_X50_Y28_N8
\PC_PLUS_4[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[5]~7_combout\ = (\PC[5]~reg0_q\ & (!\PC_PLUS_4[4]~6\)) # (!\PC[5]~reg0_q\ & ((\PC_PLUS_4[4]~6\) # (GND)))
-- \PC_PLUS_4[5]~8\ = CARRY((!\PC_PLUS_4[4]~6\) # (!\PC[5]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[5]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[4]~6\,
	combout => \PC_PLUS_4[5]~7_combout\,
	cout => \PC_PLUS_4[5]~8\);

-- Location: LCCOMB_X50_Y28_N10
\PC_PLUS_4[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[6]~9_combout\ = (\PC[6]~reg0_q\ & (\PC_PLUS_4[5]~8\ $ (GND))) # (!\PC[6]~reg0_q\ & (!\PC_PLUS_4[5]~8\ & VCC))
-- \PC_PLUS_4[6]~10\ = CARRY((\PC[6]~reg0_q\ & !\PC_PLUS_4[5]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[6]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[5]~8\,
	combout => \PC_PLUS_4[6]~9_combout\,
	cout => \PC_PLUS_4[6]~10\);

-- Location: LCCOMB_X50_Y28_N12
\PC_PLUS_4[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[7]~11_combout\ = (\PC[7]~reg0_q\ & (!\PC_PLUS_4[6]~10\)) # (!\PC[7]~reg0_q\ & ((\PC_PLUS_4[6]~10\) # (GND)))
-- \PC_PLUS_4[7]~12\ = CARRY((!\PC_PLUS_4[6]~10\) # (!\PC[7]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[7]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[6]~10\,
	combout => \PC_PLUS_4[7]~11_combout\,
	cout => \PC_PLUS_4[7]~12\);

-- Location: LCCOMB_X50_Y28_N14
\PC_PLUS_4[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[8]~13_combout\ = (\PC[8]~reg0_q\ & (\PC_PLUS_4[7]~12\ $ (GND))) # (!\PC[8]~reg0_q\ & (!\PC_PLUS_4[7]~12\ & VCC))
-- \PC_PLUS_4[8]~14\ = CARRY((\PC[8]~reg0_q\ & !\PC_PLUS_4[7]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[8]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[7]~12\,
	combout => \PC_PLUS_4[8]~13_combout\,
	cout => \PC_PLUS_4[8]~14\);

-- Location: LCCOMB_X50_Y28_N16
\PC_PLUS_4[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[9]~15_combout\ = (\PC[9]~reg0_q\ & (!\PC_PLUS_4[8]~14\)) # (!\PC[9]~reg0_q\ & ((\PC_PLUS_4[8]~14\) # (GND)))
-- \PC_PLUS_4[9]~16\ = CARRY((!\PC_PLUS_4[8]~14\) # (!\PC[9]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[9]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[8]~14\,
	combout => \PC_PLUS_4[9]~15_combout\,
	cout => \PC_PLUS_4[9]~16\);

-- Location: LCCOMB_X46_Y36_N4
\myImmediate|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux1~0_combout\ = (\myControl|Equal2~0_combout\ & (PR_INSTRUCTION(8))) # (!\myControl|Equal2~0_combout\ & ((\myImmediate|Mux3~6_combout\ & (PR_INSTRUCTION(8))) # (!\myImmediate|Mux3~6_combout\ & ((\myImmediate|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(8),
	datab => \myControl|Equal2~0_combout\,
	datac => \myImmediate|Mux3~6_combout\,
	datad => \myImmediate|Mux3~3_combout\,
	combout => \myImmediate|Mux1~0_combout\);

-- Location: LCCOMB_X43_Y35_N24
\myImmediate|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux1~1_combout\ = (\myImmediate|Mux3~2_combout\ & ((\myImmediate|Mux1~0_combout\ & ((PR_INSTRUCTION(21)))) # (!\myImmediate|Mux1~0_combout\ & (PR_INSTRUCTION(12))))) # (!\myImmediate|Mux3~2_combout\ & (((\myImmediate|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(12),
	datab => \myImmediate|Mux3~2_combout\,
	datac => PR_INSTRUCTION(21),
	datad => \myImmediate|Mux1~0_combout\,
	combout => \myImmediate|Mux1~1_combout\);

-- Location: FF_X43_Y35_N25
\PR_IMMEDIATE_SELECT_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux1~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(1));

-- Location: LCCOMB_X47_Y32_N12
\myStage3Fowarding|OP2_MUX_OUT[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ = (\myStage3Fowarding|always0~7_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ & \myStage3Fowarding|OP2_MUX_OUT[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\,
	datac => \myStage3Fowarding|always0~7_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~3_combout\,
	combout => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\);

-- Location: FF_X43_Y35_N5
\PR_ALU_OUT_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux30~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(1));

-- Location: LCCOMB_X43_Y35_N28
\oparand2_mux_haz|RESULT[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[1]~60_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\regWriteSelMUX|RESULT[1]~61_combout\) # (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (PR_DATA_2_S2(1) & 
-- ((!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(1),
	datab => \regWriteSelMUX|RESULT[1]~61_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[1]~60_combout\);

-- Location: LCCOMB_X43_Y35_N2
\oparand2_mux_haz|RESULT[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[1]~61_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[1]~60_combout\ & (REG_WRITE_DATA_S5(1))) # (!\oparand2_mux_haz|RESULT[1]~60_combout\ & ((PR_ALU_OUT_S3(1)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[1]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(1),
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datac => PR_ALU_OUT_S3(1),
	datad => \oparand2_mux_haz|RESULT[1]~60_combout\,
	combout => \oparand2_mux_haz|RESULT[1]~61_combout\);

-- Location: LCCOMB_X43_Y35_N8
\oparand2_mux|RESULT[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[1]~30_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(1))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[1]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(1),
	datad => \oparand2_mux_haz|RESULT[1]~61_combout\,
	combout => \oparand2_mux|RESULT[1]~30_combout\);

-- Location: LCCOMB_X47_Y27_N2
\PR_PC_S1[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[19]~feeder_combout\ = \PC[19]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[19]~reg0_q\,
	combout => \PR_PC_S1[19]~feeder_combout\);

-- Location: FF_X47_Y27_N3
\PR_PC_S1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[19]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(19));

-- Location: FF_X46_Y28_N27
\PR_PC_S2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(19),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(19));

-- Location: IOIBUF_X54_Y0_N8
\INSTRUCTION[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(19),
	o => \INSTRUCTION[19]~input_o\);

-- Location: LCCOMB_X50_Y34_N30
\PR_INSTRUCTION~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~4_combout\ = (\INSTRUCTION[19]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTRUCTION[19]~input_o\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~4_combout\);

-- Location: LCCOMB_X50_Y34_N20
\PR_INSTRUCTION[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION[19]~feeder_combout\ = \PR_INSTRUCTION~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PR_INSTRUCTION~4_combout\,
	combout => \PR_INSTRUCTION[19]~feeder_combout\);

-- Location: FF_X50_Y34_N21
\PR_INSTRUCTION[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION[19]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(19));

-- Location: FF_X46_Y32_N29
\REG_READ_ADDR1_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(19),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR1_S2(4));

-- Location: IOIBUF_X60_Y0_N1
\INSTRUCTION[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(17),
	o => \INSTRUCTION[17]~input_o\);

-- Location: LCCOMB_X52_Y32_N18
\PR_INSTRUCTION~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~2_combout\ = (\INSTRUCTION[17]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[17]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~2_combout\);

-- Location: LCCOMB_X52_Y32_N12
\PR_INSTRUCTION[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION[17]~feeder_combout\ = \PR_INSTRUCTION~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PR_INSTRUCTION~2_combout\,
	combout => \PR_INSTRUCTION[17]~feeder_combout\);

-- Location: FF_X52_Y32_N13
\PR_INSTRUCTION[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION[17]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(17));

-- Location: FF_X46_Y32_N7
\REG_READ_ADDR1_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(17),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR1_S2(2));

-- Location: LCCOMB_X46_Y32_N2
\myStage3Fowarding|OP1_MUX_OUT[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[1]~5_combout\ = (REG_READ_ADDR1_S2(3) & (PR_REGISTER_WRITE_ADDR_S5(3) & (REG_READ_ADDR1_S2(2) $ (!PR_REGISTER_WRITE_ADDR_S5(2))))) # (!REG_READ_ADDR1_S2(3) & (!PR_REGISTER_WRITE_ADDR_S5(3) & (REG_READ_ADDR1_S2(2) $ 
-- (!PR_REGISTER_WRITE_ADDR_S5(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR1_S2(3),
	datab => REG_READ_ADDR1_S2(2),
	datac => PR_REGISTER_WRITE_ADDR_S5(2),
	datad => PR_REGISTER_WRITE_ADDR_S5(3),
	combout => \myStage3Fowarding|OP1_MUX_OUT[1]~5_combout\);

-- Location: LCCOMB_X46_Y32_N18
\myStage3Fowarding|OP1_MUX_OUT[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ = (\PR_REG_WRITE_EN_S5~q\ & (\myStage3Fowarding|OP1_MUX_OUT[1]~5_combout\ & (REG_READ_ADDR1_S2(4) $ (!PR_REGISTER_WRITE_ADDR_S5(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_REG_WRITE_EN_S5~q\,
	datab => REG_READ_ADDR1_S2(4),
	datac => PR_REGISTER_WRITE_ADDR_S5(4),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~5_combout\,
	combout => \myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\);

-- Location: IOIBUF_X54_Y0_N22
\INSTRUCTION[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(18),
	o => \INSTRUCTION[18]~input_o\);

-- Location: LCCOMB_X50_Y30_N18
\PR_INSTRUCTION~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~3_combout\ = (\INSTRUCTION[18]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[18]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~3_combout\);

-- Location: LCCOMB_X50_Y30_N8
\PR_INSTRUCTION[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION[18]~feeder_combout\ = \PR_INSTRUCTION~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PR_INSTRUCTION~3_combout\,
	combout => \PR_INSTRUCTION[18]~feeder_combout\);

-- Location: FF_X50_Y30_N9
\PR_INSTRUCTION[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION[18]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(18));

-- Location: FF_X46_Y32_N17
\REG_READ_ADDR1_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(18),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR1_S2(3));

-- Location: LCCOMB_X46_Y32_N16
\myStage3Fowarding|OP1_MUX_OUT[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[0]~1_combout\ = (PR_REGISTER_WRITE_ADDR_S4(2) & ((REG_READ_ADDR1_S2(3) $ (PR_REGISTER_WRITE_ADDR_S4(3))) # (!REG_READ_ADDR1_S2(2)))) # (!PR_REGISTER_WRITE_ADDR_S4(2) & ((REG_READ_ADDR1_S2(2)) # (REG_READ_ADDR1_S2(3) $ 
-- (PR_REGISTER_WRITE_ADDR_S4(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REGISTER_WRITE_ADDR_S4(2),
	datab => REG_READ_ADDR1_S2(2),
	datac => REG_READ_ADDR1_S2(3),
	datad => PR_REGISTER_WRITE_ADDR_S4(3),
	combout => \myStage3Fowarding|OP1_MUX_OUT[0]~1_combout\);

-- Location: LCCOMB_X46_Y32_N6
\myStage3Fowarding|OP1_MUX_OUT[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[0]~2_combout\ = (REG_READ_ADDR1_S2(4) $ (PR_REGISTER_WRITE_ADDR_S4(4))) # (!\PR_REG_WRITE_EN_S4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_REG_WRITE_EN_S4~q\,
	datab => REG_READ_ADDR1_S2(4),
	datad => PR_REGISTER_WRITE_ADDR_S4(4),
	combout => \myStage3Fowarding|OP1_MUX_OUT[0]~2_combout\);

-- Location: LCCOMB_X46_Y32_N26
\myStage3Fowarding|OP1_MUX_OUT[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~0_combout\) # ((\myStage3Fowarding|OP1_MUX_OUT[0]~1_combout\) # (\myStage3Fowarding|OP1_MUX_OUT[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~0_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~1_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~2_combout\,
	combout => \myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\);

-- Location: IOIBUF_X60_Y73_N8
\INSTRUCTION[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(16),
	o => \INSTRUCTION[16]~input_o\);

-- Location: LCCOMB_X50_Y35_N22
\PR_INSTRUCTION~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~1_combout\ = (\INSTRUCTION[16]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[16]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~1_combout\);

-- Location: FF_X50_Y35_N23
\PR_INSTRUCTION[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(16));

-- Location: FF_X46_Y32_N11
\REG_READ_ADDR1_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(16),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR1_S2(1));

-- Location: LCCOMB_X46_Y32_N8
\myStage3Fowarding|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~0_combout\ = (REG_READ_ADDR1_S2(0) & (PR_REGISTER_WRITE_ADDR_S3(0) & (REG_READ_ADDR1_S2(1) $ (!PR_REGISTER_WRITE_ADDR_S3(1))))) # (!REG_READ_ADDR1_S2(0) & (!PR_REGISTER_WRITE_ADDR_S3(0) & (REG_READ_ADDR1_S2(1) $ 
-- (!PR_REGISTER_WRITE_ADDR_S3(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR1_S2(0),
	datab => REG_READ_ADDR1_S2(1),
	datac => PR_REGISTER_WRITE_ADDR_S3(1),
	datad => PR_REGISTER_WRITE_ADDR_S3(0),
	combout => \myStage3Fowarding|always0~0_combout\);

-- Location: LCCOMB_X46_Y32_N24
\myStage3Fowarding|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~1_combout\ = (REG_READ_ADDR1_S2(3) & (PR_REGISTER_WRITE_ADDR_S3(3) & (REG_READ_ADDR1_S2(2) $ (!PR_REGISTER_WRITE_ADDR_S3(2))))) # (!REG_READ_ADDR1_S2(3) & (!PR_REGISTER_WRITE_ADDR_S3(3) & (REG_READ_ADDR1_S2(2) $ 
-- (!PR_REGISTER_WRITE_ADDR_S3(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_READ_ADDR1_S2(3),
	datab => REG_READ_ADDR1_S2(2),
	datac => PR_REGISTER_WRITE_ADDR_S3(3),
	datad => PR_REGISTER_WRITE_ADDR_S3(2),
	combout => \myStage3Fowarding|always0~1_combout\);

-- Location: LCCOMB_X46_Y32_N20
\myStage3Fowarding|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|always0~3_combout\ = (\myStage3Fowarding|always0~2_combout\ & (\myStage3Fowarding|always0~0_combout\ & \myStage3Fowarding|always0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|always0~2_combout\,
	datab => \myStage3Fowarding|always0~0_combout\,
	datad => \myStage3Fowarding|always0~1_combout\,
	combout => \myStage3Fowarding|always0~3_combout\);

-- Location: LCCOMB_X46_Y32_N0
\myStage3Fowarding|OP1_MUX_OUT[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ = (\myStage3Fowarding|always0~3_combout\) # ((\myStage3Fowarding|OP1_MUX_OUT[1]~4_combout\ & (\myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & \myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~4_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\,
	datad => \myStage3Fowarding|always0~3_combout\,
	combout => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\);

-- Location: LCCOMB_X48_Y28_N22
\PR_PC_S3[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S3[19]~feeder_combout\ = PR_PC_S2(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => PR_PC_S2(19),
	combout => \PR_PC_S3[19]~feeder_combout\);

-- Location: FF_X48_Y28_N23
\PR_PC_S3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S3[19]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(19));

-- Location: FF_X46_Y28_N11
\PR_PC_S4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(19),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(19));

-- Location: LCCOMB_X40_Y34_N26
\myAlu|Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~18_combout\ = (PR_ALU_SELECT(4) & ((PR_ALU_SELECT(3)) # ((PR_ALU_SELECT(1)) # (PR_ALU_SELECT(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(3),
	datab => PR_ALU_SELECT(1),
	datac => PR_ALU_SELECT(2),
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Mux15~18_combout\);

-- Location: LCCOMB_X46_Y28_N4
\myAlu|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux12~6_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux12~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux12~5_combout\,
	combout => \myAlu|Mux12~6_combout\);

-- Location: FF_X46_Y28_N5
\PR_ALU_OUT_S3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux12~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(19));

-- Location: FF_X46_Y28_N21
\PR_ALU_OUT_S4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(19),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(19));

-- Location: LCCOMB_X46_Y28_N20
\regWriteSelMUX|RESULT[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[19]~24_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(19)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(19),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(19),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[19]~24_combout\);

-- Location: LCCOMB_X46_Y28_N10
\regWriteSelMUX|RESULT[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[19]~25_combout\ = (\regWriteSelMUX|RESULT[19]~24_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(19),
	datad => \regWriteSelMUX|RESULT[19]~24_combout\,
	combout => \regWriteSelMUX|RESULT[19]~25_combout\);

-- Location: FF_X46_Y28_N29
\REG_WRITE_DATA_S5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[19]~25_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(19));

-- Location: LCCOMB_X50_Y35_N20
\myreg|REGISTERS_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[1]~feeder_combout\ = PR_REGISTER_WRITE_ADDR_S4(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_REGISTER_WRITE_ADDR_S4(0),
	combout => \myreg|REGISTERS_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X50_Y35_N21
\myreg|REGISTERS_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(1));

-- Location: FF_X50_Y35_N17
\myreg|REGISTERS_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PR_INSTRUCTION~1_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(4));

-- Location: IOIBUF_X58_Y73_N22
\INSTRUCTION[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(15),
	o => \INSTRUCTION[15]~input_o\);

-- Location: LCCOMB_X50_Y35_N12
\PR_INSTRUCTION~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~0_combout\ = (\INSTRUCTION[15]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[15]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~0_combout\);

-- Location: LCCOMB_X50_Y35_N2
\myreg|REGISTERS_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[2]~feeder_combout\ = \PR_INSTRUCTION~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PR_INSTRUCTION~0_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X50_Y35_N3
\myreg|REGISTERS_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[2]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(2));

-- Location: LCCOMB_X50_Y35_N16
\myreg|REGISTERS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~0_combout\ = (\myreg|REGISTERS_rtl_0_bypass\(3) & (\myreg|REGISTERS_rtl_0_bypass\(4) & (\myreg|REGISTERS_rtl_0_bypass\(1) $ (!\myreg|REGISTERS_rtl_0_bypass\(2))))) # (!\myreg|REGISTERS_rtl_0_bypass\(3) & 
-- (!\myreg|REGISTERS_rtl_0_bypass\(4) & (\myreg|REGISTERS_rtl_0_bypass\(1) $ (!\myreg|REGISTERS_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(3),
	datab => \myreg|REGISTERS_rtl_0_bypass\(1),
	datac => \myreg|REGISTERS_rtl_0_bypass\(4),
	datad => \myreg|REGISTERS_rtl_0_bypass\(2),
	combout => \myreg|REGISTERS~0_combout\);

-- Location: FF_X50_Y33_N29
\myreg|REGISTERS_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_REGISTER_WRITE_ADDR_S4(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(9));

-- Location: FF_X50_Y34_N31
\myreg|REGISTERS_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~4_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(10));

-- Location: LCCOMB_X50_Y33_N28
\myreg|REGISTERS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~2_combout\ = (\myreg|REGISTERS_rtl_0_bypass\(0) & (\myreg|REGISTERS_rtl_0_bypass\(9) $ (!\myreg|REGISTERS_rtl_0_bypass\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(0),
	datac => \myreg|REGISTERS_rtl_0_bypass\(9),
	datad => \myreg|REGISTERS_rtl_0_bypass\(10),
	combout => \myreg|REGISTERS~2_combout\);

-- Location: LCCOMB_X50_Y33_N30
\myreg|REGISTERS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~3_combout\ = (\myreg|REGISTERS~1_combout\ & (\myreg|REGISTERS~0_combout\ & \myreg|REGISTERS~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~1_combout\,
	datac => \myreg|REGISTERS~0_combout\,
	datad => \myreg|REGISTERS~2_combout\,
	combout => \myreg|REGISTERS~3_combout\);

-- Location: LCCOMB_X40_Y34_N16
\myAlu|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~6_combout\ = (\myAlu|Mux29~5_combout\ & (PR_ALU_SELECT(0) & (PR_ALU_SELECT(2) $ (PR_ALU_SELECT(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~5_combout\,
	datab => PR_ALU_SELECT(0),
	datac => PR_ALU_SELECT(2),
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Mux29~6_combout\);

-- Location: IOIBUF_X65_Y73_N8
\INSTRUCTION[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(26),
	o => \INSTRUCTION[26]~input_o\);

-- Location: LCCOMB_X50_Y34_N0
\PR_INSTRUCTION~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~17_combout\ = (\INSTRUCTION[26]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[26]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~17_combout\);

-- Location: FF_X50_Y34_N1
\PR_INSTRUCTION[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~17_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(26));

-- Location: LCCOMB_X50_Y34_N24
\myControl|Equal9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal9~2_combout\ = (\myControl|Equal8~0_combout\ & (!PR_INSTRUCTION(2) & (\myControl|Equal9~1_combout\ & !PR_INSTRUCTION(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal8~0_combout\,
	datab => PR_INSTRUCTION(2),
	datac => \myControl|Equal9~1_combout\,
	datad => PR_INSTRUCTION(26),
	combout => \myControl|Equal9~2_combout\);

-- Location: LCCOMB_X49_Y31_N16
\myControl|alu_signal[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|alu_signal\(3) = (\myControl|Equal8~1_combout\) # ((\myControl|Equal9~0_combout\ & (!PR_INSTRUCTION(30) & \myControl|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal9~0_combout\,
	datab => \myControl|Equal8~1_combout\,
	datac => PR_INSTRUCTION(30),
	datad => \myControl|Equal9~2_combout\,
	combout => \myControl|alu_signal\(3));

-- Location: FF_X49_Y31_N17
\PR_ALU_SELECT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|alu_signal\(3),
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_SELECT(3));

-- Location: LCCOMB_X40_Y34_N20
\myAlu|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~2_combout\ = (PR_ALU_SELECT(3) & !PR_ALU_SELECT(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => PR_ALU_SELECT(3),
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Mux29~2_combout\);

-- Location: LCCOMB_X40_Y34_N14
\myAlu|Mux29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~16_combout\ = (!PR_ALU_SELECT(4) & PR_ALU_SELECT(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_ALU_SELECT(4),
	datad => PR_ALU_SELECT(0),
	combout => \myAlu|Mux29~16_combout\);

-- Location: LCCOMB_X40_Y34_N12
\myAlu|Mux29~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~17_combout\ = (\myAlu|Mux29~2_combout\ & (((PR_ALU_SELECT(1))))) # (!\myAlu|Mux29~2_combout\ & (\myAlu|Add0~3_combout\ & (!\myAlu|Mux29~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~3_combout\,
	datab => \myAlu|Mux29~2_combout\,
	datac => \myAlu|Mux29~16_combout\,
	datad => PR_ALU_SELECT(1),
	combout => \myAlu|Mux29~17_combout\);

-- Location: LCCOMB_X50_Y32_N22
\myAlu|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~3_combout\ = (PR_ALU_SELECT(1) & PR_ALU_SELECT(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(1),
	datac => PR_ALU_SELECT(2),
	combout => \myAlu|Mux29~3_combout\);

-- Location: LCCOMB_X42_Y28_N28
\Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux29~20_combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[2]~1_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_PLUS_4[2]~1_combout\,
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myAlu|Mux29~20_combout\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \Add0~50_combout\);

-- Location: LCCOMB_X42_Y28_N8
\PC[2]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[2]~reg0feeder_combout\ = \Add0~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~50_combout\,
	combout => \PC[2]~reg0feeder_combout\);

-- Location: LCCOMB_X50_Y29_N28
\PC[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[10]~4_combout\ = (\RESET~input_o\) # ((!\INS_CACHE_BUSY_WAIT~input_o\ & !\DATA_CACHE_BUSY_WAIT~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~input_o\,
	datac => \INS_CACHE_BUSY_WAIT~input_o\,
	datad => \DATA_CACHE_BUSY_WAIT~input_o\,
	combout => \PC[10]~4_combout\);

-- Location: FF_X42_Y28_N9
\PC[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[2]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[2]~reg0_q\);

-- Location: LCCOMB_X52_Y28_N22
\PR_PC_S1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[2]~feeder_combout\ = \PC[2]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[2]~reg0_q\,
	combout => \PR_PC_S1[2]~feeder_combout\);

-- Location: FF_X52_Y28_N23
\PR_PC_S1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[2]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(2));

-- Location: FF_X45_Y35_N27
\PR_PC_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(2));

-- Location: FF_X45_Y35_N17
\REG_WRITE_DATA_S5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[2]~59_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(2));

-- Location: FF_X46_Y33_N31
\PR_PC_S3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(5),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(5));

-- Location: FF_X46_Y33_N27
\PR_PC_S4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(5),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(5));

-- Location: IOIBUF_X0_Y33_N15
\DATA_CACHE_READ_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(5),
	o => \DATA_CACHE_READ_DATA[5]~input_o\);

-- Location: FF_X46_Y33_N5
\PR_DATA_CACHE_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[5]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(5));

-- Location: FF_X41_Y35_N7
\PR_ALU_OUT_S3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myAlu|Mux26~11_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(5));

-- Location: FF_X46_Y33_N25
\PR_ALU_OUT_S4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(5),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(5));

-- Location: LCCOMB_X46_Y33_N24
\regWriteSelMUX|RESULT[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[5]~52_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(5)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_DATA_CACHE_OUT(5),
	datac => PR_ALU_OUT_S4(5),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[5]~52_combout\);

-- Location: LCCOMB_X46_Y33_N26
\regWriteSelMUX|RESULT[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[5]~53_combout\ = (\regWriteSelMUX|RESULT[5]~52_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(5),
	datad => \regWriteSelMUX|RESULT[5]~52_combout\,
	combout => \regWriteSelMUX|RESULT[5]~53_combout\);

-- Location: LCCOMB_X48_Y28_N0
\PR_PC_S1[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[21]~feeder_combout\ = \PC[21]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[21]~reg0_q\,
	combout => \PR_PC_S1[21]~feeder_combout\);

-- Location: FF_X48_Y28_N1
\PR_PC_S1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[21]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(21));

-- Location: FF_X47_Y28_N29
\PR_PC_S2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(21),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(21));

-- Location: LCCOMB_X49_Y30_N12
\myImmediate|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux31~2_combout\ = (PR_INSTRUCTION(31) & ((\myControl|immediate_select[3]~5_combout\) # ((!\myControl|Equal2~0_combout\ & !\myImmediate|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal2~0_combout\,
	datab => PR_INSTRUCTION(31),
	datac => \myControl|immediate_select[3]~5_combout\,
	datad => \myImmediate|Mux31~3_combout\,
	combout => \myImmediate|Mux31~2_combout\);

-- Location: FF_X45_Y29_N15
\PR_IMMEDIATE_SELECT_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myImmediate|Mux31~2_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(31));

-- Location: FF_X48_Y35_N11
\myreg|REGISTERS_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[2]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(13));

-- Location: LCCOMB_X48_Y35_N10
\myreg|REGISTERS~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~67_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(13)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a2\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(13),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~67_combout\);

-- Location: FF_X45_Y35_N29
\PR_DATA_2_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~67_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(2));

-- Location: LCCOMB_X45_Y35_N28
\oparand2_mux_haz|RESULT[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[2]~58_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(2))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(2),
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_2_S2(2),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[2]~58_combout\);

-- Location: LCCOMB_X45_Y35_N6
\oparand2_mux_haz|RESULT[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[2]~59_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[2]~58_combout\ & ((REG_WRITE_DATA_S5(2)))) # (!\oparand2_mux_haz|RESULT[2]~58_combout\ & (\regWriteSelMUX|RESULT[2]~59_combout\)))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[2]~59_combout\,
	datab => REG_WRITE_DATA_S5(2),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[2]~58_combout\,
	combout => \oparand2_mux_haz|RESULT[2]~59_combout\);

-- Location: LCCOMB_X45_Y35_N20
\myAlu|ShiftLeft0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~114_combout\ = (!\oparand2_mux|RESULT[1]~30_combout\ & ((\PR_OPERAND2_SEL~q\ & (!PR_IMMEDIATE_SELECT_OUT(2))) # (!\PR_OPERAND2_SEL~q\ & ((!\oparand2_mux_haz|RESULT[2]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(2),
	datab => \oparand2_mux_haz|RESULT[2]~59_combout\,
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X46_Y32_N30
\myStage3Fowarding|OP1_MUX_OUT[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ = (!\myStage3Fowarding|always0~3_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~4_combout\ & \myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~4_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\,
	datad => \myStage3Fowarding|always0~3_combout\,
	combout => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\);

-- Location: FF_X45_Y33_N7
\REG_WRITE_DATA_S5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[4]~55_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(4));

-- Location: FF_X41_Y35_N29
\PR_ALU_OUT_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myAlu|Mux27~6_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(4));

-- Location: LCCOMB_X45_Y33_N28
\oparand1_mux_haz|RESULT[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[4]~54_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((PR_ALU_OUT_S3(4)) # (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (PR_DATA_1_S2(4) & 
-- ((!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(4),
	datab => PR_ALU_OUT_S3(4),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[4]~54_combout\);

-- Location: LCCOMB_X45_Y33_N6
\oparand1_mux_haz|RESULT[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[4]~55_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[4]~54_combout\ & ((REG_WRITE_DATA_S5(4)))) # (!\oparand1_mux_haz|RESULT[4]~54_combout\ & (\regWriteSelMUX|RESULT[4]~55_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[4]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[4]~55_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => REG_WRITE_DATA_S5(4),
	datad => \oparand1_mux_haz|RESULT[4]~54_combout\,
	combout => \oparand1_mux_haz|RESULT[4]~55_combout\);

-- Location: LCCOMB_X45_Y33_N4
\oparand1_mux|RESULT[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[4]~27_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(4))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[4]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(4),
	datad => \oparand1_mux_haz|RESULT[4]~55_combout\,
	combout => \oparand1_mux|RESULT[4]~27_combout\);

-- Location: FF_X45_Y32_N29
\REG_WRITE_DATA_S5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[6]~51_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(6));

-- Location: FF_X49_Y32_N7
\myreg|REGISTERS_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[6]~51_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(17));

-- Location: LCCOMB_X49_Y32_N6
\myreg|REGISTERS~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~58_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(17)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a6\,
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(17),
	combout => \myreg|REGISTERS~58_combout\);

-- Location: FF_X45_Y32_N17
\PR_DATA_1_S2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~58_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(6));

-- Location: FF_X45_Y32_N15
\PR_ALU_OUT_S3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux25~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(6));

-- Location: LCCOMB_X45_Y32_N16
\oparand1_mux_haz|RESULT[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[6]~50_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(6)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (PR_DATA_1_S2(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => PR_DATA_1_S2(6),
	datad => PR_ALU_OUT_S3(6),
	combout => \oparand1_mux_haz|RESULT[6]~50_combout\);

-- Location: LCCOMB_X45_Y32_N28
\oparand1_mux_haz|RESULT[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[6]~51_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[6]~50_combout\ & ((REG_WRITE_DATA_S5(6)))) # (!\oparand1_mux_haz|RESULT[6]~50_combout\ & (\regWriteSelMUX|RESULT[6]~51_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[6]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[6]~51_combout\,
	datac => REG_WRITE_DATA_S5(6),
	datad => \oparand1_mux_haz|RESULT[6]~50_combout\,
	combout => \oparand1_mux_haz|RESULT[6]~51_combout\);

-- Location: LCCOMB_X45_Y32_N22
\oparand1_mux|RESULT[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[6]~25_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(6))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[6]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(6),
	datad => \oparand1_mux_haz|RESULT[6]~51_combout\,
	combout => \oparand1_mux|RESULT[6]~25_combout\);

-- Location: LCCOMB_X49_Y35_N22
\myImmediate|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux0~0_combout\ = (\myControl|Equal2~0_combout\ & (((PR_INSTRUCTION(9))))) # (!\myControl|Equal2~0_combout\ & ((\myImmediate|Mux3~6_combout\ & ((PR_INSTRUCTION(9)))) # (!\myImmediate|Mux3~6_combout\ & (\myImmediate|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux3~3_combout\,
	datab => \myControl|Equal2~0_combout\,
	datac => \myImmediate|Mux3~6_combout\,
	datad => PR_INSTRUCTION(9),
	combout => \myImmediate|Mux0~0_combout\);

-- Location: LCCOMB_X45_Y35_N30
\myImmediate|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux0~1_combout\ = (\myImmediate|Mux3~2_combout\ & ((\myImmediate|Mux0~0_combout\ & ((PR_INSTRUCTION(22)))) # (!\myImmediate|Mux0~0_combout\ & (PR_INSTRUCTION(13))))) # (!\myImmediate|Mux3~2_combout\ & (((\myImmediate|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux3~2_combout\,
	datab => PR_INSTRUCTION(13),
	datac => \myImmediate|Mux0~0_combout\,
	datad => PR_INSTRUCTION(22),
	combout => \myImmediate|Mux0~1_combout\);

-- Location: FF_X45_Y35_N31
\PR_IMMEDIATE_SELECT_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux0~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(2));

-- Location: LCCOMB_X45_Y35_N12
\oparand2_mux|RESULT[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[2]~29_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(2))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[2]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(2),
	datad => \oparand2_mux_haz|RESULT[2]~59_combout\,
	combout => \oparand2_mux|RESULT[2]~29_combout\);

-- Location: LCCOMB_X38_Y33_N8
\myAlu|ShiftRight0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~95_combout\ = (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand2_mux|RESULT[3]~28_combout\ & (!\oparand2_mux|RESULT[0]~31_combout\ & !\oparand2_mux|RESULT[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|ShiftRight0~95_combout\);

-- Location: LCCOMB_X39_Y34_N16
\myAlu|ShiftRight0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~97_combout\ = (\myAlu|ShiftRight0~96_combout\ & (((\myAlu|ShiftRight0~95_combout\ & \oparand1_mux|RESULT[31]~0_combout\)) # (!\oparand2_mux|RESULT[3]~28_combout\))) # (!\myAlu|ShiftRight0~96_combout\ & (\myAlu|ShiftRight0~95_combout\ & 
-- ((\oparand1_mux|RESULT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~96_combout\,
	datab => \myAlu|ShiftRight0~95_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \oparand1_mux|RESULT[31]~0_combout\,
	combout => \myAlu|ShiftRight0~97_combout\);

-- Location: LCCOMB_X50_Y28_N18
\PC_PLUS_4[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[10]~17_combout\ = (\PC[10]~reg0_q\ & (\PC_PLUS_4[9]~16\ $ (GND))) # (!\PC[10]~reg0_q\ & (!\PC_PLUS_4[9]~16\ & VCC))
-- \PC_PLUS_4[10]~18\ = CARRY((\PC[10]~reg0_q\ & !\PC_PLUS_4[9]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[10]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[9]~16\,
	combout => \PC_PLUS_4[10]~17_combout\,
	cout => \PC_PLUS_4[10]~18\);

-- Location: LCCOMB_X40_Y34_N4
\myAlu|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~11_combout\ = (!\myAlu|Mux29~6_combout\ & (((PR_ALU_SELECT(4)) # (!PR_ALU_SELECT(2))) # (!PR_ALU_SELECT(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(3),
	datab => \myAlu|Mux29~6_combout\,
	datac => PR_ALU_SELECT(2),
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Mux7~11_combout\);

-- Location: LCCOMB_X42_Y36_N26
\myAlu|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~9_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|Add0~1_combout\ & \myAlu|Mux29~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|Add0~1_combout\,
	datad => \myAlu|Mux29~6_combout\,
	combout => \myAlu|Mux7~9_combout\);

-- Location: LCCOMB_X39_Y31_N14
\myAlu|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~16_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[31]~0_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[30]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[30]~1_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[31]~0_combout\,
	combout => \myAlu|ShiftRight0~16_combout\);

-- Location: LCCOMB_X47_Y27_N16
\PR_PC_S1[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[28]~feeder_combout\ = \PC[28]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[28]~reg0_q\,
	combout => \PR_PC_S1[28]~feeder_combout\);

-- Location: FF_X47_Y27_N17
\PR_PC_S1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[28]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(28));

-- Location: FF_X43_Y29_N9
\PR_PC_S2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(28),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(28));

-- Location: FF_X43_Y29_N23
\PR_PC_S3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(28),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(28));

-- Location: FF_X43_Y29_N5
\PR_PC_S4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(28),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(28));

-- Location: FF_X43_Y27_N29
\PR_ALU_OUT_S3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux3~15_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(28));

-- Location: FF_X43_Y29_N29
\PR_ALU_OUT_S4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(28),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(28));

-- Location: LCCOMB_X43_Y29_N28
\regWriteSelMUX|RESULT[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[28]~6_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(28)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(28),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(28),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[28]~6_combout\);

-- Location: LCCOMB_X43_Y29_N4
\regWriteSelMUX|RESULT[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[28]~7_combout\ = (\regWriteSelMUX|RESULT[28]~6_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(28),
	datad => \regWriteSelMUX|RESULT[28]~6_combout\,
	combout => \regWriteSelMUX|RESULT[28]~7_combout\);

-- Location: FF_X43_Y29_N25
\REG_WRITE_DATA_S5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[28]~7_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(28));

-- Location: LCCOMB_X43_Y29_N12
\oparand1_mux_haz|RESULT[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[28]~6_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(28)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (PR_DATA_1_S2(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(28),
	datab => PR_ALU_OUT_S3(28),
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[28]~6_combout\);

-- Location: LCCOMB_X43_Y29_N24
\oparand1_mux_haz|RESULT[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[28]~7_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[28]~6_combout\ & ((REG_WRITE_DATA_S5(28)))) # (!\oparand1_mux_haz|RESULT[28]~6_combout\ & (\regWriteSelMUX|RESULT[28]~7_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[28]~7_combout\,
	datac => REG_WRITE_DATA_S5(28),
	datad => \oparand1_mux_haz|RESULT[28]~6_combout\,
	combout => \oparand1_mux_haz|RESULT[28]~7_combout\);

-- Location: LCCOMB_X43_Y29_N16
\oparand1_mux|RESULT[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[28]~3_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(28))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[28]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(28),
	datad => \oparand1_mux_haz|RESULT[28]~7_combout\,
	combout => \oparand1_mux|RESULT[28]~3_combout\);

-- Location: IOIBUF_X58_Y73_N15
\INSTRUCTION[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(25),
	o => \INSTRUCTION[25]~input_o\);

-- Location: LCCOMB_X50_Y35_N18
\PR_INSTRUCTION~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~16_combout\ = (\INSTRUCTION[25]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \INSTRUCTION[25]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~16_combout\);

-- Location: FF_X50_Y35_N19
\PR_INSTRUCTION[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~16_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(25));

-- Location: LCCOMB_X46_Y33_N2
\myImmediate|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux5~0_combout\ = (\myImmediate|Mux9~0_combout\ & (((PR_INSTRUCTION(25))))) # (!\myImmediate|Mux9~0_combout\ & (PR_INSTRUCTION(16) & ((\myControl|immediate_select~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux9~0_combout\,
	datab => PR_INSTRUCTION(16),
	datac => PR_INSTRUCTION(25),
	datad => \myControl|immediate_select~6_combout\,
	combout => \myImmediate|Mux5~0_combout\);

-- Location: FF_X46_Y33_N3
\PR_IMMEDIATE_SELECT_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux5~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(5));

-- Location: FF_X46_Y33_N21
\REG_WRITE_DATA_S5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[5]~53_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(5));

-- Location: FF_X50_Y33_N5
\myreg|REGISTERS_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[5]~53_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(16));

-- Location: FF_X46_Y34_N31
\PR_PC_S3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(7),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(7));

-- Location: FF_X46_Y34_N5
\PR_PC_S4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(7),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(7));

-- Location: FF_X46_Y34_N9
\PR_ALU_OUT_S3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux24~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(7));

-- Location: FF_X46_Y34_N1
\PR_ALU_OUT_S4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(7),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(7));

-- Location: LCCOMB_X46_Y34_N0
\regWriteSelMUX|RESULT[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[7]~48_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(7)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(7),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(7),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[7]~48_combout\);

-- Location: LCCOMB_X46_Y34_N4
\regWriteSelMUX|RESULT[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[7]~49_combout\ = (\regWriteSelMUX|RESULT[7]~48_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(7),
	datad => \regWriteSelMUX|RESULT[7]~48_combout\,
	combout => \regWriteSelMUX|RESULT[7]~49_combout\);

-- Location: IOIBUF_X35_Y0_N15
\DATA_CACHE_READ_DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(8),
	o => \DATA_CACHE_READ_DATA[8]~input_o\);

-- Location: FF_X43_Y34_N3
\PR_DATA_CACHE_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[8]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(8));

-- Location: LCCOMB_X49_Y28_N10
\Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (\myBranchSelect|Mux0~1_combout\ & ((PR_BRANCH_SELECT_S2(3) & ((\myAlu|Mux23~combout\))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[8]~13_combout\)))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[8]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Mux0~1_combout\,
	datab => \PC_PLUS_4[8]~13_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myAlu|Mux23~combout\,
	combout => \Add0~56_combout\);

-- Location: LCCOMB_X49_Y28_N26
\PC[8]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[8]~reg0feeder_combout\ = \Add0~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~56_combout\,
	combout => \PC[8]~reg0feeder_combout\);

-- Location: FF_X49_Y28_N27
\PC[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[8]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[8]~reg0_q\);

-- Location: FF_X50_Y34_N17
\PR_PC_S1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PC[8]~reg0_q\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(8));

-- Location: FF_X43_Y34_N23
\PR_PC_S2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(8),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(8));

-- Location: FF_X43_Y34_N21
\REG_WRITE_DATA_S5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[8]~47_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(8));

-- Location: FF_X48_Y32_N7
\myreg|REGISTERS_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[8]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(19));

-- Location: FF_X45_Y34_N27
\PR_PC_S3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(9),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(9));

-- Location: FF_X45_Y34_N31
\PR_PC_S4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(9),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(9));

-- Location: FF_X45_Y34_N15
\PR_ALU_OUT_S3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux22~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(9));

-- Location: FF_X45_Y34_N25
\PR_ALU_OUT_S4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(9),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(9));

-- Location: IOIBUF_X115_Y34_N22
\DATA_CACHE_READ_DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(9),
	o => \DATA_CACHE_READ_DATA[9]~input_o\);

-- Location: FF_X45_Y34_N3
\PR_DATA_CACHE_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[9]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(9));

-- Location: LCCOMB_X45_Y34_N24
\regWriteSelMUX|RESULT[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[9]~44_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(9))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(9),
	datad => PR_DATA_CACHE_OUT(9),
	combout => \regWriteSelMUX|RESULT[9]~44_combout\);

-- Location: LCCOMB_X45_Y34_N30
\regWriteSelMUX|RESULT[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[9]~45_combout\ = (\regWriteSelMUX|RESULT[9]~44_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(9),
	datad => \regWriteSelMUX|RESULT[9]~44_combout\,
	combout => \regWriteSelMUX|RESULT[9]~45_combout\);

-- Location: LCCOMB_X50_Y32_N6
\PR_PC_S1[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[10]~feeder_combout\ = \PC[10]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC[10]~reg0_q\,
	combout => \PR_PC_S1[10]~feeder_combout\);

-- Location: FF_X50_Y32_N7
\PR_PC_S1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[10]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(10));

-- Location: LCCOMB_X43_Y32_N8
\PR_PC_S2[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S2[10]~feeder_combout\ = PR_PC_S1(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S1(10),
	combout => \PR_PC_S2[10]~feeder_combout\);

-- Location: FF_X43_Y32_N9
\PR_PC_S2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S2[10]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(10));

-- Location: FF_X43_Y32_N15
\PR_PC_S3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(10),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(10));

-- Location: FF_X43_Y32_N7
\PR_PC_S4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(10),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(10));

-- Location: IOIBUF_X42_Y73_N8
\DATA_CACHE_READ_DATA[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(10),
	o => \DATA_CACHE_READ_DATA[10]~input_o\);

-- Location: FF_X43_Y32_N5
\PR_DATA_CACHE_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[10]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(10));

-- Location: FF_X43_Y32_N23
\PR_ALU_OUT_S3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux21~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(10));

-- Location: FF_X43_Y32_N11
\PR_ALU_OUT_S4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(10),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(10));

-- Location: LCCOMB_X43_Y32_N10
\regWriteSelMUX|RESULT[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[10]~42_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(10)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_DATA_CACHE_OUT(10),
	datac => PR_ALU_OUT_S4(10),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[10]~42_combout\);

-- Location: LCCOMB_X43_Y32_N6
\regWriteSelMUX|RESULT[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[10]~43_combout\ = (\regWriteSelMUX|RESULT[10]~42_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(10),
	datad => \regWriteSelMUX|RESULT[10]~42_combout\,
	combout => \regWriteSelMUX|RESULT[10]~43_combout\);

-- Location: LCCOMB_X50_Y28_N20
\PC_PLUS_4[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[11]~19_combout\ = (\PC[11]~reg0_q\ & (!\PC_PLUS_4[10]~18\)) # (!\PC[11]~reg0_q\ & ((\PC_PLUS_4[10]~18\) # (GND)))
-- \PC_PLUS_4[11]~20\ = CARRY((!\PC_PLUS_4[10]~18\) # (!\PC[11]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[11]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[10]~18\,
	combout => \PC_PLUS_4[11]~19_combout\,
	cout => \PC_PLUS_4[11]~20\);

-- Location: LCCOMB_X43_Y36_N26
\myAlu|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~2_combout\ = (\myAlu|Mux29~6_combout\ & \myAlu|Add0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datad => \myAlu|Add0~1_combout\,
	combout => \myAlu|Mux7~2_combout\);

-- Location: LCCOMB_X42_Y27_N22
\PR_PC_S1[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[20]~feeder_combout\ = \PC[20]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[20]~reg0_q\,
	combout => \PR_PC_S1[20]~feeder_combout\);

-- Location: FF_X42_Y27_N23
\PR_PC_S1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[20]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(20));

-- Location: FF_X47_Y30_N27
\PR_PC_S2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(20),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(20));

-- Location: LCCOMB_X48_Y30_N10
\PR_PC_S3[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S3[20]~feeder_combout\ = PR_PC_S2(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S2(20),
	combout => \PR_PC_S3[20]~feeder_combout\);

-- Location: FF_X48_Y30_N11
\PR_PC_S3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S3[20]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(20));

-- Location: FF_X47_Y30_N19
\PR_PC_S4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(20),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(20));

-- Location: LCCOMB_X47_Y30_N18
\regWriteSelMUX|RESULT[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[20]~23_combout\ = (\regWriteSelMUX|RESULT[20]~22_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_PC_S4(20) & PR_REG_WRITE_SELECT_S4(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[20]~22_combout\,
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(20),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[20]~23_combout\);

-- Location: FF_X47_Y30_N13
\REG_WRITE_DATA_S5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[20]~23_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(20));

-- Location: FF_X43_Y32_N19
\REG_WRITE_DATA_S5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[10]~43_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(10));

-- Location: FF_X49_Y32_N17
\myreg|REGISTERS_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[10]~43_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(21));

-- Location: FF_X47_Y34_N23
\PR_PC_S3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(12),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(12));

-- Location: FF_X47_Y34_N5
\PR_PC_S4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(12),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(12));

-- Location: IOIBUF_X115_Y34_N15
\DATA_CACHE_READ_DATA[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(12),
	o => \DATA_CACHE_READ_DATA[12]~input_o\);

-- Location: FF_X47_Y34_N25
\PR_DATA_CACHE_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[12]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(12));

-- Location: LCCOMB_X49_Y29_N16
\Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~63_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux16~combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[15]~27_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[15]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_PLUS_4[15]~27_combout\,
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux16~combout\,
	combout => \Add0~63_combout\);

-- Location: LCCOMB_X49_Y29_N6
\PC[15]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[15]~reg0feeder_combout\ = \Add0~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~63_combout\,
	combout => \PC[15]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N7
\PC[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[15]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[15]~reg0_q\);

-- Location: LCCOMB_X50_Y28_N22
\PC_PLUS_4[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[12]~21_combout\ = (\PC[12]~reg0_q\ & (\PC_PLUS_4[11]~20\ $ (GND))) # (!\PC[12]~reg0_q\ & (!\PC_PLUS_4[11]~20\ & VCC))
-- \PC_PLUS_4[12]~22\ = CARRY((\PC[12]~reg0_q\ & !\PC_PLUS_4[11]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[12]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[11]~20\,
	combout => \PC_PLUS_4[12]~21_combout\,
	cout => \PC_PLUS_4[12]~22\);

-- Location: LCCOMB_X50_Y28_N24
\PC_PLUS_4[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[13]~23_combout\ = (\PC[13]~reg0_q\ & (!\PC_PLUS_4[12]~22\)) # (!\PC[13]~reg0_q\ & ((\PC_PLUS_4[12]~22\) # (GND)))
-- \PC_PLUS_4[13]~24\ = CARRY((!\PC_PLUS_4[12]~22\) # (!\PC[13]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[13]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[12]~22\,
	combout => \PC_PLUS_4[13]~23_combout\,
	cout => \PC_PLUS_4[13]~24\);

-- Location: LCCOMB_X39_Y32_N12
\myAlu|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~49_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[24]~7_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[22]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[22]~9_combout\,
	datab => \oparand1_mux|RESULT[24]~7_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X50_Y27_N10
\PC_PLUS_4[22]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[22]~41_combout\ = (\PC[22]~reg0_q\ & (\PC_PLUS_4[21]~40\ $ (GND))) # (!\PC[22]~reg0_q\ & (!\PC_PLUS_4[21]~40\ & VCC))
-- \PC_PLUS_4[22]~42\ = CARRY((\PC[22]~reg0_q\ & !\PC_PLUS_4[21]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[22]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[21]~40\,
	combout => \PC_PLUS_4[22]~41_combout\,
	cout => \PC_PLUS_4[22]~42\);

-- Location: LCCOMB_X50_Y27_N12
\PC_PLUS_4[23]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[23]~43_combout\ = (\PC[23]~reg0_q\ & (!\PC_PLUS_4[22]~42\)) # (!\PC[23]~reg0_q\ & ((\PC_PLUS_4[22]~42\) # (GND)))
-- \PC_PLUS_4[23]~44\ = CARRY((!\PC_PLUS_4[22]~42\) # (!\PC[23]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[23]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[22]~42\,
	combout => \PC_PLUS_4[23]~43_combout\,
	cout => \PC_PLUS_4[23]~44\);

-- Location: FF_X43_Y35_N13
\REG_WRITE_DATA_S5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[1]~61_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(1));

-- Location: LCCOMB_X43_Y35_N20
\oparand1_mux_haz|RESULT[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[1]~60_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- ((\regWriteSelMUX|RESULT[1]~61_combout\))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (PR_DATA_1_S2(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(1),
	datab => \regWriteSelMUX|RESULT[1]~61_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[1]~60_combout\);

-- Location: LCCOMB_X43_Y35_N12
\oparand1_mux_haz|RESULT[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[1]~61_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[1]~60_combout\ & ((REG_WRITE_DATA_S5(1)))) # (!\oparand1_mux_haz|RESULT[1]~60_combout\ & (PR_ALU_OUT_S3(1))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[1]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(1),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(1),
	datad => \oparand1_mux_haz|RESULT[1]~60_combout\,
	combout => \oparand1_mux_haz|RESULT[1]~61_combout\);

-- Location: LCCOMB_X43_Y35_N30
\oparand1_mux|RESULT[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[1]~30_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(1))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[1]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(1),
	datad => \oparand1_mux_haz|RESULT[1]~61_combout\,
	combout => \oparand1_mux|RESULT[1]~30_combout\);

-- Location: FF_X41_Y35_N31
\PR_ALU_OUT_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myAlu|Mux28~7_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(3));

-- Location: LCCOMB_X47_Y35_N2
\oparand1_mux_haz|RESULT[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[3]~56_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- ((\regWriteSelMUX|RESULT[3]~57_combout\))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (PR_DATA_1_S2(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(3),
	datab => \regWriteSelMUX|RESULT[3]~57_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[3]~56_combout\);

-- Location: LCCOMB_X47_Y35_N6
\oparand1_mux_haz|RESULT[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[3]~57_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[3]~56_combout\ & (REG_WRITE_DATA_S5(3))) # (!\oparand1_mux_haz|RESULT[3]~56_combout\ & ((PR_ALU_OUT_S3(3)))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[3]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(3),
	datab => PR_ALU_OUT_S3(3),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \oparand1_mux_haz|RESULT[3]~56_combout\,
	combout => \oparand1_mux_haz|RESULT[3]~57_combout\);

-- Location: LCCOMB_X47_Y35_N30
\oparand1_mux|RESULT[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[3]~28_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(3))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[3]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(3),
	datad => \oparand1_mux_haz|RESULT[3]~57_combout\,
	combout => \oparand1_mux|RESULT[3]~28_combout\);

-- Location: FF_X47_Y33_N5
\PR_ALU_OUT_S3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux20~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(11));

-- Location: FF_X47_Y33_N11
\REG_WRITE_DATA_S5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[11]~41_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(11));

-- Location: LCCOMB_X50_Y29_N18
\PR_PC_S1[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[13]~feeder_combout\ = \PC[13]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC[13]~reg0_q\,
	combout => \PR_PC_S1[13]~feeder_combout\);

-- Location: FF_X50_Y29_N19
\PR_PC_S1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[13]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(13));

-- Location: FF_X45_Y31_N23
\PR_PC_S2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(13),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(13));

-- Location: FF_X45_Y31_N15
\PR_PC_S3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(13),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(13));

-- Location: FF_X45_Y31_N25
\PR_PC_S4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(13),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(13));

-- Location: FF_X45_Y31_N31
\PR_ALU_OUT_S3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux18~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(13));

-- Location: FF_X45_Y31_N3
\PR_ALU_OUT_S4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(13),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(13));

-- Location: IOIBUF_X38_Y73_N22
\DATA_CACHE_READ_DATA[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(13),
	o => \DATA_CACHE_READ_DATA[13]~input_o\);

-- Location: LCCOMB_X45_Y31_N6
\PR_DATA_CACHE_OUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[13]~feeder_combout\ = \DATA_CACHE_READ_DATA[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[13]~input_o\,
	combout => \PR_DATA_CACHE_OUT[13]~feeder_combout\);

-- Location: FF_X45_Y31_N7
\PR_DATA_CACHE_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[13]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(13));

-- Location: LCCOMB_X45_Y31_N2
\regWriteSelMUX|RESULT[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[13]~36_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(13))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(13),
	datad => PR_DATA_CACHE_OUT(13),
	combout => \regWriteSelMUX|RESULT[13]~36_combout\);

-- Location: LCCOMB_X45_Y31_N24
\regWriteSelMUX|RESULT[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[13]~37_combout\ = (\regWriteSelMUX|RESULT[13]~36_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(13),
	datad => \regWriteSelMUX|RESULT[13]~36_combout\,
	combout => \regWriteSelMUX|RESULT[13]~37_combout\);

-- Location: LCCOMB_X50_Y28_N26
\PC_PLUS_4[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[14]~25_combout\ = (\PC[14]~reg0_q\ & (\PC_PLUS_4[13]~24\ $ (GND))) # (!\PC[14]~reg0_q\ & (!\PC_PLUS_4[13]~24\ & VCC))
-- \PC_PLUS_4[14]~26\ = CARRY((\PC[14]~reg0_q\ & !\PC_PLUS_4[13]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[14]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[13]~24\,
	combout => \PC_PLUS_4[14]~25_combout\,
	cout => \PC_PLUS_4[14]~26\);

-- Location: LCCOMB_X43_Y36_N4
\myAlu|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~2_combout\ = ((!\myAlu|Add0~1_combout\ & \myAlu|ShiftLeft0~19_combout\)) # (!\myAlu|Mux29~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datab => \myAlu|Add0~1_combout\,
	datac => \myAlu|ShiftLeft0~19_combout\,
	combout => \myAlu|Mux19~2_combout\);

-- Location: LCCOMB_X43_Y36_N30
\myAlu|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~3_combout\ = (\myAlu|Mux29~6_combout\ & ((\oparand2_mux|RESULT[3]~28_combout\) # (!\myAlu|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|Add0~1_combout\,
	combout => \myAlu|Mux19~3_combout\);

-- Location: FF_X45_Y31_N29
\REG_WRITE_DATA_S5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[13]~37_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(13));

-- Location: LCCOMB_X45_Y31_N16
\oparand1_mux_haz|RESULT[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[13]~36_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\regWriteSelMUX|RESULT[13]~37_combout\) # (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (PR_DATA_1_S2(13) 
-- & ((!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(13),
	datab => \regWriteSelMUX|RESULT[13]~37_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[13]~36_combout\);

-- Location: LCCOMB_X45_Y31_N28
\oparand1_mux_haz|RESULT[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[13]~37_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[13]~36_combout\ & ((REG_WRITE_DATA_S5(13)))) # (!\oparand1_mux_haz|RESULT[13]~36_combout\ & (PR_ALU_OUT_S3(13))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[13]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(13),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(13),
	datad => \oparand1_mux_haz|RESULT[13]~36_combout\,
	combout => \oparand1_mux_haz|RESULT[13]~37_combout\);

-- Location: LCCOMB_X45_Y31_N0
\oparand1_mux|RESULT[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[13]~18_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(13))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[13]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(13),
	datad => \oparand1_mux_haz|RESULT[13]~37_combout\,
	combout => \oparand1_mux|RESULT[13]~18_combout\);

-- Location: FF_X45_Y36_N13
\REG_WRITE_DATA_S5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[14]~35_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(14));

-- Location: FF_X46_Y36_N15
\myreg|REGISTERS_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[14]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(25));

-- Location: LCCOMB_X49_Y30_N8
\PR_PC_S1[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[15]~feeder_combout\ = \PC[15]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[15]~reg0_q\,
	combout => \PR_PC_S1[15]~feeder_combout\);

-- Location: FF_X49_Y30_N9
\PR_PC_S1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[15]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(15));

-- Location: FF_X45_Y30_N13
\PR_PC_S2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(15),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(15));

-- Location: LCCOMB_X45_Y30_N4
\PR_PC_S3[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S3[15]~feeder_combout\ = PR_PC_S2(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S2(15),
	combout => \PR_PC_S3[15]~feeder_combout\);

-- Location: FF_X45_Y30_N5
\PR_PC_S3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S3[15]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(15));

-- Location: FF_X45_Y30_N31
\PR_PC_S4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(15),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(15));

-- Location: IOIBUF_X0_Y26_N15
\DATA_CACHE_READ_DATA[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(15),
	o => \DATA_CACHE_READ_DATA[15]~input_o\);

-- Location: FF_X45_Y30_N9
\PR_DATA_CACHE_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[15]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(15));

-- Location: FF_X45_Y30_N21
\PR_ALU_OUT_S4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(15),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(15));

-- Location: LCCOMB_X45_Y30_N20
\regWriteSelMUX|RESULT[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[15]~32_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(15)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_DATA_CACHE_OUT(15),
	datac => PR_ALU_OUT_S4(15),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[15]~32_combout\);

-- Location: LCCOMB_X45_Y30_N30
\regWriteSelMUX|RESULT[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[15]~33_combout\ = (\regWriteSelMUX|RESULT[15]~32_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(15),
	datad => \regWriteSelMUX|RESULT[15]~32_combout\,
	combout => \regWriteSelMUX|RESULT[15]~33_combout\);

-- Location: LCCOMB_X50_Y28_N30
\PC_PLUS_4[16]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[16]~29_combout\ = (\PC[16]~reg0_q\ & (\PC_PLUS_4[15]~28\ $ (GND))) # (!\PC[16]~reg0_q\ & (!\PC_PLUS_4[15]~28\ & VCC))
-- \PC_PLUS_4[16]~30\ = CARRY((\PC[16]~reg0_q\ & !\PC_PLUS_4[15]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[16]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[15]~28\,
	combout => \PC_PLUS_4[16]~29_combout\,
	cout => \PC_PLUS_4[16]~30\);

-- Location: LCCOMB_X43_Y30_N10
\REG_WRITE_DATA_S5[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REG_WRITE_DATA_S5[16]~feeder_combout\ = \regWriteSelMUX|RESULT[16]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[16]~31_combout\,
	combout => \REG_WRITE_DATA_S5[16]~feeder_combout\);

-- Location: FF_X43_Y30_N11
\REG_WRITE_DATA_S5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \REG_WRITE_DATA_S5[16]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(16));

-- Location: LCCOMB_X43_Y30_N26
\myAlu|Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~16_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux15~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux15~15_combout\,
	combout => \myAlu|Mux15~16_combout\);

-- Location: FF_X43_Y30_N27
\PR_ALU_OUT_S3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux15~16_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(16));

-- Location: LCCOMB_X43_Y30_N18
\oparand1_mux_haz|RESULT[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[16]~30_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(16)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (PR_DATA_1_S2(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(16),
	datab => PR_ALU_OUT_S3(16),
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[16]~30_combout\);

-- Location: LCCOMB_X43_Y30_N20
\oparand1_mux_haz|RESULT[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[16]~31_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[16]~30_combout\ & (REG_WRITE_DATA_S5(16))) # (!\oparand1_mux_haz|RESULT[16]~30_combout\ & ((\regWriteSelMUX|RESULT[16]~31_combout\))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => REG_WRITE_DATA_S5(16),
	datac => \regWriteSelMUX|RESULT[16]~31_combout\,
	datad => \oparand1_mux_haz|RESULT[16]~30_combout\,
	combout => \oparand1_mux_haz|RESULT[16]~31_combout\);

-- Location: LCCOMB_X43_Y30_N14
\oparand1_mux|RESULT[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[16]~15_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(16))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[16]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(16),
	datad => \oparand1_mux_haz|RESULT[16]~31_combout\,
	combout => \oparand1_mux|RESULT[16]~15_combout\);

-- Location: LCCOMB_X50_Y27_N30
\PR_PC_S1[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[17]~feeder_combout\ = \PC[17]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[17]~reg0_q\,
	combout => \PR_PC_S1[17]~feeder_combout\);

-- Location: FF_X50_Y27_N31
\PR_PC_S1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[17]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(17));

-- Location: FF_X47_Y32_N3
\PR_PC_S2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(17),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(17));

-- Location: LCCOMB_X50_Y27_N16
\PC_PLUS_4[25]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[25]~47_combout\ = (\PC[25]~reg0_q\ & (!\PC_PLUS_4[24]~46\)) # (!\PC[25]~reg0_q\ & ((\PC_PLUS_4[24]~46\) # (GND)))
-- \PC_PLUS_4[25]~48\ = CARRY((!\PC_PLUS_4[24]~46\) # (!\PC[25]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[25]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[24]~46\,
	combout => \PC_PLUS_4[25]~47_combout\,
	cout => \PC_PLUS_4[25]~48\);

-- Location: LCCOMB_X50_Y27_N18
\PC_PLUS_4[26]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[26]~49_combout\ = (\PC[26]~reg0_q\ & (\PC_PLUS_4[25]~48\ $ (GND))) # (!\PC[26]~reg0_q\ & (!\PC_PLUS_4[25]~48\ & VCC))
-- \PC_PLUS_4[26]~50\ = CARRY((\PC[26]~reg0_q\ & !\PC_PLUS_4[25]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[26]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[25]~48\,
	combout => \PC_PLUS_4[26]~49_combout\,
	cout => \PC_PLUS_4[26]~50\);

-- Location: LCCOMB_X39_Y31_N28
\myAlu|ShiftRight0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~56_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[29]~2_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[27]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[27]~4_combout\,
	datac => \oparand1_mux|RESULT[29]~2_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X38_Y31_N12
\myAlu|ShiftRight0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~57_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~56_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~46_combout\,
	datad => \myAlu|ShiftRight0~56_combout\,
	combout => \myAlu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X38_Y31_N30
\myAlu|ShiftRight0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~58_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~16_combout\ & (!\oparand2_mux|RESULT[1]~30_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (((\myAlu|ShiftRight0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~16_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \myAlu|ShiftRight0~57_combout\,
	combout => \myAlu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X41_Y32_N30
\myAlu|Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~17_combout\ = (!PR_ALU_SELECT(1) & ((PR_ALU_SELECT(2)) # (\myAlu|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_ALU_SELECT(1),
	datac => PR_ALU_SELECT(2),
	datad => \myAlu|ShiftLeft0~19_combout\,
	combout => \myAlu|Mux15~17_combout\);

-- Location: LCCOMB_X50_Y32_N28
\myAlu|Mux29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~13_combout\ = (PR_ALU_SELECT(2) & ((PR_ALU_SELECT(0)) # (!PR_ALU_SELECT(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(1),
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(0),
	combout => \myAlu|Mux29~13_combout\);

-- Location: LCCOMB_X45_Y33_N8
\myAlu|Mux26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~12_combout\ = (\oparand2_mux|RESULT[3]~28_combout\) # ((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(4))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[4]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(4),
	datab => \PR_OPERAND2_SEL~q\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \oparand2_mux_haz|RESULT[4]~55_combout\,
	combout => \myAlu|Mux26~12_combout\);

-- Location: LCCOMB_X41_Y33_N20
\myAlu|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~4_combout\ = (\oparand2_mux|RESULT[4]~27_combout\) # ((\oparand2_mux|RESULT[2]~29_combout\ & !\oparand2_mux|RESULT[3]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \oparand2_mux|RESULT[4]~27_combout\,
	combout => \myAlu|Mux26~4_combout\);

-- Location: LCCOMB_X40_Y31_N14
\myAlu|ShiftLeft0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~93_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[19]~12_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[21]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[21]~10_combout\,
	datac => \oparand1_mux|RESULT[19]~12_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X39_Y32_N6
\myAlu|ShiftLeft0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~96_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[20]~11_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[22]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[22]~9_combout\,
	datab => \oparand1_mux|RESULT[20]~11_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X40_Y31_N0
\myAlu|ShiftLeft0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~97_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~93_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~93_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~96_combout\,
	combout => \myAlu|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X39_Y31_N10
\myAlu|ShiftLeft0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~106_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[23]~8_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[24]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \oparand1_mux|RESULT[24]~7_combout\,
	datac => \oparand1_mux|RESULT[23]~8_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X38_Y31_N6
\myAlu|ShiftLeft0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~107_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[25]~6_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[26]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \oparand1_mux|RESULT[26]~5_combout\,
	datad => \oparand1_mux|RESULT[25]~6_combout\,
	combout => \myAlu|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X38_Y31_N8
\myAlu|ShiftLeft0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~108_combout\ = (\myAlu|ShiftLeft0~106_combout\) # ((!\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftLeft0~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \myAlu|ShiftLeft0~106_combout\,
	datad => \myAlu|ShiftLeft0~107_combout\,
	combout => \myAlu|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X41_Y31_N0
\myAlu|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux5~0_combout\ = (\myAlu|Mux26~12_combout\ & (\myAlu|Mux26~4_combout\)) # (!\myAlu|Mux26~12_combout\ & ((\myAlu|Mux26~4_combout\ & (\myAlu|ShiftLeft0~97_combout\)) # (!\myAlu|Mux26~4_combout\ & ((\myAlu|ShiftLeft0~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux26~12_combout\,
	datab => \myAlu|Mux26~4_combout\,
	datac => \myAlu|ShiftLeft0~97_combout\,
	datad => \myAlu|ShiftLeft0~108_combout\,
	combout => \myAlu|Mux5~0_combout\);

-- Location: LCCOMB_X39_Y33_N8
\myAlu|ShiftLeft0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~64_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[11]~20_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[13]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[11]~20_combout\,
	datac => \oparand1_mux|RESULT[13]~18_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X40_Y33_N16
\myAlu|ShiftLeft0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~69_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[12]~19_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[14]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[12]~19_combout\,
	datad => \oparand1_mux|RESULT[14]~17_combout\,
	combout => \myAlu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X39_Y33_N12
\myAlu|ShiftLeft0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~70_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~64_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~64_combout\,
	datad => \myAlu|ShiftLeft0~69_combout\,
	combout => \myAlu|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X40_Y32_N30
\myAlu|ShiftLeft0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~84_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[16]~15_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[18]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[16]~15_combout\,
	datac => \oparand1_mux|RESULT[18]~13_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X40_Y32_N12
\myAlu|ShiftLeft0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~81_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[15]~16_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[17]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[17]~14_combout\,
	datac => \oparand1_mux|RESULT[15]~16_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X40_Y32_N24
\myAlu|ShiftLeft0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~85_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~81_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~84_combout\,
	datad => \myAlu|ShiftLeft0~81_combout\,
	combout => \myAlu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X40_Y32_N26
\myAlu|ShiftLeft0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~86_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~70_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~70_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftLeft0~85_combout\,
	combout => \myAlu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X42_Y32_N12
\myAlu|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux5~1_combout\ = (\myAlu|Mux26~12_combout\ & ((\myAlu|Mux5~0_combout\ & (\myAlu|ShiftLeft0~54_combout\)) # (!\myAlu|Mux5~0_combout\ & ((\myAlu|ShiftLeft0~86_combout\))))) # (!\myAlu|Mux26~12_combout\ & (((\myAlu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~54_combout\,
	datab => \myAlu|Mux26~12_combout\,
	datac => \myAlu|Mux5~0_combout\,
	datad => \myAlu|ShiftLeft0~86_combout\,
	combout => \myAlu|Mux5~1_combout\);

-- Location: LCCOMB_X42_Y32_N24
\myAlu|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux5~2_combout\ = (\myAlu|Mux15~17_combout\ & ((\myAlu|Mux29~13_combout\ & (\myAlu|INTER_XOR\(26))) # (!\myAlu|Mux29~13_combout\ & ((\myAlu|Mux5~1_combout\))))) # (!\myAlu|Mux15~17_combout\ & (((\myAlu|Mux29~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(26),
	datab => \myAlu|Mux15~17_combout\,
	datac => \myAlu|Mux29~13_combout\,
	datad => \myAlu|Mux5~1_combout\,
	combout => \myAlu|Mux5~2_combout\);

-- Location: LCCOMB_X42_Y33_N26
\myAlu|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux5~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[26]~5_combout\ & ((\oparand1_mux|RESULT[26]~5_combout\) # (!\myAlu|Mux5~2_combout\))) # (!\oparand2_mux|RESULT[26]~5_combout\ & (\oparand1_mux|RESULT[26]~5_combout\ & 
-- !\myAlu|Mux5~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[26]~5_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[26]~5_combout\,
	datad => \myAlu|Mux5~2_combout\,
	combout => \myAlu|Mux5~3_combout\);

-- Location: FF_X42_Y32_N31
\PR_PC_S3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(26),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(26));

-- Location: FF_X42_Y32_N17
\PR_PC_S4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(26),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(26));

-- Location: IOIBUF_X27_Y0_N22
\DATA_CACHE_READ_DATA[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(26),
	o => \DATA_CACHE_READ_DATA[26]~input_o\);

-- Location: FF_X42_Y32_N5
\PR_DATA_CACHE_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[26]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(26));

-- Location: FF_X42_Y32_N15
\PR_ALU_OUT_S3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux5~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(26));

-- Location: FF_X42_Y32_N19
\PR_ALU_OUT_S4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(26),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(26));

-- Location: LCCOMB_X42_Y32_N18
\regWriteSelMUX|RESULT[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[26]~10_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(26)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_DATA_CACHE_OUT(26),
	datac => PR_ALU_OUT_S4(26),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[26]~10_combout\);

-- Location: LCCOMB_X42_Y32_N16
\regWriteSelMUX|RESULT[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[26]~11_combout\ = (\regWriteSelMUX|RESULT[26]~10_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(26),
	datad => \regWriteSelMUX|RESULT[26]~10_combout\,
	combout => \regWriteSelMUX|RESULT[26]~11_combout\);

-- Location: FF_X42_Y32_N9
\REG_WRITE_DATA_S5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[26]~11_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(26));

-- Location: FF_X50_Y31_N31
\myreg|REGISTERS_rtl_1_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[26]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(37));

-- Location: LCCOMB_X46_Y36_N24
\PR_PC_S3[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S3[17]~feeder_combout\ = PR_PC_S2(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S2(17),
	combout => \PR_PC_S3[17]~feeder_combout\);

-- Location: FF_X46_Y36_N25
\PR_PC_S3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S3[17]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(17));

-- Location: FF_X46_Y31_N3
\PR_PC_S4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(17),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(17));

-- Location: FF_X46_Y31_N1
\PR_ALU_OUT_S4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(17),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(17));

-- Location: IOIBUF_X0_Y47_N1
\DATA_CACHE_READ_DATA[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(17),
	o => \DATA_CACHE_READ_DATA[17]~input_o\);

-- Location: LCCOMB_X46_Y31_N24
\PR_DATA_CACHE_OUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[17]~feeder_combout\ = \DATA_CACHE_READ_DATA[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[17]~input_o\,
	combout => \PR_DATA_CACHE_OUT[17]~feeder_combout\);

-- Location: FF_X46_Y31_N25
\PR_DATA_CACHE_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[17]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(17));

-- Location: LCCOMB_X46_Y31_N0
\regWriteSelMUX|RESULT[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[17]~28_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(17))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(17),
	datad => PR_DATA_CACHE_OUT(17),
	combout => \regWriteSelMUX|RESULT[17]~28_combout\);

-- Location: LCCOMB_X46_Y31_N2
\regWriteSelMUX|RESULT[17]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[17]~29_combout\ = (\regWriteSelMUX|RESULT[17]~28_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(17),
	datad => \regWriteSelMUX|RESULT[17]~28_combout\,
	combout => \regWriteSelMUX|RESULT[17]~29_combout\);

-- Location: FF_X46_Y29_N9
\PR_PC_S3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(18),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(18));

-- Location: FF_X46_Y29_N27
\PR_PC_S4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(18),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(18));

-- Location: DSPMULT_X44_Y33_N0
\myAlu|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \myAlu|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \myAlu|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X46_Y27_N2
\myAlu|Mult1|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~0_combout\ = (\myAlu|Mult1|auto_generated|op_2~0_combout\ & (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\myAlu|Mult1|auto_generated|op_2~0_combout\ & (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- VCC))
-- \myAlu|Mult1|auto_generated|op_1~1\ = CARRY((\myAlu|Mult1|auto_generated|op_2~0_combout\ & \myAlu|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~0_combout\,
	datab => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \myAlu|Mult1|auto_generated|op_1~0_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X41_Y36_N12
\myAlu|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~4_combout\ = ((\oparand2_mux|RESULT[4]~27_combout\) # (!\myAlu|ShiftLeft0~19_combout\)) # (!\myAlu|Add0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~3_combout\,
	datac => \oparand2_mux|RESULT[4]~27_combout\,
	datad => \myAlu|ShiftLeft0~19_combout\,
	combout => \myAlu|Mux15~4_combout\);

-- Location: LCCOMB_X41_Y36_N30
\myAlu|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~7_combout\ = (\myAlu|Mux15~4_combout\ & ((!PR_ALU_SELECT(3)) # (!PR_ALU_SELECT(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~4_combout\,
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(3),
	combout => \myAlu|Mux15~7_combout\);

-- Location: LCCOMB_X49_Y30_N26
\myreg|REGISTERS_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[29]~feeder_combout\ = \regWriteSelMUX|RESULT[18]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regWriteSelMUX|RESULT[18]~27_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X49_Y30_N27
\myreg|REGISTERS_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(29));

-- Location: LCCOMB_X50_Y31_N22
\PR_PC_S3[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S3[21]~feeder_combout\ = PR_PC_S2(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S2(21),
	combout => \PR_PC_S3[21]~feeder_combout\);

-- Location: FF_X50_Y31_N23
\PR_PC_S3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S3[21]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(21));

-- Location: FF_X46_Y31_N19
\PR_PC_S4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(21),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(21));

-- Location: FF_X46_Y31_N17
\PR_ALU_OUT_S4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(21),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(21));

-- Location: LCCOMB_X46_Y31_N16
\regWriteSelMUX|RESULT[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[21]~20_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(21)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(21),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(21),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[21]~20_combout\);

-- Location: LCCOMB_X46_Y31_N18
\regWriteSelMUX|RESULT[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[21]~21_combout\ = (\regWriteSelMUX|RESULT[21]~20_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(21),
	datad => \regWriteSelMUX|RESULT[21]~20_combout\,
	combout => \regWriteSelMUX|RESULT[21]~21_combout\);

-- Location: LCCOMB_X50_Y31_N20
\PR_PC_S3[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S3[23]~feeder_combout\ = PR_PC_S2(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S2(23),
	combout => \PR_PC_S3[23]~feeder_combout\);

-- Location: FF_X50_Y31_N21
\PR_PC_S3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S3[23]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(23));

-- Location: FF_X46_Y31_N31
\PR_PC_S4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(23),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(23));

-- Location: LCCOMB_X45_Y28_N28
\myAlu|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux8~6_combout\ = (\myAlu|Mux8~5_combout\ & ((\myAlu|Mux15~11_combout\) # (!PR_ALU_SELECT(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~11_combout\,
	datab => PR_ALU_SELECT(4),
	datad => \myAlu|Mux8~5_combout\,
	combout => \myAlu|Mux8~6_combout\);

-- Location: FF_X45_Y28_N29
\PR_ALU_OUT_S3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux8~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(23));

-- Location: FF_X46_Y31_N21
\PR_ALU_OUT_S4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(23),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(23));

-- Location: IOIBUF_X67_Y73_N1
\DATA_CACHE_READ_DATA[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(23),
	o => \DATA_CACHE_READ_DATA[23]~input_o\);

-- Location: LCCOMB_X47_Y31_N24
\PR_DATA_CACHE_OUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[23]~feeder_combout\ = \DATA_CACHE_READ_DATA[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[23]~input_o\,
	combout => \PR_DATA_CACHE_OUT[23]~feeder_combout\);

-- Location: FF_X47_Y31_N25
\PR_DATA_CACHE_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[23]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(23));

-- Location: LCCOMB_X46_Y31_N20
\regWriteSelMUX|RESULT[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[23]~16_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(23))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(23),
	datad => PR_DATA_CACHE_OUT(23),
	combout => \regWriteSelMUX|RESULT[23]~16_combout\);

-- Location: LCCOMB_X46_Y31_N30
\regWriteSelMUX|RESULT[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[23]~17_combout\ = (\regWriteSelMUX|RESULT[23]~16_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(23),
	datad => \regWriteSelMUX|RESULT[23]~16_combout\,
	combout => \regWriteSelMUX|RESULT[23]~17_combout\);

-- Location: IOIBUF_X72_Y0_N1
\DATA_CACHE_READ_DATA[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(24),
	o => \DATA_CACHE_READ_DATA[24]~input_o\);

-- Location: LCCOMB_X48_Y33_N2
\PR_DATA_CACHE_OUT[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[24]~feeder_combout\ = \DATA_CACHE_READ_DATA[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[24]~input_o\,
	combout => \PR_DATA_CACHE_OUT[24]~feeder_combout\);

-- Location: FF_X48_Y33_N3
\PR_DATA_CACHE_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[24]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(24));

-- Location: FF_X48_Y33_N9
\PR_ALU_OUT_S3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux7~10_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(24));

-- Location: FF_X48_Y33_N25
\PR_ALU_OUT_S4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(24),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(24));

-- Location: LCCOMB_X48_Y33_N24
\regWriteSelMUX|RESULT[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[24]~14_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(24)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_DATA_CACHE_OUT(24),
	datac => PR_ALU_OUT_S4(24),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[24]~14_combout\);

-- Location: FF_X48_Y33_N31
\PR_PC_S3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(24),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(24));

-- Location: FF_X48_Y33_N7
\PR_PC_S4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(24),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(24));

-- Location: LCCOMB_X48_Y33_N6
\regWriteSelMUX|RESULT[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[24]~15_combout\ = (\regWriteSelMUX|RESULT[24]~14_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_PC_S4(24) & PR_REG_WRITE_SELECT_S4(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => \regWriteSelMUX|RESULT[24]~14_combout\,
	datac => PR_PC_S4(24),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[24]~15_combout\);

-- Location: LCCOMB_X49_Y29_N0
\Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~65_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux6~6_combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[25]~47_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[25]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \PC_PLUS_4[25]~47_combout\,
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux6~6_combout\,
	combout => \Add0~65_combout\);

-- Location: LCCOMB_X49_Y29_N30
\PC[25]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[25]~reg0feeder_combout\ = \Add0~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~65_combout\,
	combout => \PC[25]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N31
\PC[25]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[25]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[25]~reg0_q\);

-- Location: LCCOMB_X49_Y29_N24
\PR_PC_S1[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[25]~feeder_combout\ = \PC[25]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC[25]~reg0_q\,
	combout => \PR_PC_S1[25]~feeder_combout\);

-- Location: FF_X49_Y29_N25
\PR_PC_S1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[25]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(25));

-- Location: LCCOMB_X47_Y29_N26
\PR_PC_S2[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S2[25]~feeder_combout\ = PR_PC_S1(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S1(25),
	combout => \PR_PC_S2[25]~feeder_combout\);

-- Location: FF_X47_Y29_N27
\PR_PC_S2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S2[25]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(25));

-- Location: FF_X47_Y29_N5
\PR_PC_S3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(25),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(25));

-- Location: FF_X46_Y31_N15
\PR_PC_S4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(25),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(25));

-- Location: FF_X46_Y31_N9
\PR_ALU_OUT_S4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(25),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(25));

-- Location: IOIBUF_X0_Y31_N15
\DATA_CACHE_READ_DATA[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(25),
	o => \DATA_CACHE_READ_DATA[25]~input_o\);

-- Location: FF_X46_Y31_N13
\PR_DATA_CACHE_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[25]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(25));

-- Location: LCCOMB_X46_Y31_N8
\regWriteSelMUX|RESULT[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[25]~12_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(25))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(25),
	datad => PR_DATA_CACHE_OUT(25),
	combout => \regWriteSelMUX|RESULT[25]~12_combout\);

-- Location: LCCOMB_X46_Y31_N14
\regWriteSelMUX|RESULT[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[25]~13_combout\ = (\regWriteSelMUX|RESULT[25]~12_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(25),
	datad => \regWriteSelMUX|RESULT[25]~12_combout\,
	combout => \regWriteSelMUX|RESULT[25]~13_combout\);

-- Location: LCCOMB_X50_Y27_N20
\PC_PLUS_4[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[27]~51_combout\ = (\PC[27]~reg0_q\ & (!\PC_PLUS_4[26]~50\)) # (!\PC[27]~reg0_q\ & ((\PC_PLUS_4[26]~50\) # (GND)))
-- \PC_PLUS_4[27]~52\ = CARRY((!\PC_PLUS_4[26]~50\) # (!\PC[27]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[27]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[26]~50\,
	combout => \PC_PLUS_4[27]~51_combout\,
	cout => \PC_PLUS_4[27]~52\);

-- Location: LCCOMB_X39_Y31_N8
\myAlu|ShiftRight0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~74_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[30]~1_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[28]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[30]~1_combout\,
	datab => \oparand1_mux|RESULT[28]~3_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X39_Y31_N26
\myAlu|ShiftRight0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~75_combout\ = (\myAlu|ShiftRight0~74_combout\) # ((!\oparand2_mux|RESULT[0]~31_combout\ & \myAlu|ShiftRight0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~74_combout\,
	datad => \myAlu|ShiftRight0~56_combout\,
	combout => \myAlu|ShiftRight0~75_combout\);

-- Location: LCCOMB_X39_Y31_N18
\myAlu|ShiftRight0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~73_combout\ = (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand2_mux|RESULT[2]~29_combout\ & (!\oparand2_mux|RESULT[0]~31_combout\ & \oparand1_mux|RESULT[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[31]~0_combout\,
	combout => \myAlu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X39_Y31_N16
\myAlu|ShiftRight0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~76_combout\ = (\myAlu|ShiftRight0~73_combout\) # ((!\oparand2_mux|RESULT[2]~29_combout\ & \myAlu|ShiftRight0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~75_combout\,
	datad => \myAlu|ShiftRight0~73_combout\,
	combout => \myAlu|ShiftRight0~76_combout\);

-- Location: LCCOMB_X49_Y31_N20
\myImmediate|OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|OUT~0_combout\ = (PR_INSTRUCTION(31) & ((\myControl|immediate_select[3]~3_combout\) # ((PR_INSTRUCTION(5) & \myControl|immediate_select[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(5),
	datab => PR_INSTRUCTION(31),
	datac => \myControl|immediate_select[3]~4_combout\,
	datad => \myControl|immediate_select[3]~3_combout\,
	combout => \myImmediate|OUT~0_combout\);

-- Location: LCCOMB_X49_Y31_N30
\PR_IMMEDIATE_SELECT_OUT[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[27]~8_combout\ = (\myImmediate|Mux31~3_combout\ & ((\myImmediate|OUT~0_combout\))) # (!\myImmediate|Mux31~3_combout\ & (PR_INSTRUCTION(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(27),
	datab => \myImmediate|OUT~0_combout\,
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[27]~8_combout\);

-- Location: FF_X49_Y31_N31
\PR_IMMEDIATE_SELECT_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[27]~8_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(27));

-- Location: FF_X48_Y31_N25
\PR_ALU_OUT_S3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux4~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(27));

-- Location: FF_X52_Y31_N17
\myreg|REGISTERS_rtl_1_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[27]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(38));

-- Location: FF_X48_Y31_N9
\PR_PC_S3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(29),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(29));

-- Location: FF_X47_Y31_N9
\PR_PC_S4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(29),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(29));

-- Location: LCCOMB_X47_Y31_N8
\regWriteSelMUX|RESULT[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[29]~5_combout\ = (\regWriteSelMUX|RESULT[29]~4_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_PC_S4(29) & PR_REG_WRITE_SELECT_S4(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[29]~4_combout\,
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(29),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[29]~5_combout\);

-- Location: LCCOMB_X50_Y27_N26
\PC_PLUS_4[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[30]~57_combout\ = (\PC[30]~reg0_q\ & (\PC_PLUS_4[29]~56\ $ (GND))) # (!\PC[30]~reg0_q\ & (!\PC_PLUS_4[29]~56\ & VCC))
-- \PC_PLUS_4[30]~58\ = CARRY((\PC[30]~reg0_q\ & !\PC_PLUS_4[29]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[30]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[29]~56\,
	combout => \PC_PLUS_4[30]~57_combout\,
	cout => \PC_PLUS_4[30]~58\);

-- Location: LCCOMB_X40_Y34_N2
\myAlu|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~2_combout\ = (PR_ALU_SELECT(3) & PR_ALU_SELECT(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => PR_ALU_SELECT(3),
	datad => PR_ALU_SELECT(1),
	combout => \myAlu|Mux3~2_combout\);

-- Location: LCCOMB_X40_Y34_N28
\myAlu|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~12_combout\ = (PR_ALU_SELECT(2) & (\myAlu|Mux29~6_combout\ & (\myAlu|Mux15~11_combout\))) # (!PR_ALU_SELECT(2) & ((\myAlu|Mux3~2_combout\) # ((\myAlu|Mux29~6_combout\ & \myAlu|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(2),
	datab => \myAlu|Mux29~6_combout\,
	datac => \myAlu|Mux15~11_combout\,
	datad => \myAlu|Mux3~2_combout\,
	combout => \myAlu|Mux15~12_combout\);

-- Location: LCCOMB_X38_Y31_N16
\myAlu|ShiftRight0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~103_combout\ = (\myAlu|ShiftRight0~16_combout\ & (\myAlu|ShiftLeft0~114_combout\ & !\oparand2_mux|RESULT[3]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftRight0~16_combout\,
	datac => \myAlu|ShiftLeft0~114_combout\,
	datad => \oparand2_mux|RESULT[3]~28_combout\,
	combout => \myAlu|ShiftRight0~103_combout\);

-- Location: LCCOMB_X42_Y30_N30
\myAlu|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~6_combout\ = (\myAlu|Mux15~12_combout\ & (((\myAlu|Mux15~13_combout\ & \myAlu|ShiftRight0~103_combout\)))) # (!\myAlu|Mux15~12_combout\ & ((\myAlu|Add0~101_combout\) # ((!\myAlu|Mux15~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~101_combout\,
	datab => \myAlu|Mux15~12_combout\,
	datac => \myAlu|Mux15~13_combout\,
	datad => \myAlu|ShiftRight0~103_combout\,
	combout => \myAlu|Mux1~6_combout\);

-- Location: LCCOMB_X40_Y31_N18
\myAlu|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~0_combout\ = (\oparand2_mux|RESULT[2]~29_combout\) # ((!\oparand2_mux|RESULT[1]~30_combout\ & \oparand2_mux|RESULT[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|Mux0~0_combout\);

-- Location: FF_X43_Y28_N13
\REG_WRITE_DATA_S5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[30]~3_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(30));

-- Location: LCCOMB_X43_Y28_N8
\myAlu|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~8_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux1~7_combout\,
	combout => \myAlu|Mux1~8_combout\);

-- Location: FF_X43_Y28_N9
\PR_ALU_OUT_S3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux1~8_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(30));

-- Location: LCCOMB_X43_Y28_N6
\oparand1_mux_haz|RESULT[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[30]~2_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(30)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (PR_DATA_1_S2(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(30),
	datab => PR_ALU_OUT_S3(30),
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[30]~2_combout\);

-- Location: LCCOMB_X43_Y28_N20
\oparand1_mux_haz|RESULT[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[30]~3_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[30]~2_combout\ & (REG_WRITE_DATA_S5(30))) # (!\oparand1_mux_haz|RESULT[30]~2_combout\ & ((\regWriteSelMUX|RESULT[30]~3_combout\))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[30]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => REG_WRITE_DATA_S5(30),
	datac => \regWriteSelMUX|RESULT[30]~3_combout\,
	datad => \oparand1_mux_haz|RESULT[30]~2_combout\,
	combout => \oparand1_mux_haz|RESULT[30]~3_combout\);

-- Location: LCCOMB_X43_Y28_N16
\oparand1_mux|RESULT[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[30]~1_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(30))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[30]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_PC_S2(30),
	datab => \PR_OPERAND1_SEL~q\,
	datad => \oparand1_mux_haz|RESULT[30]~3_combout\,
	combout => \oparand1_mux|RESULT[30]~1_combout\);

-- Location: LCCOMB_X40_Y31_N20
\myAlu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~0_combout\ = (\myAlu|ShiftLeft0~114_combout\ & (((\oparand1_mux|RESULT[30]~1_combout\ & !\myAlu|Mux0~0_combout\)))) # (!\myAlu|ShiftLeft0~114_combout\ & ((\myAlu|ShiftLeft0~112_combout\) # ((\myAlu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~112_combout\,
	datab => \oparand1_mux|RESULT[30]~1_combout\,
	datac => \myAlu|ShiftLeft0~114_combout\,
	datad => \myAlu|Mux0~0_combout\,
	combout => \myAlu|Mux1~0_combout\);

-- Location: LCCOMB_X41_Y31_N12
\myAlu|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~1_combout\ = (\myAlu|Mux0~0_combout\ & ((\myAlu|Mux1~0_combout\ & (\myAlu|ShiftLeft0~108_combout\)) # (!\myAlu|Mux1~0_combout\ & ((\oparand1_mux|RESULT[29]~2_combout\))))) # (!\myAlu|Mux0~0_combout\ & (((\myAlu|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~108_combout\,
	datab => \myAlu|Mux0~0_combout\,
	datac => \oparand1_mux|RESULT[29]~2_combout\,
	datad => \myAlu|Mux1~0_combout\,
	combout => \myAlu|Mux1~1_combout\);

-- Location: LCCOMB_X42_Y29_N12
\myAlu|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~8_combout\ = (PR_ALU_SELECT(3)) # ((!\myAlu|Mux15~4_combout\ & \oparand2_mux|RESULT[3]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(3),
	datac => \myAlu|Mux15~4_combout\,
	datad => \oparand2_mux|RESULT[3]~28_combout\,
	combout => \myAlu|Mux15~8_combout\);

-- Location: FF_X48_Y32_N11
\myreg|REGISTERS_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[6]~51_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(17));

-- Location: LCCOMB_X48_Y32_N10
\myreg|REGISTERS~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~59_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(17)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a6\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(17),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~59_combout\);

-- Location: FF_X45_Y32_N11
\PR_DATA_2_S2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~59_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(6));

-- Location: LCCOMB_X45_Y32_N10
\oparand2_mux_haz|RESULT[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[6]~50_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(6))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(6),
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_2_S2(6),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[6]~50_combout\);

-- Location: LCCOMB_X45_Y32_N2
\oparand2_mux_haz|RESULT[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[6]~51_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[6]~50_combout\ & (REG_WRITE_DATA_S5(6))) # (!\oparand2_mux_haz|RESULT[6]~50_combout\ & ((\regWriteSelMUX|RESULT[6]~51_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[6]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(6),
	datab => \regWriteSelMUX|RESULT[6]~51_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[6]~50_combout\,
	combout => \oparand2_mux_haz|RESULT[6]~51_combout\);

-- Location: LCCOMB_X45_Y32_N24
\oparand2_mux|RESULT[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[6]~25_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(6))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[6]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(6),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[6]~51_combout\,
	combout => \oparand2_mux|RESULT[6]~25_combout\);

-- Location: LCCOMB_X50_Y32_N8
\myImmediate|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux16~2_combout\ = (!\myControl|Equal2~0_combout\ & ((\myControl|Equal0~1_combout\) # ((\myControl|Equal15~1_combout\) # (\myControl|Equal8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal0~1_combout\,
	datab => \myControl|Equal15~1_combout\,
	datac => \myControl|Equal2~0_combout\,
	datad => \myControl|Equal8~1_combout\,
	combout => \myImmediate|Mux16~2_combout\);

-- Location: LCCOMB_X49_Y32_N18
\myImmediate|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux9~0_combout\ = ((\myControl|immediate_select[3]~5_combout\ & \myControl|immediate_select~6_combout\)) # (!\myImmediate|Mux16~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myControl|immediate_select[3]~5_combout\,
	datac => \myImmediate|Mux16~2_combout\,
	datad => \myControl|immediate_select~6_combout\,
	combout => \myImmediate|Mux9~0_combout\);

-- Location: LCCOMB_X46_Y34_N28
\myImmediate|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux7~0_combout\ = (\myImmediate|Mux9~0_combout\ & (((PR_INSTRUCTION(27))))) # (!\myImmediate|Mux9~0_combout\ & (\myControl|immediate_select~6_combout\ & (PR_INSTRUCTION(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|immediate_select~6_combout\,
	datab => PR_INSTRUCTION(18),
	datac => \myImmediate|Mux9~0_combout\,
	datad => PR_INSTRUCTION(27),
	combout => \myImmediate|Mux7~0_combout\);

-- Location: FF_X46_Y34_N29
\PR_IMMEDIATE_SELECT_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux7~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(7));

-- Location: FF_X46_Y34_N3
\REG_WRITE_DATA_S5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[7]~49_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(7));

-- Location: FF_X50_Y31_N9
\myreg|REGISTERS_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[7]~49_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(18));

-- Location: LCCOMB_X48_Y29_N12
\PR_PC_S3[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S3[31]~feeder_combout\ = PR_PC_S2(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S2(31),
	combout => \PR_PC_S3[31]~feeder_combout\);

-- Location: FF_X48_Y29_N13
\PR_PC_S3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S3[31]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(31));

-- Location: FF_X45_Y29_N25
\PR_PC_S4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(31),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(31));

-- Location: FF_X45_Y29_N11
\PR_ALU_OUT_S4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(31),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(31));

-- Location: IOIBUF_X40_Y0_N22
\DATA_CACHE_READ_DATA[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(31),
	o => \DATA_CACHE_READ_DATA[31]~input_o\);

-- Location: LCCOMB_X45_Y29_N8
\PR_DATA_CACHE_OUT[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[31]~feeder_combout\ = \DATA_CACHE_READ_DATA[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[31]~input_o\,
	combout => \PR_DATA_CACHE_OUT[31]~feeder_combout\);

-- Location: FF_X45_Y29_N9
\PR_DATA_CACHE_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[31]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(31));

-- Location: LCCOMB_X45_Y29_N10
\regWriteSelMUX|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[31]~0_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(31))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(31),
	datad => PR_DATA_CACHE_OUT(31),
	combout => \regWriteSelMUX|RESULT[31]~0_combout\);

-- Location: LCCOMB_X45_Y29_N24
\regWriteSelMUX|RESULT[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[31]~1_combout\ = (\regWriteSelMUX|RESULT[31]~0_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(31),
	datad => \regWriteSelMUX|RESULT[31]~0_combout\,
	combout => \regWriteSelMUX|RESULT[31]~1_combout\);

-- Location: LCCOMB_X50_Y31_N8
\myreg|REGISTERS~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~57_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(18))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(18),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a7\,
	combout => \myreg|REGISTERS~57_combout\);

-- Location: FF_X46_Y34_N19
\PR_DATA_2_S2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~57_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(7));

-- Location: LCCOMB_X46_Y34_N18
\oparand2_mux_haz|RESULT[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[7]~48_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[7]~49_combout\)) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((PR_DATA_2_S2(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datab => \regWriteSelMUX|RESULT[7]~49_combout\,
	datac => PR_DATA_2_S2(7),
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[7]~48_combout\);

-- Location: LCCOMB_X46_Y34_N24
\oparand2_mux_haz|RESULT[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[7]~49_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[7]~48_combout\ & ((REG_WRITE_DATA_S5(7)))) # (!\oparand2_mux_haz|RESULT[7]~48_combout\ & (PR_ALU_OUT_S3(7))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[7]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(7),
	datac => REG_WRITE_DATA_S5(7),
	datad => \oparand2_mux_haz|RESULT[7]~48_combout\,
	combout => \oparand2_mux_haz|RESULT[7]~49_combout\);

-- Location: LCCOMB_X46_Y34_N22
\oparand2_mux|RESULT[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[7]~24_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(7))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[7]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(7),
	datad => \oparand2_mux_haz|RESULT[7]~49_combout\,
	combout => \oparand2_mux|RESULT[7]~24_combout\);

-- Location: FF_X50_Y31_N11
\myreg|REGISTERS_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[8]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(19));

-- Location: LCCOMB_X50_Y31_N10
\myreg|REGISTERS~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~55_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(19))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(19),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a8\,
	combout => \myreg|REGISTERS~55_combout\);

-- Location: FF_X43_Y34_N15
\PR_DATA_2_S2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~55_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(8));

-- Location: LCCOMB_X43_Y34_N14
\oparand2_mux_haz|RESULT[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[8]~46_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(8))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => PR_ALU_OUT_S3(8),
	datac => PR_DATA_2_S2(8),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[8]~46_combout\);

-- Location: LCCOMB_X43_Y34_N10
\oparand2_mux_haz|RESULT[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[8]~47_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[8]~46_combout\ & ((REG_WRITE_DATA_S5(8)))) # (!\oparand2_mux_haz|RESULT[8]~46_combout\ & (\regWriteSelMUX|RESULT[8]~47_combout\)))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[8]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[8]~47_combout\,
	datac => \oparand2_mux_haz|RESULT[8]~46_combout\,
	datad => REG_WRITE_DATA_S5(8),
	combout => \oparand2_mux_haz|RESULT[8]~47_combout\);

-- Location: LCCOMB_X43_Y34_N16
\oparand2_mux|RESULT[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[8]~23_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(8))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[8]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(8),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[8]~47_combout\,
	combout => \oparand2_mux|RESULT[8]~23_combout\);

-- Location: FF_X52_Y34_N19
\myreg|REGISTERS_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[9]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(20));

-- Location: LCCOMB_X52_Y34_N18
\myreg|REGISTERS~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~53_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(20)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a9\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(20),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~53_combout\);

-- Location: FF_X45_Y34_N23
\PR_DATA_2_S2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~53_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(9));

-- Location: LCCOMB_X45_Y34_N22
\oparand2_mux_haz|RESULT[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[9]~44_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[9]~45_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((PR_DATA_2_S2(9) & 
-- !\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[9]~45_combout\,
	datac => PR_DATA_2_S2(9),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[9]~44_combout\);

-- Location: LCCOMB_X45_Y34_N20
\oparand2_mux_haz|RESULT[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[9]~45_combout\ = (\oparand2_mux_haz|RESULT[9]~44_combout\ & ((REG_WRITE_DATA_S5(9)) # ((!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\oparand2_mux_haz|RESULT[9]~44_combout\ & (((PR_ALU_OUT_S3(9) & 
-- \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(9),
	datab => PR_ALU_OUT_S3(9),
	datac => \oparand2_mux_haz|RESULT[9]~44_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[9]~45_combout\);

-- Location: LCCOMB_X45_Y34_N26
\oparand2_mux|RESULT[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[9]~22_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(9))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[9]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(9),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[9]~45_combout\,
	combout => \oparand2_mux|RESULT[9]~22_combout\);

-- Location: FF_X50_Y31_N5
\myreg|REGISTERS_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[10]~43_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(21));

-- Location: LCCOMB_X50_Y31_N4
\myreg|REGISTERS~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~51_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(21)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a10\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(21),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~51_combout\);

-- Location: FF_X43_Y32_N3
\PR_DATA_2_S2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~51_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(10));

-- Location: LCCOMB_X43_Y32_N2
\oparand2_mux_haz|RESULT[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[10]~42_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(10))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(10),
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_2_S2(10),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[10]~42_combout\);

-- Location: LCCOMB_X43_Y32_N0
\oparand2_mux_haz|RESULT[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[10]~43_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[10]~42_combout\ & ((REG_WRITE_DATA_S5(10)))) # (!\oparand2_mux_haz|RESULT[10]~42_combout\ & (\regWriteSelMUX|RESULT[10]~43_combout\)))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[10]~43_combout\,
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => REG_WRITE_DATA_S5(10),
	datad => \oparand2_mux_haz|RESULT[10]~42_combout\,
	combout => \oparand2_mux_haz|RESULT[10]~43_combout\);

-- Location: LCCOMB_X43_Y32_N12
\oparand2_mux|RESULT[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[10]~21_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(10))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[10]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(10),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[10]~43_combout\,
	combout => \oparand2_mux|RESULT[10]~21_combout\);

-- Location: LCCOMB_X50_Y34_N10
\myImmediate|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux11~0_combout\ = (\myControl|immediate_select[3]~5_combout\ & ((PR_INSTRUCTION(20)))) # (!\myControl|immediate_select[3]~5_combout\ & (PR_INSTRUCTION(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(22),
	datac => PR_INSTRUCTION(20),
	datad => \myControl|immediate_select[3]~5_combout\,
	combout => \myImmediate|Mux11~0_combout\);

-- Location: LCCOMB_X50_Y34_N28
\myImmediate|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux11~1_combout\ = (\myControl|immediate_select~7_combout\ & (PR_INSTRUCTION(7))) # (!\myControl|immediate_select~7_combout\ & (((\myControl|immediate_select~6_combout\ & \myImmediate|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(7),
	datab => \myControl|immediate_select~7_combout\,
	datac => \myControl|immediate_select~6_combout\,
	datad => \myImmediate|Mux11~0_combout\,
	combout => \myImmediate|Mux11~1_combout\);

-- Location: LCCOMB_X47_Y33_N16
\myImmediate|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux11~2_combout\ = (\myImmediate|Mux3~6_combout\ & (((\myImmediate|Mux11~1_combout\)))) # (!\myImmediate|Mux3~6_combout\ & ((\myImmediate|Mux16~2_combout\ & ((\myImmediate|Mux11~1_combout\))) # (!\myImmediate|Mux16~2_combout\ & 
-- (PR_INSTRUCTION(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(31),
	datab => \myImmediate|Mux3~6_combout\,
	datac => \myImmediate|Mux11~1_combout\,
	datad => \myImmediate|Mux16~2_combout\,
	combout => \myImmediate|Mux11~2_combout\);

-- Location: FF_X47_Y33_N17
\PR_IMMEDIATE_SELECT_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux11~2_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(11));

-- Location: LCCOMB_X47_Y33_N28
\oparand2_mux_haz|RESULT[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[11]~41_combout\ = (\oparand2_mux_haz|RESULT[11]~40_combout\ & ((REG_WRITE_DATA_S5(11)) # ((!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\oparand2_mux_haz|RESULT[11]~40_combout\ & (((PR_ALU_OUT_S3(11) & 
-- \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[11]~40_combout\,
	datab => REG_WRITE_DATA_S5(11),
	datac => PR_ALU_OUT_S3(11),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[11]~41_combout\);

-- Location: LCCOMB_X47_Y33_N2
\oparand2_mux|RESULT[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[11]~20_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(11))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[11]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(11),
	datad => \oparand2_mux_haz|RESULT[11]~41_combout\,
	combout => \oparand2_mux|RESULT[11]~20_combout\);

-- Location: LCCOMB_X48_Y34_N8
\PR_IMMEDIATE_SELECT_OUT[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[12]~0_combout\ = (\myControl|Equal2~0_combout\ & (\myImmediate|Mux2~0_combout\)) # (!\myControl|Equal2~0_combout\ & ((PR_INSTRUCTION(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal2~0_combout\,
	datab => \myImmediate|Mux2~0_combout\,
	datad => PR_INSTRUCTION(12),
	combout => \PR_IMMEDIATE_SELECT_OUT[12]~0_combout\);

-- Location: LCCOMB_X48_Y34_N30
\myImmediate|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux2~2_combout\ = (PR_INSTRUCTION(31) & ((\myControl|immediate_select~6_combout\) # (\myControl|immediate_select[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|immediate_select~6_combout\,
	datac => \myControl|immediate_select[3]~5_combout\,
	datad => PR_INSTRUCTION(31),
	combout => \myImmediate|Mux2~2_combout\);

-- Location: FF_X48_Y34_N9
\PR_IMMEDIATE_SELECT_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[12]~0_combout\,
	asdata => \myImmediate|Mux2~2_combout\,
	sload => \myControl|immediate_select~7_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(12));

-- Location: FF_X47_Y34_N7
\REG_WRITE_DATA_S5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[12]~39_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(12));

-- Location: FF_X50_Y31_N29
\myreg|REGISTERS_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[12]~39_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(23));

-- Location: LCCOMB_X50_Y31_N28
\myreg|REGISTERS~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~47_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(23))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(23),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a12\,
	combout => \myreg|REGISTERS~47_combout\);

-- Location: FF_X47_Y34_N17
\PR_DATA_2_S2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~47_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(12));

-- Location: LCCOMB_X47_Y34_N16
\oparand2_mux_haz|RESULT[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[12]~38_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(12))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => PR_ALU_OUT_S3(12),
	datac => PR_DATA_2_S2(12),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[12]~38_combout\);

-- Location: LCCOMB_X47_Y34_N12
\oparand2_mux_haz|RESULT[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[12]~39_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[12]~38_combout\ & (REG_WRITE_DATA_S5(12))) # (!\oparand2_mux_haz|RESULT[12]~38_combout\ & ((\regWriteSelMUX|RESULT[12]~39_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => REG_WRITE_DATA_S5(12),
	datac => \regWriteSelMUX|RESULT[12]~39_combout\,
	datad => \oparand2_mux_haz|RESULT[12]~38_combout\,
	combout => \oparand2_mux_haz|RESULT[12]~39_combout\);

-- Location: LCCOMB_X47_Y34_N22
\oparand2_mux|RESULT[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[12]~19_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(12))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[12]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(12),
	datad => \oparand2_mux_haz|RESULT[12]~39_combout\,
	combout => \oparand2_mux|RESULT[12]~19_combout\);

-- Location: LCCOMB_X49_Y32_N26
\myImmediate|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux16~5_combout\ = (\myControl|immediate_select~7_combout\) # ((!PR_INSTRUCTION(4) & (\myControl|immediate_select[3]~2_combout\ & !PR_INSTRUCTION(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|immediate_select~7_combout\,
	datab => PR_INSTRUCTION(4),
	datac => \myControl|immediate_select[3]~2_combout\,
	datad => PR_INSTRUCTION(5),
	combout => \myImmediate|Mux16~5_combout\);

-- Location: LCCOMB_X50_Y32_N16
\myImmediate|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux13~0_combout\ = (\myImmediate|Mux16~2_combout\ & ((\myImmediate|Mux16~5_combout\ & ((PR_INSTRUCTION(24)))) # (!\myImmediate|Mux16~5_combout\ & (PR_INSTRUCTION(13))))) # (!\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(13),
	datab => \myImmediate|Mux16~2_combout\,
	datac => \myImmediate|Mux16~5_combout\,
	datad => PR_INSTRUCTION(24),
	combout => \myImmediate|Mux13~0_combout\);

-- Location: LCCOMB_X49_Y32_N4
\myImmediate|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux13~1_combout\ = (\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux13~0_combout\)))) # (!\myImmediate|Mux16~2_combout\ & (\myImmediate|OUT~0_combout\ & ((\myImmediate|Mux13~0_combout\) # (!\myControl|immediate_select~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|OUT~0_combout\,
	datab => \myControl|immediate_select~6_combout\,
	datac => \myImmediate|Mux16~2_combout\,
	datad => \myImmediate|Mux13~0_combout\,
	combout => \myImmediate|Mux13~1_combout\);

-- Location: FF_X49_Y32_N5
\PR_IMMEDIATE_SELECT_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux13~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(13));

-- Location: FF_X50_Y31_N15
\myreg|REGISTERS_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[13]~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(24));

-- Location: LCCOMB_X50_Y31_N14
\myreg|REGISTERS~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~45_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(24)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a13\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(24),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~45_combout\);

-- Location: FF_X45_Y31_N19
\PR_DATA_2_S2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~45_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(13));

-- Location: LCCOMB_X45_Y31_N18
\oparand2_mux_haz|RESULT[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[13]~36_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[13]~37_combout\)) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((PR_DATA_2_S2(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datab => \regWriteSelMUX|RESULT[13]~37_combout\,
	datac => PR_DATA_2_S2(13),
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[13]~36_combout\);

-- Location: LCCOMB_X45_Y31_N12
\oparand2_mux_haz|RESULT[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[13]~37_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[13]~36_combout\ & ((REG_WRITE_DATA_S5(13)))) # (!\oparand2_mux_haz|RESULT[13]~36_combout\ & (PR_ALU_OUT_S3(13))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[13]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(13),
	datab => REG_WRITE_DATA_S5(13),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[13]~36_combout\,
	combout => \oparand2_mux_haz|RESULT[13]~37_combout\);

-- Location: LCCOMB_X45_Y31_N14
\oparand2_mux|RESULT[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[13]~18_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(13))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[13]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(13),
	datad => \oparand2_mux_haz|RESULT[13]~37_combout\,
	combout => \oparand2_mux|RESULT[13]~18_combout\);

-- Location: FF_X45_Y36_N9
\PR_ALU_OUT_S3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux17~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(14));

-- Location: LCCOMB_X45_Y36_N16
\oparand2_mux_haz|RESULT[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[14]~34_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(14)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (PR_DATA_2_S2(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(14),
	datab => PR_ALU_OUT_S3(14),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[14]~34_combout\);

-- Location: LCCOMB_X45_Y36_N18
\oparand2_mux_haz|RESULT[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[14]~35_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[14]~34_combout\ & (REG_WRITE_DATA_S5(14))) # (!\oparand2_mux_haz|RESULT[14]~34_combout\ & ((\regWriteSelMUX|RESULT[14]~35_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(14),
	datab => \regWriteSelMUX|RESULT[14]~35_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[14]~34_combout\,
	combout => \oparand2_mux_haz|RESULT[14]~35_combout\);

-- Location: LCCOMB_X45_Y36_N22
\oparand2_mux|RESULT[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[14]~17_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(14))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[14]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(14),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[14]~35_combout\,
	combout => \oparand2_mux|RESULT[14]~17_combout\);

-- Location: FF_X50_Y31_N13
\myreg|REGISTERS_rtl_1_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[15]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(26));

-- Location: LCCOMB_X50_Y31_N12
\myreg|REGISTERS~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~41_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(26)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a15\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(26),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~41_combout\);

-- Location: FF_X45_Y30_N11
\PR_DATA_2_S2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~41_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(15));

-- Location: LCCOMB_X45_Y30_N10
\oparand2_mux_haz|RESULT[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[15]~32_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[15]~33_combout\)) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((PR_DATA_2_S2(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datab => \regWriteSelMUX|RESULT[15]~33_combout\,
	datac => PR_DATA_2_S2(15),
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[15]~32_combout\);

-- Location: LCCOMB_X45_Y30_N6
\oparand2_mux_haz|RESULT[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[15]~33_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[15]~32_combout\ & (REG_WRITE_DATA_S5(15))) # (!\oparand2_mux_haz|RESULT[15]~32_combout\ & ((PR_ALU_OUT_S3(15)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(15),
	datab => PR_ALU_OUT_S3(15),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[15]~32_combout\,
	combout => \oparand2_mux_haz|RESULT[15]~33_combout\);

-- Location: LCCOMB_X45_Y30_N18
\oparand2_mux|RESULT[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[15]~16_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(15))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[15]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(15),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[15]~33_combout\,
	combout => \oparand2_mux|RESULT[15]~16_combout\);

-- Location: FF_X50_Y30_N13
\myreg|REGISTERS_rtl_1_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[16]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(27));

-- Location: LCCOMB_X50_Y30_N12
\myreg|REGISTERS~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~39_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(27))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(27),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a16\,
	combout => \myreg|REGISTERS~39_combout\);

-- Location: FF_X43_Y30_N7
\PR_DATA_2_S2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~39_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(16));

-- Location: LCCOMB_X43_Y30_N6
\oparand2_mux_haz|RESULT[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[16]~30_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(16))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => PR_ALU_OUT_S3(16),
	datac => PR_DATA_2_S2(16),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[16]~30_combout\);

-- Location: LCCOMB_X43_Y30_N24
\oparand2_mux_haz|RESULT[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[16]~31_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[16]~30_combout\ & (REG_WRITE_DATA_S5(16))) # (!\oparand2_mux_haz|RESULT[16]~30_combout\ & ((\regWriteSelMUX|RESULT[16]~31_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(16),
	datab => \regWriteSelMUX|RESULT[16]~31_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[16]~30_combout\,
	combout => \oparand2_mux_haz|RESULT[16]~31_combout\);

-- Location: LCCOMB_X43_Y30_N0
\oparand2_mux|RESULT[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[16]~15_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(16))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[16]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(16),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[16]~31_combout\,
	combout => \oparand2_mux|RESULT[16]~15_combout\);

-- Location: IOIBUF_X54_Y73_N8
\INSTRUCTION[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INSTRUCTION(28),
	o => \INSTRUCTION[28]~input_o\);

-- Location: LCCOMB_X50_Y34_N6
\PR_INSTRUCTION~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~20_combout\ = (\INSTRUCTION[28]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTRUCTION[28]~input_o\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~20_combout\);

-- Location: FF_X50_Y34_N7
\PR_INSTRUCTION[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~20_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(28));

-- Location: LCCOMB_X49_Y32_N12
\myImmediate|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux17~0_combout\ = (\myImmediate|Mux16~2_combout\ & ((\myImmediate|Mux16~5_combout\ & ((PR_INSTRUCTION(28)))) # (!\myImmediate|Mux16~5_combout\ & (PR_INSTRUCTION(17))))) # (!\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(17),
	datab => \myImmediate|Mux16~2_combout\,
	datac => \myImmediate|Mux16~5_combout\,
	datad => PR_INSTRUCTION(28),
	combout => \myImmediate|Mux17~0_combout\);

-- Location: LCCOMB_X49_Y32_N30
\myImmediate|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux17~1_combout\ = (\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux17~0_combout\)))) # (!\myImmediate|Mux16~2_combout\ & (\myImmediate|OUT~0_combout\ & ((\myImmediate|Mux17~0_combout\) # (!\myControl|immediate_select~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|OUT~0_combout\,
	datab => \myControl|immediate_select~6_combout\,
	datac => \myImmediate|Mux16~2_combout\,
	datad => \myImmediate|Mux17~0_combout\,
	combout => \myImmediate|Mux17~1_combout\);

-- Location: FF_X49_Y32_N31
\PR_IMMEDIATE_SELECT_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux17~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(17));

-- Location: LCCOMB_X47_Y32_N18
\oparand2_mux|RESULT[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[17]~14_combout\ = (\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(17)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[17]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[17]~29_combout\,
	datab => PR_IMMEDIATE_SELECT_OUT(17),
	datad => \PR_OPERAND2_SEL~q\,
	combout => \oparand2_mux|RESULT[17]~14_combout\);

-- Location: LCCOMB_X46_Y30_N14
\myreg|REGISTERS~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~26_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(33))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(33),
	datac => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a22\,
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~26_combout\);

-- Location: FF_X46_Y30_N15
\PR_DATA_1_S2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~26_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(22));

-- Location: LCCOMB_X46_Y30_N2
\oparand1_mux_haz|RESULT[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[22]~18_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(22))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((PR_DATA_1_S2(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(22),
	datab => PR_DATA_1_S2(22),
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[22]~18_combout\);

-- Location: LCCOMB_X46_Y30_N18
\oparand1_mux_haz|RESULT[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[22]~19_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[22]~18_combout\ & ((REG_WRITE_DATA_S5(22)))) # (!\oparand1_mux_haz|RESULT[22]~18_combout\ & (\regWriteSelMUX|RESULT[22]~19_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[22]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[22]~19_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => REG_WRITE_DATA_S5(22),
	datad => \oparand1_mux_haz|RESULT[22]~18_combout\,
	combout => \oparand1_mux_haz|RESULT[22]~19_combout\);

-- Location: LCCOMB_X46_Y30_N30
\oparand1_mux|RESULT[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[22]~9_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(22))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[22]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(22),
	datad => \oparand1_mux_haz|RESULT[22]~19_combout\,
	combout => \oparand1_mux|RESULT[22]~9_combout\);

-- Location: FF_X48_Y31_N17
\REG_WRITE_DATA_S5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[27]~9_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(27));

-- Location: LCCOMB_X48_Y31_N16
\oparand1_mux_haz|RESULT[27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[27]~9_combout\ = (\oparand1_mux_haz|RESULT[27]~8_combout\ & (((REG_WRITE_DATA_S5(27)) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\oparand1_mux_haz|RESULT[27]~8_combout\ & (PR_ALU_OUT_S3(27) & 
-- ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[27]~8_combout\,
	datab => PR_ALU_OUT_S3(27),
	datac => REG_WRITE_DATA_S5(27),
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[27]~9_combout\);

-- Location: LCCOMB_X48_Y31_N30
\oparand1_mux|RESULT[27]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[27]~4_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(27))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[27]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => PR_PC_S2(27),
	datad => \oparand1_mux_haz|RESULT[27]~9_combout\,
	combout => \oparand1_mux|RESULT[27]~4_combout\);

-- Location: DSPMULT_X44_Y31_N0
\myAlu|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \myAlu|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \myAlu|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X48_Y30_N30
\myImmediate|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux18~0_combout\ = (\myImmediate|Mux16~2_combout\ & (PR_INSTRUCTION(18) & ((!\myImmediate|Mux16~5_combout\)))) # (!\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux2~0_combout\) # (\myImmediate|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(18),
	datab => \myImmediate|Mux16~2_combout\,
	datac => \myImmediate|Mux2~0_combout\,
	datad => \myImmediate|Mux16~5_combout\,
	combout => \myImmediate|Mux18~0_combout\);

-- Location: LCCOMB_X46_Y29_N14
\myImmediate|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux18~1_combout\ = (\myImmediate|Mux16~5_combout\ & ((\myImmediate|Mux18~0_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux18~0_combout\ & ((PR_INSTRUCTION(29)))))) # (!\myImmediate|Mux16~5_combout\ & 
-- (((\myImmediate|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux16~5_combout\,
	datab => \myImmediate|OUT~0_combout\,
	datac => \myImmediate|Mux18~0_combout\,
	datad => PR_INSTRUCTION(29),
	combout => \myImmediate|Mux18~1_combout\);

-- Location: FF_X46_Y29_N15
\PR_IMMEDIATE_SELECT_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux18~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(18));

-- Location: FF_X46_Y29_N3
\REG_WRITE_DATA_S5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[18]~27_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(18));

-- Location: LCCOMB_X46_Y29_N6
\oparand2_mux_haz|RESULT[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[18]~26_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\) # (PR_ALU_OUT_S3(18))))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (PR_DATA_2_S2(18) & 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(18),
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => PR_ALU_OUT_S3(18),
	combout => \oparand2_mux_haz|RESULT[18]~26_combout\);

-- Location: LCCOMB_X46_Y29_N20
\oparand2_mux_haz|RESULT[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[18]~27_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[18]~26_combout\ & ((REG_WRITE_DATA_S5(18)))) # (!\oparand2_mux_haz|RESULT[18]~26_combout\ & (\regWriteSelMUX|RESULT[18]~27_combout\)))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[18]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[18]~27_combout\,
	datab => REG_WRITE_DATA_S5(18),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[18]~26_combout\,
	combout => \oparand2_mux_haz|RESULT[18]~27_combout\);

-- Location: LCCOMB_X46_Y29_N8
\oparand2_mux|RESULT[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[18]~13_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(18))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[18]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(18),
	datad => \oparand2_mux_haz|RESULT[18]~27_combout\,
	combout => \oparand2_mux|RESULT[18]~13_combout\);

-- Location: LCCOMB_X50_Y29_N4
\myreg|REGISTERS_rtl_1_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_1_bypass[30]~feeder_combout\ = \regWriteSelMUX|RESULT[19]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[19]~25_combout\,
	combout => \myreg|REGISTERS_rtl_1_bypass[30]~feeder_combout\);

-- Location: FF_X50_Y29_N5
\myreg|REGISTERS_rtl_1_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_1_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(30));

-- Location: LCCOMB_X46_Y28_N8
\myreg|REGISTERS~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~33_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(30)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a19\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(30),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~33_combout\);

-- Location: FF_X46_Y28_N9
\PR_DATA_2_S2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~33_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(19));

-- Location: LCCOMB_X46_Y28_N2
\oparand2_mux_haz|RESULT[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[19]~24_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[19]~25_combout\)) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((PR_DATA_2_S2(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[19]~25_combout\,
	datab => PR_DATA_2_S2(19),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[19]~24_combout\);

-- Location: LCCOMB_X46_Y28_N24
\oparand2_mux_haz|RESULT[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[19]~25_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[19]~24_combout\ & (REG_WRITE_DATA_S5(19))) # (!\oparand2_mux_haz|RESULT[19]~24_combout\ & ((PR_ALU_OUT_S3(19)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[19]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(19),
	datab => PR_ALU_OUT_S3(19),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[19]~24_combout\,
	combout => \oparand2_mux_haz|RESULT[19]~25_combout\);

-- Location: LCCOMB_X46_Y28_N14
\oparand2_mux|RESULT[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[19]~12_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(19))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[19]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(19),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[19]~25_combout\,
	combout => \oparand2_mux|RESULT[19]~12_combout\);

-- Location: LCCOMB_X50_Y34_N18
\myImmediate|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux2~1_combout\ = (\myControl|immediate_select~6_combout\ & (PR_INSTRUCTION(31))) # (!\myControl|immediate_select~6_combout\ & ((PR_INSTRUCTION(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(31),
	datab => \myControl|immediate_select~6_combout\,
	datac => PR_INSTRUCTION(20),
	combout => \myImmediate|Mux2~1_combout\);

-- Location: LCCOMB_X48_Y30_N24
\PR_IMMEDIATE_SELECT_OUT[20]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[20]~1_combout\ = (\myControl|Equal2~0_combout\ & (\myImmediate|Mux2~0_combout\)) # (!\myControl|Equal2~0_combout\ & ((\myImmediate|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|Equal2~0_combout\,
	datab => \myImmediate|Mux2~0_combout\,
	datad => \myImmediate|Mux2~1_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[20]~1_combout\);

-- Location: FF_X48_Y30_N25
\PR_IMMEDIATE_SELECT_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[20]~1_combout\,
	asdata => \myImmediate|OUT~0_combout\,
	sload => \myControl|immediate_select~7_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(20));

-- Location: LCCOMB_X47_Y30_N28
\oparand2_mux_haz|RESULT[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[20]~22_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(20)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (PR_DATA_2_S2(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(20),
	datab => PR_ALU_OUT_S3(20),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[20]~22_combout\);

-- Location: LCCOMB_X47_Y30_N16
\oparand2_mux_haz|RESULT[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[20]~23_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[20]~22_combout\ & (REG_WRITE_DATA_S5(20))) # (!\oparand2_mux_haz|RESULT[20]~22_combout\ & ((\regWriteSelMUX|RESULT[20]~23_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[20]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(20),
	datab => \regWriteSelMUX|RESULT[20]~23_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[20]~22_combout\,
	combout => \oparand2_mux_haz|RESULT[20]~23_combout\);

-- Location: LCCOMB_X47_Y30_N20
\oparand2_mux|RESULT[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[20]~11_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(20))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[20]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(20),
	datad => \oparand2_mux_haz|RESULT[20]~23_combout\,
	combout => \oparand2_mux|RESULT[20]~11_combout\);

-- Location: LCCOMB_X49_Y30_N22
\PR_IMMEDIATE_SELECT_OUT[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[21]~2_combout\ = (\myImmediate|Mux31~3_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux31~3_combout\ & ((PR_INSTRUCTION(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|OUT~0_combout\,
	datab => PR_INSTRUCTION(21),
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[21]~2_combout\);

-- Location: FF_X49_Y30_N23
\PR_IMMEDIATE_SELECT_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[21]~2_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(21));

-- Location: LCCOMB_X47_Y28_N14
\myreg|REGISTERS~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~29_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(32))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(32),
	datab => \myreg|REGISTERS~8_combout\,
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a21\,
	combout => \myreg|REGISTERS~29_combout\);

-- Location: FF_X47_Y28_N15
\PR_DATA_2_S2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~29_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(21));

-- Location: LCCOMB_X47_Y28_N20
\oparand2_mux_haz|RESULT[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[21]~20_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[21]~21_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (((PR_DATA_2_S2(21) & !\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[21]~21_combout\,
	datab => PR_DATA_2_S2(21),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[21]~20_combout\);

-- Location: LCCOMB_X47_Y28_N2
\oparand2_mux_haz|RESULT[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[21]~21_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[21]~20_combout\ & (REG_WRITE_DATA_S5(21))) # (!\oparand2_mux_haz|RESULT[21]~20_combout\ & ((PR_ALU_OUT_S3(21)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[21]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(21),
	datab => PR_ALU_OUT_S3(21),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[21]~20_combout\,
	combout => \oparand2_mux_haz|RESULT[21]~21_combout\);

-- Location: LCCOMB_X47_Y28_N6
\oparand2_mux|RESULT[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[21]~10_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(21))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(21),
	datad => \oparand2_mux_haz|RESULT[21]~21_combout\,
	combout => \oparand2_mux|RESULT[21]~10_combout\);

-- Location: LCCOMB_X46_Y28_N12
\myreg|REGISTERS~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~25_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(34))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1_bypass\(34),
	datab => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a23\,
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~25_combout\);

-- Location: FF_X46_Y28_N13
\PR_DATA_2_S2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~25_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(23));

-- Location: LCCOMB_X45_Y28_N2
\oparand2_mux_haz|RESULT[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[23]~16_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[23]~17_combout\)) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((PR_DATA_2_S2(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[23]~17_combout\,
	datab => PR_DATA_2_S2(23),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[23]~16_combout\);

-- Location: LCCOMB_X45_Y28_N6
\oparand2_mux_haz|RESULT[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[23]~17_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[23]~16_combout\ & (REG_WRITE_DATA_S5(23))) # (!\oparand2_mux_haz|RESULT[23]~16_combout\ & ((PR_ALU_OUT_S3(23)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[23]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(23),
	datab => PR_ALU_OUT_S3(23),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[23]~16_combout\,
	combout => \oparand2_mux_haz|RESULT[23]~17_combout\);

-- Location: LCCOMB_X45_Y28_N20
\oparand2_mux|RESULT[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[23]~8_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(23))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[23]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(23),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[23]~17_combout\,
	combout => \oparand2_mux|RESULT[23]~8_combout\);

-- Location: FF_X48_Y33_N21
\REG_WRITE_DATA_S5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[24]~15_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(24));

-- Location: LCCOMB_X48_Y33_N16
\oparand2_mux_haz|RESULT[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[24]~14_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(24)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (PR_DATA_2_S2(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(24),
	datab => PR_ALU_OUT_S3(24),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[24]~14_combout\);

-- Location: LCCOMB_X48_Y33_N28
\oparand2_mux_haz|RESULT[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[24]~15_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[24]~14_combout\ & ((REG_WRITE_DATA_S5(24)))) # (!\oparand2_mux_haz|RESULT[24]~14_combout\ & (\regWriteSelMUX|RESULT[24]~15_combout\)))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[24]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[24]~15_combout\,
	datab => REG_WRITE_DATA_S5(24),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[24]~14_combout\,
	combout => \oparand2_mux_haz|RESULT[24]~15_combout\);

-- Location: LCCOMB_X48_Y33_N30
\oparand2_mux|RESULT[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[24]~7_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(24))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[24]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(24),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[24]~15_combout\,
	combout => \oparand2_mux|RESULT[24]~7_combout\);

-- Location: LCCOMB_X50_Y29_N22
\PR_IMMEDIATE_SELECT_OUT[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[25]~6_combout\ = (\myImmediate|Mux31~3_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux31~3_combout\ & ((PR_INSTRUCTION(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux31~3_combout\,
	datab => \myImmediate|OUT~0_combout\,
	datad => PR_INSTRUCTION(25),
	combout => \PR_IMMEDIATE_SELECT_OUT[25]~6_combout\);

-- Location: FF_X50_Y29_N23
\PR_IMMEDIATE_SELECT_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[25]~6_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(25));

-- Location: FF_X48_Y29_N7
\myreg|REGISTERS_rtl_1_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[25]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(36));

-- Location: LCCOMB_X47_Y29_N14
\myreg|REGISTERS~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~21_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(36)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a25\,
	datad => \myreg|REGISTERS_rtl_1_bypass\(36),
	combout => \myreg|REGISTERS~21_combout\);

-- Location: FF_X47_Y29_N15
\PR_DATA_2_S2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~21_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(25));

-- Location: LCCOMB_X47_Y29_N28
\oparand2_mux_haz|RESULT[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[25]~12_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[25]~13_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (((PR_DATA_2_S2(25) & !\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[25]~13_combout\,
	datab => PR_DATA_2_S2(25),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[25]~12_combout\);

-- Location: LCCOMB_X47_Y29_N10
\oparand2_mux_haz|RESULT[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[25]~13_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[25]~12_combout\ & (REG_WRITE_DATA_S5(25))) # (!\oparand2_mux_haz|RESULT[25]~12_combout\ & ((PR_ALU_OUT_S3(25)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[25]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(25),
	datab => PR_ALU_OUT_S3(25),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[25]~12_combout\,
	combout => \oparand2_mux_haz|RESULT[25]~13_combout\);

-- Location: LCCOMB_X47_Y29_N8
\oparand2_mux|RESULT[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[25]~6_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(25))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[25]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(25),
	datad => \oparand2_mux_haz|RESULT[25]~13_combout\,
	combout => \oparand2_mux|RESULT[25]~6_combout\);

-- Location: LCCOMB_X42_Y32_N28
\oparand2_mux|RESULT[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[26]~5_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(26))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(26),
	datab => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[26]~11_combout\,
	combout => \oparand2_mux|RESULT[26]~5_combout\);

-- Location: LCCOMB_X48_Y31_N22
\oparand2_mux|RESULT[27]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[27]~4_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(27))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[27]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(27),
	datad => \oparand2_mux_haz|RESULT[27]~9_combout\,
	combout => \oparand2_mux|RESULT[27]~4_combout\);

-- Location: LCCOMB_X50_Y29_N16
\PR_IMMEDIATE_SELECT_OUT[28]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[28]~9_combout\ = (\myImmediate|Mux31~3_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux31~3_combout\ & ((PR_INSTRUCTION(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux31~3_combout\,
	datab => \myImmediate|OUT~0_combout\,
	datad => PR_INSTRUCTION(28),
	combout => \PR_IMMEDIATE_SELECT_OUT[28]~9_combout\);

-- Location: FF_X50_Y29_N17
\PR_IMMEDIATE_SELECT_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[28]~9_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(28));

-- Location: LCCOMB_X43_Y29_N20
\oparand2_mux_haz|RESULT[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[28]~6_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(28)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (PR_DATA_2_S2(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(28),
	datab => PR_ALU_OUT_S3(28),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[28]~6_combout\);

-- Location: LCCOMB_X43_Y29_N18
\oparand2_mux_haz|RESULT[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[28]~7_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[28]~6_combout\ & (REG_WRITE_DATA_S5(28))) # (!\oparand2_mux_haz|RESULT[28]~6_combout\ & ((\regWriteSelMUX|RESULT[28]~7_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(28),
	datab => \regWriteSelMUX|RESULT[28]~7_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \oparand2_mux_haz|RESULT[28]~6_combout\,
	combout => \oparand2_mux_haz|RESULT[28]~7_combout\);

-- Location: LCCOMB_X43_Y29_N22
\oparand2_mux|RESULT[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[28]~3_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(28))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[28]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(28),
	datad => \oparand2_mux_haz|RESULT[28]~7_combout\,
	combout => \oparand2_mux|RESULT[28]~3_combout\);

-- Location: LCCOMB_X49_Y31_N28
\PR_IMMEDIATE_SELECT_OUT[29]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[29]~10_combout\ = (\myImmediate|Mux31~3_combout\ & ((\myImmediate|OUT~0_combout\))) # (!\myImmediate|Mux31~3_combout\ & (PR_INSTRUCTION(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(29),
	datab => \myImmediate|OUT~0_combout\,
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[29]~10_combout\);

-- Location: FF_X49_Y31_N29
\PR_IMMEDIATE_SELECT_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[29]~10_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(29));

-- Location: FF_X43_Y27_N23
\PR_ALU_OUT_S3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux2~9_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(29));

-- Location: LCCOMB_X47_Y31_N20
\oparand2_mux_haz|RESULT[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[29]~4_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- ((\regWriteSelMUX|RESULT[29]~5_combout\))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (PR_DATA_2_S2(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(29),
	datab => \regWriteSelMUX|RESULT[29]~5_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[29]~4_combout\);

-- Location: LCCOMB_X47_Y31_N6
\oparand2_mux_haz|RESULT[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[29]~5_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[29]~4_combout\ & (REG_WRITE_DATA_S5(29))) # (!\oparand2_mux_haz|RESULT[29]~4_combout\ & ((PR_ALU_OUT_S3(29)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[29]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(29),
	datab => PR_ALU_OUT_S3(29),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[29]~4_combout\,
	combout => \oparand2_mux_haz|RESULT[29]~5_combout\);

-- Location: LCCOMB_X47_Y31_N0
\oparand2_mux|RESULT[29]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[29]~2_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(29))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[29]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(29),
	datad => \oparand2_mux_haz|RESULT[29]~5_combout\,
	combout => \oparand2_mux|RESULT[29]~2_combout\);

-- Location: LCCOMB_X49_Y30_N24
\PR_IMMEDIATE_SELECT_OUT[30]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_IMMEDIATE_SELECT_OUT[30]~11_combout\ = (\myImmediate|Mux31~3_combout\ & (\myImmediate|OUT~0_combout\)) # (!\myImmediate|Mux31~3_combout\ & ((PR_INSTRUCTION(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|OUT~0_combout\,
	datab => PR_INSTRUCTION(30),
	datad => \myImmediate|Mux31~3_combout\,
	combout => \PR_IMMEDIATE_SELECT_OUT[30]~11_combout\);

-- Location: FF_X49_Y30_N25
\PR_IMMEDIATE_SELECT_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_IMMEDIATE_SELECT_OUT[30]~11_combout\,
	asdata => \myImmediate|Mux2~0_combout\,
	sload => \myControl|Equal2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(30));

-- Location: LCCOMB_X43_Y28_N0
\oparand2_mux_haz|RESULT[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[30]~2_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((PR_ALU_OUT_S3(30)) # (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (PR_DATA_2_S2(30) & 
-- ((!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(30),
	datab => PR_ALU_OUT_S3(30),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[30]~2_combout\);

-- Location: LCCOMB_X43_Y28_N28
\oparand2_mux_haz|RESULT[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[30]~3_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[30]~2_combout\ & (REG_WRITE_DATA_S5(30))) # (!\oparand2_mux_haz|RESULT[30]~2_combout\ & ((\regWriteSelMUX|RESULT[30]~3_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[30]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => REG_WRITE_DATA_S5(30),
	datac => \regWriteSelMUX|RESULT[30]~3_combout\,
	datad => \oparand2_mux_haz|RESULT[30]~2_combout\,
	combout => \oparand2_mux_haz|RESULT[30]~3_combout\);

-- Location: LCCOMB_X43_Y28_N14
\oparand2_mux|RESULT[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[30]~1_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(30))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[30]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(30),
	datad => \oparand2_mux_haz|RESULT[30]~3_combout\,
	combout => \oparand2_mux|RESULT[30]~1_combout\);

-- Location: DSPMULT_X44_Y32_N0
\myAlu|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \myAlu|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \myAlu|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X43_Y31_N4
\myAlu|Mult0|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~0_combout\ = (\myAlu|Mult0|auto_generated|mac_out4~dataout\ & (\myAlu|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\myAlu|Mult0|auto_generated|mac_out4~dataout\ & (\myAlu|Mult0|auto_generated|mac_out6~dataout\ & 
-- VCC))
-- \myAlu|Mult0|auto_generated|op_2~1\ = CARRY((\myAlu|Mult0|auto_generated|mac_out4~dataout\ & \myAlu|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out4~dataout\,
	datab => \myAlu|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \myAlu|Mult0|auto_generated|op_2~0_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X43_Y31_N8
\myAlu|Mult0|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~4_combout\ = ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\myAlu|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_2~5\ = CARRY((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\myAlu|Mult0|auto_generated|op_2~3\))) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT2\ & 
-- (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\myAlu|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~3\,
	combout => \myAlu|Mult0|auto_generated|op_2~4_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X43_Y31_N10
\myAlu|Mult0|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~6_combout\ = (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\myAlu|Mult0|auto_generated|op_2~5\ & VCC)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\myAlu|Mult0|auto_generated|op_2~5\)))) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\myAlu|Mult0|auto_generated|op_2~5\)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\myAlu|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_2~7\ = CARRY((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\myAlu|Mult0|auto_generated|op_2~5\)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- ((!\myAlu|Mult0|auto_generated|op_2~5\) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~5\,
	combout => \myAlu|Mult0|auto_generated|op_2~6_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X43_Y31_N12
\myAlu|Mult0|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~8_combout\ = ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\myAlu|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_2~9\ = CARRY((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\myAlu|Mult0|auto_generated|op_2~7\))) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT4\ & 
-- (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\myAlu|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~7\,
	combout => \myAlu|Mult0|auto_generated|op_2~8_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X43_Y31_N14
\myAlu|Mult0|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~10_combout\ = (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\myAlu|Mult0|auto_generated|op_2~9\ & VCC)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\myAlu|Mult0|auto_generated|op_2~9\)))) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\myAlu|Mult0|auto_generated|op_2~9\)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\myAlu|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_2~11\ = CARRY((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\myAlu|Mult0|auto_generated|op_2~9\)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- ((!\myAlu|Mult0|auto_generated|op_2~9\) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~9\,
	combout => \myAlu|Mult0|auto_generated|op_2~10_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X43_Y31_N16
\myAlu|Mult0|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~12_combout\ = ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (!\myAlu|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_2~13\ = CARRY((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT6\) # (!\myAlu|Mult0|auto_generated|op_2~11\))) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT6\ & 
-- (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT6\ & !\myAlu|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~11\,
	combout => \myAlu|Mult0|auto_generated|op_2~12_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X43_Y31_N18
\myAlu|Mult0|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~14_combout\ = (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\myAlu|Mult0|auto_generated|op_2~13\ & VCC)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\myAlu|Mult0|auto_generated|op_2~13\)))) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\myAlu|Mult0|auto_generated|op_2~13\)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\myAlu|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_2~15\ = CARRY((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\myAlu|Mult0|auto_generated|op_2~13\)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- ((!\myAlu|Mult0|auto_generated|op_2~13\) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~13\,
	combout => \myAlu|Mult0|auto_generated|op_2~14_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X43_Y31_N22
\myAlu|Mult0|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~18_combout\ = (\myAlu|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\myAlu|Mult0|auto_generated|op_2~17\ & VCC)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\myAlu|Mult0|auto_generated|op_2~17\)))) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\myAlu|Mult0|auto_generated|op_2~17\)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\myAlu|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_2~19\ = CARRY((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\myAlu|Mult0|auto_generated|op_2~17\)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- ((!\myAlu|Mult0|auto_generated|op_2~17\) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~17\,
	combout => \myAlu|Mult0|auto_generated|op_2~18_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X43_Y31_N24
\myAlu|Mult0|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~20_combout\ = ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\myAlu|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_2~21\ = CARRY((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\myAlu|Mult0|auto_generated|op_2~19\))) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT10\ & 
-- (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\myAlu|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~19\,
	combout => \myAlu|Mult0|auto_generated|op_2~20_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X43_Y31_N26
\myAlu|Mult0|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_2~22_combout\ = (\myAlu|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\ & (\myAlu|Mult0|auto_generated|op_2~21\ & VCC)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\myAlu|Mult0|auto_generated|op_2~21\)))) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\myAlu|Mult0|auto_generated|op_2~21\)) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- ((\myAlu|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_2~23\ = CARRY((\myAlu|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\ & !\myAlu|Mult0|auto_generated|op_2~21\)) # (!\myAlu|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- ((!\myAlu|Mult0|auto_generated|op_2~21\) # (!\myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \myAlu|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_2~21\,
	combout => \myAlu|Mult0|auto_generated|op_2~22_combout\,
	cout => \myAlu|Mult0|auto_generated|op_2~23\);

-- Location: DSPMULT_X44_Y34_N0
\myAlu|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \myAlu|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \myAlu|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X42_Y31_N4
\myAlu|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~0_combout\ = (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\myAlu|Mult0|auto_generated|op_2~0_combout\ $ (VCC))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\myAlu|Mult0|auto_generated|op_2~0_combout\ & 
-- VCC))
-- \myAlu|Mult0|auto_generated|op_1~1\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT18\ & \myAlu|Mult0|auto_generated|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \myAlu|Mult0|auto_generated|op_2~0_combout\,
	datad => VCC,
	combout => \myAlu|Mult0|auto_generated|op_1~0_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X42_Y31_N6
\myAlu|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~2_combout\ = (\myAlu|Mult0|auto_generated|op_2~2_combout\ & ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\myAlu|Mult0|auto_generated|op_1~1\ & VCC)) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\myAlu|Mult0|auto_generated|op_1~1\)))) # (!\myAlu|Mult0|auto_generated|op_2~2_combout\ & ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\myAlu|Mult0|auto_generated|op_1~1\)) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\myAlu|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_1~3\ = CARRY((\myAlu|Mult0|auto_generated|op_2~2_combout\ & (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\myAlu|Mult0|auto_generated|op_1~1\)) # (!\myAlu|Mult0|auto_generated|op_2~2_combout\ & 
-- ((!\myAlu|Mult0|auto_generated|op_1~1\) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|op_2~2_combout\,
	datab => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~1\,
	combout => \myAlu|Mult0|auto_generated|op_1~2_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X42_Y31_N8
\myAlu|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~4_combout\ = ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\myAlu|Mult0|auto_generated|op_2~4_combout\ $ (!\myAlu|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_1~5\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\myAlu|Mult0|auto_generated|op_2~4_combout\) # (!\myAlu|Mult0|auto_generated|op_1~3\))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (\myAlu|Mult0|auto_generated|op_2~4_combout\ & !\myAlu|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \myAlu|Mult0|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~3\,
	combout => \myAlu|Mult0|auto_generated|op_1~4_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X42_Y31_N10
\myAlu|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~6_combout\ = (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\myAlu|Mult0|auto_generated|op_2~6_combout\ & (\myAlu|Mult0|auto_generated|op_1~5\ & VCC)) # (!\myAlu|Mult0|auto_generated|op_2~6_combout\ & 
-- (!\myAlu|Mult0|auto_generated|op_1~5\)))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\myAlu|Mult0|auto_generated|op_2~6_combout\ & (!\myAlu|Mult0|auto_generated|op_1~5\)) # (!\myAlu|Mult0|auto_generated|op_2~6_combout\ & 
-- ((\myAlu|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_1~7\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\myAlu|Mult0|auto_generated|op_2~6_combout\ & !\myAlu|Mult0|auto_generated|op_1~5\)) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\myAlu|Mult0|auto_generated|op_1~5\) # (!\myAlu|Mult0|auto_generated|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \myAlu|Mult0|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~5\,
	combout => \myAlu|Mult0|auto_generated|op_1~6_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X42_Y31_N12
\myAlu|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~8_combout\ = ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\myAlu|Mult0|auto_generated|op_2~8_combout\ $ (!\myAlu|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_1~9\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\myAlu|Mult0|auto_generated|op_2~8_combout\) # (!\myAlu|Mult0|auto_generated|op_1~7\))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- (\myAlu|Mult0|auto_generated|op_2~8_combout\ & !\myAlu|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \myAlu|Mult0|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~7\,
	combout => \myAlu|Mult0|auto_generated|op_1~8_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X42_Y31_N14
\myAlu|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~10_combout\ = (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\myAlu|Mult0|auto_generated|op_2~10_combout\ & (\myAlu|Mult0|auto_generated|op_1~9\ & VCC)) # (!\myAlu|Mult0|auto_generated|op_2~10_combout\ & 
-- (!\myAlu|Mult0|auto_generated|op_1~9\)))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\myAlu|Mult0|auto_generated|op_2~10_combout\ & (!\myAlu|Mult0|auto_generated|op_1~9\)) # (!\myAlu|Mult0|auto_generated|op_2~10_combout\ & 
-- ((\myAlu|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_1~11\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\myAlu|Mult0|auto_generated|op_2~10_combout\ & !\myAlu|Mult0|auto_generated|op_1~9\)) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\myAlu|Mult0|auto_generated|op_1~9\) # (!\myAlu|Mult0|auto_generated|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \myAlu|Mult0|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~9\,
	combout => \myAlu|Mult0|auto_generated|op_1~10_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X42_Y31_N16
\myAlu|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~12_combout\ = ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\myAlu|Mult0|auto_generated|op_2~12_combout\ $ (!\myAlu|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_1~13\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\myAlu|Mult0|auto_generated|op_2~12_combout\) # (!\myAlu|Mult0|auto_generated|op_1~11\))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (\myAlu|Mult0|auto_generated|op_2~12_combout\ & !\myAlu|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \myAlu|Mult0|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~11\,
	combout => \myAlu|Mult0|auto_generated|op_1~12_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X42_Y31_N18
\myAlu|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~14_combout\ = (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\myAlu|Mult0|auto_generated|op_2~14_combout\ & (\myAlu|Mult0|auto_generated|op_1~13\ & VCC)) # (!\myAlu|Mult0|auto_generated|op_2~14_combout\ & 
-- (!\myAlu|Mult0|auto_generated|op_1~13\)))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\myAlu|Mult0|auto_generated|op_2~14_combout\ & (!\myAlu|Mult0|auto_generated|op_1~13\)) # (!\myAlu|Mult0|auto_generated|op_2~14_combout\ & 
-- ((\myAlu|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_1~15\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\myAlu|Mult0|auto_generated|op_2~14_combout\ & !\myAlu|Mult0|auto_generated|op_1~13\)) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\myAlu|Mult0|auto_generated|op_1~13\) # (!\myAlu|Mult0|auto_generated|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \myAlu|Mult0|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~13\,
	combout => \myAlu|Mult0|auto_generated|op_1~14_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X42_Y31_N22
\myAlu|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~18_combout\ = (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\myAlu|Mult0|auto_generated|op_2~18_combout\ & (\myAlu|Mult0|auto_generated|op_1~17\ & VCC)) # (!\myAlu|Mult0|auto_generated|op_2~18_combout\ & 
-- (!\myAlu|Mult0|auto_generated|op_1~17\)))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\myAlu|Mult0|auto_generated|op_2~18_combout\ & (!\myAlu|Mult0|auto_generated|op_1~17\)) # (!\myAlu|Mult0|auto_generated|op_2~18_combout\ & 
-- ((\myAlu|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_1~19\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\myAlu|Mult0|auto_generated|op_2~18_combout\ & !\myAlu|Mult0|auto_generated|op_1~17\)) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\myAlu|Mult0|auto_generated|op_1~17\) # (!\myAlu|Mult0|auto_generated|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \myAlu|Mult0|auto_generated|op_2~18_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~17\,
	combout => \myAlu|Mult0|auto_generated|op_1~18_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X42_Y31_N24
\myAlu|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~20_combout\ = ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\myAlu|Mult0|auto_generated|op_2~20_combout\ $ (!\myAlu|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_1~21\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\myAlu|Mult0|auto_generated|op_2~20_combout\) # (!\myAlu|Mult0|auto_generated|op_1~19\))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- (\myAlu|Mult0|auto_generated|op_2~20_combout\ & !\myAlu|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \myAlu|Mult0|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~19\,
	combout => \myAlu|Mult0|auto_generated|op_1~20_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X42_Y31_N26
\myAlu|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~22_combout\ = (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\myAlu|Mult0|auto_generated|op_2~22_combout\ & (\myAlu|Mult0|auto_generated|op_1~21\ & VCC)) # (!\myAlu|Mult0|auto_generated|op_2~22_combout\ & 
-- (!\myAlu|Mult0|auto_generated|op_1~21\)))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\myAlu|Mult0|auto_generated|op_2~22_combout\ & (!\myAlu|Mult0|auto_generated|op_1~21\)) # (!\myAlu|Mult0|auto_generated|op_2~22_combout\ & 
-- ((\myAlu|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \myAlu|Mult0|auto_generated|op_1~23\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\myAlu|Mult0|auto_generated|op_2~22_combout\ & !\myAlu|Mult0|auto_generated|op_1~21\)) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\myAlu|Mult0|auto_generated|op_1~21\) # (!\myAlu|Mult0|auto_generated|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \myAlu|Mult0|auto_generated|op_2~22_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~21\,
	combout => \myAlu|Mult0|auto_generated|op_1~22_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X42_Y31_N28
\myAlu|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~24_combout\ = ((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\myAlu|Mult0|auto_generated|op_2~24_combout\ $ (!\myAlu|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \myAlu|Mult0|auto_generated|op_1~25\ = CARRY((\myAlu|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\myAlu|Mult0|auto_generated|op_2~24_combout\) # (!\myAlu|Mult0|auto_generated|op_1~23\))) # (!\myAlu|Mult0|auto_generated|mac_out2~DATAOUT30\ & 
-- (\myAlu|Mult0|auto_generated|op_2~24_combout\ & !\myAlu|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \myAlu|Mult0|auto_generated|op_2~24_combout\,
	datad => VCC,
	cin => \myAlu|Mult0|auto_generated|op_1~23\,
	combout => \myAlu|Mult0|auto_generated|op_1~24_combout\,
	cout => \myAlu|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X42_Y31_N0
\myAlu|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~4_combout\ = (\myAlu|Mux15~8_combout\ & (((!\myAlu|Mult0|auto_generated|op_1~24_combout\) # (!\myAlu|Mux15~7_combout\)))) # (!\myAlu|Mux15~8_combout\ & (!\myAlu|Mux1~3_combout\ & (\myAlu|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux1~3_combout\,
	datab => \myAlu|Mux15~8_combout\,
	datac => \myAlu|Mux15~7_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~24_combout\,
	combout => \myAlu|Mux1~4_combout\);

-- Location: LCCOMB_X42_Y28_N26
\myAlu|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~5_combout\ = (\myAlu|Mux1~4_combout\ & (\myAlu|ShiftLeft0~98_combout\ & ((!\myAlu|Mux15~4_combout\)))) # (!\myAlu|Mux1~4_combout\ & (((\myAlu|Mux1~1_combout\) # (\myAlu|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~98_combout\,
	datab => \myAlu|Mux1~1_combout\,
	datac => \myAlu|Mux1~4_combout\,
	datad => \myAlu|Mux15~4_combout\,
	combout => \myAlu|Mux1~5_combout\);

-- Location: DSPMULT_X44_Y30_N0
\myAlu|Mult1|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \myAlu|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \myAlu|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPMULT_X44_Y29_N0
\myAlu|Mult1|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \myAlu|Mult1|auto_generated|mac_mult5_DATAA_bus\,
	datab => \myAlu|Mult1|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \myAlu|Mult1|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X45_Y27_N4
\myAlu|Mult1|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~4_combout\ = ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT2\ $ (!\myAlu|Mult1|auto_generated|op_2~3\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_2~5\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT2\) # (!\myAlu|Mult1|auto_generated|op_2~3\))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT2\ & 
-- (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT2\ & !\myAlu|Mult1|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~3\,
	combout => \myAlu|Mult1|auto_generated|op_2~4_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~5\);

-- Location: LCCOMB_X45_Y27_N6
\myAlu|Mult1|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~6_combout\ = (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\ & (\myAlu|Mult1|auto_generated|op_2~5\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\myAlu|Mult1|auto_generated|op_2~5\)))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\ & (!\myAlu|Mult1|auto_generated|op_2~5\)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\ & 
-- ((\myAlu|Mult1|auto_generated|op_2~5\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_2~7\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\ & !\myAlu|Mult1|auto_generated|op_2~5\)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\myAlu|Mult1|auto_generated|op_2~5\) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~5\,
	combout => \myAlu|Mult1|auto_generated|op_2~6_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~7\);

-- Location: LCCOMB_X45_Y27_N18
\myAlu|Mult1|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~18_combout\ = (\myAlu|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\ & (\myAlu|Mult1|auto_generated|op_2~17\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\myAlu|Mult1|auto_generated|op_2~17\)))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\ & (!\myAlu|Mult1|auto_generated|op_2~17\)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\ & 
-- ((\myAlu|Mult1|auto_generated|op_2~17\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_2~19\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\ & !\myAlu|Mult1|auto_generated|op_2~17\)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\myAlu|Mult1|auto_generated|op_2~17\) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~17\,
	combout => \myAlu|Mult1|auto_generated|op_2~18_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~19\);

-- Location: LCCOMB_X45_Y27_N20
\myAlu|Mult1|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~20_combout\ = ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT10\ $ (!\myAlu|Mult1|auto_generated|op_2~19\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_2~21\ = CARRY((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT10\ & ((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT10\) # (!\myAlu|Mult1|auto_generated|op_2~19\))) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT10\ & 
-- (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT10\ & !\myAlu|Mult1|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datab => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~19\,
	combout => \myAlu|Mult1|auto_generated|op_2~20_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~21\);

-- Location: LCCOMB_X45_Y27_N22
\myAlu|Mult1|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_2~22_combout\ = (\myAlu|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\ & (\myAlu|Mult1|auto_generated|op_2~21\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\myAlu|Mult1|auto_generated|op_2~21\)))) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\myAlu|Mult1|auto_generated|op_2~21\)) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- ((\myAlu|Mult1|auto_generated|op_2~21\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_2~23\ = CARRY((\myAlu|Mult1|auto_generated|mac_out6~DATAOUT11\ & (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\ & !\myAlu|Mult1|auto_generated|op_2~21\)) # (!\myAlu|Mult1|auto_generated|mac_out6~DATAOUT11\ & 
-- ((!\myAlu|Mult1|auto_generated|op_2~21\) # (!\myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out6~DATAOUT11\,
	datab => \myAlu|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_2~21\,
	combout => \myAlu|Mult1|auto_generated|op_2~22_combout\,
	cout => \myAlu|Mult1|auto_generated|op_2~23\);

-- Location: LCCOMB_X46_Y27_N4
\myAlu|Mult1|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~2_combout\ = (\myAlu|Mult1|auto_generated|op_2~2_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\myAlu|Mult1|auto_generated|op_1~1\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\myAlu|Mult1|auto_generated|op_1~1\)))) # (!\myAlu|Mult1|auto_generated|op_2~2_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\myAlu|Mult1|auto_generated|op_1~1\)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\myAlu|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_1~3\ = CARRY((\myAlu|Mult1|auto_generated|op_2~2_combout\ & (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\myAlu|Mult1|auto_generated|op_1~1\)) # (!\myAlu|Mult1|auto_generated|op_2~2_combout\ & 
-- ((!\myAlu|Mult1|auto_generated|op_1~1\) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~2_combout\,
	datab => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~1\,
	combout => \myAlu|Mult1|auto_generated|op_1~2_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X46_Y27_N6
\myAlu|Mult1|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~4_combout\ = ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\myAlu|Mult1|auto_generated|op_2~4_combout\ $ (!\myAlu|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_1~5\ = CARRY((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\myAlu|Mult1|auto_generated|op_2~4_combout\) # (!\myAlu|Mult1|auto_generated|op_1~3\))) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT20\ & 
-- (\myAlu|Mult1|auto_generated|op_2~4_combout\ & !\myAlu|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \myAlu|Mult1|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~3\,
	combout => \myAlu|Mult1|auto_generated|op_1~4_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X46_Y27_N10
\myAlu|Mult1|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~8_combout\ = ((\myAlu|Mult1|auto_generated|op_2~8_combout\ $ (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\myAlu|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_1~9\ = CARRY((\myAlu|Mult1|auto_generated|op_2~8_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\myAlu|Mult1|auto_generated|op_1~7\))) # (!\myAlu|Mult1|auto_generated|op_2~8_combout\ & 
-- (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\myAlu|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~8_combout\,
	datab => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~7\,
	combout => \myAlu|Mult1|auto_generated|op_1~8_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X46_Y27_N12
\myAlu|Mult1|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~10_combout\ = (\myAlu|Mult1|auto_generated|op_2~10_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\myAlu|Mult1|auto_generated|op_1~9\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\myAlu|Mult1|auto_generated|op_1~9\)))) # (!\myAlu|Mult1|auto_generated|op_2~10_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\myAlu|Mult1|auto_generated|op_1~9\)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\myAlu|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_1~11\ = CARRY((\myAlu|Mult1|auto_generated|op_2~10_combout\ & (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\myAlu|Mult1|auto_generated|op_1~9\)) # (!\myAlu|Mult1|auto_generated|op_2~10_combout\ & 
-- ((!\myAlu|Mult1|auto_generated|op_1~9\) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~10_combout\,
	datab => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~9\,
	combout => \myAlu|Mult1|auto_generated|op_1~10_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X46_Y27_N14
\myAlu|Mult1|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~12_combout\ = ((\myAlu|Mult1|auto_generated|op_2~12_combout\ $ (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\myAlu|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_1~13\ = CARRY((\myAlu|Mult1|auto_generated|op_2~12_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\myAlu|Mult1|auto_generated|op_1~11\))) # (!\myAlu|Mult1|auto_generated|op_2~12_combout\ & 
-- (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\myAlu|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~12_combout\,
	datab => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~11\,
	combout => \myAlu|Mult1|auto_generated|op_1~12_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X46_Y27_N16
\myAlu|Mult1|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~14_combout\ = (\myAlu|Mult1|auto_generated|op_2~14_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\myAlu|Mult1|auto_generated|op_1~13\ & VCC)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\myAlu|Mult1|auto_generated|op_1~13\)))) # (!\myAlu|Mult1|auto_generated|op_2~14_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\myAlu|Mult1|auto_generated|op_1~13\)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- ((\myAlu|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_1~15\ = CARRY((\myAlu|Mult1|auto_generated|op_2~14_combout\ & (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\myAlu|Mult1|auto_generated|op_1~13\)) # (!\myAlu|Mult1|auto_generated|op_2~14_combout\ & 
-- ((!\myAlu|Mult1|auto_generated|op_1~13\) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~14_combout\,
	datab => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~13\,
	combout => \myAlu|Mult1|auto_generated|op_1~14_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X46_Y27_N18
\myAlu|Mult1|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~16_combout\ = ((\myAlu|Mult1|auto_generated|op_2~16_combout\ $ (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\myAlu|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_1~17\ = CARRY((\myAlu|Mult1|auto_generated|op_2~16_combout\ & ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\myAlu|Mult1|auto_generated|op_1~15\))) # (!\myAlu|Mult1|auto_generated|op_2~16_combout\ & 
-- (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\myAlu|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~16_combout\,
	datab => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~15\,
	combout => \myAlu|Mult1|auto_generated|op_1~16_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X46_Y27_N20
\myAlu|Mult1|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~18_combout\ = (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\myAlu|Mult1|auto_generated|op_2~18_combout\ & (\myAlu|Mult1|auto_generated|op_1~17\ & VCC)) # (!\myAlu|Mult1|auto_generated|op_2~18_combout\ & 
-- (!\myAlu|Mult1|auto_generated|op_1~17\)))) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\myAlu|Mult1|auto_generated|op_2~18_combout\ & (!\myAlu|Mult1|auto_generated|op_1~17\)) # (!\myAlu|Mult1|auto_generated|op_2~18_combout\ & 
-- ((\myAlu|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_1~19\ = CARRY((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\myAlu|Mult1|auto_generated|op_2~18_combout\ & !\myAlu|Mult1|auto_generated|op_1~17\)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\myAlu|Mult1|auto_generated|op_1~17\) # (!\myAlu|Mult1|auto_generated|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \myAlu|Mult1|auto_generated|op_2~18_combout\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~17\,
	combout => \myAlu|Mult1|auto_generated|op_1~18_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X46_Y27_N22
\myAlu|Mult1|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~20_combout\ = ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\myAlu|Mult1|auto_generated|op_2~20_combout\ $ (!\myAlu|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_1~21\ = CARRY((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\myAlu|Mult1|auto_generated|op_2~20_combout\) # (!\myAlu|Mult1|auto_generated|op_1~19\))) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT28\ & 
-- (\myAlu|Mult1|auto_generated|op_2~20_combout\ & !\myAlu|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \myAlu|Mult1|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~19\,
	combout => \myAlu|Mult1|auto_generated|op_1~20_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X46_Y27_N24
\myAlu|Mult1|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~22_combout\ = (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\myAlu|Mult1|auto_generated|op_2~22_combout\ & (\myAlu|Mult1|auto_generated|op_1~21\ & VCC)) # (!\myAlu|Mult1|auto_generated|op_2~22_combout\ & 
-- (!\myAlu|Mult1|auto_generated|op_1~21\)))) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\myAlu|Mult1|auto_generated|op_2~22_combout\ & (!\myAlu|Mult1|auto_generated|op_1~21\)) # (!\myAlu|Mult1|auto_generated|op_2~22_combout\ & 
-- ((\myAlu|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \myAlu|Mult1|auto_generated|op_1~23\ = CARRY((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\myAlu|Mult1|auto_generated|op_2~22_combout\ & !\myAlu|Mult1|auto_generated|op_1~21\)) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\myAlu|Mult1|auto_generated|op_1~21\) # (!\myAlu|Mult1|auto_generated|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \myAlu|Mult1|auto_generated|op_2~22_combout\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~21\,
	combout => \myAlu|Mult1|auto_generated|op_1~22_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X46_Y27_N26
\myAlu|Mult1|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~24_combout\ = ((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (\myAlu|Mult1|auto_generated|op_2~24_combout\ $ (!\myAlu|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \myAlu|Mult1|auto_generated|op_1~25\ = CARRY((\myAlu|Mult1|auto_generated|mac_out2~DATAOUT30\ & ((\myAlu|Mult1|auto_generated|op_2~24_combout\) # (!\myAlu|Mult1|auto_generated|op_1~23\))) # (!\myAlu|Mult1|auto_generated|mac_out2~DATAOUT30\ & 
-- (\myAlu|Mult1|auto_generated|op_2~24_combout\ & !\myAlu|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datab => \myAlu|Mult1|auto_generated|op_2~24_combout\,
	datad => VCC,
	cin => \myAlu|Mult1|auto_generated|op_1~23\,
	combout => \myAlu|Mult1|auto_generated|op_1~24_combout\,
	cout => \myAlu|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X42_Y28_N20
\myAlu|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux1~7_combout\ = (\myAlu|Mux15~11_combout\ & (\myAlu|Mux1~6_combout\)) # (!\myAlu|Mux15~11_combout\ & ((\myAlu|Mux1~6_combout\ & (\myAlu|Mux1~5_combout\)) # (!\myAlu|Mux1~6_combout\ & ((\myAlu|Mult1|auto_generated|op_1~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~11_combout\,
	datab => \myAlu|Mux1~6_combout\,
	datac => \myAlu|Mux1~5_combout\,
	datad => \myAlu|Mult1|auto_generated|op_1~24_combout\,
	combout => \myAlu|Mux1~7_combout\);

-- Location: LCCOMB_X42_Y28_N18
\Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux1~7_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[30]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[30]~57_combout\,
	datad => \myAlu|Mux1~7_combout\,
	combout => \Add0~48_combout\);

-- Location: LCCOMB_X42_Y28_N30
\PC[30]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[30]~reg0feeder_combout\ = \Add0~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~48_combout\,
	combout => \PC[30]~reg0feeder_combout\);

-- Location: FF_X42_Y28_N31
\PC[30]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[30]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[30]~reg0_q\);

-- Location: LCCOMB_X42_Y28_N0
\PR_PC_S1[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[30]~feeder_combout\ = \PC[30]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC[30]~reg0_q\,
	combout => \PR_PC_S1[30]~feeder_combout\);

-- Location: FF_X42_Y28_N1
\PR_PC_S1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[30]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(30));

-- Location: FF_X43_Y28_N27
\PR_PC_S2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(30),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(30));

-- Location: FF_X43_Y28_N15
\PR_PC_S3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(30),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(30));

-- Location: FF_X43_Y28_N23
\PR_PC_S4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(30),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(30));

-- Location: IOIBUF_X35_Y73_N22
\DATA_CACHE_READ_DATA[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(30),
	o => \DATA_CACHE_READ_DATA[30]~input_o\);

-- Location: LCCOMB_X43_Y28_N4
\PR_DATA_CACHE_OUT[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[30]~feeder_combout\ = \DATA_CACHE_READ_DATA[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[30]~input_o\,
	combout => \PR_DATA_CACHE_OUT[30]~feeder_combout\);

-- Location: FF_X43_Y28_N5
\PR_DATA_CACHE_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[30]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(30));

-- Location: FF_X43_Y28_N19
\PR_ALU_OUT_S4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(30),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(30));

-- Location: LCCOMB_X43_Y28_N18
\regWriteSelMUX|RESULT[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[30]~2_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(30)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_DATA_CACHE_OUT(30),
	datac => PR_ALU_OUT_S4(30),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[30]~2_combout\);

-- Location: LCCOMB_X43_Y28_N22
\regWriteSelMUX|RESULT[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[30]~3_combout\ = (\regWriteSelMUX|RESULT[30]~2_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(30),
	datad => \regWriteSelMUX|RESULT[30]~2_combout\,
	combout => \regWriteSelMUX|RESULT[30]~3_combout\);

-- Location: LCCOMB_X52_Y31_N16
\myreg|REGISTERS~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~17_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(38))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(38),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a27\,
	combout => \myreg|REGISTERS~17_combout\);

-- Location: FF_X48_Y31_N13
\PR_DATA_2_S2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~17_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(27));

-- Location: LCCOMB_X48_Y31_N12
\oparand2_mux_haz|RESULT[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[27]~8_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[27]~9_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((PR_DATA_2_S2(27) 
-- & !\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[27]~9_combout\,
	datac => PR_DATA_2_S2(27),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[27]~8_combout\);

-- Location: LCCOMB_X48_Y31_N18
\oparand2_mux_haz|RESULT[27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[27]~9_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[27]~8_combout\ & (REG_WRITE_DATA_S5(27))) # (!\oparand2_mux_haz|RESULT[27]~8_combout\ & ((PR_ALU_OUT_S3(27)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[27]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(27),
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datac => PR_ALU_OUT_S3(27),
	datad => \oparand2_mux_haz|RESULT[27]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[27]~9_combout\);

-- Location: LCCOMB_X48_Y31_N4
\myAlu|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~91_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(27))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[27]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(27),
	datad => \oparand2_mux_haz|RESULT[27]~9_combout\,
	combout => \myAlu|Add0~91_combout\);

-- Location: LCCOMB_X42_Y33_N4
\myAlu|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~86_combout\ = ((\myAlu|Add0~85_combout\ $ (\oparand1_mux|RESULT[25]~6_combout\ $ (!\myAlu|Add0~84\)))) # (GND)
-- \myAlu|Add0~87\ = CARRY((\myAlu|Add0~85_combout\ & ((\oparand1_mux|RESULT[25]~6_combout\) # (!\myAlu|Add0~84\))) # (!\myAlu|Add0~85_combout\ & (\oparand1_mux|RESULT[25]~6_combout\ & !\myAlu|Add0~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~85_combout\,
	datab => \oparand1_mux|RESULT[25]~6_combout\,
	datad => VCC,
	cin => \myAlu|Add0~84\,
	combout => \myAlu|Add0~86_combout\,
	cout => \myAlu|Add0~87\);

-- Location: LCCOMB_X42_Y33_N6
\myAlu|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~89_combout\ = (\oparand1_mux|RESULT[26]~5_combout\ & ((\myAlu|Add0~88_combout\ & (\myAlu|Add0~87\ & VCC)) # (!\myAlu|Add0~88_combout\ & (!\myAlu|Add0~87\)))) # (!\oparand1_mux|RESULT[26]~5_combout\ & ((\myAlu|Add0~88_combout\ & 
-- (!\myAlu|Add0~87\)) # (!\myAlu|Add0~88_combout\ & ((\myAlu|Add0~87\) # (GND)))))
-- \myAlu|Add0~90\ = CARRY((\oparand1_mux|RESULT[26]~5_combout\ & (!\myAlu|Add0~88_combout\ & !\myAlu|Add0~87\)) # (!\oparand1_mux|RESULT[26]~5_combout\ & ((!\myAlu|Add0~87\) # (!\myAlu|Add0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[26]~5_combout\,
	datab => \myAlu|Add0~88_combout\,
	datad => VCC,
	cin => \myAlu|Add0~87\,
	combout => \myAlu|Add0~89_combout\,
	cout => \myAlu|Add0~90\);

-- Location: LCCOMB_X42_Y33_N8
\myAlu|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~92_combout\ = ((\oparand1_mux|RESULT[27]~4_combout\ $ (\myAlu|Add0~91_combout\ $ (!\myAlu|Add0~90\)))) # (GND)
-- \myAlu|Add0~93\ = CARRY((\oparand1_mux|RESULT[27]~4_combout\ & ((\myAlu|Add0~91_combout\) # (!\myAlu|Add0~90\))) # (!\oparand1_mux|RESULT[27]~4_combout\ & (\myAlu|Add0~91_combout\ & !\myAlu|Add0~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[27]~4_combout\,
	datab => \myAlu|Add0~91_combout\,
	datad => VCC,
	cin => \myAlu|Add0~90\,
	combout => \myAlu|Add0~92_combout\,
	cout => \myAlu|Add0~93\);

-- Location: LCCOMB_X48_Y31_N20
\myAlu|INTER_XOR[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(27) = \oparand2_mux|RESULT[27]~4_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(27))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[27]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => PR_PC_S2(27),
	datac => \oparand2_mux|RESULT[27]~4_combout\,
	datad => \oparand1_mux_haz|RESULT[27]~9_combout\,
	combout => \myAlu|INTER_XOR\(27));

-- Location: LCCOMB_X41_Y31_N26
\myAlu|ShiftLeft0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~109_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[24]~7_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[25]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[25]~6_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[24]~7_combout\,
	combout => \myAlu|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X41_Y31_N20
\myAlu|ShiftLeft0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~110_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[26]~5_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[27]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[27]~4_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[26]~5_combout\,
	combout => \myAlu|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X41_Y31_N18
\myAlu|ShiftLeft0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~111_combout\ = (\myAlu|ShiftLeft0~109_combout\) # ((!\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftLeft0~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \myAlu|ShiftLeft0~109_combout\,
	datad => \myAlu|ShiftLeft0~110_combout\,
	combout => \myAlu|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X40_Y33_N4
\myAlu|ShiftLeft0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~74_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[13]~18_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[15]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[15]~16_combout\,
	datad => \oparand1_mux|RESULT[13]~18_combout\,
	combout => \myAlu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X40_Y33_N14
\myAlu|ShiftLeft0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~75_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~69_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~74_combout\,
	datad => \myAlu|ShiftLeft0~69_combout\,
	combout => \myAlu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X41_Y31_N28
\myAlu|ShiftLeft0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~87_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[17]~14_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[19]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[19]~12_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \oparand1_mux|RESULT[17]~14_combout\,
	combout => \myAlu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X41_Y31_N6
\myAlu|ShiftLeft0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~88_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~84_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~84_combout\,
	datad => \myAlu|ShiftLeft0~87_combout\,
	combout => \myAlu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X41_Y31_N4
\myAlu|ShiftLeft0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~89_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~75_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~75_combout\,
	datad => \myAlu|ShiftLeft0~88_combout\,
	combout => \myAlu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X41_Y31_N8
\myAlu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux4~0_combout\ = (\myAlu|Mux26~12_combout\ & (((\myAlu|ShiftLeft0~89_combout\) # (\myAlu|Mux26~4_combout\)))) # (!\myAlu|Mux26~12_combout\ & (\myAlu|ShiftLeft0~111_combout\ & ((!\myAlu|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux26~12_combout\,
	datab => \myAlu|ShiftLeft0~111_combout\,
	datac => \myAlu|ShiftLeft0~89_combout\,
	datad => \myAlu|Mux26~4_combout\,
	combout => \myAlu|Mux4~0_combout\);

-- Location: LCCOMB_X39_Y35_N30
\myAlu|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~26_combout\ = (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[2]~29_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[3]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \oparand1_mux|RESULT[2]~29_combout\,
	datac => \oparand1_mux|RESULT[3]~28_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X39_Y35_N28
\myAlu|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~20_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[0]~31_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[1]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[1]~30_combout\,
	datab => \oparand1_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X39_Y35_N4
\myAlu|ShiftLeft0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~39_combout\ = (\myAlu|ShiftLeft0~26_combout\) # ((\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \myAlu|ShiftLeft0~26_combout\,
	datad => \myAlu|ShiftLeft0~20_combout\,
	combout => \myAlu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X40_Y33_N0
\myAlu|ShiftLeft0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~51_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[8]~23_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[8]~23_combout\,
	datad => \oparand1_mux|RESULT[10]~21_combout\,
	combout => \myAlu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X39_Y33_N14
\myAlu|ShiftLeft0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~55_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[9]~22_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[11]~20_combout\,
	datab => \oparand1_mux|RESULT[9]~22_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X40_Y33_N22
\myAlu|ShiftLeft0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~56_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~51_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~51_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~55_combout\,
	combout => \myAlu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X41_Y33_N18
\myAlu|ShiftLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~36_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[4]~27_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[6]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[6]~25_combout\,
	datac => \oparand1_mux|RESULT[4]~27_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X41_Y33_N6
\myAlu|ShiftLeft0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~40_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[5]~26_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[7]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[5]~26_combout\,
	datac => \oparand1_mux|RESULT[7]~24_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X41_Y33_N4
\myAlu|ShiftLeft0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~41_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~36_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~36_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~40_combout\,
	combout => \myAlu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X40_Y33_N28
\myAlu|ShiftLeft0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~57_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~41_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~56_combout\,
	datad => \myAlu|ShiftLeft0~41_combout\,
	combout => \myAlu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X40_Y33_N26
\myAlu|ShiftLeft0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~58_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~39_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (((\myAlu|ShiftLeft0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~39_combout\,
	datad => \myAlu|ShiftLeft0~57_combout\,
	combout => \myAlu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X41_Y31_N22
\myAlu|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux4~1_combout\ = (\myAlu|Mux26~4_combout\ & ((\myAlu|Mux4~0_combout\ & ((\myAlu|ShiftLeft0~58_combout\))) # (!\myAlu|Mux4~0_combout\ & (\myAlu|ShiftLeft0~100_combout\)))) # (!\myAlu|Mux26~4_combout\ & (((\myAlu|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~100_combout\,
	datab => \myAlu|Mux26~4_combout\,
	datac => \myAlu|Mux4~0_combout\,
	datad => \myAlu|ShiftLeft0~58_combout\,
	combout => \myAlu|Mux4~1_combout\);

-- Location: LCCOMB_X48_Y31_N28
\myAlu|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux4~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(27)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux4~1_combout\ & \myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(27),
	datac => \myAlu|Mux4~1_combout\,
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux4~2_combout\);

-- Location: LCCOMB_X48_Y31_N2
\myAlu|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux4~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[27]~4_combout\ & ((\oparand1_mux|RESULT[27]~4_combout\) # (!\myAlu|Mux4~2_combout\))) # (!\oparand2_mux|RESULT[27]~4_combout\ & (\oparand1_mux|RESULT[27]~4_combout\ & 
-- !\myAlu|Mux4~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[27]~4_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[27]~4_combout\,
	datad => \myAlu|Mux4~2_combout\,
	combout => \myAlu|Mux4~3_combout\);

-- Location: LCCOMB_X42_Y33_N30
\myAlu|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux4~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~92_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux4~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Add0~92_combout\,
	datad => \myAlu|Mux4~3_combout\,
	combout => \myAlu|Mux4~4_combout\);

-- Location: LCCOMB_X48_Y31_N10
\myAlu|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux4~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux4~4_combout\ & ((\myAlu|Mult1|auto_generated|op_1~18_combout\))) # (!\myAlu|Mux4~4_combout\ & (\myAlu|Mult0|auto_generated|op_1~18_combout\)))) # (!\myAlu|Mux29~2_combout\ & 
-- (\myAlu|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mux4~4_combout\,
	datac => \myAlu|Mult0|auto_generated|op_1~18_combout\,
	datad => \myAlu|Mult1|auto_generated|op_1~18_combout\,
	combout => \myAlu|Mux4~5_combout\);

-- Location: LCCOMB_X48_Y31_N24
\myAlu|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux4~6_combout\ = (\myAlu|Mux7~11_combout\ & ((\myAlu|Mux4~5_combout\) # ((\myAlu|ShiftRight0~76_combout\ & \myAlu|Mux7~9_combout\)))) # (!\myAlu|Mux7~11_combout\ & (\myAlu|ShiftRight0~76_combout\ & (\myAlu|Mux7~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux7~11_combout\,
	datab => \myAlu|ShiftRight0~76_combout\,
	datac => \myAlu|Mux7~9_combout\,
	datad => \myAlu|Mux4~5_combout\,
	combout => \myAlu|Mux4~6_combout\);

-- Location: LCCOMB_X48_Y31_N26
\Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~67_combout\ = (\myBranchSelect|Mux0~1_combout\ & ((PR_BRANCH_SELECT_S2(3) & ((\myAlu|Mux4~6_combout\))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[27]~51_combout\)))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[27]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Mux0~1_combout\,
	datab => \PC_PLUS_4[27]~51_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myAlu|Mux4~6_combout\,
	combout => \Add0~67_combout\);

-- Location: LCCOMB_X49_Y29_N22
\PC[27]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[27]~reg0feeder_combout\ = \Add0~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~67_combout\,
	combout => \PC[27]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N23
\PC[27]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[27]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[27]~reg0_q\);

-- Location: LCCOMB_X48_Y31_N14
\PR_PC_S1[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[27]~feeder_combout\ = \PC[27]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[27]~reg0_q\,
	combout => \PR_PC_S1[27]~feeder_combout\);

-- Location: FF_X48_Y31_N15
\PR_PC_S1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[27]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(27));

-- Location: FF_X48_Y31_N1
\PR_PC_S2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(27),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(27));

-- Location: FF_X47_Y31_N1
\PR_PC_S3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(27),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(27));

-- Location: FF_X46_Y31_N7
\PR_PC_S4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(27),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(27));

-- Location: FF_X46_Y31_N29
\PR_ALU_OUT_S4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(27),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(27));

-- Location: LCCOMB_X46_Y31_N28
\regWriteSelMUX|RESULT[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[27]~8_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(27)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(27),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(27),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[27]~8_combout\);

-- Location: LCCOMB_X46_Y31_N6
\regWriteSelMUX|RESULT[27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[27]~9_combout\ = (\regWriteSelMUX|RESULT[27]~8_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(27),
	datad => \regWriteSelMUX|RESULT[27]~8_combout\,
	combout => \regWriteSelMUX|RESULT[27]~9_combout\);

-- Location: LCCOMB_X46_Y29_N4
\myreg|REGISTERS~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~34_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(29))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_0_bypass\(29),
	datac => \myreg|REGISTERS~3_combout\,
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a18\,
	combout => \myreg|REGISTERS~34_combout\);

-- Location: FF_X46_Y29_N5
\PR_DATA_1_S2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~34_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(18));

-- Location: LCCOMB_X46_Y29_N2
\oparand1_mux_haz|RESULT[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[18]~26_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((REG_WRITE_DATA_S5(18)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- (\regWriteSelMUX|RESULT[18]~27_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[18]~27_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => REG_WRITE_DATA_S5(18),
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[18]~26_combout\);

-- Location: LCCOMB_X46_Y29_N18
\oparand1_mux_haz|RESULT[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[18]~27_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[18]~26_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[18]~26_combout\ & 
-- ((PR_ALU_OUT_S3(18)))) # (!\oparand1_mux_haz|RESULT[18]~26_combout\ & (PR_DATA_1_S2(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => PR_DATA_1_S2(18),
	datac => PR_ALU_OUT_S3(18),
	datad => \oparand1_mux_haz|RESULT[18]~26_combout\,
	combout => \oparand1_mux_haz|RESULT[18]~27_combout\);

-- Location: LCCOMB_X46_Y29_N30
\myAlu|INTER_XOR[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(18) = \oparand2_mux|RESULT[18]~13_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(18))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[18]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[18]~13_combout\,
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(18),
	datad => \oparand1_mux_haz|RESULT[18]~27_combout\,
	combout => \myAlu|INTER_XOR\(18));

-- Location: LCCOMB_X41_Y35_N10
\myAlu|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~23_combout\ = (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[0]~31_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[2]~29_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X41_Y35_N24
\myAlu|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~24_combout\ = (\myAlu|ShiftLeft0~23_combout\) # ((\oparand1_mux|RESULT[1]~30_combout\ & (!\oparand2_mux|RESULT[1]~30_combout\ & \oparand2_mux|RESULT[0]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[1]~30_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~23_combout\,
	combout => \myAlu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X47_Y35_N0
\myAlu|ShiftLeft0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~115_combout\ = (\oparand2_mux|RESULT[2]~29_combout\) # ((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(3))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[3]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => PR_IMMEDIATE_SELECT_OUT(3),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \myAlu|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X42_Y33_N22
\myAlu|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~25_combout\ = (\myAlu|ShiftLeft0~24_combout\ & !\myAlu|ShiftLeft0~115_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|ShiftLeft0~24_combout\,
	datad => \myAlu|ShiftLeft0~115_combout\,
	combout => \myAlu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X46_Y29_N12
\myAlu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux13~0_combout\ = (\myAlu|Mux29~13_combout\ & (((\myAlu|INTER_XOR\(18))) # (!\myAlu|Mux15~17_combout\))) # (!\myAlu|Mux29~13_combout\ & (\myAlu|Mux15~17_combout\ & ((\myAlu|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|Mux15~17_combout\,
	datac => \myAlu|INTER_XOR\(18),
	datad => \myAlu|ShiftLeft0~25_combout\,
	combout => \myAlu|Mux13~0_combout\);

-- Location: LCCOMB_X46_Y29_N16
\myAlu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux13~1_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[18]~13_combout\ & ((\oparand1_mux|RESULT[18]~13_combout\) # (!\myAlu|Mux13~0_combout\))) # (!\oparand2_mux|RESULT[18]~13_combout\ & (\oparand1_mux|RESULT[18]~13_combout\ & 
-- !\myAlu|Mux13~0_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[18]~13_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[18]~13_combout\,
	datad => \myAlu|Mux13~0_combout\,
	combout => \myAlu|Mux13~1_combout\);

-- Location: LCCOMB_X42_Y29_N14
\myAlu|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux13~2_combout\ = (\myAlu|Mux15~8_combout\ & (\myAlu|Mux15~7_combout\ & ((\myAlu|Mult0|auto_generated|op_1~0_combout\)))) # (!\myAlu|Mux15~8_combout\ & (((\myAlu|Mux13~1_combout\)) # (!\myAlu|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~8_combout\,
	datab => \myAlu|Mux15~7_combout\,
	datac => \myAlu|Mux13~1_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~0_combout\,
	combout => \myAlu|Mux13~2_combout\);

-- Location: LCCOMB_X42_Y29_N28
\myAlu|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux13~3_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux13~2_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux13~2_combout\ & ((\myAlu|ShiftLeft0~86_combout\))) # (!\myAlu|Mux13~2_combout\ & (\myAlu|ShiftLeft0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~53_combout\,
	datab => \myAlu|Mux15~4_combout\,
	datac => \myAlu|Mux13~2_combout\,
	datad => \myAlu|ShiftLeft0~86_combout\,
	combout => \myAlu|Mux13~3_combout\);

-- Location: LCCOMB_X42_Y27_N6
\myAlu|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux13~5_combout\ = (\myAlu|Mux13~4_combout\ & ((\myAlu|Mux15~11_combout\) # ((\myAlu|Mux13~3_combout\)))) # (!\myAlu|Mux13~4_combout\ & (!\myAlu|Mux15~11_combout\ & (\myAlu|Mult1|auto_generated|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux13~4_combout\,
	datab => \myAlu|Mux15~11_combout\,
	datac => \myAlu|Mult1|auto_generated|op_1~0_combout\,
	datad => \myAlu|Mux13~3_combout\,
	combout => \myAlu|Mux13~5_combout\);

-- Location: LCCOMB_X42_Y27_N24
\myAlu|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux13~6_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux13~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux13~5_combout\,
	combout => \myAlu|Mux13~6_combout\);

-- Location: FF_X42_Y27_N25
\PR_ALU_OUT_S3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux13~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(18));

-- Location: FF_X46_Y29_N29
\PR_ALU_OUT_S4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(18),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(18));

-- Location: LCCOMB_X46_Y29_N28
\regWriteSelMUX|RESULT[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[18]~26_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(18)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(18),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(18),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[18]~26_combout\);

-- Location: LCCOMB_X46_Y29_N26
\regWriteSelMUX|RESULT[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[18]~27_combout\ = (\regWriteSelMUX|RESULT[18]~26_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(18),
	datad => \regWriteSelMUX|RESULT[18]~26_combout\,
	combout => \regWriteSelMUX|RESULT[18]~27_combout\);

-- Location: LCCOMB_X50_Y31_N30
\myreg|REGISTERS~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~19_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(37))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(37),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a26\,
	combout => \myreg|REGISTERS~19_combout\);

-- Location: FF_X42_Y32_N27
\PR_DATA_2_S2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~19_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(26));

-- Location: LCCOMB_X42_Y32_N26
\oparand2_mux_haz|RESULT[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[26]~10_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_ALU_OUT_S3(26)) # ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((PR_DATA_2_S2(26) & 
-- !\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(26),
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datac => PR_DATA_2_S2(26),
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[26]~10_combout\);

-- Location: LCCOMB_X42_Y32_N2
\oparand2_mux_haz|RESULT[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[26]~11_combout\ = (\oparand2_mux_haz|RESULT[26]~10_combout\ & (((REG_WRITE_DATA_S5(26)) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\oparand2_mux_haz|RESULT[26]~10_combout\ & (\regWriteSelMUX|RESULT[26]~11_combout\ & 
-- ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[26]~11_combout\,
	datab => REG_WRITE_DATA_S5(26),
	datac => \oparand2_mux_haz|RESULT[26]~10_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[26]~11_combout\);

-- Location: LCCOMB_X42_Y32_N10
\myAlu|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~88_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(26))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[26]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(26),
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[26]~11_combout\,
	combout => \myAlu|Add0~88_combout\);

-- Location: LCCOMB_X42_Y33_N28
\myAlu|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux5~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & ((\myAlu|Add0~89_combout\))) # (!\myAlu|Mux29~17_combout\ & (\myAlu|Mux5~3_combout\)))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Mux5~3_combout\,
	datad => \myAlu|Add0~89_combout\,
	combout => \myAlu|Mux5~4_combout\);

-- Location: LCCOMB_X42_Y32_N20
\myAlu|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux5~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux5~4_combout\ & ((\myAlu|Mult1|auto_generated|op_1~16_combout\))) # (!\myAlu|Mux5~4_combout\ & (\myAlu|Mult0|auto_generated|op_1~16_combout\)))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|op_1~16_combout\,
	datab => \myAlu|Mux29~2_combout\,
	datac => \myAlu|Mux5~4_combout\,
	datad => \myAlu|Mult1|auto_generated|op_1~16_combout\,
	combout => \myAlu|Mux5~5_combout\);

-- Location: LCCOMB_X42_Y32_N14
\myAlu|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux5~6_combout\ = (\myAlu|Mux7~11_combout\ & ((\myAlu|Mux5~5_combout\) # ((\myAlu|Mux7~9_combout\ & \myAlu|ShiftRight0~58_combout\)))) # (!\myAlu|Mux7~11_combout\ & (\myAlu|Mux7~9_combout\ & (\myAlu|ShiftRight0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux7~11_combout\,
	datab => \myAlu|Mux7~9_combout\,
	datac => \myAlu|ShiftRight0~58_combout\,
	datad => \myAlu|Mux5~5_combout\,
	combout => \myAlu|Mux5~6_combout\);

-- Location: LCCOMB_X49_Y29_N2
\Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~66_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux5~6_combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[26]~49_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[26]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \PC_PLUS_4[26]~49_combout\,
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux5~6_combout\,
	combout => \Add0~66_combout\);

-- Location: LCCOMB_X49_Y29_N20
\PC[26]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[26]~reg0feeder_combout\ = \Add0~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~66_combout\,
	combout => \PC[26]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N21
\PC[26]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[26]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[26]~reg0_q\);

-- Location: FF_X49_Y35_N21
\PR_PC_S1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PC[26]~reg0_q\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(26));

-- Location: LCCOMB_X42_Y32_N22
\PR_PC_S2[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S2[26]~feeder_combout\ = PR_PC_S1(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S1(26),
	combout => \PR_PC_S2[26]~feeder_combout\);

-- Location: FF_X42_Y32_N23
\PR_PC_S2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S2[26]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(26));

-- Location: FF_X49_Y32_N1
\myreg|REGISTERS_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[26]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(37));

-- Location: LCCOMB_X49_Y32_N0
\myreg|REGISTERS~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~18_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(37))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(37),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a26\,
	combout => \myreg|REGISTERS~18_combout\);

-- Location: FF_X42_Y32_N1
\PR_DATA_1_S2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~18_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(26));

-- Location: LCCOMB_X42_Y32_N0
\oparand1_mux_haz|RESULT[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[26]~10_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((PR_ALU_OUT_S3(26)) # ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((PR_DATA_1_S2(26) & 
-- !\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(26),
	datac => PR_DATA_1_S2(26),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[26]~10_combout\);

-- Location: LCCOMB_X42_Y32_N8
\oparand1_mux_haz|RESULT[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[26]~11_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[26]~10_combout\ & ((REG_WRITE_DATA_S5(26)))) # (!\oparand1_mux_haz|RESULT[26]~10_combout\ & (\regWriteSelMUX|RESULT[26]~11_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[26]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[26]~11_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => REG_WRITE_DATA_S5(26),
	datad => \oparand1_mux_haz|RESULT[26]~10_combout\,
	combout => \oparand1_mux_haz|RESULT[26]~11_combout\);

-- Location: LCCOMB_X42_Y32_N30
\oparand1_mux|RESULT[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[26]~5_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(26))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(26),
	datad => \oparand1_mux_haz|RESULT[26]~11_combout\,
	combout => \oparand1_mux|RESULT[26]~5_combout\);

-- Location: LCCOMB_X38_Y31_N22
\myAlu|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~46_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[28]~3_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[26]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[26]~5_combout\,
	datad => \oparand1_mux|RESULT[28]~3_combout\,
	combout => \myAlu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X39_Y31_N2
\myAlu|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~18_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[27]~4_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[25]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[25]~6_combout\,
	datad => \oparand1_mux|RESULT[27]~4_combout\,
	combout => \myAlu|ShiftRight0~18_combout\);

-- Location: LCCOMB_X38_Y31_N28
\myAlu|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~47_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~46_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~46_combout\,
	datad => \myAlu|ShiftRight0~18_combout\,
	combout => \myAlu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X38_Y31_N20
\myAlu|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~45_combout\ = (\myAlu|ShiftRight0~44_combout\) # ((\oparand2_mux|RESULT[0]~31_combout\ & (!\oparand2_mux|RESULT[1]~30_combout\ & \oparand1_mux|RESULT[30]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~44_combout\,
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \oparand1_mux|RESULT[30]~1_combout\,
	combout => \myAlu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X38_Y31_N14
\myAlu|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~48_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~45_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~47_combout\,
	datad => \myAlu|ShiftRight0~45_combout\,
	combout => \myAlu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X38_Y32_N22
\myAlu|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~54_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftRight0~48_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftRight0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~53_combout\,
	datad => \myAlu|ShiftRight0~48_combout\,
	combout => \myAlu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X48_Y30_N0
\myImmediate|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux16~3_combout\ = (\myImmediate|Mux16~2_combout\ & (PR_INSTRUCTION(16) & ((!\myImmediate|Mux16~5_combout\)))) # (!\myImmediate|Mux16~2_combout\ & (((\myImmediate|Mux2~0_combout\) # (\myImmediate|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(16),
	datab => \myImmediate|Mux16~2_combout\,
	datac => \myImmediate|Mux2~0_combout\,
	datad => \myImmediate|Mux16~5_combout\,
	combout => \myImmediate|Mux16~3_combout\);

-- Location: LCCOMB_X48_Y30_N26
\myImmediate|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux16~4_combout\ = (\myImmediate|Mux16~3_combout\ & (((\myImmediate|OUT~0_combout\) # (!\myImmediate|Mux16~5_combout\)))) # (!\myImmediate|Mux16~3_combout\ & (PR_INSTRUCTION(27) & ((\myImmediate|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(27),
	datab => \myImmediate|Mux16~3_combout\,
	datac => \myImmediate|OUT~0_combout\,
	datad => \myImmediate|Mux16~5_combout\,
	combout => \myImmediate|Mux16~4_combout\);

-- Location: FF_X48_Y30_N27
\PR_IMMEDIATE_SELECT_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux16~4_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(16));

-- Location: LCCOMB_X43_Y30_N22
\myAlu|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~58_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(16))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[16]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(16),
	datad => \oparand2_mux_haz|RESULT[16]~31_combout\,
	combout => \myAlu|Add0~58_combout\);

-- Location: FF_X50_Y35_N13
\PR_INSTRUCTION[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(15));

-- Location: LCCOMB_X49_Y32_N22
\myImmediate|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux15~0_combout\ = (\myImmediate|Mux16~5_combout\ & (((PR_INSTRUCTION(26)) # (!\myImmediate|Mux16~2_combout\)))) # (!\myImmediate|Mux16~5_combout\ & (PR_INSTRUCTION(15) & (\myImmediate|Mux16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux16~5_combout\,
	datab => PR_INSTRUCTION(15),
	datac => \myImmediate|Mux16~2_combout\,
	datad => PR_INSTRUCTION(26),
	combout => \myImmediate|Mux15~0_combout\);

-- Location: LCCOMB_X45_Y30_N22
\myImmediate|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myImmediate|Mux15~1_combout\ = (\myImmediate|Mux16~2_combout\ & (\myImmediate|Mux15~0_combout\)) # (!\myImmediate|Mux16~2_combout\ & (\myImmediate|OUT~0_combout\ & ((\myImmediate|Mux15~0_combout\) # (!\myControl|immediate_select~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myImmediate|Mux16~2_combout\,
	datab => \myImmediate|Mux15~0_combout\,
	datac => \myImmediate|OUT~0_combout\,
	datad => \myControl|immediate_select~6_combout\,
	combout => \myImmediate|Mux15~1_combout\);

-- Location: FF_X45_Y30_N23
\PR_IMMEDIATE_SELECT_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myImmediate|Mux15~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_IMMEDIATE_SELECT_OUT(15));

-- Location: LCCOMB_X45_Y30_N2
\myAlu|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~55_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(15))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[15]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(15),
	datad => \oparand2_mux_haz|RESULT[15]~33_combout\,
	combout => \myAlu|Add0~55_combout\);

-- Location: LCCOMB_X46_Y36_N6
\myAlu|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~52_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(14))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[14]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(14),
	datab => \oparand2_mux_haz|RESULT[14]~35_combout\,
	datac => PR_ALU_SELECT(4),
	datad => \PR_OPERAND2_SEL~q\,
	combout => \myAlu|Add0~52_combout\);

-- Location: LCCOMB_X47_Y33_N20
\myAlu|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~43_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(11))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[11]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(11),
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[11]~41_combout\,
	combout => \myAlu|Add0~43_combout\);

-- Location: LCCOMB_X43_Y32_N30
\myAlu|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~40_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(10))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[10]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(10),
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[10]~43_combout\,
	combout => \myAlu|Add0~40_combout\);

-- Location: LCCOMB_X45_Y32_N0
\myAlu|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~28_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(6))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[6]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(6),
	datab => PR_ALU_SELECT(4),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[6]~51_combout\,
	combout => \myAlu|Add0~28_combout\);

-- Location: LCCOMB_X47_Y35_N16
\myAlu|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~19_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(3))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[3]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(3),
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \myAlu|Add0~19_combout\);

-- Location: LCCOMB_X43_Y35_N10
\myAlu|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~13_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(1)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => \oparand2_mux_haz|RESULT[1]~61_combout\,
	datac => PR_IMMEDIATE_SELECT_OUT(1),
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Add0~13_combout\);

-- Location: LCCOMB_X43_Y33_N0
\myAlu|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~5_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(0))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[0]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(0),
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[0]~63_combout\,
	combout => \myAlu|Add0~5_combout\);

-- Location: LCCOMB_X42_Y35_N16
\myAlu|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~7_cout\ = CARRY((PR_ALU_SELECT(4) & !PR_ALU_SELECT(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_ALU_SELECT(0),
	datad => VCC,
	cout => \myAlu|Add0~7_cout\);

-- Location: LCCOMB_X42_Y35_N20
\myAlu|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~14_combout\ = ((\oparand1_mux|RESULT[1]~30_combout\ $ (\myAlu|Add0~13_combout\ $ (!\myAlu|Add0~9\)))) # (GND)
-- \myAlu|Add0~15\ = CARRY((\oparand1_mux|RESULT[1]~30_combout\ & ((\myAlu|Add0~13_combout\) # (!\myAlu|Add0~9\))) # (!\oparand1_mux|RESULT[1]~30_combout\ & (\myAlu|Add0~13_combout\ & !\myAlu|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[1]~30_combout\,
	datab => \myAlu|Add0~13_combout\,
	datad => VCC,
	cin => \myAlu|Add0~9\,
	combout => \myAlu|Add0~14_combout\,
	cout => \myAlu|Add0~15\);

-- Location: LCCOMB_X42_Y35_N24
\myAlu|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~20_combout\ = ((\oparand1_mux|RESULT[3]~28_combout\ $ (\myAlu|Add0~19_combout\ $ (!\myAlu|Add0~18\)))) # (GND)
-- \myAlu|Add0~21\ = CARRY((\oparand1_mux|RESULT[3]~28_combout\ & ((\myAlu|Add0~19_combout\) # (!\myAlu|Add0~18\))) # (!\oparand1_mux|RESULT[3]~28_combout\ & (\myAlu|Add0~19_combout\ & !\myAlu|Add0~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[3]~28_combout\,
	datab => \myAlu|Add0~19_combout\,
	datad => VCC,
	cin => \myAlu|Add0~18\,
	combout => \myAlu|Add0~20_combout\,
	cout => \myAlu|Add0~21\);

-- Location: LCCOMB_X42_Y35_N26
\myAlu|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~23_combout\ = (\myAlu|Add0~22_combout\ & ((\oparand1_mux|RESULT[4]~27_combout\ & (\myAlu|Add0~21\ & VCC)) # (!\oparand1_mux|RESULT[4]~27_combout\ & (!\myAlu|Add0~21\)))) # (!\myAlu|Add0~22_combout\ & ((\oparand1_mux|RESULT[4]~27_combout\ & 
-- (!\myAlu|Add0~21\)) # (!\oparand1_mux|RESULT[4]~27_combout\ & ((\myAlu|Add0~21\) # (GND)))))
-- \myAlu|Add0~24\ = CARRY((\myAlu|Add0~22_combout\ & (!\oparand1_mux|RESULT[4]~27_combout\ & !\myAlu|Add0~21\)) # (!\myAlu|Add0~22_combout\ & ((!\myAlu|Add0~21\) # (!\oparand1_mux|RESULT[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~22_combout\,
	datab => \oparand1_mux|RESULT[4]~27_combout\,
	datad => VCC,
	cin => \myAlu|Add0~21\,
	combout => \myAlu|Add0~23_combout\,
	cout => \myAlu|Add0~24\);

-- Location: LCCOMB_X42_Y35_N28
\myAlu|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~26_combout\ = ((\myAlu|Add0~25_combout\ $ (\oparand1_mux|RESULT[5]~26_combout\ $ (!\myAlu|Add0~24\)))) # (GND)
-- \myAlu|Add0~27\ = CARRY((\myAlu|Add0~25_combout\ & ((\oparand1_mux|RESULT[5]~26_combout\) # (!\myAlu|Add0~24\))) # (!\myAlu|Add0~25_combout\ & (\oparand1_mux|RESULT[5]~26_combout\ & !\myAlu|Add0~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~25_combout\,
	datab => \oparand1_mux|RESULT[5]~26_combout\,
	datad => VCC,
	cin => \myAlu|Add0~24\,
	combout => \myAlu|Add0~26_combout\,
	cout => \myAlu|Add0~27\);

-- Location: LCCOMB_X42_Y35_N30
\myAlu|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~29_combout\ = (\oparand1_mux|RESULT[6]~25_combout\ & ((\myAlu|Add0~28_combout\ & (\myAlu|Add0~27\ & VCC)) # (!\myAlu|Add0~28_combout\ & (!\myAlu|Add0~27\)))) # (!\oparand1_mux|RESULT[6]~25_combout\ & ((\myAlu|Add0~28_combout\ & 
-- (!\myAlu|Add0~27\)) # (!\myAlu|Add0~28_combout\ & ((\myAlu|Add0~27\) # (GND)))))
-- \myAlu|Add0~30\ = CARRY((\oparand1_mux|RESULT[6]~25_combout\ & (!\myAlu|Add0~28_combout\ & !\myAlu|Add0~27\)) # (!\oparand1_mux|RESULT[6]~25_combout\ & ((!\myAlu|Add0~27\) # (!\myAlu|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[6]~25_combout\,
	datab => \myAlu|Add0~28_combout\,
	datad => VCC,
	cin => \myAlu|Add0~27\,
	combout => \myAlu|Add0~29_combout\,
	cout => \myAlu|Add0~30\);

-- Location: LCCOMB_X42_Y34_N0
\myAlu|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~32_combout\ = ((\myAlu|Add0~31_combout\ $ (\oparand1_mux|RESULT[7]~24_combout\ $ (!\myAlu|Add0~30\)))) # (GND)
-- \myAlu|Add0~33\ = CARRY((\myAlu|Add0~31_combout\ & ((\oparand1_mux|RESULT[7]~24_combout\) # (!\myAlu|Add0~30\))) # (!\myAlu|Add0~31_combout\ & (\oparand1_mux|RESULT[7]~24_combout\ & !\myAlu|Add0~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~31_combout\,
	datab => \oparand1_mux|RESULT[7]~24_combout\,
	datad => VCC,
	cin => \myAlu|Add0~30\,
	combout => \myAlu|Add0~32_combout\,
	cout => \myAlu|Add0~33\);

-- Location: LCCOMB_X42_Y34_N4
\myAlu|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~38_combout\ = ((\myAlu|Add0~37_combout\ $ (\oparand1_mux|RESULT[9]~22_combout\ $ (!\myAlu|Add0~36\)))) # (GND)
-- \myAlu|Add0~39\ = CARRY((\myAlu|Add0~37_combout\ & ((\oparand1_mux|RESULT[9]~22_combout\) # (!\myAlu|Add0~36\))) # (!\myAlu|Add0~37_combout\ & (\oparand1_mux|RESULT[9]~22_combout\ & !\myAlu|Add0~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~37_combout\,
	datab => \oparand1_mux|RESULT[9]~22_combout\,
	datad => VCC,
	cin => \myAlu|Add0~36\,
	combout => \myAlu|Add0~38_combout\,
	cout => \myAlu|Add0~39\);

-- Location: LCCOMB_X42_Y34_N8
\myAlu|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~44_combout\ = ((\oparand1_mux|RESULT[11]~20_combout\ $ (\myAlu|Add0~43_combout\ $ (!\myAlu|Add0~42\)))) # (GND)
-- \myAlu|Add0~45\ = CARRY((\oparand1_mux|RESULT[11]~20_combout\ & ((\myAlu|Add0~43_combout\) # (!\myAlu|Add0~42\))) # (!\oparand1_mux|RESULT[11]~20_combout\ & (\myAlu|Add0~43_combout\ & !\myAlu|Add0~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[11]~20_combout\,
	datab => \myAlu|Add0~43_combout\,
	datad => VCC,
	cin => \myAlu|Add0~42\,
	combout => \myAlu|Add0~44_combout\,
	cout => \myAlu|Add0~45\);

-- Location: LCCOMB_X42_Y34_N10
\myAlu|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~47_combout\ = (\myAlu|Add0~46_combout\ & ((\oparand1_mux|RESULT[12]~19_combout\ & (\myAlu|Add0~45\ & VCC)) # (!\oparand1_mux|RESULT[12]~19_combout\ & (!\myAlu|Add0~45\)))) # (!\myAlu|Add0~46_combout\ & ((\oparand1_mux|RESULT[12]~19_combout\ & 
-- (!\myAlu|Add0~45\)) # (!\oparand1_mux|RESULT[12]~19_combout\ & ((\myAlu|Add0~45\) # (GND)))))
-- \myAlu|Add0~48\ = CARRY((\myAlu|Add0~46_combout\ & (!\oparand1_mux|RESULT[12]~19_combout\ & !\myAlu|Add0~45\)) # (!\myAlu|Add0~46_combout\ & ((!\myAlu|Add0~45\) # (!\oparand1_mux|RESULT[12]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~46_combout\,
	datab => \oparand1_mux|RESULT[12]~19_combout\,
	datad => VCC,
	cin => \myAlu|Add0~45\,
	combout => \myAlu|Add0~47_combout\,
	cout => \myAlu|Add0~48\);

-- Location: LCCOMB_X42_Y34_N12
\myAlu|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~50_combout\ = ((\myAlu|Add0~49_combout\ $ (\oparand1_mux|RESULT[13]~18_combout\ $ (!\myAlu|Add0~48\)))) # (GND)
-- \myAlu|Add0~51\ = CARRY((\myAlu|Add0~49_combout\ & ((\oparand1_mux|RESULT[13]~18_combout\) # (!\myAlu|Add0~48\))) # (!\myAlu|Add0~49_combout\ & (\oparand1_mux|RESULT[13]~18_combout\ & !\myAlu|Add0~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~49_combout\,
	datab => \oparand1_mux|RESULT[13]~18_combout\,
	datad => VCC,
	cin => \myAlu|Add0~48\,
	combout => \myAlu|Add0~50_combout\,
	cout => \myAlu|Add0~51\);

-- Location: LCCOMB_X42_Y34_N16
\myAlu|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~56_combout\ = ((\oparand1_mux|RESULT[15]~16_combout\ $ (\myAlu|Add0~55_combout\ $ (!\myAlu|Add0~54\)))) # (GND)
-- \myAlu|Add0~57\ = CARRY((\oparand1_mux|RESULT[15]~16_combout\ & ((\myAlu|Add0~55_combout\) # (!\myAlu|Add0~54\))) # (!\oparand1_mux|RESULT[15]~16_combout\ & (\myAlu|Add0~55_combout\ & !\myAlu|Add0~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[15]~16_combout\,
	datab => \myAlu|Add0~55_combout\,
	datad => VCC,
	cin => \myAlu|Add0~54\,
	combout => \myAlu|Add0~56_combout\,
	cout => \myAlu|Add0~57\);

-- Location: LCCOMB_X42_Y34_N20
\myAlu|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~62_combout\ = ((\myAlu|Add0~61_combout\ $ (\oparand1_mux|RESULT[17]~14_combout\ $ (!\myAlu|Add0~60\)))) # (GND)
-- \myAlu|Add0~63\ = CARRY((\myAlu|Add0~61_combout\ & ((\oparand1_mux|RESULT[17]~14_combout\) # (!\myAlu|Add0~60\))) # (!\myAlu|Add0~61_combout\ & (\oparand1_mux|RESULT[17]~14_combout\ & !\myAlu|Add0~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~61_combout\,
	datab => \oparand1_mux|RESULT[17]~14_combout\,
	datad => VCC,
	cin => \myAlu|Add0~60\,
	combout => \myAlu|Add0~62_combout\,
	cout => \myAlu|Add0~63\);

-- Location: LCCOMB_X41_Y30_N24
\myAlu|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux14~4_combout\ = (\myAlu|Mux15~12_combout\ & (\myAlu|ShiftRight0~54_combout\ & ((\myAlu|Mux15~13_combout\)))) # (!\myAlu|Mux15~12_combout\ & (((\myAlu|Add0~62_combout\) # (!\myAlu|Mux15~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~12_combout\,
	datab => \myAlu|ShiftRight0~54_combout\,
	datac => \myAlu|Add0~62_combout\,
	datad => \myAlu|Mux15~13_combout\,
	combout => \myAlu|Mux14~4_combout\);

-- Location: LCCOMB_X41_Y30_N2
\myAlu|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux14~5_combout\ = (\myAlu|Mux14~4_combout\ & ((\myAlu|Mux14~3_combout\) # ((\myAlu|Mux15~11_combout\)))) # (!\myAlu|Mux14~4_combout\ & (((!\myAlu|Mux15~11_combout\ & \myAlu|Mult1|auto_generated|w513w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux14~3_combout\,
	datab => \myAlu|Mux14~4_combout\,
	datac => \myAlu|Mux15~11_combout\,
	datad => \myAlu|Mult1|auto_generated|w513w\(17),
	combout => \myAlu|Mux14~5_combout\);

-- Location: LCCOMB_X41_Y30_N28
\myAlu|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux14~6_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux14~5_combout\,
	combout => \myAlu|Mux14~6_combout\);

-- Location: FF_X41_Y30_N29
\PR_ALU_OUT_S3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux14~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(17));

-- Location: FF_X47_Y32_N11
\REG_WRITE_DATA_S5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[17]~29_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(17));

-- Location: FF_X52_Y32_N11
\myreg|REGISTERS_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[17]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(28));

-- Location: LCCOMB_X52_Y32_N10
\myreg|REGISTERS~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~36_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(28))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(28),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a17\,
	combout => \myreg|REGISTERS~36_combout\);

-- Location: FF_X47_Y32_N9
\PR_DATA_1_S2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~36_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(17));

-- Location: LCCOMB_X47_Y32_N16
\oparand1_mux_haz|RESULT[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[17]~28_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[17]~29_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((PR_DATA_1_S2(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[17]~29_combout\,
	datab => PR_DATA_1_S2(17),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[17]~28_combout\);

-- Location: LCCOMB_X47_Y32_N10
\oparand1_mux_haz|RESULT[17]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[17]~29_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[17]~28_combout\ & ((REG_WRITE_DATA_S5(17)))) # (!\oparand1_mux_haz|RESULT[17]~28_combout\ & (PR_ALU_OUT_S3(17))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(17),
	datac => REG_WRITE_DATA_S5(17),
	datad => \oparand1_mux_haz|RESULT[17]~28_combout\,
	combout => \oparand1_mux_haz|RESULT[17]~29_combout\);

-- Location: LCCOMB_X47_Y32_N2
\oparand1_mux|RESULT[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[17]~14_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(17))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[17]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(17),
	datad => \oparand1_mux_haz|RESULT[17]~29_combout\,
	combout => \oparand1_mux|RESULT[17]~14_combout\);

-- Location: LCCOMB_X39_Y33_N26
\myAlu|ShiftLeft0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~78_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[14]~17_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[16]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[16]~15_combout\,
	datac => \oparand1_mux|RESULT[14]~17_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X39_Y33_N4
\myAlu|ShiftLeft0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~79_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~74_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~78_combout\,
	datad => \myAlu|ShiftLeft0~74_combout\,
	combout => \myAlu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X39_Y33_N28
\myAlu|ShiftLeft0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~60_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[10]~21_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[12]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[10]~21_combout\,
	datac => \oparand1_mux|RESULT[12]~19_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X39_Y33_N2
\myAlu|ShiftLeft0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~61_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~55_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~55_combout\,
	datad => \myAlu|ShiftLeft0~60_combout\,
	combout => \myAlu|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X39_Y33_N22
\myAlu|ShiftLeft0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~80_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~61_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~79_combout\,
	datad => \myAlu|ShiftLeft0~61_combout\,
	combout => \myAlu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X40_Y35_N16
\myAlu|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~10_combout\ = (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~114_combout\ & !\oparand2_mux|RESULT[3]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \oparand1_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~114_combout\,
	datad => \oparand2_mux|RESULT[3]~28_combout\,
	combout => \myAlu|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X43_Y30_N28
\myAlu|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~5_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(16)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~10_combout\ & \myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(16),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|ShiftLeft0~10_combout\,
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux15~5_combout\);

-- Location: LCCOMB_X43_Y30_N2
\myAlu|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~6_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand1_mux|RESULT[16]~15_combout\ & ((\oparand2_mux|RESULT[16]~15_combout\) # (!\myAlu|Mux15~5_combout\))) # (!\oparand1_mux|RESULT[16]~15_combout\ & (\oparand2_mux|RESULT[16]~15_combout\ & 
-- !\myAlu|Mux15~5_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[16]~15_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand2_mux|RESULT[16]~15_combout\,
	datad => \myAlu|Mux15~5_combout\,
	combout => \myAlu|Mux15~6_combout\);

-- Location: LCCOMB_X41_Y33_N28
\myAlu|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~9_combout\ = (\myAlu|Mux15~7_combout\ & ((\myAlu|Mux15~8_combout\ & ((\myAlu|Mult0|auto_generated|w513w\(16)))) # (!\myAlu|Mux15~8_combout\ & (\myAlu|Mux15~6_combout\)))) # (!\myAlu|Mux15~7_combout\ & (!\myAlu|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~7_combout\,
	datab => \myAlu|Mux15~8_combout\,
	datac => \myAlu|Mux15~6_combout\,
	datad => \myAlu|Mult0|auto_generated|w513w\(16),
	combout => \myAlu|Mux15~9_combout\);

-- Location: LCCOMB_X41_Y33_N30
\myAlu|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~10_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux15~9_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux15~9_combout\ & ((\myAlu|ShiftLeft0~80_combout\))) # (!\myAlu|Mux15~9_combout\ & (\myAlu|ShiftLeft0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~45_combout\,
	datab => \myAlu|ShiftLeft0~80_combout\,
	datac => \myAlu|Mux15~4_combout\,
	datad => \myAlu|Mux15~9_combout\,
	combout => \myAlu|Mux15~10_combout\);

-- Location: LCCOMB_X42_Y30_N14
\myAlu|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~15_combout\ = (\myAlu|Mux15~14_combout\ & ((\myAlu|Mux15~11_combout\) # ((\myAlu|Mux15~10_combout\)))) # (!\myAlu|Mux15~14_combout\ & (!\myAlu|Mux15~11_combout\ & (\myAlu|Mult1|auto_generated|w513w\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~14_combout\,
	datab => \myAlu|Mux15~11_combout\,
	datac => \myAlu|Mult1|auto_generated|w513w\(16),
	datad => \myAlu|Mux15~10_combout\,
	combout => \myAlu|Mux15~15_combout\);

-- Location: LCCOMB_X42_Y28_N24
\Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux15~15_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[16]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[16]~29_combout\,
	datad => \myAlu|Mux15~15_combout\,
	combout => \Add0~40_combout\);

-- Location: LCCOMB_X42_Y28_N12
\PC[16]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[16]~reg0feeder_combout\ = \Add0~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~40_combout\,
	combout => \PC[16]~reg0feeder_combout\);

-- Location: FF_X42_Y28_N13
\PC[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[16]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[16]~reg0_q\);

-- Location: FF_X41_Y30_N15
\PR_PC_S1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PC[16]~reg0_q\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(16));

-- Location: FF_X43_Y30_N5
\PR_PC_S2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(16),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(16));

-- Location: FF_X43_Y30_N15
\PR_PC_S3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(16),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(16));

-- Location: FF_X43_Y30_N9
\PR_PC_S4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(16),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(16));

-- Location: FF_X43_Y30_N17
\PR_ALU_OUT_S4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(16),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(16));

-- Location: LCCOMB_X43_Y30_N16
\regWriteSelMUX|RESULT[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[16]~30_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(16)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(16),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(16),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[16]~30_combout\);

-- Location: LCCOMB_X43_Y30_N8
\regWriteSelMUX|RESULT[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[16]~31_combout\ = (\regWriteSelMUX|RESULT[16]~30_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(16),
	datad => \regWriteSelMUX|RESULT[16]~30_combout\,
	combout => \regWriteSelMUX|RESULT[16]~31_combout\);

-- Location: LCCOMB_X45_Y36_N2
\myreg|REGISTERS~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~42_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(25))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(25),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a14\,
	combout => \myreg|REGISTERS~42_combout\);

-- Location: FF_X45_Y36_N3
\PR_DATA_1_S2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~42_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(14));

-- Location: LCCOMB_X45_Y36_N24
\oparand1_mux_haz|RESULT[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[14]~34_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(14))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((PR_DATA_1_S2(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(14),
	datab => PR_DATA_1_S2(14),
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[14]~34_combout\);

-- Location: LCCOMB_X45_Y36_N12
\oparand1_mux_haz|RESULT[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[14]~35_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[14]~34_combout\ & ((REG_WRITE_DATA_S5(14)))) # (!\oparand1_mux_haz|RESULT[14]~34_combout\ & (\regWriteSelMUX|RESULT[14]~35_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[14]~35_combout\,
	datac => REG_WRITE_DATA_S5(14),
	datad => \oparand1_mux_haz|RESULT[14]~34_combout\,
	combout => \oparand1_mux_haz|RESULT[14]~35_combout\);

-- Location: LCCOMB_X45_Y36_N10
\oparand1_mux|RESULT[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[14]~17_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(14))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[14]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(14),
	datad => \oparand1_mux_haz|RESULT[14]~35_combout\,
	combout => \oparand1_mux|RESULT[14]~17_combout\);

-- Location: LCCOMB_X46_Y35_N30
\myAlu|Mux29~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~21_combout\ = (PR_ALU_SELECT(4) & ((\myAlu|Mux29~17_combout\))) # (!PR_ALU_SELECT(4) & (!PR_ALU_SELECT(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datac => PR_ALU_SELECT(3),
	datad => \myAlu|Mux29~17_combout\,
	combout => \myAlu|Mux29~21_combout\);

-- Location: LCCOMB_X45_Y36_N14
\myAlu|INTER_XOR[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(14) = \oparand2_mux|RESULT[14]~17_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(14)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[14]~35_combout\,
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(14),
	datad => \oparand2_mux|RESULT[14]~17_combout\,
	combout => \myAlu|INTER_XOR\(14));

-- Location: LCCOMB_X41_Y32_N0
\myAlu|Mux29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~12_combout\ = (!PR_ALU_SELECT(1) & ((PR_ALU_SELECT(2)) # ((!\oparand2_mux|RESULT[4]~27_combout\ & \myAlu|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[4]~27_combout\,
	datab => PR_ALU_SELECT(1),
	datac => PR_ALU_SELECT(2),
	datad => \myAlu|ShiftLeft0~19_combout\,
	combout => \myAlu|Mux29~12_combout\);

-- Location: LCCOMB_X40_Y35_N10
\myAlu|ShiftLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~33_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[3]~28_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[5]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[5]~26_combout\,
	datac => \oparand1_mux|RESULT[3]~28_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X41_Y33_N24
\myAlu|ShiftLeft0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~37_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~33_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~36_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~33_combout\,
	combout => \myAlu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X42_Y29_N26
\myAlu|ShiftLeft0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~68_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~24_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~24_combout\,
	datad => \myAlu|ShiftLeft0~37_combout\,
	combout => \myAlu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X41_Y33_N2
\myAlu|ShiftLeft0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~47_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[7]~24_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[9]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[7]~24_combout\,
	datac => \oparand1_mux|RESULT[9]~22_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X41_Y33_N14
\myAlu|ShiftLeft0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~52_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~47_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~51_combout\,
	datad => \myAlu|ShiftLeft0~47_combout\,
	combout => \myAlu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X42_Y29_N0
\myAlu|ShiftLeft0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~71_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~52_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~70_combout\,
	datad => \myAlu|ShiftLeft0~52_combout\,
	combout => \myAlu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X42_Y29_N10
\myAlu|ShiftLeft0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~72_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftLeft0~68_combout\)) # (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftLeft0~68_combout\,
	datad => \myAlu|ShiftLeft0~71_combout\,
	combout => \myAlu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X45_Y36_N4
\myAlu|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux17~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(14)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux29~12_combout\ & \myAlu|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(14),
	datac => \myAlu|Mux29~12_combout\,
	datad => \myAlu|ShiftLeft0~72_combout\,
	combout => \myAlu|Mux17~2_combout\);

-- Location: LCCOMB_X45_Y36_N30
\myAlu|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux17~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[14]~17_combout\ & ((\oparand1_mux|RESULT[14]~17_combout\) # (!\myAlu|Mux17~2_combout\))) # (!\oparand2_mux|RESULT[14]~17_combout\ & (!\myAlu|Mux17~2_combout\ & 
-- \oparand1_mux|RESULT[14]~17_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[14]~17_combout\,
	datac => \myAlu|Mux17~2_combout\,
	datad => \oparand1_mux|RESULT[14]~17_combout\,
	combout => \myAlu|Mux17~3_combout\);

-- Location: LCCOMB_X43_Y36_N6
\myAlu|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux17~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~53_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux17~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (((\myAlu|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~53_combout\,
	datab => \myAlu|Mux29~21_combout\,
	datac => \myAlu|Mux29~17_combout\,
	datad => \myAlu|Mux17~3_combout\,
	combout => \myAlu|Mux17~4_combout\);

-- Location: LCCOMB_X43_Y36_N0
\myAlu|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux17~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux17~4_combout\ & (\myAlu|Mult1|auto_generated|w513w\(14))) # (!\myAlu|Mux17~4_combout\ & ((\myAlu|Mult0|auto_generated|w513w\(14)))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult1|auto_generated|w513w\(14),
	datac => \myAlu|Mult0|auto_generated|w513w\(14),
	datad => \myAlu|Mux17~4_combout\,
	combout => \myAlu|Mux17~5_combout\);

-- Location: LCCOMB_X43_Y36_N18
\myAlu|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux17~7_combout\ = (\myAlu|Mux17~5_combout\ & (((PR_ALU_SELECT(4)) # (!PR_ALU_SELECT(3))) # (!PR_ALU_SELECT(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(2),
	datab => PR_ALU_SELECT(3),
	datac => PR_ALU_SELECT(4),
	datad => \myAlu|Mux17~5_combout\,
	combout => \myAlu|Mux17~7_combout\);

-- Location: LCCOMB_X43_Y36_N14
\myAlu|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux17~6_combout\ = (\myAlu|Mux19~2_combout\ & ((\myAlu|Mux19~3_combout\ & (\myAlu|ShiftRight0~103_combout\)) # (!\myAlu|Mux19~3_combout\ & ((\myAlu|Mux17~7_combout\))))) # (!\myAlu|Mux19~2_combout\ & (((!\myAlu|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~103_combout\,
	datab => \myAlu|Mux19~2_combout\,
	datac => \myAlu|Mux19~3_combout\,
	datad => \myAlu|Mux17~7_combout\,
	combout => \myAlu|Mux17~6_combout\);

-- Location: LCCOMB_X45_Y36_N8
\myAlu|Mux17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux17~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux17~6_combout\ & ((\myAlu|ShiftRight0~91_combout\))) # (!\myAlu|Mux17~6_combout\ & (\myAlu|ShiftRight0~92_combout\)))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~92_combout\,
	datab => \myAlu|Mux7~2_combout\,
	datac => \myAlu|ShiftRight0~91_combout\,
	datad => \myAlu|Mux17~6_combout\,
	combout => \myAlu|Mux17~combout\);

-- Location: LCCOMB_X49_Y29_N18
\Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux17~combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[14]~25_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[14]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \PC_PLUS_4[14]~25_combout\,
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux17~combout\,
	combout => \Add0~62_combout\);

-- Location: LCCOMB_X49_Y29_N28
\PC[14]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[14]~reg0feeder_combout\ = \Add0~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~62_combout\,
	combout => \PC[14]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N29
\PC[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[14]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[14]~reg0_q\);

-- Location: LCCOMB_X49_Y29_N14
\PR_PC_S1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[14]~feeder_combout\ = \PC[14]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[14]~reg0_q\,
	combout => \PR_PC_S1[14]~feeder_combout\);

-- Location: FF_X49_Y29_N15
\PR_PC_S1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[14]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(14));

-- Location: FF_X45_Y36_N15
\PR_PC_S2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(14),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(14));

-- Location: FF_X45_Y36_N23
\PR_PC_S3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(14),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(14));

-- Location: FF_X45_Y36_N1
\PR_PC_S4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(14),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(14));

-- Location: FF_X45_Y36_N21
\PR_ALU_OUT_S4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(14),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(14));

-- Location: LCCOMB_X45_Y36_N20
\regWriteSelMUX|RESULT[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[14]~34_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(14)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(14),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(14),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[14]~34_combout\);

-- Location: LCCOMB_X45_Y36_N0
\regWriteSelMUX|RESULT[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[14]~35_combout\ = (\regWriteSelMUX|RESULT[14]~34_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(14),
	datad => \regWriteSelMUX|RESULT[14]~34_combout\,
	combout => \regWriteSelMUX|RESULT[14]~35_combout\);

-- Location: FF_X48_Y32_N1
\myreg|REGISTERS_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[11]~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(22));

-- Location: LCCOMB_X48_Y32_N0
\myreg|REGISTERS~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~48_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(22)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a11\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(22),
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~48_combout\);

-- Location: FF_X47_Y33_N19
\PR_DATA_1_S2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~48_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(11));

-- Location: LCCOMB_X47_Y33_N18
\oparand1_mux_haz|RESULT[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[11]~40_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[11]~41_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((PR_DATA_1_S2(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => \regWriteSelMUX|RESULT[11]~41_combout\,
	datac => PR_DATA_1_S2(11),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[11]~40_combout\);

-- Location: LCCOMB_X47_Y33_N10
\oparand1_mux_haz|RESULT[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[11]~41_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[11]~40_combout\ & ((REG_WRITE_DATA_S5(11)))) # (!\oparand1_mux_haz|RESULT[11]~40_combout\ & (PR_ALU_OUT_S3(11))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[11]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(11),
	datac => REG_WRITE_DATA_S5(11),
	datad => \oparand1_mux_haz|RESULT[11]~40_combout\,
	combout => \oparand1_mux_haz|RESULT[11]~41_combout\);

-- Location: LCCOMB_X47_Y33_N22
\oparand1_mux|RESULT[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[11]~20_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(11))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[11]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(11),
	datad => \oparand1_mux_haz|RESULT[11]~41_combout\,
	combout => \oparand1_mux|RESULT[11]~20_combout\);

-- Location: LCCOMB_X40_Y33_N8
\myAlu|ShiftLeft0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~76_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~56_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~56_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~75_combout\,
	combout => \myAlu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X39_Y32_N0
\myAlu|ShiftLeft0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~99_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[21]~10_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[23]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[23]~8_combout\,
	datad => \oparand1_mux|RESULT[21]~10_combout\,
	combout => \myAlu|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X39_Y32_N30
\myAlu|ShiftLeft0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~100_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~96_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~96_combout\,
	datab => \myAlu|ShiftLeft0~99_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X42_Y29_N30
\myAlu|ShiftLeft0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~101_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~88_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~100_combout\,
	datad => \myAlu|ShiftLeft0~88_combout\,
	combout => \myAlu|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X45_Y28_N14
\myAlu|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux8~1_combout\ = (\myAlu|Mux8~0_combout\ & (((\oparand2_mux|RESULT[23]~8_combout\ & \oparand1_mux|RESULT[23]~8_combout\)) # (!\myAlu|Mux29~3_combout\))) # (!\myAlu|Mux8~0_combout\ & (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[23]~8_combout\) 
-- # (\oparand1_mux|RESULT[23]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux8~0_combout\,
	datab => \oparand2_mux|RESULT[23]~8_combout\,
	datac => \oparand1_mux|RESULT[23]~8_combout\,
	datad => \myAlu|Mux29~3_combout\,
	combout => \myAlu|Mux8~1_combout\);

-- Location: LCCOMB_X45_Y28_N0
\myAlu|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux8~2_combout\ = (\myAlu|Mux15~8_combout\ & (\myAlu|Mux15~7_combout\ & ((\myAlu|Mult0|auto_generated|op_1~10_combout\)))) # (!\myAlu|Mux15~8_combout\ & (((\myAlu|Mux8~1_combout\)) # (!\myAlu|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~8_combout\,
	datab => \myAlu|Mux15~7_combout\,
	datac => \myAlu|Mux8~1_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~10_combout\,
	combout => \myAlu|Mux8~2_combout\);

-- Location: LCCOMB_X45_Y28_N10
\myAlu|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux8~3_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux8~2_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux8~2_combout\ & ((\myAlu|ShiftLeft0~101_combout\))) # (!\myAlu|Mux8~2_combout\ & (\myAlu|ShiftLeft0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~4_combout\,
	datab => \myAlu|ShiftLeft0~76_combout\,
	datac => \myAlu|ShiftLeft0~101_combout\,
	datad => \myAlu|Mux8~2_combout\,
	combout => \myAlu|Mux8~3_combout\);

-- Location: LCCOMB_X45_Y28_N18
\myAlu|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux8~5_combout\ = (\myAlu|Mux8~4_combout\ & ((\myAlu|Mux15~11_combout\) # ((\myAlu|Mux8~3_combout\)))) # (!\myAlu|Mux8~4_combout\ & (!\myAlu|Mux15~11_combout\ & (\myAlu|Mult1|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux8~4_combout\,
	datab => \myAlu|Mux15~11_combout\,
	datac => \myAlu|Mult1|auto_generated|op_1~10_combout\,
	datad => \myAlu|Mux8~3_combout\,
	combout => \myAlu|Mux8~5_combout\);

-- Location: LCCOMB_X42_Y28_N16
\Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~47_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux8~5_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[23]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[23]~43_combout\,
	datad => \myAlu|Mux8~5_combout\,
	combout => \Add0~47_combout\);

-- Location: LCCOMB_X42_Y28_N4
\PC[23]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[23]~reg0feeder_combout\ = \Add0~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~47_combout\,
	combout => \PC[23]~reg0feeder_combout\);

-- Location: FF_X42_Y28_N5
\PC[23]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[23]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[23]~reg0_q\);

-- Location: LCCOMB_X42_Y28_N22
\PR_PC_S1[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[23]~feeder_combout\ = \PC[23]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC[23]~reg0_q\,
	combout => \PR_PC_S1[23]~feeder_combout\);

-- Location: FF_X42_Y28_N23
\PR_PC_S1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[23]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(23));

-- Location: FF_X45_Y28_N9
\PR_PC_S2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(23),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(23));

-- Location: FF_X45_Y28_N31
\REG_WRITE_DATA_S5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[23]~17_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(23));

-- Location: LCCOMB_X45_Y28_N26
\myreg|REGISTERS~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~24_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(34))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(34),
	datac => \myreg|REGISTERS~3_combout\,
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a23\,
	combout => \myreg|REGISTERS~24_combout\);

-- Location: FF_X45_Y28_N27
\PR_DATA_1_S2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~24_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(23));

-- Location: LCCOMB_X45_Y28_N16
\oparand1_mux_haz|RESULT[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[23]~16_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[23]~17_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((PR_DATA_1_S2(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[23]~17_combout\,
	datab => PR_DATA_1_S2(23),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[23]~16_combout\);

-- Location: LCCOMB_X45_Y28_N30
\oparand1_mux_haz|RESULT[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[23]~17_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[23]~16_combout\ & ((REG_WRITE_DATA_S5(23)))) # (!\oparand1_mux_haz|RESULT[23]~16_combout\ & (PR_ALU_OUT_S3(23))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[23]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(23),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(23),
	datad => \oparand1_mux_haz|RESULT[23]~16_combout\,
	combout => \oparand1_mux_haz|RESULT[23]~17_combout\);

-- Location: LCCOMB_X45_Y28_N4
\oparand1_mux|RESULT[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[23]~8_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(23))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[23]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_PC_S2(23),
	datac => \PR_OPERAND1_SEL~q\,
	datad => \oparand1_mux_haz|RESULT[23]~17_combout\,
	combout => \oparand1_mux|RESULT[23]~8_combout\);

-- Location: LCCOMB_X39_Y32_N22
\myAlu|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~22_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[23]~8_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[21]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[23]~8_combout\,
	datad => \oparand1_mux|RESULT[21]~10_combout\,
	combout => \myAlu|ShiftRight0~22_combout\);

-- Location: LCCOMB_X38_Y32_N30
\myAlu|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~50_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~49_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~49_combout\,
	datad => \myAlu|ShiftRight0~22_combout\,
	combout => \myAlu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X38_Y31_N26
\myAlu|ShiftRight0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~89_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~47_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~50_combout\,
	datad => \myAlu|ShiftRight0~47_combout\,
	combout => \myAlu|ShiftRight0~89_combout\);

-- Location: LCCOMB_X40_Y33_N20
\myAlu|ShiftRight0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~88_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~52_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~39_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftRight0~52_combout\,
	combout => \myAlu|ShiftRight0~88_combout\);

-- Location: LCCOMB_X39_Y35_N6
\myAlu|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~30_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[2]~29_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[4]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[2]~29_combout\,
	datac => \oparand1_mux|RESULT[4]~27_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X39_Y35_N12
\myAlu|ShiftLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~34_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~30_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~33_combout\,
	datad => \myAlu|ShiftLeft0~30_combout\,
	combout => \myAlu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X39_Y35_N22
\myAlu|ShiftLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~35_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (!\oparand2_mux|RESULT[1]~30_combout\ & (\myAlu|ShiftLeft0~20_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (((\myAlu|ShiftLeft0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \myAlu|ShiftLeft0~20_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftLeft0~34_combout\,
	combout => \myAlu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X39_Y33_N30
\myAlu|ShiftLeft0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~65_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~60_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~64_combout\,
	datad => \myAlu|ShiftLeft0~60_combout\,
	combout => \myAlu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X41_Y33_N22
\myAlu|ShiftLeft0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~43_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[6]~25_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[6]~25_combout\,
	datac => \oparand1_mux|RESULT[8]~23_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X41_Y33_N16
\myAlu|ShiftLeft0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~48_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~43_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~43_combout\,
	datad => \myAlu|ShiftLeft0~47_combout\,
	combout => \myAlu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X39_Y35_N10
\myAlu|ShiftLeft0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~66_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~48_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~65_combout\,
	datad => \myAlu|ShiftLeft0~48_combout\,
	combout => \myAlu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X39_Y35_N0
\myAlu|ShiftLeft0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~67_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftLeft0~35_combout\)) # (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftLeft0~35_combout\,
	datad => \myAlu|ShiftLeft0~66_combout\,
	combout => \myAlu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X45_Y31_N4
\myAlu|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux18~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(13)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux29~12_combout\ & \myAlu|ShiftLeft0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(13),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux29~12_combout\,
	datad => \myAlu|ShiftLeft0~67_combout\,
	combout => \myAlu|Mux18~2_combout\);

-- Location: LCCOMB_X45_Y31_N20
\myAlu|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux18~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[13]~18_combout\ & ((\oparand1_mux|RESULT[13]~18_combout\) # (!\myAlu|Mux18~2_combout\))) # (!\oparand2_mux|RESULT[13]~18_combout\ & (!\myAlu|Mux18~2_combout\ & 
-- \oparand1_mux|RESULT[13]~18_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[13]~18_combout\,
	datac => \myAlu|Mux18~2_combout\,
	datad => \oparand1_mux|RESULT[13]~18_combout\,
	combout => \myAlu|Mux18~3_combout\);

-- Location: LCCOMB_X46_Y35_N20
\myAlu|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux18~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~50_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux18~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Add0~50_combout\,
	datad => \myAlu|Mux18~3_combout\,
	combout => \myAlu|Mux18~4_combout\);

-- Location: LCCOMB_X46_Y35_N6
\myAlu|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux18~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux18~4_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(13)))) # (!\myAlu|Mux18~4_combout\ & (\myAlu|Mult0|auto_generated|w513w\(13))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult0|auto_generated|w513w\(13),
	datac => \myAlu|Mult1|auto_generated|w513w\(13),
	datad => \myAlu|Mux18~4_combout\,
	combout => \myAlu|Mux18~5_combout\);

-- Location: LCCOMB_X46_Y35_N28
\myAlu|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux18~7_combout\ = (\myAlu|Mux18~5_combout\ & ((PR_ALU_SELECT(4)) # ((!PR_ALU_SELECT(3)) # (!PR_ALU_SELECT(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(3),
	datad => \myAlu|Mux18~5_combout\,
	combout => \myAlu|Mux18~7_combout\);

-- Location: LCCOMB_X46_Y35_N4
\myAlu|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux18~6_combout\ = (\myAlu|Mux19~3_combout\ & (\myAlu|ShiftRight0~102_combout\ & (\myAlu|Mux19~2_combout\))) # (!\myAlu|Mux19~3_combout\ & (((\myAlu|Mux18~7_combout\) # (!\myAlu|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~102_combout\,
	datab => \myAlu|Mux19~3_combout\,
	datac => \myAlu|Mux19~2_combout\,
	datad => \myAlu|Mux18~7_combout\,
	combout => \myAlu|Mux18~6_combout\);

-- Location: LCCOMB_X45_Y31_N30
\myAlu|Mux18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux18~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux18~6_combout\ & ((\myAlu|ShiftRight0~88_combout\))) # (!\myAlu|Mux18~6_combout\ & (\myAlu|ShiftRight0~89_combout\)))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux7~2_combout\,
	datab => \myAlu|ShiftRight0~89_combout\,
	datac => \myAlu|ShiftRight0~88_combout\,
	datad => \myAlu|Mux18~6_combout\,
	combout => \myAlu|Mux18~combout\);

-- Location: LCCOMB_X49_Y29_N12
\Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~61_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux18~combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[13]~23_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[13]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \PC_PLUS_4[13]~23_combout\,
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux18~combout\,
	combout => \Add0~61_combout\);

-- Location: LCCOMB_X49_Y29_N26
\PC[13]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[13]~reg0feeder_combout\ = \Add0~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~61_combout\,
	combout => \PC[13]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N27
\PC[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[13]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[13]~reg0_q\);

-- Location: LCCOMB_X50_Y27_N0
\PC_PLUS_4[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[17]~31_combout\ = (\PC[17]~reg0_q\ & (!\PC_PLUS_4[16]~30\)) # (!\PC[17]~reg0_q\ & ((\PC_PLUS_4[16]~30\) # (GND)))
-- \PC_PLUS_4[17]~32\ = CARRY((!\PC_PLUS_4[16]~30\) # (!\PC[17]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[17]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[16]~30\,
	combout => \PC_PLUS_4[17]~31_combout\,
	cout => \PC_PLUS_4[17]~32\);

-- Location: LCCOMB_X42_Y28_N2
\Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~41_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux14~5_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[17]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[17]~31_combout\,
	datad => \myAlu|Mux14~5_combout\,
	combout => \Add0~41_combout\);

-- Location: LCCOMB_X42_Y28_N14
\PC[17]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[17]~reg0feeder_combout\ = \Add0~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~41_combout\,
	combout => \PC[17]~reg0feeder_combout\);

-- Location: FF_X42_Y28_N15
\PC[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[17]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[17]~reg0_q\);

-- Location: LCCOMB_X50_Y27_N2
\PC_PLUS_4[18]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[18]~33_combout\ = (\PC[18]~reg0_q\ & (\PC_PLUS_4[17]~32\ $ (GND))) # (!\PC[18]~reg0_q\ & (!\PC_PLUS_4[17]~32\ & VCC))
-- \PC_PLUS_4[18]~34\ = CARRY((\PC[18]~reg0_q\ & !\PC_PLUS_4[17]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[18]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[17]~32\,
	combout => \PC_PLUS_4[18]~33_combout\,
	cout => \PC_PLUS_4[18]~34\);

-- Location: LCCOMB_X42_Y27_N16
\Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux13~5_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[18]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[18]~33_combout\,
	datad => \myAlu|Mux13~5_combout\,
	combout => \Add0~42_combout\);

-- Location: LCCOMB_X42_Y27_N4
\PC[18]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[18]~reg0feeder_combout\ = \Add0~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~42_combout\,
	combout => \PC[18]~reg0feeder_combout\);

-- Location: FF_X42_Y27_N5
\PC[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[18]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[18]~reg0_q\);

-- Location: FF_X47_Y29_N31
\PR_PC_S1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PC[18]~reg0_q\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(18));

-- Location: FF_X46_Y29_N31
\PR_PC_S2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(18),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(18));

-- Location: LCCOMB_X46_Y29_N0
\oparand1_mux|RESULT[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[18]~13_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(18))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[18]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(18),
	datad => \oparand1_mux_haz|RESULT[18]~27_combout\,
	combout => \oparand1_mux|RESULT[18]~13_combout\);

-- Location: LCCOMB_X40_Y32_N2
\myAlu|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~26_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[18]~13_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[16]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[16]~15_combout\,
	datac => \oparand1_mux|RESULT[18]~13_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~26_combout\);

-- Location: LCCOMB_X40_Y32_N20
\myAlu|ShiftRight0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~68_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[17]~14_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[15]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[17]~14_combout\,
	datac => \oparand1_mux|RESULT[15]~16_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~68_combout\);

-- Location: LCCOMB_X40_Y32_N22
\myAlu|ShiftRight0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~82_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~26_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftRight0~26_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftRight0~68_combout\,
	combout => \myAlu|ShiftRight0~82_combout\);

-- Location: LCCOMB_X48_Y32_N2
\myAlu|ShiftRight0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~94_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~78_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~82_combout\,
	datad => \myAlu|ShiftRight0~78_combout\,
	combout => \myAlu|ShiftRight0~94_combout\);

-- Location: LCCOMB_X45_Y30_N26
\myAlu|INTER_XOR[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(15) = \oparand2_mux|RESULT[15]~16_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(15))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[15]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_PC_S2(15),
	datab => \oparand2_mux|RESULT[15]~16_combout\,
	datac => \PR_OPERAND1_SEL~q\,
	datad => \oparand1_mux_haz|RESULT[15]~33_combout\,
	combout => \myAlu|INTER_XOR\(15));

-- Location: LCCOMB_X40_Y33_N30
\myAlu|ShiftLeft0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~73_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~39_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~39_combout\,
	datad => \myAlu|ShiftLeft0~41_combout\,
	combout => \myAlu|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X40_Y33_N10
\myAlu|ShiftLeft0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~77_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftLeft0~73_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftLeft0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datab => \myAlu|ShiftLeft0~76_combout\,
	datac => \myAlu|ShiftLeft0~73_combout\,
	combout => \myAlu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X41_Y34_N28
\myAlu|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux16~2_combout\ = (\myAlu|Mux29~13_combout\ & (((\myAlu|INTER_XOR\(15))) # (!\myAlu|Mux29~12_combout\))) # (!\myAlu|Mux29~13_combout\ & (\myAlu|Mux29~12_combout\ & ((\myAlu|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|Mux29~12_combout\,
	datac => \myAlu|INTER_XOR\(15),
	datad => \myAlu|ShiftLeft0~77_combout\,
	combout => \myAlu|Mux16~2_combout\);

-- Location: LCCOMB_X41_Y34_N26
\myAlu|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux16~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand1_mux|RESULT[15]~16_combout\ & ((\oparand2_mux|RESULT[15]~16_combout\) # (!\myAlu|Mux16~2_combout\))) # (!\oparand1_mux|RESULT[15]~16_combout\ & (\oparand2_mux|RESULT[15]~16_combout\ & 
-- !\myAlu|Mux16~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand1_mux|RESULT[15]~16_combout\,
	datac => \oparand2_mux|RESULT[15]~16_combout\,
	datad => \myAlu|Mux16~2_combout\,
	combout => \myAlu|Mux16~3_combout\);

-- Location: LCCOMB_X41_Y34_N8
\myAlu|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux16~4_combout\ = (\myAlu|Mux29~17_combout\ & (((\myAlu|Add0~56_combout\)) # (!\myAlu|Mux29~21_combout\))) # (!\myAlu|Mux29~17_combout\ & (\myAlu|Mux29~21_combout\ & (\myAlu|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~17_combout\,
	datab => \myAlu|Mux29~21_combout\,
	datac => \myAlu|Mux16~3_combout\,
	datad => \myAlu|Add0~56_combout\,
	combout => \myAlu|Mux16~4_combout\);

-- Location: LCCOMB_X41_Y34_N30
\myAlu|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux16~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux16~4_combout\ & (\myAlu|Mult1|auto_generated|w513w\(15))) # (!\myAlu|Mux16~4_combout\ & ((\myAlu|Mult0|auto_generated|w513w\(15)))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult1|auto_generated|w513w\(15),
	datac => \myAlu|Mux16~4_combout\,
	datad => \myAlu|Mult0|auto_generated|w513w\(15),
	combout => \myAlu|Mux16~5_combout\);

-- Location: LCCOMB_X46_Y35_N26
\myAlu|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux16~7_combout\ = (\myAlu|Mux16~5_combout\ & ((PR_ALU_SELECT(4)) # ((!PR_ALU_SELECT(3)) # (!PR_ALU_SELECT(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(3),
	datad => \myAlu|Mux16~5_combout\,
	combout => \myAlu|Mux16~7_combout\);

-- Location: LCCOMB_X46_Y35_N14
\myAlu|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux16~6_combout\ = (\myAlu|Mux19~2_combout\ & ((\myAlu|Mux19~3_combout\ & ((\myAlu|ShiftRight0~104_combout\))) # (!\myAlu|Mux19~3_combout\ & (\myAlu|Mux16~7_combout\)))) # (!\myAlu|Mux19~2_combout\ & (!\myAlu|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux19~2_combout\,
	datab => \myAlu|Mux19~3_combout\,
	datac => \myAlu|Mux16~7_combout\,
	datad => \myAlu|ShiftRight0~104_combout\,
	combout => \myAlu|Mux16~6_combout\);

-- Location: LCCOMB_X48_Y32_N4
\myAlu|Mux16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux16~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux16~6_combout\ & ((\myAlu|ShiftRight0~94_combout\))) # (!\myAlu|Mux16~6_combout\ & (\myAlu|ShiftRight0~96_combout\)))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~96_combout\,
	datab => \myAlu|ShiftRight0~94_combout\,
	datac => \myAlu|Mux7~2_combout\,
	datad => \myAlu|Mux16~6_combout\,
	combout => \myAlu|Mux16~combout\);

-- Location: FF_X48_Y32_N5
\PR_ALU_OUT_S3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux16~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(15));

-- Location: FF_X45_Y30_N25
\REG_WRITE_DATA_S5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[15]~33_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(15));

-- Location: LCCOMB_X48_Y30_N22
\myreg|REGISTERS_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS_rtl_0_bypass[26]~feeder_combout\ = \regWriteSelMUX|RESULT[15]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regWriteSelMUX|RESULT[15]~33_combout\,
	combout => \myreg|REGISTERS_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X48_Y30_N23
\myreg|REGISTERS_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(26));

-- Location: LCCOMB_X45_Y30_N0
\myreg|REGISTERS~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~40_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(26))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(26),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a15\,
	combout => \myreg|REGISTERS~40_combout\);

-- Location: FF_X45_Y30_N1
\PR_DATA_1_S2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~40_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(15));

-- Location: LCCOMB_X45_Y30_N16
\oparand1_mux_haz|RESULT[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[15]~32_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[15]~33_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((PR_DATA_1_S2(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[15]~33_combout\,
	datab => PR_DATA_1_S2(15),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[15]~32_combout\);

-- Location: LCCOMB_X45_Y30_N24
\oparand1_mux_haz|RESULT[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[15]~33_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[15]~32_combout\ & ((REG_WRITE_DATA_S5(15)))) # (!\oparand1_mux_haz|RESULT[15]~32_combout\ & (PR_ALU_OUT_S3(15))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(15),
	datac => REG_WRITE_DATA_S5(15),
	datad => \oparand1_mux_haz|RESULT[15]~32_combout\,
	combout => \oparand1_mux_haz|RESULT[15]~33_combout\);

-- Location: LCCOMB_X45_Y30_N14
\oparand1_mux|RESULT[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[15]~16_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(15))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[15]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_PC_S2(15),
	datab => \PR_OPERAND1_SEL~q\,
	datad => \oparand1_mux_haz|RESULT[15]~33_combout\,
	combout => \oparand1_mux|RESULT[15]~16_combout\);

-- Location: LCCOMB_X39_Y34_N8
\myAlu|ShiftRight0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~7_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[15]~16_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[13]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[13]~18_combout\,
	datac => \oparand1_mux|RESULT[15]~16_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~7_combout\);

-- Location: LCCOMB_X39_Y34_N12
\myAlu|ShiftRight0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~9_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~7_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~8_combout\,
	datac => \myAlu|ShiftRight0~7_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftRight0~9_combout\);

-- Location: LCCOMB_X40_Y32_N28
\myAlu|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~27_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~25_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~25_combout\,
	datad => \myAlu|ShiftRight0~26_combout\,
	combout => \myAlu|ShiftRight0~27_combout\);

-- Location: LCCOMB_X42_Y30_N22
\myAlu|ShiftRight0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~85_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~27_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~9_combout\,
	datad => \myAlu|ShiftRight0~27_combout\,
	combout => \myAlu|ShiftRight0~85_combout\);

-- Location: LCCOMB_X39_Y31_N22
\myAlu|ShiftRight0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~101_combout\ = (!\myAlu|ShiftLeft0~115_combout\ & ((\myAlu|ShiftRight0~15_combout\) # ((\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \myAlu|ShiftLeft0~115_combout\,
	datac => \myAlu|ShiftRight0~16_combout\,
	datad => \myAlu|ShiftRight0~15_combout\,
	combout => \myAlu|ShiftRight0~101_combout\);

-- Location: LCCOMB_X41_Y33_N0
\myAlu|ShiftLeft0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~44_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~40_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~43_combout\,
	datad => \myAlu|ShiftLeft0~40_combout\,
	combout => \myAlu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X38_Y33_N4
\myAlu|ShiftLeft0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~62_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~44_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~44_combout\,
	datad => \myAlu|ShiftLeft0~61_combout\,
	combout => \myAlu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X38_Y33_N22
\myAlu|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~28_combout\ = (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[0]~31_combout\ & (!\oparand2_mux|RESULT[1]~30_combout\ & \oparand2_mux|RESULT[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \oparand1_mux|RESULT[0]~31_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X39_Y33_N24
\myAlu|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~29_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[1]~30_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[3]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[1]~30_combout\,
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \oparand1_mux|RESULT[3]~28_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X38_Y33_N28
\myAlu|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~31_combout\ = (\myAlu|ShiftLeft0~29_combout\) # ((!\oparand2_mux|RESULT[0]~31_combout\ & \myAlu|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~30_combout\,
	datad => \myAlu|ShiftLeft0~29_combout\,
	combout => \myAlu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X38_Y33_N18
\myAlu|ShiftLeft0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~59_combout\ = (\myAlu|ShiftLeft0~28_combout\) # ((!\oparand2_mux|RESULT[2]~29_combout\ & \myAlu|ShiftLeft0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~28_combout\,
	datad => \myAlu|ShiftLeft0~31_combout\,
	combout => \myAlu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X38_Y33_N14
\myAlu|ShiftLeft0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~63_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftLeft0~59_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftLeft0~62_combout\,
	datad => \myAlu|ShiftLeft0~59_combout\,
	combout => \myAlu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X47_Y34_N10
\myAlu|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~4_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(12)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux29~12_combout\ & \myAlu|ShiftLeft0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(12),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux29~12_combout\,
	datad => \myAlu|ShiftLeft0~63_combout\,
	combout => \myAlu|Mux19~4_combout\);

-- Location: LCCOMB_X47_Y34_N20
\myAlu|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~5_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[12]~19_combout\ & ((\oparand1_mux|RESULT[12]~19_combout\) # (!\myAlu|Mux19~4_combout\))) # (!\oparand2_mux|RESULT[12]~19_combout\ & (\oparand1_mux|RESULT[12]~19_combout\ & 
-- !\myAlu|Mux19~4_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[12]~19_combout\,
	datac => \oparand1_mux|RESULT[12]~19_combout\,
	datad => \myAlu|Mux19~4_combout\,
	combout => \myAlu|Mux19~5_combout\);

-- Location: LCCOMB_X46_Y35_N22
\myAlu|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~6_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~47_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux19~5_combout\))))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Add0~47_combout\,
	datad => \myAlu|Mux19~5_combout\,
	combout => \myAlu|Mux19~6_combout\);

-- Location: LCCOMB_X46_Y35_N0
\myAlu|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~7_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux19~6_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(12)))) # (!\myAlu|Mux19~6_combout\ & (\myAlu|Mult0|auto_generated|w513w\(12))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult0|auto_generated|w513w\(12),
	datac => \myAlu|Mux19~6_combout\,
	datad => \myAlu|Mult1|auto_generated|w513w\(12),
	combout => \myAlu|Mux19~7_combout\);

-- Location: LCCOMB_X46_Y35_N2
\myAlu|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~9_combout\ = (\myAlu|Mux19~7_combout\ & ((PR_ALU_SELECT(4)) # ((!PR_ALU_SELECT(3)) # (!PR_ALU_SELECT(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(3),
	datad => \myAlu|Mux19~7_combout\,
	combout => \myAlu|Mux19~9_combout\);

-- Location: LCCOMB_X46_Y35_N10
\myAlu|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~8_combout\ = (\myAlu|Mux19~2_combout\ & ((\myAlu|Mux19~3_combout\ & (\myAlu|ShiftRight0~101_combout\)) # (!\myAlu|Mux19~3_combout\ & ((\myAlu|Mux19~9_combout\))))) # (!\myAlu|Mux19~2_combout\ & (((!\myAlu|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux19~2_combout\,
	datab => \myAlu|ShiftRight0~101_combout\,
	datac => \myAlu|Mux19~3_combout\,
	datad => \myAlu|Mux19~9_combout\,
	combout => \myAlu|Mux19~8_combout\);

-- Location: LCCOMB_X47_Y34_N14
\myAlu|Mux19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux19~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux19~8_combout\ & ((\myAlu|ShiftRight0~85_combout\))) # (!\myAlu|Mux19~8_combout\ & (\myAlu|ShiftRight0~86_combout\)))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~86_combout\,
	datab => \myAlu|ShiftRight0~85_combout\,
	datac => \myAlu|Mux7~2_combout\,
	datad => \myAlu|Mux19~8_combout\,
	combout => \myAlu|Mux19~combout\);

-- Location: FF_X47_Y34_N15
\PR_ALU_OUT_S3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux19~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(12));

-- Location: FF_X47_Y34_N19
\PR_ALU_OUT_S4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(12),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(12));

-- Location: LCCOMB_X47_Y34_N18
\regWriteSelMUX|RESULT[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[12]~38_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(12)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_DATA_CACHE_OUT(12),
	datac => PR_ALU_OUT_S4(12),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[12]~38_combout\);

-- Location: LCCOMB_X47_Y34_N4
\regWriteSelMUX|RESULT[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[12]~39_combout\ = (\regWriteSelMUX|RESULT[12]~38_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(12),
	datad => \regWriteSelMUX|RESULT[12]~38_combout\,
	combout => \regWriteSelMUX|RESULT[12]~39_combout\);

-- Location: LCCOMB_X49_Y32_N16
\myreg|REGISTERS~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~50_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(21))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(21),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a10\,
	combout => \myreg|REGISTERS~50_combout\);

-- Location: FF_X43_Y32_N21
\PR_DATA_1_S2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~50_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(10));

-- Location: LCCOMB_X43_Y32_N20
\oparand1_mux_haz|RESULT[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[10]~42_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((PR_ALU_OUT_S3(10)) # ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((PR_DATA_1_S2(10) & 
-- !\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(10),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => PR_DATA_1_S2(10),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[10]~42_combout\);

-- Location: LCCOMB_X43_Y32_N18
\oparand1_mux_haz|RESULT[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[10]~43_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[10]~42_combout\ & ((REG_WRITE_DATA_S5(10)))) # (!\oparand1_mux_haz|RESULT[10]~42_combout\ & (\regWriteSelMUX|RESULT[10]~43_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[10]~43_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => REG_WRITE_DATA_S5(10),
	datad => \oparand1_mux_haz|RESULT[10]~42_combout\,
	combout => \oparand1_mux_haz|RESULT[10]~43_combout\);

-- Location: LCCOMB_X43_Y32_N14
\oparand1_mux|RESULT[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[10]~21_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(10))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[10]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(10),
	datad => \oparand1_mux_haz|RESULT[10]~43_combout\,
	combout => \oparand1_mux|RESULT[10]~21_combout\);

-- Location: LCCOMB_X40_Y31_N16
\myAlu|ShiftLeft0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~90_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[18]~13_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[20]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[20]~11_combout\,
	datad => \oparand1_mux|RESULT[18]~13_combout\,
	combout => \myAlu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X40_Y31_N22
\myAlu|ShiftLeft0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~91_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~87_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~90_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~87_combout\,
	combout => \myAlu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X40_Y31_N24
\myAlu|ShiftLeft0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~92_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~79_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~91_combout\,
	datad => \myAlu|ShiftLeft0~79_combout\,
	combout => \myAlu|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X38_Y33_N6
\myAlu|ShiftLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~32_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftLeft0~28_combout\) # ((!\oparand2_mux|RESULT[2]~29_combout\ & \myAlu|ShiftLeft0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftLeft0~28_combout\,
	datad => \myAlu|ShiftLeft0~31_combout\,
	combout => \myAlu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X47_Y30_N14
\myAlu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux11~0_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(20)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~32_combout\ & \myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(20),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|ShiftLeft0~32_combout\,
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux11~0_combout\);

-- Location: LCCOMB_X47_Y30_N24
\myAlu|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux11~1_combout\ = (\myAlu|Mux11~0_combout\ & (((\oparand1_mux|RESULT[20]~11_combout\ & \oparand2_mux|RESULT[20]~11_combout\)) # (!\myAlu|Mux29~3_combout\))) # (!\myAlu|Mux11~0_combout\ & (\myAlu|Mux29~3_combout\ & 
-- ((\oparand1_mux|RESULT[20]~11_combout\) # (\oparand2_mux|RESULT[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[20]~11_combout\,
	datab => \myAlu|Mux11~0_combout\,
	datac => \oparand2_mux|RESULT[20]~11_combout\,
	datad => \myAlu|Mux29~3_combout\,
	combout => \myAlu|Mux11~1_combout\);

-- Location: LCCOMB_X42_Y30_N20
\myAlu|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux11~2_combout\ = (\myAlu|Mux15~8_combout\ & (\myAlu|Mux15~7_combout\ & ((\myAlu|Mult0|auto_generated|op_1~4_combout\)))) # (!\myAlu|Mux15~8_combout\ & (((\myAlu|Mux11~1_combout\)) # (!\myAlu|Mux15~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~8_combout\,
	datab => \myAlu|Mux15~7_combout\,
	datac => \myAlu|Mux11~1_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~4_combout\,
	combout => \myAlu|Mux11~2_combout\);

-- Location: LCCOMB_X42_Y30_N6
\myAlu|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux11~3_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux11~2_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux11~2_combout\ & (\myAlu|ShiftLeft0~92_combout\)) # (!\myAlu|Mux11~2_combout\ & ((\myAlu|ShiftLeft0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~4_combout\,
	datab => \myAlu|ShiftLeft0~92_combout\,
	datac => \myAlu|ShiftLeft0~62_combout\,
	datad => \myAlu|Mux11~2_combout\,
	combout => \myAlu|Mux11~3_combout\);

-- Location: LCCOMB_X42_Y30_N26
\myAlu|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux11~5_combout\ = (\myAlu|Mux11~4_combout\ & ((\myAlu|Mux15~11_combout\) # ((\myAlu|Mux11~3_combout\)))) # (!\myAlu|Mux11~4_combout\ & (!\myAlu|Mux15~11_combout\ & (\myAlu|Mult1|auto_generated|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux11~4_combout\,
	datab => \myAlu|Mux15~11_combout\,
	datac => \myAlu|Mult1|auto_generated|op_1~4_combout\,
	datad => \myAlu|Mux11~3_combout\,
	combout => \myAlu|Mux11~5_combout\);

-- Location: LCCOMB_X47_Y30_N8
\myAlu|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux11~6_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux11~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux11~5_combout\,
	combout => \myAlu|Mux11~6_combout\);

-- Location: FF_X47_Y30_N9
\PR_ALU_OUT_S3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux11~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(20));

-- Location: LCCOMB_X47_Y30_N2
\oparand1_mux_haz|RESULT[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[20]~22_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((PR_ALU_OUT_S3(20)) # (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (PR_DATA_1_S2(20) & 
-- ((!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(20),
	datab => PR_ALU_OUT_S3(20),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[20]~22_combout\);

-- Location: LCCOMB_X47_Y30_N12
\oparand1_mux_haz|RESULT[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[20]~23_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[20]~22_combout\ & ((REG_WRITE_DATA_S5(20)))) # (!\oparand1_mux_haz|RESULT[20]~22_combout\ & (\regWriteSelMUX|RESULT[20]~23_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[20]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[20]~23_combout\,
	datac => REG_WRITE_DATA_S5(20),
	datad => \oparand1_mux_haz|RESULT[20]~22_combout\,
	combout => \oparand1_mux_haz|RESULT[20]~23_combout\);

-- Location: LCCOMB_X47_Y30_N30
\oparand1_mux|RESULT[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[20]~11_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(20))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[20]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(20),
	datad => \oparand1_mux_haz|RESULT[20]~23_combout\,
	combout => \oparand1_mux|RESULT[20]~11_combout\);

-- Location: LCCOMB_X46_Y32_N12
\myAlu|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~23_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[22]~9_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[20]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[22]~9_combout\,
	datab => \oparand1_mux|RESULT[20]~11_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~23_combout\);

-- Location: LCCOMB_X40_Y32_N4
\myAlu|ShiftRight0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~78_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~23_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftRight0~23_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftRight0~61_combout\,
	combout => \myAlu|ShiftRight0~78_combout\);

-- Location: LCCOMB_X41_Y35_N6
\myAlu|ShiftRight0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~79_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~77_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~77_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftRight0~78_combout\,
	combout => \myAlu|ShiftRight0~79_combout\);

-- Location: LCCOMB_X39_Y31_N24
\myAlu|ShiftRight0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~100_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftRight0~73_combout\) # ((\myAlu|ShiftRight0~75_combout\ & !\oparand2_mux|RESULT[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~75_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|ShiftRight0~73_combout\,
	combout => \myAlu|ShiftRight0~100_combout\);

-- Location: LCCOMB_X47_Y33_N24
\myAlu|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux20~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(11)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~58_combout\ & \myAlu|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(11),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|ShiftLeft0~58_combout\,
	datad => \myAlu|Mux29~12_combout\,
	combout => \myAlu|Mux20~2_combout\);

-- Location: LCCOMB_X47_Y33_N30
\myAlu|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux20~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand1_mux|RESULT[11]~20_combout\ & ((\oparand2_mux|RESULT[11]~20_combout\) # (!\myAlu|Mux20~2_combout\))) # (!\oparand1_mux|RESULT[11]~20_combout\ & (\oparand2_mux|RESULT[11]~20_combout\ & 
-- !\myAlu|Mux20~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[11]~20_combout\,
	datab => \oparand2_mux|RESULT[11]~20_combout\,
	datac => \myAlu|Mux29~3_combout\,
	datad => \myAlu|Mux20~2_combout\,
	combout => \myAlu|Mux20~3_combout\);

-- Location: LCCOMB_X46_Y35_N24
\myAlu|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux20~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~44_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux20~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Add0~44_combout\,
	datad => \myAlu|Mux20~3_combout\,
	combout => \myAlu|Mux20~4_combout\);

-- Location: LCCOMB_X46_Y35_N18
\myAlu|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux20~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux20~4_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(11)))) # (!\myAlu|Mux20~4_combout\ & (\myAlu|Mult0|auto_generated|w513w\(11))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult0|auto_generated|w513w\(11),
	datac => \myAlu|Mult1|auto_generated|w513w\(11),
	datad => \myAlu|Mux20~4_combout\,
	combout => \myAlu|Mux20~5_combout\);

-- Location: LCCOMB_X46_Y35_N16
\myAlu|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux20~7_combout\ = (\myAlu|Mux20~5_combout\ & ((PR_ALU_SELECT(4)) # ((!PR_ALU_SELECT(3)) # (!PR_ALU_SELECT(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(3),
	datad => \myAlu|Mux20~5_combout\,
	combout => \myAlu|Mux20~7_combout\);

-- Location: LCCOMB_X46_Y35_N8
\myAlu|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux20~6_combout\ = (\myAlu|Mux19~2_combout\ & ((\myAlu|Mux19~3_combout\ & (\myAlu|ShiftRight0~100_combout\)) # (!\myAlu|Mux19~3_combout\ & ((\myAlu|Mux20~7_combout\))))) # (!\myAlu|Mux19~2_combout\ & (((!\myAlu|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux19~2_combout\,
	datab => \myAlu|ShiftRight0~100_combout\,
	datac => \myAlu|Mux19~3_combout\,
	datad => \myAlu|Mux20~7_combout\,
	combout => \myAlu|Mux20~6_combout\);

-- Location: LCCOMB_X47_Y33_N4
\myAlu|Mux20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux20~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux20~6_combout\ & (\myAlu|ShiftRight0~84_combout\)) # (!\myAlu|Mux20~6_combout\ & ((\myAlu|ShiftRight0~79_combout\))))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~84_combout\,
	datab => \myAlu|Mux7~2_combout\,
	datac => \myAlu|ShiftRight0~79_combout\,
	datad => \myAlu|Mux20~6_combout\,
	combout => \myAlu|Mux20~combout\);

-- Location: LCCOMB_X48_Y28_N16
\Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~59_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux20~combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[11]~19_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (((\PC_PLUS_4[11]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \myBranchSelect|Mux0~1_combout\,
	datac => \PC_PLUS_4[11]~19_combout\,
	datad => \myAlu|Mux20~combout\,
	combout => \Add0~59_combout\);

-- Location: LCCOMB_X48_Y28_N30
\PC[11]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[11]~reg0feeder_combout\ = \Add0~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~59_combout\,
	combout => \PC[11]~reg0feeder_combout\);

-- Location: FF_X48_Y28_N31
\PC[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[11]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[11]~reg0_q\);

-- Location: LCCOMB_X48_Y30_N8
\PR_PC_S1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[11]~feeder_combout\ = \PC[11]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[11]~reg0_q\,
	combout => \PR_PC_S1[11]~feeder_combout\);

-- Location: FF_X48_Y30_N9
\PR_PC_S1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[11]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(11));

-- Location: FF_X47_Y33_N15
\PR_PC_S2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(11),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(11));

-- Location: FF_X47_Y33_N23
\PR_PC_S3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(11),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(11));

-- Location: FF_X47_Y33_N9
\PR_PC_S4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(11),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(11));

-- Location: IOIBUF_X47_Y0_N8
\DATA_CACHE_READ_DATA[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(11),
	o => \DATA_CACHE_READ_DATA[11]~input_o\);

-- Location: FF_X47_Y33_N1
\PR_DATA_CACHE_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[11]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(11));

-- Location: FF_X47_Y33_N13
\PR_ALU_OUT_S4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(11),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(11));

-- Location: LCCOMB_X47_Y33_N12
\regWriteSelMUX|RESULT[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[11]~40_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(11)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_DATA_CACHE_OUT(11),
	datac => PR_ALU_OUT_S4(11),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[11]~40_combout\);

-- Location: LCCOMB_X47_Y33_N8
\regWriteSelMUX|RESULT[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[11]~41_combout\ = (\regWriteSelMUX|RESULT[11]~40_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(11),
	datad => \regWriteSelMUX|RESULT[11]~40_combout\,
	combout => \regWriteSelMUX|RESULT[11]~41_combout\);

-- Location: LCCOMB_X48_Y32_N6
\myreg|REGISTERS~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~54_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(19))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(19),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a8\,
	combout => \myreg|REGISTERS~54_combout\);

-- Location: FF_X43_Y34_N25
\PR_DATA_1_S2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~54_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(8));

-- Location: LCCOMB_X43_Y34_N24
\oparand1_mux_haz|RESULT[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[8]~46_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(8))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((PR_DATA_1_S2(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(8),
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_1_S2(8),
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[8]~46_combout\);

-- Location: LCCOMB_X43_Y34_N20
\oparand1_mux_haz|RESULT[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[8]~47_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[8]~46_combout\ & ((REG_WRITE_DATA_S5(8)))) # (!\oparand1_mux_haz|RESULT[8]~46_combout\ & (\regWriteSelMUX|RESULT[8]~47_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[8]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[8]~47_combout\,
	datac => REG_WRITE_DATA_S5(8),
	datad => \oparand1_mux_haz|RESULT[8]~46_combout\,
	combout => \oparand1_mux_haz|RESULT[8]~47_combout\);

-- Location: LCCOMB_X43_Y34_N30
\oparand1_mux|RESULT[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[8]~23_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(8))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[8]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(8),
	datad => \oparand1_mux_haz|RESULT[8]~47_combout\,
	combout => \oparand1_mux|RESULT[8]~23_combout\);

-- Location: LCCOMB_X39_Y34_N30
\myAlu|ShiftRight0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~11_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[10]~21_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[8]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[8]~23_combout\,
	datac => \oparand1_mux|RESULT[10]~21_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~11_combout\);

-- Location: LCCOMB_X39_Y33_N18
\myAlu|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~12_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~10_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~11_combout\,
	datad => \myAlu|ShiftRight0~10_combout\,
	combout => \myAlu|ShiftRight0~12_combout\);

-- Location: LCCOMB_X39_Y34_N24
\myAlu|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~13_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~9_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~12_combout\,
	datad => \myAlu|ShiftRight0~9_combout\,
	combout => \myAlu|ShiftRight0~13_combout\);

-- Location: LCCOMB_X38_Y33_N10
\myAlu|ShiftLeft0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~45_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~31_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~44_combout\,
	datad => \myAlu|ShiftLeft0~31_combout\,
	combout => \myAlu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X38_Y33_N0
\myAlu|ShiftLeft0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~46_combout\ = (\oparand1_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~95_combout\) # ((!\oparand2_mux|RESULT[3]~28_combout\ & \myAlu|ShiftLeft0~45_combout\)))) # (!\oparand1_mux|RESULT[0]~31_combout\ & 
-- (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftLeft0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[0]~31_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~95_combout\,
	datad => \myAlu|ShiftLeft0~45_combout\,
	combout => \myAlu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X43_Y34_N28
\myAlu|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux23~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(8)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~46_combout\ & \myAlu|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(8),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|ShiftLeft0~46_combout\,
	datad => \myAlu|Mux29~12_combout\,
	combout => \myAlu|Mux23~2_combout\);

-- Location: LCCOMB_X43_Y34_N0
\myAlu|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux23~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[8]~23_combout\ & ((\oparand1_mux|RESULT[8]~23_combout\) # (!\myAlu|Mux23~2_combout\))) # (!\oparand2_mux|RESULT[8]~23_combout\ & (\oparand1_mux|RESULT[8]~23_combout\ & 
-- !\myAlu|Mux23~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[8]~23_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[8]~23_combout\,
	datad => \myAlu|Mux23~2_combout\,
	combout => \myAlu|Mux23~3_combout\);

-- Location: LCCOMB_X43_Y36_N8
\myAlu|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux23~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~35_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux23~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (((\myAlu|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~35_combout\,
	datab => \myAlu|Mux29~21_combout\,
	datac => \myAlu|Mux29~17_combout\,
	datad => \myAlu|Mux23~3_combout\,
	combout => \myAlu|Mux23~4_combout\);

-- Location: LCCOMB_X43_Y36_N10
\myAlu|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux23~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux23~4_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(8)))) # (!\myAlu|Mux23~4_combout\ & (\myAlu|Mult0|auto_generated|w513w\(8))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|w513w\(8),
	datab => \myAlu|Mux29~2_combout\,
	datac => \myAlu|Mux23~4_combout\,
	datad => \myAlu|Mult1|auto_generated|w513w\(8),
	combout => \myAlu|Mux23~5_combout\);

-- Location: LCCOMB_X43_Y36_N16
\myAlu|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux23~7_combout\ = (\myAlu|Mux23~5_combout\ & (((PR_ALU_SELECT(4)) # (!PR_ALU_SELECT(3))) # (!PR_ALU_SELECT(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(2),
	datab => PR_ALU_SELECT(3),
	datac => PR_ALU_SELECT(4),
	datad => \myAlu|Mux23~5_combout\,
	combout => \myAlu|Mux23~7_combout\);

-- Location: LCCOMB_X43_Y36_N28
\myAlu|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux23~6_combout\ = (\myAlu|Mux19~2_combout\ & ((\myAlu|Mux19~3_combout\ & (\myAlu|ShiftRight0~98_combout\)) # (!\myAlu|Mux19~3_combout\ & ((\myAlu|Mux23~7_combout\))))) # (!\myAlu|Mux19~2_combout\ & (((!\myAlu|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~98_combout\,
	datab => \myAlu|Mux19~2_combout\,
	datac => \myAlu|Mux19~3_combout\,
	datad => \myAlu|Mux23~7_combout\,
	combout => \myAlu|Mux23~6_combout\);

-- Location: LCCOMB_X43_Y34_N8
\myAlu|Mux23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux23~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux23~6_combout\ & ((\myAlu|ShiftRight0~13_combout\))) # (!\myAlu|Mux23~6_combout\ & (\myAlu|ShiftRight0~28_combout\)))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~28_combout\,
	datab => \myAlu|ShiftRight0~13_combout\,
	datac => \myAlu|Mux7~2_combout\,
	datad => \myAlu|Mux23~6_combout\,
	combout => \myAlu|Mux23~combout\);

-- Location: FF_X43_Y34_N9
\PR_ALU_OUT_S3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux23~combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(8));

-- Location: FF_X43_Y34_N19
\PR_ALU_OUT_S4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(8),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(8));

-- Location: LCCOMB_X43_Y34_N18
\regWriteSelMUX|RESULT[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[8]~46_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(8)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_DATA_CACHE_OUT(8),
	datac => PR_ALU_OUT_S4(8),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[8]~46_combout\);

-- Location: FF_X43_Y34_N31
\PR_PC_S3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(8),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(8));

-- Location: FF_X43_Y34_N5
\PR_PC_S4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(8),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(8));

-- Location: LCCOMB_X43_Y34_N4
\regWriteSelMUX|RESULT[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[8]~47_combout\ = (\regWriteSelMUX|RESULT[8]~46_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_PC_S4(8) & PR_REG_WRITE_SELECT_S4(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => \regWriteSelMUX|RESULT[8]~46_combout\,
	datac => PR_PC_S4(8),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[8]~47_combout\);

-- Location: LCCOMB_X50_Y33_N4
\myreg|REGISTERS~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~61_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(16))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(16),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a5\,
	combout => \myreg|REGISTERS~61_combout\);

-- Location: FF_X46_Y33_N15
\PR_DATA_2_S2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~61_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(5));

-- Location: LCCOMB_X46_Y33_N14
\oparand2_mux_haz|RESULT[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[5]~52_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[5]~53_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((PR_DATA_2_S2(5) & 
-- !\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[5]~53_combout\,
	datac => PR_DATA_2_S2(5),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[5]~52_combout\);

-- Location: LCCOMB_X46_Y33_N0
\oparand2_mux_haz|RESULT[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[5]~53_combout\ = (\oparand2_mux_haz|RESULT[5]~52_combout\ & (((REG_WRITE_DATA_S5(5)) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\oparand2_mux_haz|RESULT[5]~52_combout\ & (PR_ALU_OUT_S3(5) & 
-- ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(5),
	datab => REG_WRITE_DATA_S5(5),
	datac => \oparand2_mux_haz|RESULT[5]~52_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[5]~53_combout\);

-- Location: LCCOMB_X46_Y33_N16
\oparand2_mux|RESULT[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[5]~26_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(5))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[5]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(5),
	datad => \oparand2_mux_haz|RESULT[5]~53_combout\,
	combout => \oparand2_mux|RESULT[5]~26_combout\);

-- Location: FF_X47_Y31_N3
\REG_WRITE_DATA_S5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[29]~5_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(29));

-- Location: LCCOMB_X47_Y31_N28
\oparand1_mux_haz|RESULT[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[29]~4_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- ((\regWriteSelMUX|RESULT[29]~5_combout\))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (PR_DATA_1_S2(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(29),
	datab => \regWriteSelMUX|RESULT[29]~5_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[29]~4_combout\);

-- Location: LCCOMB_X47_Y31_N2
\oparand1_mux_haz|RESULT[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[29]~5_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[29]~4_combout\ & ((REG_WRITE_DATA_S5(29)))) # (!\oparand1_mux_haz|RESULT[29]~4_combout\ & (PR_ALU_OUT_S3(29))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[29]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(29),
	datac => REG_WRITE_DATA_S5(29),
	datad => \oparand1_mux_haz|RESULT[29]~4_combout\,
	combout => \oparand1_mux_haz|RESULT[29]~5_combout\);

-- Location: LCCOMB_X47_Y31_N4
\myAlu|INTER_XOR[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(29) = \oparand2_mux|RESULT[29]~2_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(29)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand1_mux_haz|RESULT[29]~5_combout\,
	datac => PR_PC_S2(29),
	datad => \oparand2_mux|RESULT[29]~2_combout\,
	combout => \myAlu|INTER_XOR\(29));

-- Location: LCCOMB_X40_Y35_N30
\myAlu|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~8_combout\ = (\oparand2_mux|RESULT[3]~28_combout\) # ((\oparand2_mux|RESULT[1]~30_combout\ & !\oparand2_mux|RESULT[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|Mux29~8_combout\);

-- Location: LCCOMB_X40_Y31_N4
\myAlu|ShiftLeft0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~113_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[28]~3_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[29]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \oparand1_mux|RESULT[28]~3_combout\,
	datad => \oparand1_mux|RESULT[29]~2_combout\,
	combout => \myAlu|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X39_Y32_N24
\myAlu|ShiftLeft0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~104_combout\ = (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[23]~8_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[25]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[23]~8_combout\,
	datab => \oparand1_mux|RESULT[25]~6_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X39_Y32_N28
\myAlu|ShiftLeft0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~102_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[22]~9_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[24]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[22]~9_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \oparand1_mux|RESULT[24]~7_combout\,
	combout => \myAlu|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X39_Y32_N10
\myAlu|ShiftLeft0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~105_combout\ = (\myAlu|ShiftLeft0~104_combout\) # ((\oparand2_mux|RESULT[0]~31_combout\ & \myAlu|ShiftLeft0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~104_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~102_combout\,
	combout => \myAlu|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X40_Y31_N6
\myAlu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~0_combout\ = (\myAlu|ShiftLeft0~115_combout\ & (((\myAlu|ShiftLeft0~105_combout\) # (\myAlu|Mux29~8_combout\)))) # (!\myAlu|ShiftLeft0~115_combout\ & (\myAlu|ShiftLeft0~113_combout\ & ((!\myAlu|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~115_combout\,
	datab => \myAlu|ShiftLeft0~113_combout\,
	datac => \myAlu|ShiftLeft0~105_combout\,
	datad => \myAlu|Mux29~8_combout\,
	combout => \myAlu|Mux2~0_combout\);

-- Location: LCCOMB_X40_Y31_N12
\myAlu|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~1_combout\ = (\myAlu|Mux29~8_combout\ & ((\myAlu|Mux2~0_combout\ & (\myAlu|ShiftLeft0~95_combout\)) # (!\myAlu|Mux2~0_combout\ & ((\myAlu|ShiftLeft0~110_combout\))))) # (!\myAlu|Mux29~8_combout\ & (((\myAlu|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~95_combout\,
	datab => \myAlu|Mux29~8_combout\,
	datac => \myAlu|ShiftLeft0~110_combout\,
	datad => \myAlu|Mux2~0_combout\,
	combout => \myAlu|Mux2~1_combout\);

-- Location: LCCOMB_X47_Y31_N12
\myAlu|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(29)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux2~1_combout\ & \myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(29),
	datac => \myAlu|Mux2~1_combout\,
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux2~2_combout\);

-- Location: LCCOMB_X47_Y31_N14
\myAlu|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[29]~2_combout\ & ((\oparand1_mux|RESULT[29]~2_combout\) # (!\myAlu|Mux2~2_combout\))) # (!\oparand2_mux|RESULT[29]~2_combout\ & (\oparand1_mux|RESULT[29]~2_combout\ & 
-- !\myAlu|Mux2~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[29]~2_combout\,
	datac => \oparand1_mux|RESULT[29]~2_combout\,
	datad => \myAlu|Mux2~2_combout\,
	combout => \myAlu|Mux2~3_combout\);

-- Location: LCCOMB_X40_Y34_N10
\myAlu|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~4_combout\ = (!PR_ALU_SELECT(4) & ((!PR_ALU_SELECT(3)) # (!PR_ALU_SELECT(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(2),
	datab => PR_ALU_SELECT(4),
	datac => PR_ALU_SELECT(3),
	combout => \myAlu|Mux3~4_combout\);

-- Location: LCCOMB_X40_Y34_N0
\myAlu|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~5_combout\ = (!\myAlu|Mux29~6_combout\ & (\myAlu|Mux3~4_combout\ & ((\myAlu|Mux29~16_combout\) # (!\myAlu|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~3_combout\,
	datab => \myAlu|Mux29~6_combout\,
	datac => \myAlu|Mux29~16_combout\,
	datad => \myAlu|Mux3~4_combout\,
	combout => \myAlu|Mux3~5_combout\);

-- Location: LCCOMB_X43_Y27_N26
\myAlu|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~4_combout\ = (\myAlu|Mux3~5_combout\ & ((\myAlu|Mux3~3_combout\ & ((\myAlu|ShiftLeft0~67_combout\))) # (!\myAlu|Mux3~3_combout\ & (\myAlu|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~3_combout\,
	datab => \myAlu|Mux2~3_combout\,
	datac => \myAlu|Mux3~5_combout\,
	datad => \myAlu|ShiftLeft0~67_combout\,
	combout => \myAlu|Mux2~4_combout\);

-- Location: LCCOMB_X45_Y29_N30
\myAlu|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~94_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(28))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[28]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(28),
	datab => PR_ALU_SELECT(4),
	datac => \oparand2_mux_haz|RESULT[28]~7_combout\,
	datad => \PR_OPERAND2_SEL~q\,
	combout => \myAlu|Add0~94_combout\);

-- Location: LCCOMB_X42_Y33_N10
\myAlu|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~95_combout\ = (\oparand1_mux|RESULT[28]~3_combout\ & ((\myAlu|Add0~94_combout\ & (\myAlu|Add0~93\ & VCC)) # (!\myAlu|Add0~94_combout\ & (!\myAlu|Add0~93\)))) # (!\oparand1_mux|RESULT[28]~3_combout\ & ((\myAlu|Add0~94_combout\ & 
-- (!\myAlu|Add0~93\)) # (!\myAlu|Add0~94_combout\ & ((\myAlu|Add0~93\) # (GND)))))
-- \myAlu|Add0~96\ = CARRY((\oparand1_mux|RESULT[28]~3_combout\ & (!\myAlu|Add0~94_combout\ & !\myAlu|Add0~93\)) # (!\oparand1_mux|RESULT[28]~3_combout\ & ((!\myAlu|Add0~93\) # (!\myAlu|Add0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[28]~3_combout\,
	datab => \myAlu|Add0~94_combout\,
	datad => VCC,
	cin => \myAlu|Add0~93\,
	combout => \myAlu|Add0~95_combout\,
	cout => \myAlu|Add0~96\);

-- Location: LCCOMB_X42_Y33_N12
\myAlu|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~98_combout\ = ((\myAlu|Add0~97_combout\ $ (\oparand1_mux|RESULT[29]~2_combout\ $ (!\myAlu|Add0~96\)))) # (GND)
-- \myAlu|Add0~99\ = CARRY((\myAlu|Add0~97_combout\ & ((\oparand1_mux|RESULT[29]~2_combout\) # (!\myAlu|Add0~96\))) # (!\myAlu|Add0~97_combout\ & (\oparand1_mux|RESULT[29]~2_combout\ & !\myAlu|Add0~96\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~97_combout\,
	datab => \oparand1_mux|RESULT[29]~2_combout\,
	datad => VCC,
	cin => \myAlu|Add0~96\,
	combout => \myAlu|Add0~98_combout\,
	cout => \myAlu|Add0~99\);

-- Location: LCCOMB_X43_Y27_N4
\myAlu|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~5_combout\ = (\myAlu|Mux3~16_combout\ & ((\myAlu|Add0~98_combout\) # ((!PR_ALU_SELECT(3) & \myAlu|Mux2~4_combout\)))) # (!\myAlu|Mux3~16_combout\ & (!PR_ALU_SELECT(3) & (\myAlu|Mux2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~16_combout\,
	datab => PR_ALU_SELECT(3),
	datac => \myAlu|Mux2~4_combout\,
	datad => \myAlu|Add0~98_combout\,
	combout => \myAlu|Mux2~5_combout\);

-- Location: LCCOMB_X43_Y27_N18
\myAlu|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~6_combout\ = (\myAlu|Mux3~3_combout\ & (\myAlu|Mult1|auto_generated|op_1~22_combout\ & ((PR_ALU_SELECT(3)) # (\myAlu|ShiftLeft0~67_combout\)))) # (!\myAlu|Mux3~3_combout\ & (PR_ALU_SELECT(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~3_combout\,
	datab => PR_ALU_SELECT(3),
	datac => \myAlu|Mult1|auto_generated|op_1~22_combout\,
	datad => \myAlu|ShiftLeft0~67_combout\,
	combout => \myAlu|Mux2~6_combout\);

-- Location: LCCOMB_X43_Y27_N24
\myAlu|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~7_combout\ = (\myAlu|Mux3~5_combout\ & ((\myAlu|Mux2~6_combout\) # ((!\myAlu|Mux3~3_combout\ & \myAlu|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~3_combout\,
	datab => \myAlu|Mux3~5_combout\,
	datac => \myAlu|Mux2~3_combout\,
	datad => \myAlu|Mux2~6_combout\,
	combout => \myAlu|Mux2~7_combout\);

-- Location: LCCOMB_X43_Y27_N2
\myAlu|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~8_combout\ = (\myAlu|Mux2~5_combout\) # ((\myAlu|Mux2~7_combout\ & ((\myAlu|Mux3~3_combout\) # (\myAlu|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~3_combout\,
	datab => \myAlu|Mult0|auto_generated|op_1~22_combout\,
	datac => \myAlu|Mux2~5_combout\,
	datad => \myAlu|Mux2~7_combout\,
	combout => \myAlu|Mux2~8_combout\);

-- Location: LCCOMB_X43_Y27_N22
\myAlu|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux2~9_combout\ = (\myAlu|Mux2~8_combout\) # ((\myAlu|ShiftRight0~102_combout\ & (\myAlu|Mux29~6_combout\ & \myAlu|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~102_combout\,
	datab => \myAlu|Mux29~6_combout\,
	datac => \myAlu|Add0~1_combout\,
	datad => \myAlu|Mux2~8_combout\,
	combout => \myAlu|Mux2~9_combout\);

-- Location: LCCOMB_X50_Y27_N24
\PC_PLUS_4[29]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[29]~55_combout\ = (\PC[29]~reg0_q\ & (!\PC_PLUS_4[28]~54\)) # (!\PC[29]~reg0_q\ & ((\PC_PLUS_4[28]~54\) # (GND)))
-- \PC_PLUS_4[29]~56\ = CARRY((!\PC_PLUS_4[28]~54\) # (!\PC[29]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC[29]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[28]~54\,
	combout => \PC_PLUS_4[29]~55_combout\,
	cout => \PC_PLUS_4[29]~56\);

-- Location: LCCOMB_X43_Y27_N6
\Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~69_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & (\myAlu|Mux2~9_combout\)) # (!\myBranchSelect|Mux0~1_combout\ & ((\PC_PLUS_4[29]~55_combout\))))) # (!PR_BRANCH_SELECT_S2(3) & (((\PC_PLUS_4[29]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \myBranchSelect|Mux0~1_combout\,
	datac => \myAlu|Mux2~9_combout\,
	datad => \PC_PLUS_4[29]~55_combout\,
	combout => \Add0~69_combout\);

-- Location: LCCOMB_X43_Y27_N14
\PC[29]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[29]~reg0feeder_combout\ = \Add0~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~69_combout\,
	combout => \PC[29]~reg0feeder_combout\);

-- Location: FF_X43_Y27_N15
\PC[29]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[29]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[29]~reg0_q\);

-- Location: LCCOMB_X47_Y27_N14
\PR_PC_S1[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[29]~feeder_combout\ = \PC[29]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[29]~reg0_q\,
	combout => \PR_PC_S1[29]~feeder_combout\);

-- Location: FF_X47_Y27_N15
\PR_PC_S1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[29]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(29));

-- Location: FF_X47_Y31_N5
\PR_PC_S2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(29),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(29));

-- Location: LCCOMB_X47_Y31_N16
\oparand1_mux|RESULT[29]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[29]~2_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(29))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[29]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(29),
	datad => \oparand1_mux_haz|RESULT[29]~5_combout\,
	combout => \oparand1_mux|RESULT[29]~2_combout\);

-- Location: LCCOMB_X39_Y31_N20
\myAlu|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~15_combout\ = (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[29]~2_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[28]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[28]~3_combout\,
	datad => \oparand1_mux|RESULT[29]~2_combout\,
	combout => \myAlu|ShiftRight0~15_combout\);

-- Location: LCCOMB_X39_Y31_N0
\myAlu|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~17_combout\ = (\myAlu|ShiftRight0~15_combout\) # ((\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \myAlu|ShiftRight0~16_combout\,
	datad => \myAlu|ShiftRight0~15_combout\,
	combout => \myAlu|ShiftRight0~17_combout\);

-- Location: LCCOMB_X39_Y32_N8
\myAlu|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~19_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[26]~5_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[24]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[26]~5_combout\,
	datad => \oparand1_mux|RESULT[24]~7_combout\,
	combout => \myAlu|ShiftRight0~19_combout\);

-- Location: LCCOMB_X39_Y31_N12
\myAlu|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~20_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~18_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~19_combout\,
	datad => \myAlu|ShiftRight0~18_combout\,
	combout => \myAlu|ShiftRight0~20_combout\);

-- Location: LCCOMB_X42_Y30_N8
\myAlu|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~21_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~17_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~17_combout\,
	datad => \myAlu|ShiftRight0~20_combout\,
	combout => \myAlu|ShiftRight0~21_combout\);

-- Location: LCCOMB_X48_Y33_N10
\myAlu|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~8_combout\ = (\myAlu|Mux7~7_combout\ & (((\myAlu|Mult1|auto_generated|op_1~12_combout\)) # (!\myAlu|Mux29~2_combout\))) # (!\myAlu|Mux7~7_combout\ & (\myAlu|Mux29~2_combout\ & ((\myAlu|Mult0|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux7~7_combout\,
	datab => \myAlu|Mux29~2_combout\,
	datac => \myAlu|Mult1|auto_generated|op_1~12_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~12_combout\,
	combout => \myAlu|Mux7~8_combout\);

-- Location: LCCOMB_X48_Y33_N8
\myAlu|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux7~10_combout\ = (\myAlu|Mux7~11_combout\ & ((\myAlu|Mux7~8_combout\) # ((\myAlu|ShiftRight0~21_combout\ & \myAlu|Mux7~9_combout\)))) # (!\myAlu|Mux7~11_combout\ & (\myAlu|ShiftRight0~21_combout\ & (\myAlu|Mux7~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux7~11_combout\,
	datab => \myAlu|ShiftRight0~21_combout\,
	datac => \myAlu|Mux7~9_combout\,
	datad => \myAlu|Mux7~8_combout\,
	combout => \myAlu|Mux7~10_combout\);

-- Location: LCCOMB_X49_Y29_N10
\Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~64_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux7~10_combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[24]~45_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[24]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_PLUS_4[24]~45_combout\,
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myAlu|Mux7~10_combout\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \Add0~64_combout\);

-- Location: LCCOMB_X49_Y29_N4
\PC[24]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[24]~reg0feeder_combout\ = \Add0~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~64_combout\,
	combout => \PC[24]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N5
\PC[24]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[24]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[24]~reg0_q\);

-- Location: LCCOMB_X50_Y33_N8
\PR_PC_S1[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[24]~feeder_combout\ = \PC[24]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[24]~reg0_q\,
	combout => \PR_PC_S1[24]~feeder_combout\);

-- Location: FF_X50_Y33_N9
\PR_PC_S1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[24]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(24));

-- Location: FF_X48_Y33_N15
\PR_PC_S2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(24),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(24));

-- Location: FF_X49_Y32_N3
\myreg|REGISTERS_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[24]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(35));

-- Location: LCCOMB_X49_Y32_N2
\myreg|REGISTERS~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~22_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(35))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(35),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a24\,
	combout => \myreg|REGISTERS~22_combout\);

-- Location: FF_X48_Y33_N5
\PR_DATA_1_S2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~22_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(24));

-- Location: LCCOMB_X48_Y33_N4
\oparand1_mux_haz|RESULT[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[24]~14_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((PR_ALU_OUT_S3(24)) # ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((PR_DATA_1_S2(24) & 
-- !\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(24),
	datac => PR_DATA_1_S2(24),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[24]~14_combout\);

-- Location: LCCOMB_X48_Y33_N20
\oparand1_mux_haz|RESULT[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[24]~15_combout\ = (\oparand1_mux_haz|RESULT[24]~14_combout\ & (((REG_WRITE_DATA_S5(24)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\oparand1_mux_haz|RESULT[24]~14_combout\ & (\regWriteSelMUX|RESULT[24]~15_combout\ & 
-- ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[24]~15_combout\,
	datab => \oparand1_mux_haz|RESULT[24]~14_combout\,
	datac => REG_WRITE_DATA_S5(24),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[24]~15_combout\);

-- Location: LCCOMB_X48_Y33_N18
\oparand1_mux|RESULT[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[24]~7_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(24))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[24]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(24),
	datad => \oparand1_mux_haz|RESULT[24]~15_combout\,
	combout => \oparand1_mux|RESULT[24]~7_combout\);

-- Location: LCCOMB_X45_Y28_N24
\myAlu|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~79_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(23))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[23]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(23),
	datab => PR_ALU_SELECT(4),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[23]~17_combout\,
	combout => \myAlu|Add0~79_combout\);

-- Location: LCCOMB_X46_Y30_N10
\myAlu|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~76_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(22))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[22]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(22),
	datac => PR_ALU_SELECT(4),
	datad => \oparand2_mux_haz|RESULT[22]~19_combout\,
	combout => \myAlu|Add0~76_combout\);

-- Location: LCCOMB_X42_Y34_N28
\myAlu|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~74_combout\ = ((\myAlu|Add0~73_combout\ $ (\oparand1_mux|RESULT[21]~10_combout\ $ (!\myAlu|Add0~72\)))) # (GND)
-- \myAlu|Add0~75\ = CARRY((\myAlu|Add0~73_combout\ & ((\oparand1_mux|RESULT[21]~10_combout\) # (!\myAlu|Add0~72\))) # (!\myAlu|Add0~73_combout\ & (\oparand1_mux|RESULT[21]~10_combout\ & !\myAlu|Add0~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~73_combout\,
	datab => \oparand1_mux|RESULT[21]~10_combout\,
	datad => VCC,
	cin => \myAlu|Add0~72\,
	combout => \myAlu|Add0~74_combout\,
	cout => \myAlu|Add0~75\);

-- Location: LCCOMB_X42_Y34_N30
\myAlu|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~77_combout\ = (\oparand1_mux|RESULT[22]~9_combout\ & ((\myAlu|Add0~76_combout\ & (\myAlu|Add0~75\ & VCC)) # (!\myAlu|Add0~76_combout\ & (!\myAlu|Add0~75\)))) # (!\oparand1_mux|RESULT[22]~9_combout\ & ((\myAlu|Add0~76_combout\ & 
-- (!\myAlu|Add0~75\)) # (!\myAlu|Add0~76_combout\ & ((\myAlu|Add0~75\) # (GND)))))
-- \myAlu|Add0~78\ = CARRY((\oparand1_mux|RESULT[22]~9_combout\ & (!\myAlu|Add0~76_combout\ & !\myAlu|Add0~75\)) # (!\oparand1_mux|RESULT[22]~9_combout\ & ((!\myAlu|Add0~75\) # (!\myAlu|Add0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[22]~9_combout\,
	datab => \myAlu|Add0~76_combout\,
	datad => VCC,
	cin => \myAlu|Add0~75\,
	combout => \myAlu|Add0~77_combout\,
	cout => \myAlu|Add0~78\);

-- Location: LCCOMB_X40_Y31_N8
\myAlu|ShiftLeft0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~94_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~90_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~93_combout\,
	datad => \myAlu|ShiftLeft0~90_combout\,
	combout => \myAlu|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X39_Y33_N16
\myAlu|ShiftLeft0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~82_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~78_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftLeft0~78_combout\,
	datad => \myAlu|ShiftLeft0~81_combout\,
	combout => \myAlu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X39_Y33_N10
\myAlu|ShiftLeft0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~83_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~65_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~65_combout\,
	datad => \myAlu|ShiftLeft0~82_combout\,
	combout => \myAlu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X40_Y31_N28
\myAlu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux6~0_combout\ = (\myAlu|Mux26~12_combout\ & (((\myAlu|Mux26~4_combout\) # (\myAlu|ShiftLeft0~83_combout\)))) # (!\myAlu|Mux26~12_combout\ & (\myAlu|ShiftLeft0~105_combout\ & (!\myAlu|Mux26~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~105_combout\,
	datab => \myAlu|Mux26~12_combout\,
	datac => \myAlu|Mux26~4_combout\,
	datad => \myAlu|ShiftLeft0~83_combout\,
	combout => \myAlu|Mux6~0_combout\);

-- Location: LCCOMB_X40_Y31_N30
\myAlu|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux6~1_combout\ = (\myAlu|Mux26~4_combout\ & ((\myAlu|Mux6~0_combout\ & (\myAlu|ShiftLeft0~50_combout\)) # (!\myAlu|Mux6~0_combout\ & ((\myAlu|ShiftLeft0~94_combout\))))) # (!\myAlu|Mux26~4_combout\ & (((\myAlu|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~50_combout\,
	datab => \myAlu|ShiftLeft0~94_combout\,
	datac => \myAlu|Mux26~4_combout\,
	datad => \myAlu|Mux6~0_combout\,
	combout => \myAlu|Mux6~1_combout\);

-- Location: LCCOMB_X47_Y29_N6
\myAlu|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux6~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(25)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux6~1_combout\ & \myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(25),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux6~1_combout\,
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux6~2_combout\);

-- Location: LCCOMB_X47_Y29_N12
\myAlu|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux6~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[25]~6_combout\ & ((\oparand1_mux|RESULT[25]~6_combout\) # (!\myAlu|Mux6~2_combout\))) # (!\oparand2_mux|RESULT[25]~6_combout\ & (\oparand1_mux|RESULT[25]~6_combout\ & 
-- !\myAlu|Mux6~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[25]~6_combout\,
	datab => \oparand1_mux|RESULT[25]~6_combout\,
	datac => \myAlu|Mux29~3_combout\,
	datad => \myAlu|Mux6~2_combout\,
	combout => \myAlu|Mux6~3_combout\);

-- Location: LCCOMB_X42_Y33_N24
\myAlu|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux6~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~86_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux6~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Add0~86_combout\,
	datad => \myAlu|Mux6~3_combout\,
	combout => \myAlu|Mux6~4_combout\);

-- Location: LCCOMB_X48_Y29_N2
\myAlu|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux6~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux6~4_combout\ & ((\myAlu|Mult1|auto_generated|op_1~14_combout\))) # (!\myAlu|Mux6~4_combout\ & (\myAlu|Mult0|auto_generated|op_1~14_combout\)))) # (!\myAlu|Mux29~2_combout\ & 
-- (\myAlu|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mux6~4_combout\,
	datac => \myAlu|Mult0|auto_generated|op_1~14_combout\,
	datad => \myAlu|Mult1|auto_generated|op_1~14_combout\,
	combout => \myAlu|Mux6~5_combout\);

-- Location: LCCOMB_X48_Y29_N24
\myAlu|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux6~6_combout\ = (\myAlu|ShiftRight0~48_combout\ & ((\myAlu|Mux7~9_combout\) # ((\myAlu|Mux7~11_combout\ & \myAlu|Mux6~5_combout\)))) # (!\myAlu|ShiftRight0~48_combout\ & (\myAlu|Mux7~11_combout\ & ((\myAlu|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~48_combout\,
	datab => \myAlu|Mux7~11_combout\,
	datac => \myAlu|Mux7~9_combout\,
	datad => \myAlu|Mux6~5_combout\,
	combout => \myAlu|Mux6~6_combout\);

-- Location: FF_X48_Y29_N25
\PR_ALU_OUT_S3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux6~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(25));

-- Location: FF_X47_Y29_N17
\REG_WRITE_DATA_S5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[25]~13_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(25));

-- Location: FF_X47_Y29_N9
\myreg|REGISTERS_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[25]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(36));

-- Location: LCCOMB_X47_Y29_N20
\myreg|REGISTERS~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~20_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(36)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a25\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(36),
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~20_combout\);

-- Location: FF_X47_Y29_N21
\PR_DATA_1_S2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~20_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(25));

-- Location: LCCOMB_X47_Y29_N18
\oparand1_mux_haz|RESULT[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[25]~12_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[25]~13_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((PR_DATA_1_S2(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[25]~13_combout\,
	datab => PR_DATA_1_S2(25),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[25]~12_combout\);

-- Location: LCCOMB_X47_Y29_N16
\oparand1_mux_haz|RESULT[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[25]~13_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[25]~12_combout\ & ((REG_WRITE_DATA_S5(25)))) # (!\oparand1_mux_haz|RESULT[25]~12_combout\ & (PR_ALU_OUT_S3(25))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[25]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(25),
	datac => REG_WRITE_DATA_S5(25),
	datad => \oparand1_mux_haz|RESULT[25]~12_combout\,
	combout => \oparand1_mux_haz|RESULT[25]~13_combout\);

-- Location: LCCOMB_X47_Y29_N0
\oparand1_mux|RESULT[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[25]~6_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(25))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[25]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_PC_S2(25),
	datab => \PR_OPERAND1_SEL~q\,
	datad => \oparand1_mux_haz|RESULT[25]~13_combout\,
	combout => \oparand1_mux|RESULT[25]~6_combout\);

-- Location: LCCOMB_X39_Y32_N18
\myAlu|ShiftRight0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~59_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[25]~6_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[23]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[23]~8_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[25]~6_combout\,
	combout => \myAlu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X39_Y32_N20
\myAlu|ShiftRight0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~60_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~59_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~49_combout\,
	datab => \myAlu|ShiftRight0~59_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X39_Y32_N4
\myAlu|ShiftRight0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~63_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~60_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~62_combout\,
	datad => \myAlu|ShiftRight0~60_combout\,
	combout => \myAlu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X43_Y36_N22
\myAlu|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux21~4_combout\ = (\myAlu|Mux19~2_combout\ & (((!\oparand2_mux|RESULT[3]~28_combout\ & \myAlu|ShiftRight0~58_combout\)) # (!\myAlu|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux19~3_combout\,
	datab => \myAlu|Mux19~2_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|ShiftRight0~58_combout\,
	combout => \myAlu|Mux21~4_combout\);

-- Location: LCCOMB_X43_Y32_N28
\myAlu|INTER_XOR[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(10) = \oparand2_mux|RESULT[10]~21_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(10))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[10]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand2_mux|RESULT[10]~21_combout\,
	datac => PR_PC_S2(10),
	datad => \oparand1_mux_haz|RESULT[10]~43_combout\,
	combout => \myAlu|INTER_XOR\(10));

-- Location: LCCOMB_X42_Y29_N6
\myAlu|ShiftLeft0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~53_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~37_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~52_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftLeft0~37_combout\,
	combout => \myAlu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X42_Y29_N4
\myAlu|ShiftLeft0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~54_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftLeft0~24_combout\ & (!\oparand2_mux|RESULT[2]~29_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (((\myAlu|ShiftLeft0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~24_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftLeft0~53_combout\,
	combout => \myAlu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X43_Y32_N16
\myAlu|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux21~0_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(10)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux29~12_combout\ & \myAlu|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(10),
	datac => \myAlu|Mux29~12_combout\,
	datad => \myAlu|ShiftLeft0~54_combout\,
	combout => \myAlu|Mux21~0_combout\);

-- Location: LCCOMB_X43_Y32_N24
\myAlu|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux21~1_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[10]~21_combout\ & ((\oparand1_mux|RESULT[10]~21_combout\) # (!\myAlu|Mux21~0_combout\))) # (!\oparand2_mux|RESULT[10]~21_combout\ & (\oparand1_mux|RESULT[10]~21_combout\ & 
-- !\myAlu|Mux21~0_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[10]~21_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[10]~21_combout\,
	datad => \myAlu|Mux21~0_combout\,
	combout => \myAlu|Mux21~1_combout\);

-- Location: LCCOMB_X43_Y36_N2
\myAlu|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux21~2_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~41_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux21~1_combout\))))) # (!\myAlu|Mux29~21_combout\ & (((\myAlu|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~41_combout\,
	datab => \myAlu|Mux29~21_combout\,
	datac => \myAlu|Mux29~17_combout\,
	datad => \myAlu|Mux21~1_combout\,
	combout => \myAlu|Mux21~2_combout\);

-- Location: LCCOMB_X43_Y36_N12
\myAlu|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux21~3_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux21~2_combout\ & (\myAlu|Mult1|auto_generated|w513w\(10))) # (!\myAlu|Mux21~2_combout\ & ((\myAlu|Mult0|auto_generated|w513w\(10)))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult1|auto_generated|w513w\(10),
	datac => \myAlu|Mult0|auto_generated|w513w\(10),
	datad => \myAlu|Mux21~2_combout\,
	combout => \myAlu|Mux21~3_combout\);

-- Location: LCCOMB_X43_Y36_N24
\myAlu|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux21~5_combout\ = (\myAlu|Mux19~3_combout\ & (((\myAlu|Mux21~4_combout\)))) # (!\myAlu|Mux19~3_combout\ & (((\myAlu|Mux29~4_combout\ & \myAlu|Mux21~3_combout\)) # (!\myAlu|Mux21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux19~3_combout\,
	datab => \myAlu|Mux29~4_combout\,
	datac => \myAlu|Mux21~4_combout\,
	datad => \myAlu|Mux21~3_combout\,
	combout => \myAlu|Mux21~5_combout\);

-- Location: LCCOMB_X43_Y32_N22
\myAlu|Mux21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux21~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux21~5_combout\ & (\myAlu|ShiftRight0~72_combout\)) # (!\myAlu|Mux21~5_combout\ & ((\myAlu|ShiftRight0~63_combout\))))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~72_combout\,
	datab => \myAlu|ShiftRight0~63_combout\,
	datac => \myAlu|Mux7~2_combout\,
	datad => \myAlu|Mux21~5_combout\,
	combout => \myAlu|Mux21~combout\);

-- Location: LCCOMB_X49_Y28_N6
\Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (\myBranchSelect|Mux0~1_combout\ & ((PR_BRANCH_SELECT_S2(3) & ((\myAlu|Mux21~combout\))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[10]~17_combout\)))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[10]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Mux0~1_combout\,
	datab => \PC_PLUS_4[10]~17_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myAlu|Mux21~combout\,
	combout => \Add0~58_combout\);

-- Location: LCCOMB_X49_Y28_N30
\PC[10]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[10]~reg0feeder_combout\ = \Add0~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~58_combout\,
	combout => \PC[10]~reg0feeder_combout\);

-- Location: FF_X49_Y28_N31
\PC[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[10]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[10]~reg0_q\);

-- Location: LCCOMB_X48_Y29_N14
\Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux19~combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[12]~21_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[12]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \PC_PLUS_4[12]~21_combout\,
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux19~combout\,
	combout => \Add0~60_combout\);

-- Location: LCCOMB_X49_Y29_N8
\PC[12]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[12]~reg0feeder_combout\ = \Add0~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~60_combout\,
	combout => \PC[12]~reg0feeder_combout\);

-- Location: FF_X49_Y29_N9
\PC[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[12]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[12]~reg0_q\);

-- Location: FF_X48_Y35_N29
\PR_PC_S1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PC[12]~reg0_q\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(12));

-- Location: FF_X47_Y34_N9
\PR_PC_S2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(12),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(12));

-- Location: LCCOMB_X47_Y34_N0
\oparand1_mux_haz|RESULT[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[12]~38_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(12)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (PR_DATA_1_S2(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(12),
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => PR_ALU_OUT_S3(12),
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[12]~38_combout\);

-- Location: LCCOMB_X47_Y34_N6
\oparand1_mux_haz|RESULT[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[12]~39_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[12]~38_combout\ & ((REG_WRITE_DATA_S5(12)))) # (!\oparand1_mux_haz|RESULT[12]~38_combout\ & (\regWriteSelMUX|RESULT[12]~39_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[12]~39_combout\,
	datab => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datac => REG_WRITE_DATA_S5(12),
	datad => \oparand1_mux_haz|RESULT[12]~38_combout\,
	combout => \oparand1_mux_haz|RESULT[12]~39_combout\);

-- Location: LCCOMB_X47_Y34_N30
\oparand1_mux|RESULT[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[12]~19_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(12))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[12]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(12),
	datad => \oparand1_mux_haz|RESULT[12]~39_combout\,
	combout => \oparand1_mux|RESULT[12]~19_combout\);

-- Location: LCCOMB_X39_Y34_N26
\myAlu|ShiftRight0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~8_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[14]~17_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[12]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand1_mux|RESULT[12]~19_combout\,
	datad => \oparand1_mux|RESULT[14]~17_combout\,
	combout => \myAlu|ShiftRight0~8_combout\);

-- Location: LCCOMB_X39_Y34_N28
\myAlu|ShiftRight0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~70_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[13]~18_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[13]~18_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \oparand1_mux|RESULT[11]~20_combout\,
	combout => \myAlu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X39_Y34_N14
\myAlu|ShiftRight0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~83_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~8_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~8_combout\,
	datad => \myAlu|ShiftRight0~70_combout\,
	combout => \myAlu|ShiftRight0~83_combout\);

-- Location: LCCOMB_X39_Y34_N4
\myAlu|ShiftRight0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~66_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[9]~22_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[7]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[9]~22_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \oparand1_mux|RESULT[7]~24_combout\,
	combout => \myAlu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X39_Y34_N0
\myAlu|ShiftRight0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~81_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~11_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftRight0~66_combout\,
	datac => \myAlu|ShiftRight0~11_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftRight0~81_combout\);

-- Location: LCCOMB_X39_Y34_N2
\myAlu|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux24~0_combout\ = (\myAlu|Mux26~4_combout\ & (((\myAlu|Mux26~12_combout\)))) # (!\myAlu|Mux26~4_combout\ & ((\myAlu|Mux26~12_combout\ & ((\myAlu|ShiftRight0~94_combout\))) # (!\myAlu|Mux26~12_combout\ & (\myAlu|ShiftRight0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux26~4_combout\,
	datab => \myAlu|ShiftRight0~81_combout\,
	datac => \myAlu|ShiftRight0~94_combout\,
	datad => \myAlu|Mux26~12_combout\,
	combout => \myAlu|Mux24~0_combout\);

-- Location: LCCOMB_X39_Y34_N22
\myAlu|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux24~1_combout\ = (\myAlu|Mux26~4_combout\ & ((\myAlu|Mux24~0_combout\ & (\myAlu|ShiftRight0~97_combout\)) # (!\myAlu|Mux24~0_combout\ & ((\myAlu|ShiftRight0~83_combout\))))) # (!\myAlu|Mux26~4_combout\ & (((\myAlu|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux26~4_combout\,
	datab => \myAlu|ShiftRight0~97_combout\,
	datac => \myAlu|ShiftRight0~83_combout\,
	datad => \myAlu|Mux24~0_combout\,
	combout => \myAlu|Mux24~1_combout\);

-- Location: LCCOMB_X46_Y34_N20
\oparand1_mux_haz|RESULT[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[7]~48_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\regWriteSelMUX|RESULT[7]~49_combout\) # (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (PR_DATA_1_S2(7) & 
-- ((!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(7),
	datab => \regWriteSelMUX|RESULT[7]~49_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[7]~48_combout\);

-- Location: LCCOMB_X46_Y34_N2
\oparand1_mux_haz|RESULT[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[7]~49_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[7]~48_combout\ & ((REG_WRITE_DATA_S5(7)))) # (!\oparand1_mux_haz|RESULT[7]~48_combout\ & (PR_ALU_OUT_S3(7))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[7]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(7),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(7),
	datad => \oparand1_mux_haz|RESULT[7]~48_combout\,
	combout => \oparand1_mux_haz|RESULT[7]~49_combout\);

-- Location: LCCOMB_X46_Y34_N16
\myAlu|INTER_XOR[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(7) = \oparand2_mux|RESULT[7]~24_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(7))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[7]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[7]~24_combout\,
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(7),
	datad => \oparand1_mux_haz|RESULT[7]~49_combout\,
	combout => \myAlu|INTER_XOR\(7));

-- Location: LCCOMB_X40_Y33_N2
\myAlu|ShiftLeft0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~42_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~39_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftLeft0~39_combout\,
	datad => \myAlu|ShiftLeft0~41_combout\,
	combout => \myAlu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X41_Y34_N0
\myAlu|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux24~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(7)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~42_combout\ & \myAlu|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(7),
	datac => \myAlu|ShiftLeft0~42_combout\,
	datad => \myAlu|Mux29~12_combout\,
	combout => \myAlu|Mux24~2_combout\);

-- Location: LCCOMB_X41_Y34_N2
\myAlu|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux24~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[7]~24_combout\ & ((\oparand1_mux|RESULT[7]~24_combout\) # (!\myAlu|Mux24~2_combout\))) # (!\oparand2_mux|RESULT[7]~24_combout\ & (\oparand1_mux|RESULT[7]~24_combout\ & 
-- !\myAlu|Mux24~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[7]~24_combout\,
	datac => \oparand1_mux|RESULT[7]~24_combout\,
	datad => \myAlu|Mux24~2_combout\,
	combout => \myAlu|Mux24~3_combout\);

-- Location: LCCOMB_X41_Y34_N16
\myAlu|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux24~4_combout\ = (\myAlu|Mux29~17_combout\ & (((\myAlu|Add0~32_combout\)) # (!\myAlu|Mux29~21_combout\))) # (!\myAlu|Mux29~17_combout\ & (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~17_combout\,
	datab => \myAlu|Mux29~21_combout\,
	datac => \myAlu|Add0~32_combout\,
	datad => \myAlu|Mux24~3_combout\,
	combout => \myAlu|Mux24~4_combout\);

-- Location: LCCOMB_X41_Y34_N18
\myAlu|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux24~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux24~4_combout\ & (\myAlu|Mult1|auto_generated|w513w\(7))) # (!\myAlu|Mux24~4_combout\ & ((\myAlu|Mult0|auto_generated|w513w\(7)))))) # (!\myAlu|Mux29~2_combout\ & (\myAlu|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mux24~4_combout\,
	datac => \myAlu|Mult1|auto_generated|w513w\(7),
	datad => \myAlu|Mult0|auto_generated|w513w\(7),
	combout => \myAlu|Mux24~5_combout\);

-- Location: LCCOMB_X46_Y34_N8
\myAlu|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux24~6_combout\ = (\myAlu|Mux29~7_combout\ & ((\myAlu|Mux29~6_combout\ & (\myAlu|Mux24~1_combout\)) # (!\myAlu|Mux29~6_combout\ & ((\myAlu|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~7_combout\,
	datab => \myAlu|Mux29~6_combout\,
	datac => \myAlu|Mux24~1_combout\,
	datad => \myAlu|Mux24~5_combout\,
	combout => \myAlu|Mux24~6_combout\);

-- Location: LCCOMB_X48_Y28_N18
\Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~55_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & (\myAlu|Mux24~6_combout\)) # (!\myBranchSelect|Mux0~1_combout\ & ((\PC_PLUS_4[7]~11_combout\))))) # (!PR_BRANCH_SELECT_S2(3) & (((\PC_PLUS_4[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \myBranchSelect|Mux0~1_combout\,
	datac => \myAlu|Mux24~6_combout\,
	datad => \PC_PLUS_4[7]~11_combout\,
	combout => \Add0~55_combout\);

-- Location: LCCOMB_X48_Y28_N24
\PC[7]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[7]~reg0feeder_combout\ = \Add0~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~55_combout\,
	combout => \PC[7]~reg0feeder_combout\);

-- Location: FF_X48_Y28_N25
\PC[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[7]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[7]~reg0_q\);

-- Location: LCCOMB_X48_Y28_N8
\PR_PC_S1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[7]~feeder_combout\ = \PC[7]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[7]~reg0_q\,
	combout => \PR_PC_S1[7]~feeder_combout\);

-- Location: FF_X48_Y28_N9
\PR_PC_S1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[7]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(7));

-- Location: FF_X46_Y34_N27
\PR_PC_S2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(7),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(7));

-- Location: LCCOMB_X46_Y34_N30
\oparand1_mux|RESULT[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[7]~24_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(7))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[7]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(7),
	datad => \oparand1_mux_haz|RESULT[7]~49_combout\,
	combout => \oparand1_mux|RESULT[7]~24_combout\);

-- Location: LCCOMB_X43_Y29_N8
\myAlu|INTER_XOR[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(28) = \oparand2_mux|RESULT[28]~3_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(28))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[28]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand2_mux|RESULT[28]~3_combout\,
	datac => PR_PC_S2(28),
	datad => \oparand1_mux_haz|RESULT[28]~7_combout\,
	combout => \myAlu|INTER_XOR\(28));

-- Location: LCCOMB_X39_Y32_N14
\myAlu|ShiftLeft0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~103_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftLeft0~99_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~102_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \myAlu|ShiftLeft0~99_combout\,
	combout => \myAlu|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X41_Y30_N30
\myAlu|ShiftLeft0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~112_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[27]~4_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[28]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[27]~4_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[28]~3_combout\,
	combout => \myAlu|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X43_Y29_N2
\myAlu|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~6_combout\ = (\myAlu|ShiftLeft0~115_combout\ & ((\myAlu|ShiftLeft0~103_combout\) # ((\myAlu|Mux29~8_combout\)))) # (!\myAlu|ShiftLeft0~115_combout\ & (((\myAlu|ShiftLeft0~112_combout\ & !\myAlu|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~115_combout\,
	datab => \myAlu|ShiftLeft0~103_combout\,
	datac => \myAlu|ShiftLeft0~112_combout\,
	datad => \myAlu|Mux29~8_combout\,
	combout => \myAlu|Mux3~6_combout\);

-- Location: LCCOMB_X43_Y29_N0
\myAlu|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~7_combout\ = (\myAlu|Mux3~6_combout\ & (((\myAlu|ShiftLeft0~92_combout\) # (!\myAlu|Mux29~8_combout\)))) # (!\myAlu|Mux3~6_combout\ & (\myAlu|ShiftLeft0~107_combout\ & ((\myAlu|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~107_combout\,
	datab => \myAlu|Mux3~6_combout\,
	datac => \myAlu|ShiftLeft0~92_combout\,
	datad => \myAlu|Mux29~8_combout\,
	combout => \myAlu|Mux3~7_combout\);

-- Location: LCCOMB_X43_Y29_N6
\myAlu|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~8_combout\ = (\myAlu|Mux15~17_combout\ & ((\myAlu|Mux29~13_combout\ & (\myAlu|INTER_XOR\(28))) # (!\myAlu|Mux29~13_combout\ & ((\myAlu|Mux3~7_combout\))))) # (!\myAlu|Mux15~17_combout\ & (((\myAlu|Mux29~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~17_combout\,
	datab => \myAlu|INTER_XOR\(28),
	datac => \myAlu|Mux29~13_combout\,
	datad => \myAlu|Mux3~7_combout\,
	combout => \myAlu|Mux3~8_combout\);

-- Location: LCCOMB_X43_Y29_N14
\myAlu|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~9_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[28]~3_combout\ & ((\oparand1_mux|RESULT[28]~3_combout\) # (!\myAlu|Mux3~8_combout\))) # (!\oparand2_mux|RESULT[28]~3_combout\ & (\oparand1_mux|RESULT[28]~3_combout\ & 
-- !\myAlu|Mux3~8_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[28]~3_combout\,
	datac => \oparand1_mux|RESULT[28]~3_combout\,
	datad => \myAlu|Mux3~8_combout\,
	combout => \myAlu|Mux3~9_combout\);

-- Location: LCCOMB_X42_Y30_N4
\myAlu|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~3_combout\ = (\myAlu|Mux3~2_combout\) # ((\myAlu|Add0~3_combout\ & (\myAlu|ShiftLeft0~19_combout\ & \oparand2_mux|RESULT[4]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~3_combout\,
	datab => \myAlu|ShiftLeft0~19_combout\,
	datac => \myAlu|Mux3~2_combout\,
	datad => \oparand2_mux|RESULT[4]~27_combout\,
	combout => \myAlu|Mux3~3_combout\);

-- Location: LCCOMB_X43_Y27_N0
\myAlu|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~10_combout\ = (\myAlu|Mux3~5_combout\ & ((\myAlu|Mux3~3_combout\ & (\myAlu|ShiftLeft0~63_combout\)) # (!\myAlu|Mux3~3_combout\ & ((\myAlu|Mux3~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~63_combout\,
	datab => \myAlu|Mux3~5_combout\,
	datac => \myAlu|Mux3~9_combout\,
	datad => \myAlu|Mux3~3_combout\,
	combout => \myAlu|Mux3~10_combout\);

-- Location: LCCOMB_X43_Y27_N30
\myAlu|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~11_combout\ = (\myAlu|Mux3~16_combout\ & ((\myAlu|Add0~95_combout\) # ((!PR_ALU_SELECT(3) & \myAlu|Mux3~10_combout\)))) # (!\myAlu|Mux3~16_combout\ & (!PR_ALU_SELECT(3) & ((\myAlu|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~16_combout\,
	datab => PR_ALU_SELECT(3),
	datac => \myAlu|Add0~95_combout\,
	datad => \myAlu|Mux3~10_combout\,
	combout => \myAlu|Mux3~11_combout\);

-- Location: LCCOMB_X43_Y27_N12
\myAlu|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~12_combout\ = (\myAlu|Mux3~3_combout\ & (((PR_ALU_SELECT(3))))) # (!\myAlu|Mux3~3_combout\ & (\myAlu|Mult0|auto_generated|op_1~20_combout\ & ((\myAlu|Mux3~9_combout\) # (PR_ALU_SELECT(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~9_combout\,
	datab => PR_ALU_SELECT(3),
	datac => \myAlu|Mult0|auto_generated|op_1~20_combout\,
	datad => \myAlu|Mux3~3_combout\,
	combout => \myAlu|Mux3~12_combout\);

-- Location: LCCOMB_X43_Y27_N10
\myAlu|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~13_combout\ = (\myAlu|Mux3~5_combout\ & ((\myAlu|Mux3~12_combout\) # ((\myAlu|Mux3~3_combout\ & \myAlu|ShiftLeft0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~3_combout\,
	datab => \myAlu|Mux3~5_combout\,
	datac => \myAlu|ShiftLeft0~63_combout\,
	datad => \myAlu|Mux3~12_combout\,
	combout => \myAlu|Mux3~13_combout\);

-- Location: LCCOMB_X43_Y27_N20
\myAlu|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~14_combout\ = (\myAlu|Mux3~11_combout\) # ((\myAlu|Mux3~13_combout\ & ((\myAlu|Mult1|auto_generated|op_1~20_combout\) # (!\myAlu|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux3~3_combout\,
	datab => \myAlu|Mult1|auto_generated|op_1~20_combout\,
	datac => \myAlu|Mux3~11_combout\,
	datad => \myAlu|Mux3~13_combout\,
	combout => \myAlu|Mux3~14_combout\);

-- Location: LCCOMB_X43_Y27_N28
\myAlu|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux3~15_combout\ = (\myAlu|Mux3~14_combout\) # ((\myAlu|ShiftRight0~101_combout\ & (\myAlu|Mux29~6_combout\ & \myAlu|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~101_combout\,
	datab => \myAlu|Mux29~6_combout\,
	datac => \myAlu|Add0~1_combout\,
	datad => \myAlu|Mux3~14_combout\,
	combout => \myAlu|Mux3~15_combout\);

-- Location: LCCOMB_X43_Y27_N16
\Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~68_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux3~15_combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[28]~53_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[28]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_PLUS_4[28]~53_combout\,
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux3~15_combout\,
	combout => \Add0~68_combout\);

-- Location: LCCOMB_X43_Y27_N8
\PC[28]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[28]~reg0feeder_combout\ = \Add0~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~68_combout\,
	combout => \PC[28]~reg0feeder_combout\);

-- Location: FF_X43_Y27_N9
\PC[28]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[28]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[28]~reg0_q\);

-- Location: LCCOMB_X50_Y27_N28
\PC_PLUS_4[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[31]~59_combout\ = \PC_PLUS_4[30]~58\ $ (\PC[31]~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC[31]~reg0_q\,
	cin => \PC_PLUS_4[30]~58\,
	combout => \PC_PLUS_4[31]~59_combout\);

-- Location: LCCOMB_X41_Y29_N18
\Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~49_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux0~8_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[31]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[31]~59_combout\,
	datad => \myAlu|Mux0~8_combout\,
	combout => \Add0~49_combout\);

-- Location: LCCOMB_X41_Y29_N20
\PC[31]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[31]~reg0feeder_combout\ = \Add0~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~49_combout\,
	combout => \PC[31]~reg0feeder_combout\);

-- Location: FF_X41_Y29_N21
\PC[31]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[31]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[31]~reg0_q\);

-- Location: LCCOMB_X41_Y29_N0
\PR_PC_S1[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[31]~feeder_combout\ = \PC[31]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[31]~reg0_q\,
	combout => \PR_PC_S1[31]~feeder_combout\);

-- Location: FF_X41_Y29_N1
\PR_PC_S1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[31]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(31));

-- Location: FF_X45_Y29_N21
\PR_PC_S2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(31),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(31));

-- Location: FF_X45_Y29_N3
\REG_WRITE_DATA_S5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[31]~1_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(31));

-- Location: LCCOMB_X45_Y29_N0
\oparand1_mux_haz|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[31]~0_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- ((\regWriteSelMUX|RESULT[31]~1_combout\))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (PR_DATA_1_S2(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(31),
	datab => \regWriteSelMUX|RESULT[31]~1_combout\,
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[31]~0_combout\);

-- Location: LCCOMB_X45_Y29_N2
\oparand1_mux_haz|RESULT[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[31]~1_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[31]~0_combout\ & ((REG_WRITE_DATA_S5(31)))) # (!\oparand1_mux_haz|RESULT[31]~0_combout\ & (PR_ALU_OUT_S3(31))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(31),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(31),
	datad => \oparand1_mux_haz|RESULT[31]~0_combout\,
	combout => \oparand1_mux_haz|RESULT[31]~1_combout\);

-- Location: LCCOMB_X45_Y29_N28
\oparand1_mux|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[31]~0_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(31))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => PR_PC_S2(31),
	datad => \oparand1_mux_haz|RESULT[31]~1_combout\,
	combout => \oparand1_mux|RESULT[31]~0_combout\);

-- Location: LCCOMB_X41_Y30_N26
\myAlu|ShiftRight0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~104_combout\ = (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftLeft0~114_combout\ & (!\oparand2_mux|RESULT[3]~28_combout\ & \oparand1_mux|RESULT[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \myAlu|ShiftLeft0~114_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \oparand1_mux|RESULT[31]~0_combout\,
	combout => \myAlu|ShiftRight0~104_combout\);

-- Location: LCCOMB_X45_Y29_N14
\myAlu|Add0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~103_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & ((PR_IMMEDIATE_SELECT_OUT(31)))) # (!\PR_OPERAND2_SEL~q\ & (\oparand2_mux_haz|RESULT[31]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[31]~1_combout\,
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(31),
	datad => PR_ALU_SELECT(4),
	combout => \myAlu|Add0~103_combout\);

-- Location: LCCOMB_X42_Y33_N20
\myAlu|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~100_combout\ = PR_ALU_SELECT(4) $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(30))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[30]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(4),
	datab => PR_IMMEDIATE_SELECT_OUT(30),
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[30]~3_combout\,
	combout => \myAlu|Add0~100_combout\);

-- Location: LCCOMB_X42_Y33_N16
\myAlu|Add0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~104_combout\ = \oparand1_mux|RESULT[31]~0_combout\ $ (\myAlu|Add0~102\ $ (!\myAlu|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[31]~0_combout\,
	datad => \myAlu|Add0~103_combout\,
	cin => \myAlu|Add0~102\,
	combout => \myAlu|Add0~104_combout\);

-- Location: LCCOMB_X41_Y30_N20
\myAlu|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~7_combout\ = (\myAlu|Mux15~12_combout\ & (\myAlu|Mux15~13_combout\ & (\myAlu|ShiftRight0~104_combout\))) # (!\myAlu|Mux15~12_combout\ & (((\myAlu|Add0~104_combout\)) # (!\myAlu|Mux15~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~12_combout\,
	datab => \myAlu|Mux15~13_combout\,
	datac => \myAlu|ShiftRight0~104_combout\,
	datad => \myAlu|Add0~104_combout\,
	combout => \myAlu|Mux0~7_combout\);

-- Location: LCCOMB_X41_Y31_N30
\myAlu|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~2_combout\ = (\myAlu|Mux0~1_combout\ & (((\myAlu|ShiftLeft0~111_combout\)) # (!\myAlu|Mux0~0_combout\))) # (!\myAlu|Mux0~1_combout\ & (\myAlu|Mux0~0_combout\ & (\oparand1_mux|RESULT[30]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux0~1_combout\,
	datab => \myAlu|Mux0~0_combout\,
	datac => \oparand1_mux|RESULT[30]~1_combout\,
	datad => \myAlu|ShiftLeft0~111_combout\,
	combout => \myAlu|Mux0~2_combout\);

-- Location: LCCOMB_X45_Y29_N20
\myAlu|INTER_XOR[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(31) = \oparand2_mux|RESULT[31]~0_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(31)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[31]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand1_mux_haz|RESULT[31]~1_combout\,
	datac => PR_PC_S2(31),
	datad => \oparand2_mux|RESULT[31]~0_combout\,
	combout => \myAlu|INTER_XOR\(31));

-- Location: LCCOMB_X41_Y29_N2
\myAlu|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~3_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(31)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~77_combout\ & \myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(31),
	datac => \myAlu|ShiftLeft0~77_combout\,
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux0~3_combout\);

-- Location: LCCOMB_X41_Y29_N4
\myAlu|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~4_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[31]~0_combout\ & ((\oparand1_mux|RESULT[31]~0_combout\) # (!\myAlu|Mux0~3_combout\))) # (!\oparand2_mux|RESULT[31]~0_combout\ & (\oparand1_mux|RESULT[31]~0_combout\ & 
-- !\myAlu|Mux0~3_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[31]~0_combout\,
	datac => \oparand1_mux|RESULT[31]~0_combout\,
	datad => \myAlu|Mux0~3_combout\,
	combout => \myAlu|Mux0~4_combout\);

-- Location: LCCOMB_X42_Y31_N30
\myAlu|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult0|auto_generated|op_1~26_combout\ = \myAlu|Mult0|auto_generated|op_2~26_combout\ $ (\myAlu|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\myAlu|Mult0|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|op_2~26_combout\,
	datab => \myAlu|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \myAlu|Mult0|auto_generated|op_1~25\,
	combout => \myAlu|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X42_Y29_N16
\myAlu|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~5_combout\ = (\myAlu|Mux15~8_combout\ & (((!\myAlu|Mult0|auto_generated|op_1~26_combout\)) # (!\myAlu|Mux15~7_combout\))) # (!\myAlu|Mux15~8_combout\ & (\myAlu|Mux15~7_combout\ & (!\myAlu|Mux0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~8_combout\,
	datab => \myAlu|Mux15~7_combout\,
	datac => \myAlu|Mux0~4_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~26_combout\,
	combout => \myAlu|Mux0~5_combout\);

-- Location: LCCOMB_X42_Y29_N22
\myAlu|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~6_combout\ = (\myAlu|Mux15~4_combout\ & (((!\myAlu|Mux0~5_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux0~5_combout\ & (\myAlu|ShiftLeft0~101_combout\)) # (!\myAlu|Mux0~5_combout\ & ((\myAlu|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~101_combout\,
	datab => \myAlu|Mux15~4_combout\,
	datac => \myAlu|Mux0~2_combout\,
	datad => \myAlu|Mux0~5_combout\,
	combout => \myAlu|Mux0~6_combout\);

-- Location: LCCOMB_X46_Y27_N28
\myAlu|Mult1|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mult1|auto_generated|op_1~26_combout\ = \myAlu|Mult1|auto_generated|op_2~26_combout\ $ (\myAlu|Mult1|auto_generated|op_1~25\ $ (\myAlu|Mult1|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_2~26_combout\,
	datad => \myAlu|Mult1|auto_generated|mac_out2~DATAOUT31\,
	cin => \myAlu|Mult1|auto_generated|op_1~25\,
	combout => \myAlu|Mult1|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X42_Y29_N24
\myAlu|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~8_combout\ = (\myAlu|Mux15~11_combout\ & (\myAlu|Mux0~7_combout\)) # (!\myAlu|Mux15~11_combout\ & ((\myAlu|Mux0~7_combout\ & (\myAlu|Mux0~6_combout\)) # (!\myAlu|Mux0~7_combout\ & ((\myAlu|Mult1|auto_generated|op_1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~11_combout\,
	datab => \myAlu|Mux0~7_combout\,
	datac => \myAlu|Mux0~6_combout\,
	datad => \myAlu|Mult1|auto_generated|op_1~26_combout\,
	combout => \myAlu|Mux0~8_combout\);

-- Location: LCCOMB_X42_Y29_N8
\myAlu|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux0~9_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux0~8_combout\,
	combout => \myAlu|Mux0~9_combout\);

-- Location: FF_X42_Y29_N9
\PR_ALU_OUT_S3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux0~9_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(31));

-- Location: LCCOMB_X45_Y29_N6
\oparand2_mux_haz|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[31]~0_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- ((\regWriteSelMUX|RESULT[31]~1_combout\))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (PR_DATA_2_S2(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(31),
	datab => \regWriteSelMUX|RESULT[31]~1_combout\,
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[31]~0_combout\);

-- Location: LCCOMB_X45_Y29_N18
\oparand2_mux_haz|RESULT[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[31]~1_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[31]~0_combout\ & (REG_WRITE_DATA_S5(31))) # (!\oparand2_mux_haz|RESULT[31]~0_combout\ & ((PR_ALU_OUT_S3(31)))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(31),
	datab => PR_ALU_OUT_S3(31),
	datac => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[31]~0_combout\,
	combout => \oparand2_mux_haz|RESULT[31]~1_combout\);

-- Location: LCCOMB_X45_Y29_N16
\oparand2_mux|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[31]~0_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(31))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(31),
	datad => \oparand2_mux_haz|RESULT[31]~1_combout\,
	combout => \oparand2_mux|RESULT[31]~0_combout\);

-- Location: LCCOMB_X45_Y29_N26
\myAlu|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~17_combout\ = (!\oparand2_mux|RESULT[28]~3_combout\ & (!\oparand2_mux|RESULT[25]~6_combout\ & (!\oparand2_mux|RESULT[27]~4_combout\ & !\oparand2_mux|RESULT[26]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[28]~3_combout\,
	datab => \oparand2_mux|RESULT[25]~6_combout\,
	datac => \oparand2_mux|RESULT[27]~4_combout\,
	datad => \oparand2_mux|RESULT[26]~5_combout\,
	combout => \myAlu|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X45_Y29_N4
\myAlu|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~18_combout\ = (!\oparand2_mux|RESULT[29]~2_combout\ & (!\oparand2_mux|RESULT[31]~0_combout\ & (\myAlu|ShiftLeft0~17_combout\ & !\oparand2_mux|RESULT[30]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[29]~2_combout\,
	datab => \oparand2_mux|RESULT[31]~0_combout\,
	datac => \myAlu|ShiftLeft0~17_combout\,
	datad => \oparand2_mux|RESULT[30]~1_combout\,
	combout => \myAlu|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X41_Y32_N24
\myAlu|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~14_combout\ = (!\oparand2_mux|RESULT[20]~11_combout\ & (!\oparand2_mux|RESULT[18]~13_combout\ & (!\oparand2_mux|RESULT[19]~12_combout\ & !\oparand2_mux|RESULT[17]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[20]~11_combout\,
	datab => \oparand2_mux|RESULT[18]~13_combout\,
	datac => \oparand2_mux|RESULT[19]~12_combout\,
	datad => \oparand2_mux|RESULT[17]~14_combout\,
	combout => \myAlu|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X47_Y34_N2
\myAlu|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~12_combout\ = (!\oparand2_mux|RESULT[9]~22_combout\ & (!\oparand2_mux|RESULT[12]~19_combout\ & (!\oparand2_mux|RESULT[10]~21_combout\ & !\oparand2_mux|RESULT[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[9]~22_combout\,
	datab => \oparand2_mux|RESULT[12]~19_combout\,
	datac => \oparand2_mux|RESULT[10]~21_combout\,
	datad => \oparand2_mux|RESULT[11]~20_combout\,
	combout => \myAlu|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X41_Y32_N20
\myAlu|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~11_combout\ = (!\oparand2_mux|RESULT[6]~25_combout\ & (!\oparand2_mux|RESULT[5]~26_combout\ & (!\oparand2_mux|RESULT[7]~24_combout\ & !\oparand2_mux|RESULT[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[6]~25_combout\,
	datab => \oparand2_mux|RESULT[5]~26_combout\,
	datac => \oparand2_mux|RESULT[7]~24_combout\,
	datad => \oparand2_mux|RESULT[8]~23_combout\,
	combout => \myAlu|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X41_Y32_N14
\myAlu|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~15_combout\ = (\myAlu|ShiftLeft0~13_combout\ & (\myAlu|ShiftLeft0~14_combout\ & (\myAlu|ShiftLeft0~12_combout\ & \myAlu|ShiftLeft0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~13_combout\,
	datab => \myAlu|ShiftLeft0~14_combout\,
	datac => \myAlu|ShiftLeft0~12_combout\,
	datad => \myAlu|ShiftLeft0~11_combout\,
	combout => \myAlu|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X41_Y32_N18
\myAlu|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~1_combout\ = (!\oparand2_mux|RESULT[4]~27_combout\ & (\myAlu|ShiftLeft0~18_combout\ & (\myAlu|ShiftLeft0~16_combout\ & \myAlu|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[4]~27_combout\,
	datab => \myAlu|ShiftLeft0~18_combout\,
	datac => \myAlu|ShiftLeft0~16_combout\,
	datad => \myAlu|ShiftLeft0~15_combout\,
	combout => \myAlu|Add0~1_combout\);

-- Location: LCCOMB_X41_Y30_N0
\myAlu|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux15~13_combout\ = (\myAlu|Mux15~11_combout\ & ((\myAlu|Add0~1_combout\) # (!\myAlu|Mux15~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~12_combout\,
	datac => \myAlu|Mux15~11_combout\,
	datad => \myAlu|Add0~1_combout\,
	combout => \myAlu|Mux15~13_combout\);

-- Location: LCCOMB_X38_Y31_N24
\myAlu|ShiftRight0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~90_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~45_combout\)))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (((\myAlu|ShiftRight0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~89_combout\,
	datad => \myAlu|ShiftRight0~45_combout\,
	combout => \myAlu|ShiftRight0~90_combout\);

-- Location: LCCOMB_X41_Y30_N12
\myAlu|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux10~4_combout\ = (\myAlu|Mux15~12_combout\ & (\myAlu|Mux15~13_combout\ & (\myAlu|ShiftRight0~90_combout\))) # (!\myAlu|Mux15~12_combout\ & (((\myAlu|Add0~74_combout\)) # (!\myAlu|Mux15~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~12_combout\,
	datab => \myAlu|Mux15~13_combout\,
	datac => \myAlu|ShiftRight0~90_combout\,
	datad => \myAlu|Add0~74_combout\,
	combout => \myAlu|Mux10~4_combout\);

-- Location: LCCOMB_X40_Y31_N26
\myAlu|ShiftLeft0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~95_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~82_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~82_combout\,
	datac => \myAlu|ShiftLeft0~94_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X47_Y28_N12
\myAlu|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux10~2_combout\ = (\myAlu|Mux15~7_combout\ & ((\myAlu|Mux15~8_combout\ & ((\myAlu|Mult0|auto_generated|op_1~6_combout\))) # (!\myAlu|Mux15~8_combout\ & (\myAlu|Mux10~1_combout\)))) # (!\myAlu|Mux15~7_combout\ & (((!\myAlu|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux10~1_combout\,
	datab => \myAlu|Mux15~7_combout\,
	datac => \myAlu|Mux15~8_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~6_combout\,
	combout => \myAlu|Mux10~2_combout\);

-- Location: LCCOMB_X47_Y28_N10
\myAlu|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux10~3_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux10~2_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux10~2_combout\ & (\myAlu|ShiftLeft0~95_combout\)) # (!\myAlu|Mux10~2_combout\ & ((\myAlu|ShiftLeft0~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~4_combout\,
	datab => \myAlu|ShiftLeft0~95_combout\,
	datac => \myAlu|ShiftLeft0~66_combout\,
	datad => \myAlu|Mux10~2_combout\,
	combout => \myAlu|Mux10~3_combout\);

-- Location: LCCOMB_X47_Y28_N16
\myAlu|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux10~5_combout\ = (\myAlu|Mux15~11_combout\ & (((\myAlu|Mux10~4_combout\)))) # (!\myAlu|Mux15~11_combout\ & ((\myAlu|Mux10~4_combout\ & ((\myAlu|Mux10~3_combout\))) # (!\myAlu|Mux10~4_combout\ & (\myAlu|Mult1|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult1|auto_generated|op_1~6_combout\,
	datab => \myAlu|Mux15~11_combout\,
	datac => \myAlu|Mux10~4_combout\,
	datad => \myAlu|Mux10~3_combout\,
	combout => \myAlu|Mux10~5_combout\);

-- Location: LCCOMB_X47_Y28_N8
\myAlu|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux10~6_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux10~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux10~5_combout\,
	combout => \myAlu|Mux10~6_combout\);

-- Location: FF_X47_Y28_N9
\PR_ALU_OUT_S3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux10~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(21));

-- Location: FF_X47_Y28_N19
\REG_WRITE_DATA_S5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[21]~21_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(21));

-- Location: FF_X48_Y32_N15
\myreg|REGISTERS_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[21]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(32));

-- Location: LCCOMB_X48_Y32_N14
\myreg|REGISTERS~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~28_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(32)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a21\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(32),
	datad => \myreg|REGISTERS~3_combout\,
	combout => \myreg|REGISTERS~28_combout\);

-- Location: FF_X47_Y28_N27
\PR_DATA_1_S2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~28_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(21));

-- Location: LCCOMB_X47_Y28_N24
\oparand1_mux_haz|RESULT[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[21]~20_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[21]~21_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((PR_DATA_1_S2(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[21]~21_combout\,
	datab => PR_DATA_1_S2(21),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[21]~20_combout\);

-- Location: LCCOMB_X47_Y28_N18
\oparand1_mux_haz|RESULT[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[21]~21_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[21]~20_combout\ & ((REG_WRITE_DATA_S5(21)))) # (!\oparand1_mux_haz|RESULT[21]~20_combout\ & (PR_ALU_OUT_S3(21))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[21]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(21),
	datac => REG_WRITE_DATA_S5(21),
	datad => \oparand1_mux_haz|RESULT[21]~20_combout\,
	combout => \oparand1_mux_haz|RESULT[21]~21_combout\);

-- Location: LCCOMB_X47_Y28_N0
\oparand1_mux|RESULT[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[21]~10_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(21))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => PR_PC_S2(21),
	datad => \oparand1_mux_haz|RESULT[21]~21_combout\,
	combout => \oparand1_mux|RESULT[21]~10_combout\);

-- Location: LCCOMB_X40_Y32_N10
\myAlu|ShiftRight0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~61_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[21]~10_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[19]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[19]~12_combout\,
	datac => \oparand1_mux|RESULT[21]~10_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X40_Y32_N18
\myAlu|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~51_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[20]~11_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[18]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[18]~13_combout\,
	datac => \oparand1_mux|RESULT[20]~11_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X39_Y32_N26
\myAlu|ShiftRight0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~62_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~61_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~61_combout\,
	datad => \myAlu|ShiftRight0~51_combout\,
	combout => \myAlu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X39_Y33_N0
\myAlu|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~38_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[16]~15_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[14]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[16]~15_combout\,
	datac => \oparand1_mux|RESULT[14]~17_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X40_Y32_N6
\myAlu|ShiftRight0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~69_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~68_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~38_combout\,
	datad => \myAlu|ShiftRight0~68_combout\,
	combout => \myAlu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X40_Y32_N16
\myAlu|ShiftRight0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~91_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~62_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftRight0~62_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftRight0~69_combout\,
	combout => \myAlu|ShiftRight0~91_combout\);

-- Location: LCCOMB_X39_Y34_N18
\myAlu|ShiftRight0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~65_combout\ = (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[8]~23_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[6]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[6]~25_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand1_mux|RESULT[8]~23_combout\,
	combout => \myAlu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X39_Y34_N10
\myAlu|ShiftRight0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~67_combout\ = (\myAlu|ShiftRight0~65_combout\) # ((\oparand2_mux|RESULT[0]~31_combout\ & \myAlu|ShiftRight0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~66_combout\,
	datad => \myAlu|ShiftRight0~65_combout\,
	combout => \myAlu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X39_Y34_N20
\myAlu|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux25~0_combout\ = (\myAlu|Mux26~12_combout\ & (((\myAlu|Mux26~4_combout\)))) # (!\myAlu|Mux26~12_combout\ & ((\myAlu|Mux26~4_combout\ & (\myAlu|ShiftRight0~71_combout\)) # (!\myAlu|Mux26~4_combout\ & ((\myAlu|ShiftRight0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~71_combout\,
	datab => \myAlu|Mux26~12_combout\,
	datac => \myAlu|Mux26~4_combout\,
	datad => \myAlu|ShiftRight0~67_combout\,
	combout => \myAlu|Mux25~0_combout\);

-- Location: LCCOMB_X38_Y31_N10
\myAlu|ShiftRight0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~92_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~57_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~57_combout\,
	datab => \myAlu|ShiftRight0~60_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|ShiftRight0~92_combout\);

-- Location: LCCOMB_X38_Y31_N0
\myAlu|ShiftRight0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~93_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftLeft0~114_combout\ & (\myAlu|ShiftRight0~16_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (((\myAlu|ShiftRight0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~114_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~16_combout\,
	datad => \myAlu|ShiftRight0~92_combout\,
	combout => \myAlu|ShiftRight0~93_combout\);

-- Location: LCCOMB_X40_Y32_N14
\myAlu|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux25~1_combout\ = (\myAlu|Mux26~12_combout\ & ((\myAlu|Mux25~0_combout\ & ((\myAlu|ShiftRight0~93_combout\))) # (!\myAlu|Mux25~0_combout\ & (\myAlu|ShiftRight0~91_combout\)))) # (!\myAlu|Mux26~12_combout\ & (((\myAlu|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux26~12_combout\,
	datab => \myAlu|ShiftRight0~91_combout\,
	datac => \myAlu|Mux25~0_combout\,
	datad => \myAlu|ShiftRight0~93_combout\,
	combout => \myAlu|Mux25~1_combout\);

-- Location: LCCOMB_X45_Y32_N26
\myAlu|INTER_XOR[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(6) = \oparand2_mux|RESULT[6]~25_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(6))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[6]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[6]~25_combout\,
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(6),
	datad => \oparand1_mux_haz|RESULT[6]~51_combout\,
	combout => \myAlu|INTER_XOR\(6));

-- Location: LCCOMB_X42_Y29_N20
\myAlu|ShiftLeft0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~38_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~24_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~24_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftLeft0~37_combout\,
	combout => \myAlu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X45_Y32_N6
\myAlu|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux25~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(6)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux29~12_combout\ & \myAlu|ShiftLeft0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(6),
	datac => \myAlu|Mux29~12_combout\,
	datad => \myAlu|ShiftLeft0~38_combout\,
	combout => \myAlu|Mux25~2_combout\);

-- Location: LCCOMB_X45_Y32_N20
\myAlu|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux25~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[6]~25_combout\ & ((\oparand1_mux|RESULT[6]~25_combout\) # (!\myAlu|Mux25~2_combout\))) # (!\oparand2_mux|RESULT[6]~25_combout\ & (\oparand1_mux|RESULT[6]~25_combout\ & 
-- !\myAlu|Mux25~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[6]~25_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[6]~25_combout\,
	datad => \myAlu|Mux25~2_combout\,
	combout => \myAlu|Mux25~3_combout\);

-- Location: LCCOMB_X42_Y35_N4
\myAlu|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux25~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~29_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux25~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Add0~29_combout\,
	datad => \myAlu|Mux25~3_combout\,
	combout => \myAlu|Mux25~4_combout\);

-- Location: LCCOMB_X42_Y35_N6
\myAlu|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux25~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux25~4_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(6)))) # (!\myAlu|Mux25~4_combout\ & (\myAlu|Mult0|auto_generated|w513w\(6))))) # (!\myAlu|Mux29~2_combout\ & (\myAlu|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mux25~4_combout\,
	datac => \myAlu|Mult0|auto_generated|w513w\(6),
	datad => \myAlu|Mult1|auto_generated|w513w\(6),
	combout => \myAlu|Mux25~5_combout\);

-- Location: LCCOMB_X45_Y32_N14
\myAlu|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux25~6_combout\ = (\myAlu|Mux29~7_combout\ & ((\myAlu|Mux29~6_combout\ & (\myAlu|Mux25~1_combout\)) # (!\myAlu|Mux29~6_combout\ & ((\myAlu|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~7_combout\,
	datab => \myAlu|Mux29~6_combout\,
	datac => \myAlu|Mux25~1_combout\,
	datad => \myAlu|Mux25~5_combout\,
	combout => \myAlu|Mux25~6_combout\);

-- Location: LCCOMB_X49_Y28_N0
\Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (\myBranchSelect|Mux0~1_combout\ & ((PR_BRANCH_SELECT_S2(3) & ((\myAlu|Mux25~6_combout\))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[6]~9_combout\)))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Mux0~1_combout\,
	datab => \PC_PLUS_4[6]~9_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myAlu|Mux25~6_combout\,
	combout => \Add0~54_combout\);

-- Location: LCCOMB_X49_Y28_N12
\PC[6]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[6]~reg0feeder_combout\ = \Add0~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~54_combout\,
	combout => \PC[6]~reg0feeder_combout\);

-- Location: FF_X49_Y28_N13
\PC[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[6]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[6]~reg0_q\);

-- Location: LCCOMB_X50_Y28_N0
\PR_PC_S1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[6]~feeder_combout\ = \PC[6]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[6]~reg0_q\,
	combout => \PR_PC_S1[6]~feeder_combout\);

-- Location: FF_X50_Y28_N1
\PR_PC_S1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[6]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(6));

-- Location: LCCOMB_X45_Y32_N8
\PR_PC_S2[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S2[6]~feeder_combout\ = PR_PC_S1(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S1(6),
	combout => \PR_PC_S2[6]~feeder_combout\);

-- Location: FF_X45_Y32_N9
\PR_PC_S2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S2[6]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(6));

-- Location: FF_X45_Y32_N23
\PR_PC_S3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(6),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(6));

-- Location: FF_X45_Y32_N19
\PR_PC_S4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(6),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(6));

-- Location: FF_X45_Y32_N13
\PR_ALU_OUT_S4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(6),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(6));

-- Location: IOIBUF_X69_Y0_N8
\DATA_CACHE_READ_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(6),
	o => \DATA_CACHE_READ_DATA[6]~input_o\);

-- Location: FF_X45_Y32_N5
\PR_DATA_CACHE_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[6]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(6));

-- Location: LCCOMB_X45_Y32_N12
\regWriteSelMUX|RESULT[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[6]~50_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(6))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(6),
	datad => PR_DATA_CACHE_OUT(6),
	combout => \regWriteSelMUX|RESULT[6]~50_combout\);

-- Location: LCCOMB_X45_Y32_N18
\regWriteSelMUX|RESULT[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[6]~51_combout\ = (\regWriteSelMUX|RESULT[6]~50_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(6),
	datad => \regWriteSelMUX|RESULT[6]~50_combout\,
	combout => \regWriteSelMUX|RESULT[6]~51_combout\);

-- Location: FF_X48_Y35_N21
\myreg|REGISTERS_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[2]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(13));

-- Location: LCCOMB_X45_Y35_N0
\myreg|REGISTERS~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~66_combout\ = (\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0_bypass\(13)))) # (!\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a2\,
	datac => \myreg|REGISTERS~3_combout\,
	datad => \myreg|REGISTERS_rtl_0_bypass\(13),
	combout => \myreg|REGISTERS~66_combout\);

-- Location: FF_X45_Y35_N1
\PR_DATA_1_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~66_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(2));

-- Location: LCCOMB_X45_Y35_N2
\oparand1_mux_haz|RESULT[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[2]~58_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(2))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((PR_DATA_1_S2(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(2),
	datab => PR_DATA_1_S2(2),
	datac => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[2]~58_combout\);

-- Location: LCCOMB_X45_Y35_N16
\oparand1_mux_haz|RESULT[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[2]~59_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\oparand1_mux_haz|RESULT[2]~58_combout\ & ((REG_WRITE_DATA_S5(2)))) # (!\oparand1_mux_haz|RESULT[2]~58_combout\ & (\regWriteSelMUX|RESULT[2]~59_combout\)))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((\oparand1_mux_haz|RESULT[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[2]~59_combout\,
	datac => REG_WRITE_DATA_S5(2),
	datad => \oparand1_mux_haz|RESULT[2]~58_combout\,
	combout => \oparand1_mux_haz|RESULT[2]~59_combout\);

-- Location: LCCOMB_X45_Y35_N26
\oparand1_mux|RESULT[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[2]~29_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(2))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[2]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(2),
	datad => \oparand1_mux_haz|RESULT[2]~59_combout\,
	combout => \oparand1_mux|RESULT[2]~29_combout\);

-- Location: LCCOMB_X45_Y35_N10
\myAlu|Mux29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~14_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(2)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux29~12_combout\ & \myAlu|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(2),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux29~12_combout\,
	datad => \myAlu|ShiftLeft0~25_combout\,
	combout => \myAlu|Mux29~14_combout\);

-- Location: LCCOMB_X45_Y35_N4
\myAlu|Mux29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~15_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[2]~29_combout\ & ((\oparand1_mux|RESULT[2]~29_combout\) # (!\myAlu|Mux29~14_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\oparand1_mux|RESULT[2]~29_combout\ & 
-- !\myAlu|Mux29~14_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[2]~29_combout\,
	datad => \myAlu|Mux29~14_combout\,
	combout => \myAlu|Mux29~15_combout\);

-- Location: LCCOMB_X42_Y35_N0
\myAlu|Mux29~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~18_combout\ = (\myAlu|Mux29~17_combout\ & ((\myAlu|Add0~17_combout\) # ((!\myAlu|Mux29~21_combout\)))) # (!\myAlu|Mux29~17_combout\ & (((\myAlu|Mux29~15_combout\ & \myAlu|Mux29~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~17_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Mux29~15_combout\,
	datad => \myAlu|Mux29~21_combout\,
	combout => \myAlu|Mux29~18_combout\);

-- Location: LCCOMB_X41_Y35_N18
\myAlu|Mux29~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~19_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux29~18_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(2)))) # (!\myAlu|Mux29~18_combout\ & (\myAlu|Mult0|auto_generated|w513w\(2))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mult0|auto_generated|w513w\(2),
	datab => \myAlu|Mux29~2_combout\,
	datac => \myAlu|Mux29~18_combout\,
	datad => \myAlu|Mult1|auto_generated|w513w\(2),
	combout => \myAlu|Mux29~19_combout\);

-- Location: LCCOMB_X41_Y35_N4
\myAlu|Mux29~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~20_combout\ = (\myAlu|Mux29~7_combout\ & ((\myAlu|Mux29~11_combout\) # ((!\myAlu|Mux29~6_combout\ & \myAlu|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~11_combout\,
	datab => \myAlu|Mux29~7_combout\,
	datac => \myAlu|Mux29~6_combout\,
	datad => \myAlu|Mux29~19_combout\,
	combout => \myAlu|Mux29~20_combout\);

-- Location: FF_X41_Y35_N21
\PR_ALU_OUT_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myAlu|Mux29~20_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(2));

-- Location: FF_X45_Y35_N9
\PR_ALU_OUT_S4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(2));

-- Location: IOIBUF_X45_Y73_N1
\DATA_CACHE_READ_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(2),
	o => \DATA_CACHE_READ_DATA[2]~input_o\);

-- Location: FF_X45_Y35_N25
\PR_DATA_CACHE_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[2]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(2));

-- Location: LCCOMB_X45_Y35_N8
\regWriteSelMUX|RESULT[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[2]~58_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(2))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(2),
	datad => PR_DATA_CACHE_OUT(2),
	combout => \regWriteSelMUX|RESULT[2]~58_combout\);

-- Location: FF_X46_Y35_N13
\PR_PC_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(2));

-- Location: FF_X45_Y35_N15
\PR_PC_S4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(2));

-- Location: LCCOMB_X45_Y35_N14
\regWriteSelMUX|RESULT[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[2]~59_combout\ = (\regWriteSelMUX|RESULT[2]~58_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_PC_S4(2) & PR_REG_WRITE_SELECT_S4(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => \regWriteSelMUX|RESULT[2]~58_combout\,
	datac => PR_PC_S4(2),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[2]~59_combout\);

-- Location: LCCOMB_X46_Y28_N18
\myreg|REGISTERS~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~32_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(30))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_0_bypass\(30),
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a19\,
	combout => \myreg|REGISTERS~32_combout\);

-- Location: FF_X46_Y28_N19
\PR_DATA_1_S2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myreg|REGISTERS~32_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(19));

-- Location: LCCOMB_X46_Y28_N16
\oparand1_mux_haz|RESULT[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[19]~24_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- (\regWriteSelMUX|RESULT[19]~25_combout\)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((PR_DATA_1_S2(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[19]~25_combout\,
	datab => PR_DATA_1_S2(19),
	datac => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[19]~24_combout\);

-- Location: LCCOMB_X46_Y28_N28
\oparand1_mux_haz|RESULT[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[19]~25_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[19]~24_combout\ & ((REG_WRITE_DATA_S5(19)))) # (!\oparand1_mux_haz|RESULT[19]~24_combout\ & (PR_ALU_OUT_S3(19))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[19]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(19),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(19),
	datad => \oparand1_mux_haz|RESULT[19]~24_combout\,
	combout => \oparand1_mux_haz|RESULT[19]~25_combout\);

-- Location: LCCOMB_X46_Y28_N0
\oparand1_mux|RESULT[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[19]~12_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(19))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[19]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(19),
	datad => \oparand1_mux_haz|RESULT[19]~25_combout\,
	combout => \oparand1_mux|RESULT[19]~12_combout\);

-- Location: LCCOMB_X40_Y32_N8
\myAlu|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~25_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[19]~12_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[17]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[17]~14_combout\,
	datac => \oparand2_mux|RESULT[1]~30_combout\,
	datad => \oparand1_mux|RESULT[19]~12_combout\,
	combout => \myAlu|ShiftRight0~25_combout\);

-- Location: LCCOMB_X40_Y32_N0
\myAlu|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~52_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~51_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~25_combout\,
	datad => \myAlu|ShiftRight0~51_combout\,
	combout => \myAlu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X38_Y32_N4
\myAlu|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~53_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~50_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~50_combout\,
	datac => \myAlu|ShiftRight0~52_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X40_Y33_N12
\myAlu|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~39_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~38_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~38_combout\,
	datad => \myAlu|ShiftRight0~7_combout\,
	combout => \myAlu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X40_Y33_N6
\myAlu|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~42_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~39_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~41_combout\,
	datad => \myAlu|ShiftRight0~39_combout\,
	combout => \myAlu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X38_Y31_N18
\myAlu|ShiftRight0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~99_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~45_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~47_combout\,
	datac => \myAlu|ShiftRight0~45_combout\,
	datad => \oparand2_mux|RESULT[3]~28_combout\,
	combout => \myAlu|ShiftRight0~99_combout\);

-- Location: LCCOMB_X45_Y34_N4
\myAlu|INTER_XOR[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(9) = \oparand2_mux|RESULT[9]~22_combout\ $ (((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(9)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[9]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[9]~45_combout\,
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(9),
	datad => \oparand2_mux|RESULT[9]~22_combout\,
	combout => \myAlu|INTER_XOR\(9));

-- Location: LCCOMB_X39_Y35_N2
\myAlu|ShiftLeft0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~49_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~34_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~34_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftLeft0~48_combout\,
	combout => \myAlu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X39_Y35_N24
\myAlu|ShiftLeft0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~50_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftLeft0~20_combout\ & (\myAlu|ShiftLeft0~114_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (((\myAlu|ShiftLeft0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datab => \myAlu|ShiftLeft0~20_combout\,
	datac => \myAlu|ShiftLeft0~114_combout\,
	datad => \myAlu|ShiftLeft0~49_combout\,
	combout => \myAlu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X45_Y34_N16
\myAlu|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux22~2_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(9)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~50_combout\ & \myAlu|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(9),
	datac => \myAlu|ShiftLeft0~50_combout\,
	datad => \myAlu|Mux29~12_combout\,
	combout => \myAlu|Mux22~2_combout\);

-- Location: LCCOMB_X45_Y34_N0
\myAlu|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux22~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand1_mux|RESULT[9]~22_combout\ & ((\oparand2_mux|RESULT[9]~22_combout\) # (!\myAlu|Mux22~2_combout\))) # (!\oparand1_mux|RESULT[9]~22_combout\ & (\oparand2_mux|RESULT[9]~22_combout\ & 
-- !\myAlu|Mux22~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[9]~22_combout\,
	datab => \oparand2_mux|RESULT[9]~22_combout\,
	datac => \myAlu|Mux29~3_combout\,
	datad => \myAlu|Mux22~2_combout\,
	combout => \myAlu|Mux22~3_combout\);

-- Location: LCCOMB_X41_Y34_N12
\myAlu|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux22~4_combout\ = (\myAlu|Mux29~17_combout\ & (((\myAlu|Add0~38_combout\)) # (!\myAlu|Mux29~21_combout\))) # (!\myAlu|Mux29~17_combout\ & (\myAlu|Mux29~21_combout\ & (\myAlu|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~17_combout\,
	datab => \myAlu|Mux29~21_combout\,
	datac => \myAlu|Mux22~3_combout\,
	datad => \myAlu|Add0~38_combout\,
	combout => \myAlu|Mux22~4_combout\);

-- Location: LCCOMB_X41_Y34_N10
\myAlu|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux22~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux22~4_combout\ & (\myAlu|Mult1|auto_generated|w513w\(9))) # (!\myAlu|Mux22~4_combout\ & ((\myAlu|Mult0|auto_generated|w513w\(9)))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult1|auto_generated|w513w\(9),
	datac => \myAlu|Mult0|auto_generated|w513w\(9),
	datad => \myAlu|Mux22~4_combout\,
	combout => \myAlu|Mux22~5_combout\);

-- Location: LCCOMB_X42_Y36_N10
\myAlu|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux22~7_combout\ = (\myAlu|Mux22~5_combout\ & (((PR_ALU_SELECT(4)) # (!PR_ALU_SELECT(2))) # (!PR_ALU_SELECT(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(3),
	datab => PR_ALU_SELECT(4),
	datac => PR_ALU_SELECT(2),
	datad => \myAlu|Mux22~5_combout\,
	combout => \myAlu|Mux22~7_combout\);

-- Location: LCCOMB_X42_Y36_N4
\myAlu|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux22~6_combout\ = (\myAlu|Mux19~3_combout\ & (\myAlu|Mux19~2_combout\ & (\myAlu|ShiftRight0~99_combout\))) # (!\myAlu|Mux19~3_combout\ & (((\myAlu|Mux22~7_combout\)) # (!\myAlu|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux19~3_combout\,
	datab => \myAlu|Mux19~2_combout\,
	datac => \myAlu|ShiftRight0~99_combout\,
	datad => \myAlu|Mux22~7_combout\,
	combout => \myAlu|Mux22~6_combout\);

-- Location: LCCOMB_X45_Y34_N14
\myAlu|Mux22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux22~combout\ = (\myAlu|Mux7~2_combout\ & ((\myAlu|Mux22~6_combout\ & ((\myAlu|ShiftRight0~42_combout\))) # (!\myAlu|Mux22~6_combout\ & (\myAlu|ShiftRight0~53_combout\)))) # (!\myAlu|Mux7~2_combout\ & (((\myAlu|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux7~2_combout\,
	datab => \myAlu|ShiftRight0~53_combout\,
	datac => \myAlu|ShiftRight0~42_combout\,
	datad => \myAlu|Mux22~6_combout\,
	combout => \myAlu|Mux22~combout\);

-- Location: LCCOMB_X49_Y28_N28
\Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~57_combout\ = (\myBranchSelect|Mux0~1_combout\ & ((PR_BRANCH_SELECT_S2(3) & ((\myAlu|Mux22~combout\))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[9]~15_combout\)))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[9]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Mux0~1_combout\,
	datab => \PC_PLUS_4[9]~15_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myAlu|Mux22~combout\,
	combout => \Add0~57_combout\);

-- Location: LCCOMB_X49_Y28_N8
\PC[9]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[9]~reg0feeder_combout\ = \Add0~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~57_combout\,
	combout => \PC[9]~reg0feeder_combout\);

-- Location: FF_X49_Y28_N9
\PC[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[9]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[9]~reg0_q\);

-- Location: LCCOMB_X50_Y34_N22
\PR_PC_S1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[9]~feeder_combout\ = \PC[9]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[9]~reg0_q\,
	combout => \PR_PC_S1[9]~feeder_combout\);

-- Location: FF_X50_Y34_N23
\PR_PC_S1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[9]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(9));

-- Location: FF_X45_Y34_N5
\PR_PC_S2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(9),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(9));

-- Location: FF_X45_Y34_N19
\REG_WRITE_DATA_S5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[9]~45_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(9));

-- Location: FF_X49_Y32_N29
\myreg|REGISTERS_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[9]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_0_bypass\(20));

-- Location: LCCOMB_X49_Y32_N28
\myreg|REGISTERS~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~52_combout\ = (\myreg|REGISTERS~3_combout\ & (\myreg|REGISTERS_rtl_0_bypass\(20))) # (!\myreg|REGISTERS~3_combout\ & ((\myreg|REGISTERS_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~3_combout\,
	datac => \myreg|REGISTERS_rtl_0_bypass\(20),
	datad => \myreg|REGISTERS_rtl_0|auto_generated|ram_block1a9\,
	combout => \myreg|REGISTERS~52_combout\);

-- Location: FF_X45_Y34_N29
\PR_DATA_1_S2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~52_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_1_S2(9));

-- Location: LCCOMB_X45_Y34_N28
\oparand1_mux_haz|RESULT[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[9]~44_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[9]~45_combout\) # ((\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (((PR_DATA_1_S2(9) & 
-- !\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	datab => \regWriteSelMUX|RESULT[9]~45_combout\,
	datac => PR_DATA_1_S2(9),
	datad => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	combout => \oparand1_mux_haz|RESULT[9]~44_combout\);

-- Location: LCCOMB_X45_Y34_N18
\oparand1_mux_haz|RESULT[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[9]~45_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[9]~44_combout\ & ((REG_WRITE_DATA_S5(9)))) # (!\oparand1_mux_haz|RESULT[9]~44_combout\ & (PR_ALU_OUT_S3(9))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[9]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(9),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(9),
	datad => \oparand1_mux_haz|RESULT[9]~44_combout\,
	combout => \oparand1_mux_haz|RESULT[9]~45_combout\);

-- Location: LCCOMB_X45_Y34_N6
\oparand1_mux|RESULT[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[9]~22_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(9))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[9]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(9),
	datad => \oparand1_mux_haz|RESULT[9]~45_combout\,
	combout => \oparand1_mux|RESULT[9]~22_combout\);

-- Location: LCCOMB_X39_Y33_N20
\myAlu|ShiftRight0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~10_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[11]~20_combout\)) # (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[9]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[11]~20_combout\,
	datab => \oparand1_mux|RESULT[9]~22_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~10_combout\);

-- Location: LCCOMB_X39_Y33_N6
\myAlu|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~40_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand1_mux|RESULT[12]~19_combout\))) # (!\oparand2_mux|RESULT[1]~30_combout\ & (\oparand1_mux|RESULT[10]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[10]~21_combout\,
	datac => \oparand1_mux|RESULT[12]~19_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X38_Y33_N12
\myAlu|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~41_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~40_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|ShiftRight0~10_combout\,
	datad => \myAlu|ShiftRight0~40_combout\,
	combout => \myAlu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X41_Y33_N10
\myAlu|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~34_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[8]~23_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[7]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \oparand1_mux|RESULT[8]~23_combout\,
	datac => \oparand1_mux|RESULT[7]~24_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~34_combout\);

-- Location: LCCOMB_X41_Y33_N26
\myAlu|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~36_combout\ = (\myAlu|ShiftRight0~34_combout\) # ((!\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftRight0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \myAlu|ShiftRight0~35_combout\,
	datad => \myAlu|ShiftRight0~34_combout\,
	combout => \myAlu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X40_Y33_N18
\myAlu|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~5_combout\ = (\myAlu|Mux26~4_combout\ & (((\myAlu|Mux26~12_combout\)))) # (!\myAlu|Mux26~4_combout\ & ((\myAlu|Mux26~12_combout\ & (\myAlu|ShiftRight0~88_combout\)) # (!\myAlu|Mux26~12_combout\ & ((\myAlu|ShiftRight0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux26~4_combout\,
	datab => \myAlu|ShiftRight0~88_combout\,
	datac => \myAlu|Mux26~12_combout\,
	datad => \myAlu|ShiftRight0~36_combout\,
	combout => \myAlu|Mux26~5_combout\);

-- Location: LCCOMB_X40_Y33_N24
\myAlu|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~6_combout\ = (\myAlu|Mux26~4_combout\ & ((\myAlu|Mux26~5_combout\ & (\myAlu|ShiftRight0~90_combout\)) # (!\myAlu|Mux26~5_combout\ & ((\myAlu|ShiftRight0~41_combout\))))) # (!\myAlu|Mux26~4_combout\ & (((\myAlu|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~90_combout\,
	datab => \myAlu|ShiftRight0~41_combout\,
	datac => \myAlu|Mux26~4_combout\,
	datad => \myAlu|Mux26~5_combout\,
	combout => \myAlu|Mux26~6_combout\);

-- Location: LCCOMB_X47_Y35_N26
\myAlu|ShiftLeft0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~116_combout\ = (\myAlu|ShiftLeft0~35_combout\ & ((\PR_OPERAND2_SEL~q\ & (!PR_IMMEDIATE_SELECT_OUT(3))) # (!\PR_OPERAND2_SEL~q\ & ((!\oparand2_mux_haz|RESULT[3]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(3),
	datac => \myAlu|ShiftLeft0~35_combout\,
	datad => \oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \myAlu|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X46_Y33_N28
\myAlu|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~7_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(5)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~116_combout\ & \myAlu|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(5),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|ShiftLeft0~116_combout\,
	datad => \myAlu|Mux29~12_combout\,
	combout => \myAlu|Mux26~7_combout\);

-- Location: LCCOMB_X46_Y33_N10
\myAlu|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~8_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[5]~26_combout\ & ((\oparand1_mux|RESULT[5]~26_combout\) # (!\myAlu|Mux26~7_combout\))) # (!\oparand2_mux|RESULT[5]~26_combout\ & (\oparand1_mux|RESULT[5]~26_combout\ & 
-- !\myAlu|Mux26~7_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[5]~26_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \oparand1_mux|RESULT[5]~26_combout\,
	datad => \myAlu|Mux26~7_combout\,
	combout => \myAlu|Mux26~8_combout\);

-- Location: LCCOMB_X42_Y35_N8
\myAlu|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~9_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & ((\myAlu|Add0~26_combout\))) # (!\myAlu|Mux29~17_combout\ & (\myAlu|Mux26~8_combout\)))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Mux26~8_combout\,
	datad => \myAlu|Add0~26_combout\,
	combout => \myAlu|Mux26~9_combout\);

-- Location: LCCOMB_X42_Y35_N14
\myAlu|Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~10_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux26~9_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(5)))) # (!\myAlu|Mux26~9_combout\ & (\myAlu|Mult0|auto_generated|w513w\(5))))) # (!\myAlu|Mux29~2_combout\ & (\myAlu|Mux26~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mux26~9_combout\,
	datac => \myAlu|Mult0|auto_generated|w513w\(5),
	datad => \myAlu|Mult1|auto_generated|w513w\(5),
	combout => \myAlu|Mux26~10_combout\);

-- Location: LCCOMB_X41_Y35_N26
\myAlu|Mux26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux26~11_combout\ = (\myAlu|Mux29~7_combout\ & ((\myAlu|Mux29~6_combout\ & (\myAlu|Mux26~6_combout\)) # (!\myAlu|Mux29~6_combout\ & ((\myAlu|Mux26~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datab => \myAlu|Mux26~6_combout\,
	datac => \myAlu|Mux26~10_combout\,
	datad => \myAlu|Mux29~7_combout\,
	combout => \myAlu|Mux26~11_combout\);

-- Location: LCCOMB_X49_Y28_N18
\Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~53_combout\ = (\myBranchSelect|Mux0~1_combout\ & ((PR_BRANCH_SELECT_S2(3) & ((\myAlu|Mux26~11_combout\))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[5]~7_combout\)))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Mux0~1_combout\,
	datab => \PC_PLUS_4[5]~7_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myAlu|Mux26~11_combout\,
	combout => \Add0~53_combout\);

-- Location: LCCOMB_X49_Y28_N14
\PC[5]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[5]~reg0feeder_combout\ = \Add0~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~53_combout\,
	combout => \PC[5]~reg0feeder_combout\);

-- Location: FF_X49_Y28_N15
\PC[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[5]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[5]~reg0_q\);

-- Location: LCCOMB_X50_Y33_N16
\PR_PC_S1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[5]~feeder_combout\ = \PC[5]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[5]~reg0_q\,
	combout => \PR_PC_S1[5]~feeder_combout\);

-- Location: FF_X50_Y33_N17
\PR_PC_S1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[5]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(5));

-- Location: LCCOMB_X46_Y33_N8
\PR_PC_S2[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S2[5]~feeder_combout\ = PR_PC_S1(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S1(5),
	combout => \PR_PC_S2[5]~feeder_combout\);

-- Location: FF_X46_Y33_N9
\PR_PC_S2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S2[5]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(5));

-- Location: LCCOMB_X46_Y33_N18
\oparand1_mux_haz|RESULT[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[5]~52_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & 
-- ((\regWriteSelMUX|RESULT[5]~53_combout\))) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\ & (PR_DATA_1_S2(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(5),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => \regWriteSelMUX|RESULT[5]~53_combout\,
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[5]~52_combout\);

-- Location: LCCOMB_X46_Y33_N20
\oparand1_mux_haz|RESULT[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[5]~53_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & ((\oparand1_mux_haz|RESULT[5]~52_combout\ & ((REG_WRITE_DATA_S5(5)))) # (!\oparand1_mux_haz|RESULT[5]~52_combout\ & (PR_ALU_OUT_S3(5))))) # 
-- (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((\oparand1_mux_haz|RESULT[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(5),
	datab => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datac => REG_WRITE_DATA_S5(5),
	datad => \oparand1_mux_haz|RESULT[5]~52_combout\,
	combout => \oparand1_mux_haz|RESULT[5]~53_combout\);

-- Location: LCCOMB_X46_Y33_N30
\oparand1_mux|RESULT[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[5]~26_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(5))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[5]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(5),
	datad => \oparand1_mux_haz|RESULT[5]~53_combout\,
	combout => \oparand1_mux|RESULT[5]~26_combout\);

-- Location: LCCOMB_X41_Y33_N8
\myAlu|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~35_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[6]~25_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[5]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[6]~25_combout\,
	datac => \oparand1_mux|RESULT[5]~26_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X40_Y35_N0
\myAlu|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~32_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[4]~27_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[3]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[3]~28_combout\,
	datac => \oparand1_mux|RESULT[4]~27_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X40_Y35_N14
\myAlu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~0_combout\ = (\myAlu|Mux29~8_combout\ & (((\myAlu|ShiftLeft0~115_combout\)))) # (!\myAlu|Mux29~8_combout\ & ((\myAlu|ShiftLeft0~115_combout\ & (\myAlu|ShiftRight0~81_combout\)) # (!\myAlu|ShiftLeft0~115_combout\ & 
-- ((\myAlu|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~8_combout\,
	datab => \myAlu|ShiftRight0~81_combout\,
	datac => \myAlu|ShiftLeft0~115_combout\,
	datad => \myAlu|ShiftRight0~32_combout\,
	combout => \myAlu|Mux28~0_combout\);

-- Location: LCCOMB_X40_Y34_N18
\myAlu|ShiftRight0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~84_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~82_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~82_combout\,
	datad => \myAlu|ShiftRight0~83_combout\,
	combout => \myAlu|ShiftRight0~84_combout\);

-- Location: LCCOMB_X40_Y35_N4
\myAlu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~1_combout\ = (\myAlu|Mux29~8_combout\ & ((\myAlu|Mux28~0_combout\ & ((\myAlu|ShiftRight0~84_combout\))) # (!\myAlu|Mux28~0_combout\ & (\myAlu|ShiftRight0~35_combout\)))) # (!\myAlu|Mux29~8_combout\ & (((\myAlu|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~8_combout\,
	datab => \myAlu|ShiftRight0~35_combout\,
	datac => \myAlu|Mux28~0_combout\,
	datad => \myAlu|ShiftRight0~84_combout\,
	combout => \myAlu|Mux28~1_combout\);

-- Location: LCCOMB_X41_Y35_N28
\myAlu|ShiftRight0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~80_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftRight0~76_combout\)) # (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftRight0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~76_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|ShiftRight0~79_combout\,
	combout => \myAlu|ShiftRight0~80_combout\);

-- Location: LCCOMB_X41_Y35_N14
\myAlu|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~2_combout\ = (\myAlu|Mux29~6_combout\ & ((\oparand2_mux|RESULT[4]~27_combout\ & ((\myAlu|ShiftRight0~80_combout\))) # (!\oparand2_mux|RESULT[4]~27_combout\ & (\myAlu|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datab => \oparand2_mux|RESULT[4]~27_combout\,
	datac => \myAlu|Mux28~1_combout\,
	datad => \myAlu|ShiftRight0~80_combout\,
	combout => \myAlu|Mux28~2_combout\);

-- Location: LCCOMB_X41_Y34_N4
\myAlu|INTER_XOR[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(3) = \oparand1_mux|RESULT[3]~28_combout\ $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(3))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[3]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(3),
	datac => \oparand1_mux|RESULT[3]~28_combout\,
	datad => \oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \myAlu|INTER_XOR\(3));

-- Location: LCCOMB_X39_Y35_N20
\myAlu|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~27_combout\ = (!\myAlu|ShiftLeft0~115_combout\ & ((\myAlu|ShiftLeft0~26_combout\) # ((\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~26_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datac => \myAlu|ShiftLeft0~115_combout\,
	datad => \myAlu|ShiftLeft0~20_combout\,
	combout => \myAlu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X41_Y34_N20
\myAlu|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~3_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(3)) # ((!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|ShiftLeft0~27_combout\ & \myAlu|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~13_combout\,
	datab => \myAlu|INTER_XOR\(3),
	datac => \myAlu|ShiftLeft0~27_combout\,
	datad => \myAlu|Mux29~12_combout\,
	combout => \myAlu|Mux28~3_combout\);

-- Location: LCCOMB_X41_Y34_N22
\myAlu|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~4_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand1_mux|RESULT[3]~28_combout\ & ((\oparand2_mux|RESULT[3]~28_combout\) # (!\myAlu|Mux28~3_combout\))) # (!\oparand1_mux|RESULT[3]~28_combout\ & (\oparand2_mux|RESULT[3]~28_combout\ & 
-- !\myAlu|Mux28~3_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand1_mux|RESULT[3]~28_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|Mux28~3_combout\,
	combout => \myAlu|Mux28~4_combout\);

-- Location: LCCOMB_X42_Y35_N10
\myAlu|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~5_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & ((\myAlu|Add0~20_combout\))) # (!\myAlu|Mux29~17_combout\ & (\myAlu|Mux28~4_combout\)))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Mux28~4_combout\,
	datad => \myAlu|Add0~20_combout\,
	combout => \myAlu|Mux28~5_combout\);

-- Location: LCCOMB_X41_Y35_N0
\myAlu|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~6_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux28~5_combout\ & (\myAlu|Mult1|auto_generated|w513w\(3))) # (!\myAlu|Mux28~5_combout\ & ((\myAlu|Mult0|auto_generated|w513w\(3)))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult1|auto_generated|w513w\(3),
	datac => \myAlu|Mux28~5_combout\,
	datad => \myAlu|Mult0|auto_generated|w513w\(3),
	combout => \myAlu|Mux28~6_combout\);

-- Location: LCCOMB_X41_Y35_N22
\myAlu|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux28~7_combout\ = (\myAlu|Mux29~7_combout\ & ((\myAlu|Mux28~2_combout\) # ((!\myAlu|Mux29~6_combout\ & \myAlu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datab => \myAlu|Mux29~7_combout\,
	datac => \myAlu|Mux28~2_combout\,
	datad => \myAlu|Mux28~6_combout\,
	combout => \myAlu|Mux28~7_combout\);

-- Location: LCCOMB_X42_Y28_N10
\Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~51_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux28~7_combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[3]~3_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_PLUS_4[3]~3_combout\,
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myAlu|Mux28~7_combout\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \Add0~51_combout\);

-- Location: LCCOMB_X42_Y28_N6
\PC[3]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[3]~reg0feeder_combout\ = \Add0~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~51_combout\,
	combout => \PC[3]~reg0feeder_combout\);

-- Location: FF_X42_Y28_N7
\PC[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[3]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[3]~reg0_q\);

-- Location: LCCOMB_X48_Y35_N26
\PR_PC_S1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[3]~feeder_combout\ = \PC[3]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[3]~reg0_q\,
	combout => \PR_PC_S1[3]~feeder_combout\);

-- Location: FF_X48_Y35_N27
\PR_PC_S1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[3]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(3));

-- Location: LCCOMB_X47_Y35_N4
\PR_PC_S2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S2[3]~feeder_combout\ = PR_PC_S1(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_PC_S1(3),
	combout => \PR_PC_S2[3]~feeder_combout\);

-- Location: FF_X47_Y35_N5
\PR_PC_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S2[3]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(3));

-- Location: FF_X47_Y35_N31
\PR_PC_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(3));

-- Location: FF_X47_Y35_N25
\PR_PC_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(3));

-- Location: LCCOMB_X47_Y35_N24
\regWriteSelMUX|RESULT[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[3]~57_combout\ = (\regWriteSelMUX|RESULT[3]~56_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_PC_S4(3) & PR_REG_WRITE_SELECT_S4(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[3]~56_combout\,
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(3),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[3]~57_combout\);

-- Location: FF_X50_Y31_N1
\myreg|REGISTERS_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[3]~57_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(14));

-- Location: LCCOMB_X50_Y31_N0
\myreg|REGISTERS~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~65_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(14))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(14),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a3\,
	combout => \myreg|REGISTERS~65_combout\);

-- Location: FF_X47_Y35_N19
\PR_DATA_2_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~65_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(3));

-- Location: LCCOMB_X47_Y35_N8
\oparand2_mux_haz|RESULT[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[3]~56_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((REG_WRITE_DATA_S5(3)) # ((!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (((\regWriteSelMUX|RESULT[3]~57_combout\ & \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(3),
	datab => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datac => \regWriteSelMUX|RESULT[3]~57_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[3]~56_combout\);

-- Location: LCCOMB_X47_Y35_N18
\oparand2_mux_haz|RESULT[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[3]~57_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[3]~56_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[3]~56_combout\ & (PR_ALU_OUT_S3(3))) # 
-- (!\oparand2_mux_haz|RESULT[3]~56_combout\ & ((PR_DATA_2_S2(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(3),
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_2_S2(3),
	datad => \oparand2_mux_haz|RESULT[3]~56_combout\,
	combout => \oparand2_mux_haz|RESULT[3]~57_combout\);

-- Location: LCCOMB_X47_Y35_N22
\oparand2_mux|RESULT[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[3]~28_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(3))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[3]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND2_SEL~q\,
	datac => PR_IMMEDIATE_SELECT_OUT(3),
	datad => \oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \oparand2_mux|RESULT[3]~28_combout\);

-- Location: LCCOMB_X40_Y35_N12
\myAlu|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~21_combout\ = (\myAlu|ShiftLeft0~114_combout\ & (!\oparand2_mux|RESULT[3]~28_combout\ & \myAlu|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~114_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|ShiftLeft0~20_combout\,
	combout => \myAlu|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X41_Y32_N4
\myAlu|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~22_combout\ = (\myAlu|ShiftLeft0~19_combout\ & (!\oparand2_mux|RESULT[4]~27_combout\ & \myAlu|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~19_combout\,
	datac => \oparand2_mux|RESULT[4]~27_combout\,
	datad => \myAlu|ShiftLeft0~21_combout\,
	combout => \myAlu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X40_Y35_N6
\myAlu|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~31_combout\ = (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[2]~29_combout\))) # (!\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[1]~30_combout\,
	datab => \oparand1_mux|RESULT[2]~29_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X40_Y35_N2
\myAlu|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~33_combout\ = (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~31_combout\) # ((\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \myAlu|ShiftRight0~32_combout\,
	datac => \oparand2_mux|RESULT[2]~29_combout\,
	datad => \myAlu|ShiftRight0~31_combout\,
	combout => \myAlu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X40_Y35_N28
\myAlu|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~37_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftRight0~33_combout\) # ((\oparand2_mux|RESULT[2]~29_combout\ & \myAlu|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~36_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|ShiftRight0~33_combout\,
	combout => \myAlu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X41_Y32_N28
\myAlu|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~43_combout\ = (!\oparand2_mux|RESULT[4]~27_combout\ & ((\myAlu|ShiftRight0~37_combout\) # ((\oparand2_mux|RESULT[3]~28_combout\ & \myAlu|ShiftRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[4]~27_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~42_combout\,
	datad => \myAlu|ShiftRight0~37_combout\,
	combout => \myAlu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X41_Y32_N2
\myAlu|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~55_combout\ = (\myAlu|ShiftLeft0~19_combout\ & ((\myAlu|ShiftRight0~43_combout\) # ((\oparand2_mux|RESULT[4]~27_combout\ & \myAlu|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[4]~27_combout\,
	datab => \myAlu|ShiftRight0~43_combout\,
	datac => \myAlu|ShiftRight0~54_combout\,
	datad => \myAlu|ShiftLeft0~19_combout\,
	combout => \myAlu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X41_Y32_N12
\myAlu|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux30~2_combout\ = (\myAlu|Mux30~1_combout\ & (((\myAlu|ShiftRight0~55_combout\)) # (!PR_ALU_SELECT(0)))) # (!\myAlu|Mux30~1_combout\ & (PR_ALU_SELECT(0) & (\myAlu|ShiftLeft0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux30~1_combout\,
	datab => PR_ALU_SELECT(0),
	datac => \myAlu|ShiftLeft0~22_combout\,
	datad => \myAlu|ShiftRight0~55_combout\,
	combout => \myAlu|Mux30~2_combout\);

-- Location: LCCOMB_X42_Y36_N30
\myAlu|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux30~3_combout\ = (\myAlu|Mux31~2_combout\ & ((\myAlu|Mux30~0_combout\) # ((!PR_ALU_SELECT(1) & \myAlu|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux30~0_combout\,
	datab => \myAlu|Mux31~2_combout\,
	datac => PR_ALU_SELECT(1),
	datad => \myAlu|Mux30~2_combout\,
	combout => \myAlu|Mux30~3_combout\);

-- Location: LCCOMB_X41_Y32_N6
\myAlu|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux30~4_combout\ = (PR_ALU_SELECT(0) & ((\myAlu|ShiftRight0~55_combout\))) # (!PR_ALU_SELECT(0) & (\myAlu|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_ALU_SELECT(0),
	datac => \myAlu|Add0~14_combout\,
	datad => \myAlu|ShiftRight0~55_combout\,
	combout => \myAlu|Mux30~4_combout\);

-- Location: LCCOMB_X43_Y35_N18
\myAlu|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux30~5_combout\ = (PR_ALU_SELECT(3) & (!PR_ALU_SELECT(4) & ((\myAlu|Mult0|auto_generated|w513w\(1))))) # (!PR_ALU_SELECT(3) & (PR_ALU_SELECT(4) & (\myAlu|Mux30~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(3),
	datab => PR_ALU_SELECT(4),
	datac => \myAlu|Mux30~4_combout\,
	datad => \myAlu|Mult0|auto_generated|w513w\(1),
	combout => \myAlu|Mux30~5_combout\);

-- Location: LCCOMB_X43_Y35_N4
\myAlu|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux30~6_combout\ = (\myAlu|Mux30~3_combout\) # ((!PR_ALU_SELECT(2) & (!PR_ALU_SELECT(1) & \myAlu|Mux30~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_SELECT(2),
	datab => PR_ALU_SELECT(1),
	datac => \myAlu|Mux30~3_combout\,
	datad => \myAlu|Mux30~5_combout\,
	combout => \myAlu|Mux30~6_combout\);

-- Location: LCCOMB_X42_Y36_N2
\PC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC~3_combout\ = (!\RESET~input_o\ & \myAlu|Mux30~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RESET~input_o\,
	datad => \myAlu|Mux30~6_combout\,
	combout => \PC~3_combout\);

-- Location: LCCOMB_X42_Y36_N28
\PC_PLUS_4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[0]~0_combout\ = (\RESET~input_o\) # ((\myBranchSelect|Mux0~1_combout\ & (PR_BRANCH_SELECT_S2(3) & \always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~input_o\,
	datab => \myBranchSelect|Mux0~1_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \always1~0_combout\,
	combout => \PC_PLUS_4[0]~0_combout\);

-- Location: FF_X42_Y36_N3
\PC_PLUS_4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC~3_combout\,
	ena => \PC_PLUS_4[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PC_PLUS_4(1));

-- Location: LCCOMB_X42_Y36_N12
\PR_PC_S1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[1]~feeder_combout\ = PC_PLUS_4(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PC_PLUS_4(1),
	combout => \PR_PC_S1[1]~feeder_combout\);

-- Location: FF_X42_Y36_N13
\PR_PC_S1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[1]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(1));

-- Location: FF_X43_Y35_N31
\PR_PC_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(1));

-- Location: FF_X43_Y35_N9
\PR_PC_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(1));

-- Location: FF_X43_Y35_N15
\PR_PC_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(1));

-- Location: FF_X43_Y35_N17
\PR_ALU_OUT_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(1));

-- Location: LCCOMB_X43_Y35_N16
\regWriteSelMUX|RESULT[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[1]~60_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(1)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(1),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_ALU_OUT_S4(1),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[1]~60_combout\);

-- Location: LCCOMB_X43_Y35_N14
\regWriteSelMUX|RESULT[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[1]~61_combout\ = (\regWriteSelMUX|RESULT[1]~60_combout\) # ((PR_REG_WRITE_SELECT_S4(0) & (PR_REG_WRITE_SELECT_S4(1) & PR_PC_S4(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(0),
	datab => PR_REG_WRITE_SELECT_S4(1),
	datac => PR_PC_S4(1),
	datad => \regWriteSelMUX|RESULT[1]~60_combout\,
	combout => \regWriteSelMUX|RESULT[1]~61_combout\);

-- Location: LCCOMB_X50_Y31_N2
\myreg|REGISTERS~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~71_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(11))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(11),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	combout => \myreg|REGISTERS~71_combout\);

-- Location: FF_X43_Y33_N11
\PR_DATA_2_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~71_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(0));

-- Location: LCCOMB_X43_Y33_N10
\oparand2_mux_haz|RESULT[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[0]~62_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(0))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => PR_ALU_OUT_S3(0),
	datac => PR_DATA_2_S2(0),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[0]~62_combout\);

-- Location: LCCOMB_X43_Y33_N18
\oparand2_mux_haz|RESULT[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[0]~63_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\oparand2_mux_haz|RESULT[0]~62_combout\ & (REG_WRITE_DATA_S5(0))) # (!\oparand2_mux_haz|RESULT[0]~62_combout\ & ((\regWriteSelMUX|RESULT[0]~63_combout\))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\oparand2_mux_haz|RESULT[0]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datab => REG_WRITE_DATA_S5(0),
	datac => \regWriteSelMUX|RESULT[0]~63_combout\,
	datad => \oparand2_mux_haz|RESULT[0]~62_combout\,
	combout => \oparand2_mux_haz|RESULT[0]~63_combout\);

-- Location: LCCOMB_X43_Y33_N22
\oparand2_mux|RESULT[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[0]~31_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(0))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[0]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(0),
	datad => \oparand2_mux_haz|RESULT[0]~63_combout\,
	combout => \oparand2_mux|RESULT[0]~31_combout\);

-- Location: LCCOMB_X43_Y33_N4
\myAlu|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~11_combout\ = (PR_ALU_SELECT(1) & ((\PR_OPERAND1_SEL~q\ & ((PR_PC_S2(0)))) # (!\PR_OPERAND1_SEL~q\ & (\oparand1_mux_haz|RESULT[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND1_SEL~q\,
	datab => \oparand1_mux_haz|RESULT[0]~63_combout\,
	datac => PR_PC_S2(0),
	datad => PR_ALU_SELECT(1),
	combout => \myAlu|Add0~11_combout\);

-- Location: LCCOMB_X40_Y35_N22
\myAlu|ShiftRight0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~4_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[5]~26_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[4]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \oparand1_mux|RESULT[5]~26_combout\,
	datac => \oparand1_mux|RESULT[4]~27_combout\,
	datad => \oparand2_mux|RESULT[0]~31_combout\,
	combout => \myAlu|ShiftRight0~4_combout\);

-- Location: LCCOMB_X41_Y33_N12
\myAlu|ShiftRight0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~3_combout\ = (\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[7]~24_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[6]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \oparand1_mux|RESULT[7]~24_combout\,
	datac => \oparand1_mux|RESULT[6]~25_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~3_combout\);

-- Location: LCCOMB_X41_Y35_N30
\myAlu|ShiftRight0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~5_combout\ = (\myAlu|ShiftRight0~3_combout\) # ((!\oparand2_mux|RESULT[1]~30_combout\ & \myAlu|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[1]~30_combout\,
	datab => \myAlu|ShiftRight0~4_combout\,
	datad => \myAlu|ShiftRight0~3_combout\,
	combout => \myAlu|ShiftRight0~5_combout\);

-- Location: LCCOMB_X41_Y35_N16
\myAlu|ShiftRight0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~0_combout\ = (!\oparand2_mux|RESULT[1]~30_combout\ & ((\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[1]~30_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[0]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[1]~30_combout\,
	datab => \oparand1_mux|RESULT[0]~31_combout\,
	datac => \oparand2_mux|RESULT[0]~31_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~0_combout\);

-- Location: LCCOMB_X40_Y35_N26
\myAlu|ShiftRight0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~1_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\oparand1_mux|RESULT[3]~28_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\oparand1_mux|RESULT[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \oparand1_mux|RESULT[3]~28_combout\,
	datad => \oparand1_mux|RESULT[2]~29_combout\,
	combout => \myAlu|ShiftRight0~1_combout\);

-- Location: LCCOMB_X40_Y35_N20
\myAlu|ShiftRight0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~2_combout\ = (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~0_combout\) # ((\myAlu|ShiftRight0~1_combout\ & \oparand2_mux|RESULT[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~0_combout\,
	datac => \myAlu|ShiftRight0~1_combout\,
	datad => \oparand2_mux|RESULT[1]~30_combout\,
	combout => \myAlu|ShiftRight0~2_combout\);

-- Location: LCCOMB_X41_Y35_N2
\myAlu|ShiftRight0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~6_combout\ = (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftRight0~2_combout\) # ((\oparand2_mux|RESULT[2]~29_combout\ & \myAlu|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~5_combout\,
	datad => \myAlu|ShiftRight0~2_combout\,
	combout => \myAlu|ShiftRight0~6_combout\);

-- Location: LCCOMB_X41_Y36_N22
\myAlu|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~14_combout\ = (!\oparand2_mux|RESULT[4]~27_combout\ & ((\myAlu|ShiftRight0~6_combout\) # ((\myAlu|ShiftRight0~13_combout\ & \oparand2_mux|RESULT[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~13_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \oparand2_mux|RESULT[4]~27_combout\,
	datad => \myAlu|ShiftRight0~6_combout\,
	combout => \myAlu|ShiftRight0~14_combout\);

-- Location: LCCOMB_X38_Y32_N0
\myAlu|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~24_combout\ = (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|ShiftRight0~22_combout\)) # (!\oparand2_mux|RESULT[0]~31_combout\ & ((\myAlu|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \myAlu|ShiftRight0~22_combout\,
	datad => \myAlu|ShiftRight0~23_combout\,
	combout => \myAlu|ShiftRight0~24_combout\);

-- Location: LCCOMB_X42_Y30_N10
\myAlu|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~28_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~24_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~24_combout\,
	datad => \myAlu|ShiftRight0~27_combout\,
	combout => \myAlu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X42_Y30_N0
\myAlu|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~29_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (\myAlu|ShiftRight0~21_combout\)) # (!\oparand2_mux|RESULT[3]~28_combout\ & ((\myAlu|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[3]~28_combout\,
	datac => \myAlu|ShiftRight0~21_combout\,
	datad => \myAlu|ShiftRight0~28_combout\,
	combout => \myAlu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X41_Y36_N16
\myAlu|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~30_combout\ = (\myAlu|ShiftRight0~14_combout\) # ((\oparand2_mux|RESULT[4]~27_combout\ & \myAlu|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[4]~27_combout\,
	datac => \myAlu|ShiftRight0~14_combout\,
	datad => \myAlu|ShiftRight0~29_combout\,
	combout => \myAlu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X41_Y36_N6
\myAlu|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~12_combout\ = (\myAlu|Add0~10_combout\ & ((\myAlu|ShiftRight0~30_combout\) # ((\oparand2_mux|RESULT[0]~31_combout\ & \myAlu|Add0~11_combout\)))) # (!\myAlu|Add0~10_combout\ & (\oparand2_mux|RESULT[0]~31_combout\ & (\myAlu|Add0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~10_combout\,
	datab => \oparand2_mux|RESULT[0]~31_combout\,
	datac => \myAlu|Add0~11_combout\,
	datad => \myAlu|ShiftRight0~30_combout\,
	combout => \myAlu|Add0~12_combout\);

-- Location: LCCOMB_X39_Y30_N0
\myAlu|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~1_cout\ = CARRY((\oparand2_mux|RESULT[0]~31_combout\ & !\oparand1_mux|RESULT[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[0]~31_combout\,
	datab => \oparand1_mux|RESULT[0]~31_combout\,
	datad => VCC,
	cout => \myAlu|LessThan1~1_cout\);

-- Location: LCCOMB_X39_Y30_N2
\myAlu|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~3_cout\ = CARRY((\oparand1_mux|RESULT[1]~30_combout\ & ((!\myAlu|LessThan1~1_cout\) # (!\oparand2_mux|RESULT[1]~30_combout\))) # (!\oparand1_mux|RESULT[1]~30_combout\ & (!\oparand2_mux|RESULT[1]~30_combout\ & !\myAlu|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[1]~30_combout\,
	datab => \oparand2_mux|RESULT[1]~30_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~1_cout\,
	cout => \myAlu|LessThan1~3_cout\);

-- Location: LCCOMB_X39_Y30_N4
\myAlu|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~5_cout\ = CARRY((\oparand1_mux|RESULT[2]~29_combout\ & (\oparand2_mux|RESULT[2]~29_combout\ & !\myAlu|LessThan1~3_cout\)) # (!\oparand1_mux|RESULT[2]~29_combout\ & ((\oparand2_mux|RESULT[2]~29_combout\) # (!\myAlu|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[2]~29_combout\,
	datab => \oparand2_mux|RESULT[2]~29_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~3_cout\,
	cout => \myAlu|LessThan1~5_cout\);

-- Location: LCCOMB_X39_Y30_N6
\myAlu|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~7_cout\ = CARRY((\oparand1_mux|RESULT[3]~28_combout\ & ((!\myAlu|LessThan1~5_cout\) # (!\oparand2_mux|RESULT[3]~28_combout\))) # (!\oparand1_mux|RESULT[3]~28_combout\ & (!\oparand2_mux|RESULT[3]~28_combout\ & !\myAlu|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[3]~28_combout\,
	datab => \oparand2_mux|RESULT[3]~28_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~5_cout\,
	cout => \myAlu|LessThan1~7_cout\);

-- Location: LCCOMB_X39_Y30_N8
\myAlu|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~9_cout\ = CARRY((\oparand2_mux|RESULT[4]~27_combout\ & ((!\myAlu|LessThan1~7_cout\) # (!\oparand1_mux|RESULT[4]~27_combout\))) # (!\oparand2_mux|RESULT[4]~27_combout\ & (!\oparand1_mux|RESULT[4]~27_combout\ & !\myAlu|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[4]~27_combout\,
	datab => \oparand1_mux|RESULT[4]~27_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~7_cout\,
	cout => \myAlu|LessThan1~9_cout\);

-- Location: LCCOMB_X39_Y30_N10
\myAlu|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~11_cout\ = CARRY((\oparand2_mux|RESULT[5]~26_combout\ & (\oparand1_mux|RESULT[5]~26_combout\ & !\myAlu|LessThan1~9_cout\)) # (!\oparand2_mux|RESULT[5]~26_combout\ & ((\oparand1_mux|RESULT[5]~26_combout\) # (!\myAlu|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[5]~26_combout\,
	datab => \oparand1_mux|RESULT[5]~26_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~9_cout\,
	cout => \myAlu|LessThan1~11_cout\);

-- Location: LCCOMB_X39_Y30_N12
\myAlu|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~13_cout\ = CARRY((\oparand1_mux|RESULT[6]~25_combout\ & (\oparand2_mux|RESULT[6]~25_combout\ & !\myAlu|LessThan1~11_cout\)) # (!\oparand1_mux|RESULT[6]~25_combout\ & ((\oparand2_mux|RESULT[6]~25_combout\) # (!\myAlu|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[6]~25_combout\,
	datab => \oparand2_mux|RESULT[6]~25_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~11_cout\,
	cout => \myAlu|LessThan1~13_cout\);

-- Location: LCCOMB_X39_Y30_N14
\myAlu|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~15_cout\ = CARRY((\oparand2_mux|RESULT[7]~24_combout\ & (\oparand1_mux|RESULT[7]~24_combout\ & !\myAlu|LessThan1~13_cout\)) # (!\oparand2_mux|RESULT[7]~24_combout\ & ((\oparand1_mux|RESULT[7]~24_combout\) # (!\myAlu|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[7]~24_combout\,
	datab => \oparand1_mux|RESULT[7]~24_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~13_cout\,
	cout => \myAlu|LessThan1~15_cout\);

-- Location: LCCOMB_X39_Y30_N16
\myAlu|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~17_cout\ = CARRY((\oparand1_mux|RESULT[8]~23_combout\ & (\oparand2_mux|RESULT[8]~23_combout\ & !\myAlu|LessThan1~15_cout\)) # (!\oparand1_mux|RESULT[8]~23_combout\ & ((\oparand2_mux|RESULT[8]~23_combout\) # (!\myAlu|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[8]~23_combout\,
	datab => \oparand2_mux|RESULT[8]~23_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~15_cout\,
	cout => \myAlu|LessThan1~17_cout\);

-- Location: LCCOMB_X39_Y30_N18
\myAlu|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~19_cout\ = CARRY((\oparand1_mux|RESULT[9]~22_combout\ & ((!\myAlu|LessThan1~17_cout\) # (!\oparand2_mux|RESULT[9]~22_combout\))) # (!\oparand1_mux|RESULT[9]~22_combout\ & (!\oparand2_mux|RESULT[9]~22_combout\ & 
-- !\myAlu|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[9]~22_combout\,
	datab => \oparand2_mux|RESULT[9]~22_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~17_cout\,
	cout => \myAlu|LessThan1~19_cout\);

-- Location: LCCOMB_X39_Y30_N20
\myAlu|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~21_cout\ = CARRY((\oparand1_mux|RESULT[10]~21_combout\ & (\oparand2_mux|RESULT[10]~21_combout\ & !\myAlu|LessThan1~19_cout\)) # (!\oparand1_mux|RESULT[10]~21_combout\ & ((\oparand2_mux|RESULT[10]~21_combout\) # 
-- (!\myAlu|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[10]~21_combout\,
	datab => \oparand2_mux|RESULT[10]~21_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~19_cout\,
	cout => \myAlu|LessThan1~21_cout\);

-- Location: LCCOMB_X39_Y30_N22
\myAlu|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~23_cout\ = CARRY((\oparand2_mux|RESULT[11]~20_combout\ & (\oparand1_mux|RESULT[11]~20_combout\ & !\myAlu|LessThan1~21_cout\)) # (!\oparand2_mux|RESULT[11]~20_combout\ & ((\oparand1_mux|RESULT[11]~20_combout\) # 
-- (!\myAlu|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[11]~20_combout\,
	datab => \oparand1_mux|RESULT[11]~20_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~21_cout\,
	cout => \myAlu|LessThan1~23_cout\);

-- Location: LCCOMB_X39_Y30_N24
\myAlu|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~25_cout\ = CARRY((\oparand1_mux|RESULT[12]~19_combout\ & (\oparand2_mux|RESULT[12]~19_combout\ & !\myAlu|LessThan1~23_cout\)) # (!\oparand1_mux|RESULT[12]~19_combout\ & ((\oparand2_mux|RESULT[12]~19_combout\) # 
-- (!\myAlu|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[12]~19_combout\,
	datab => \oparand2_mux|RESULT[12]~19_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~23_cout\,
	cout => \myAlu|LessThan1~25_cout\);

-- Location: LCCOMB_X39_Y30_N26
\myAlu|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~27_cout\ = CARRY((\oparand1_mux|RESULT[13]~18_combout\ & ((!\myAlu|LessThan1~25_cout\) # (!\oparand2_mux|RESULT[13]~18_combout\))) # (!\oparand1_mux|RESULT[13]~18_combout\ & (!\oparand2_mux|RESULT[13]~18_combout\ & 
-- !\myAlu|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[13]~18_combout\,
	datab => \oparand2_mux|RESULT[13]~18_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~25_cout\,
	cout => \myAlu|LessThan1~27_cout\);

-- Location: LCCOMB_X39_Y30_N28
\myAlu|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~29_cout\ = CARRY((\oparand2_mux|RESULT[14]~17_combout\ & ((!\myAlu|LessThan1~27_cout\) # (!\oparand1_mux|RESULT[14]~17_combout\))) # (!\oparand2_mux|RESULT[14]~17_combout\ & (!\oparand1_mux|RESULT[14]~17_combout\ & 
-- !\myAlu|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[14]~17_combout\,
	datab => \oparand1_mux|RESULT[14]~17_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~27_cout\,
	cout => \myAlu|LessThan1~29_cout\);

-- Location: LCCOMB_X39_Y30_N30
\myAlu|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~31_cout\ = CARRY((\oparand1_mux|RESULT[15]~16_combout\ & ((!\myAlu|LessThan1~29_cout\) # (!\oparand2_mux|RESULT[15]~16_combout\))) # (!\oparand1_mux|RESULT[15]~16_combout\ & (!\oparand2_mux|RESULT[15]~16_combout\ & 
-- !\myAlu|LessThan1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[15]~16_combout\,
	datab => \oparand2_mux|RESULT[15]~16_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~29_cout\,
	cout => \myAlu|LessThan1~31_cout\);

-- Location: LCCOMB_X39_Y29_N0
\myAlu|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~33_cout\ = CARRY((\oparand2_mux|RESULT[16]~15_combout\ & ((!\myAlu|LessThan1~31_cout\) # (!\oparand1_mux|RESULT[16]~15_combout\))) # (!\oparand2_mux|RESULT[16]~15_combout\ & (!\oparand1_mux|RESULT[16]~15_combout\ & 
-- !\myAlu|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[16]~15_combout\,
	datab => \oparand1_mux|RESULT[16]~15_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~31_cout\,
	cout => \myAlu|LessThan1~33_cout\);

-- Location: LCCOMB_X39_Y29_N2
\myAlu|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~35_cout\ = CARRY((\oparand2_mux|RESULT[17]~14_combout\ & (\oparand1_mux|RESULT[17]~14_combout\ & !\myAlu|LessThan1~33_cout\)) # (!\oparand2_mux|RESULT[17]~14_combout\ & ((\oparand1_mux|RESULT[17]~14_combout\) # 
-- (!\myAlu|LessThan1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[17]~14_combout\,
	datab => \oparand1_mux|RESULT[17]~14_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~33_cout\,
	cout => \myAlu|LessThan1~35_cout\);

-- Location: LCCOMB_X39_Y29_N4
\myAlu|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~37_cout\ = CARRY((\oparand1_mux|RESULT[18]~13_combout\ & (\oparand2_mux|RESULT[18]~13_combout\ & !\myAlu|LessThan1~35_cout\)) # (!\oparand1_mux|RESULT[18]~13_combout\ & ((\oparand2_mux|RESULT[18]~13_combout\) # 
-- (!\myAlu|LessThan1~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[18]~13_combout\,
	datab => \oparand2_mux|RESULT[18]~13_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~35_cout\,
	cout => \myAlu|LessThan1~37_cout\);

-- Location: LCCOMB_X39_Y29_N6
\myAlu|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~39_cout\ = CARRY((\oparand1_mux|RESULT[19]~12_combout\ & ((!\myAlu|LessThan1~37_cout\) # (!\oparand2_mux|RESULT[19]~12_combout\))) # (!\oparand1_mux|RESULT[19]~12_combout\ & (!\oparand2_mux|RESULT[19]~12_combout\ & 
-- !\myAlu|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[19]~12_combout\,
	datab => \oparand2_mux|RESULT[19]~12_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~37_cout\,
	cout => \myAlu|LessThan1~39_cout\);

-- Location: LCCOMB_X39_Y29_N8
\myAlu|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~41_cout\ = CARRY((\oparand2_mux|RESULT[20]~11_combout\ & ((!\myAlu|LessThan1~39_cout\) # (!\oparand1_mux|RESULT[20]~11_combout\))) # (!\oparand2_mux|RESULT[20]~11_combout\ & (!\oparand1_mux|RESULT[20]~11_combout\ & 
-- !\myAlu|LessThan1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[20]~11_combout\,
	datab => \oparand1_mux|RESULT[20]~11_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~39_cout\,
	cout => \myAlu|LessThan1~41_cout\);

-- Location: LCCOMB_X39_Y29_N10
\myAlu|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~43_cout\ = CARRY((\oparand2_mux|RESULT[21]~10_combout\ & (\oparand1_mux|RESULT[21]~10_combout\ & !\myAlu|LessThan1~41_cout\)) # (!\oparand2_mux|RESULT[21]~10_combout\ & ((\oparand1_mux|RESULT[21]~10_combout\) # 
-- (!\myAlu|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[21]~10_combout\,
	datab => \oparand1_mux|RESULT[21]~10_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~41_cout\,
	cout => \myAlu|LessThan1~43_cout\);

-- Location: LCCOMB_X39_Y29_N12
\myAlu|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~45_cout\ = CARRY((\oparand2_mux|RESULT[22]~9_combout\ & ((!\myAlu|LessThan1~43_cout\) # (!\oparand1_mux|RESULT[22]~9_combout\))) # (!\oparand2_mux|RESULT[22]~9_combout\ & (!\oparand1_mux|RESULT[22]~9_combout\ & 
-- !\myAlu|LessThan1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[22]~9_combout\,
	datab => \oparand1_mux|RESULT[22]~9_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~43_cout\,
	cout => \myAlu|LessThan1~45_cout\);

-- Location: LCCOMB_X39_Y29_N14
\myAlu|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~47_cout\ = CARRY((\oparand1_mux|RESULT[23]~8_combout\ & ((!\myAlu|LessThan1~45_cout\) # (!\oparand2_mux|RESULT[23]~8_combout\))) # (!\oparand1_mux|RESULT[23]~8_combout\ & (!\oparand2_mux|RESULT[23]~8_combout\ & 
-- !\myAlu|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[23]~8_combout\,
	datab => \oparand2_mux|RESULT[23]~8_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~45_cout\,
	cout => \myAlu|LessThan1~47_cout\);

-- Location: LCCOMB_X39_Y29_N16
\myAlu|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~49_cout\ = CARRY((\oparand1_mux|RESULT[24]~7_combout\ & (\oparand2_mux|RESULT[24]~7_combout\ & !\myAlu|LessThan1~47_cout\)) # (!\oparand1_mux|RESULT[24]~7_combout\ & ((\oparand2_mux|RESULT[24]~7_combout\) # (!\myAlu|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[24]~7_combout\,
	datab => \oparand2_mux|RESULT[24]~7_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~47_cout\,
	cout => \myAlu|LessThan1~49_cout\);

-- Location: LCCOMB_X39_Y29_N18
\myAlu|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~51_cout\ = CARRY((\oparand2_mux|RESULT[25]~6_combout\ & (\oparand1_mux|RESULT[25]~6_combout\ & !\myAlu|LessThan1~49_cout\)) # (!\oparand2_mux|RESULT[25]~6_combout\ & ((\oparand1_mux|RESULT[25]~6_combout\) # (!\myAlu|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[25]~6_combout\,
	datab => \oparand1_mux|RESULT[25]~6_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~49_cout\,
	cout => \myAlu|LessThan1~51_cout\);

-- Location: LCCOMB_X39_Y29_N20
\myAlu|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~53_cout\ = CARRY((\oparand1_mux|RESULT[26]~5_combout\ & (\oparand2_mux|RESULT[26]~5_combout\ & !\myAlu|LessThan1~51_cout\)) # (!\oparand1_mux|RESULT[26]~5_combout\ & ((\oparand2_mux|RESULT[26]~5_combout\) # (!\myAlu|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[26]~5_combout\,
	datab => \oparand2_mux|RESULT[26]~5_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~51_cout\,
	cout => \myAlu|LessThan1~53_cout\);

-- Location: LCCOMB_X39_Y29_N22
\myAlu|LessThan1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~55_cout\ = CARRY((\oparand1_mux|RESULT[27]~4_combout\ & ((!\myAlu|LessThan1~53_cout\) # (!\oparand2_mux|RESULT[27]~4_combout\))) # (!\oparand1_mux|RESULT[27]~4_combout\ & (!\oparand2_mux|RESULT[27]~4_combout\ & 
-- !\myAlu|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[27]~4_combout\,
	datab => \oparand2_mux|RESULT[27]~4_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~53_cout\,
	cout => \myAlu|LessThan1~55_cout\);

-- Location: LCCOMB_X39_Y29_N24
\myAlu|LessThan1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~57_cout\ = CARRY((\oparand2_mux|RESULT[28]~3_combout\ & ((!\myAlu|LessThan1~55_cout\) # (!\oparand1_mux|RESULT[28]~3_combout\))) # (!\oparand2_mux|RESULT[28]~3_combout\ & (!\oparand1_mux|RESULT[28]~3_combout\ & 
-- !\myAlu|LessThan1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[28]~3_combout\,
	datab => \oparand1_mux|RESULT[28]~3_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~55_cout\,
	cout => \myAlu|LessThan1~57_cout\);

-- Location: LCCOMB_X39_Y29_N26
\myAlu|LessThan1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~59_cout\ = CARRY((\oparand1_mux|RESULT[29]~2_combout\ & ((!\myAlu|LessThan1~57_cout\) # (!\oparand2_mux|RESULT[29]~2_combout\))) # (!\oparand1_mux|RESULT[29]~2_combout\ & (!\oparand2_mux|RESULT[29]~2_combout\ & 
-- !\myAlu|LessThan1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux|RESULT[29]~2_combout\,
	datab => \oparand2_mux|RESULT[29]~2_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~57_cout\,
	cout => \myAlu|LessThan1~59_cout\);

-- Location: LCCOMB_X39_Y29_N28
\myAlu|LessThan1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~61_cout\ = CARRY((\oparand2_mux|RESULT[30]~1_combout\ & ((!\myAlu|LessThan1~59_cout\) # (!\oparand1_mux|RESULT[30]~1_combout\))) # (!\oparand2_mux|RESULT[30]~1_combout\ & (!\oparand1_mux|RESULT[30]~1_combout\ & 
-- !\myAlu|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[30]~1_combout\,
	datab => \oparand1_mux|RESULT[30]~1_combout\,
	datad => VCC,
	cin => \myAlu|LessThan1~59_cout\,
	cout => \myAlu|LessThan1~61_cout\);

-- Location: LCCOMB_X39_Y29_N30
\myAlu|LessThan1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|LessThan1~62_combout\ = (\oparand2_mux|RESULT[31]~0_combout\ & ((\myAlu|LessThan1~61_cout\) # (!\oparand1_mux|RESULT[31]~0_combout\))) # (!\oparand2_mux|RESULT[31]~0_combout\ & (\myAlu|LessThan1~61_cout\ & !\oparand1_mux|RESULT[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \oparand2_mux|RESULT[31]~0_combout\,
	datad => \oparand1_mux|RESULT[31]~0_combout\,
	cin => \myAlu|LessThan1~61_cout\,
	combout => \myAlu|LessThan1~62_combout\);

-- Location: LCCOMB_X42_Y36_N18
\myAlu|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~2_combout\ = (PR_ALU_SELECT(1) & (((\myAlu|LessThan1~62_combout\)))) # (!PR_ALU_SELECT(1) & (\myAlu|Add0~1_combout\ & ((\myAlu|ShiftLeft0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Add0~1_combout\,
	datab => PR_ALU_SELECT(1),
	datac => \myAlu|LessThan1~62_combout\,
	datad => \myAlu|ShiftLeft0~10_combout\,
	combout => \myAlu|Add0~2_combout\);

-- Location: LCCOMB_X42_Y36_N22
\myAlu|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~1_combout\ = (\myAlu|Mux31~9_combout\ & (((\myAlu|Add0~12_combout\)) # (!PR_ALU_SELECT(0)))) # (!\myAlu|Mux31~9_combout\ & (PR_ALU_SELECT(0) & ((\myAlu|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux31~9_combout\,
	datab => PR_ALU_SELECT(0),
	datac => \myAlu|Add0~12_combout\,
	datad => \myAlu|Add0~2_combout\,
	combout => \myAlu|Mux31~1_combout\);

-- Location: LCCOMB_X41_Y36_N24
\myAlu|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~6_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux31~5_combout\) # ((\myAlu|Add0~11_combout\ & !PR_ALU_SELECT(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux31~5_combout\,
	datab => \myAlu|Add0~11_combout\,
	datac => \myAlu|Mux29~2_combout\,
	datad => PR_ALU_SELECT(2),
	combout => \myAlu|Mux31~6_combout\);

-- Location: LCCOMB_X42_Y36_N16
\myAlu|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~7_combout\ = (\myAlu|Mux31~4_combout\) # ((\myAlu|Mux31~6_combout\) # ((\myAlu|Mux31~2_combout\ & \myAlu|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux31~4_combout\,
	datab => \myAlu|Mux31~2_combout\,
	datac => \myAlu|Mux31~1_combout\,
	datad => \myAlu|Mux31~6_combout\,
	combout => \myAlu|Mux31~7_combout\);

-- Location: FF_X42_Y36_N17
\PR_ALU_OUT_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux31~7_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(0));

-- Location: FF_X43_Y33_N29
\PR_ALU_OUT_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(0));

-- Location: LCCOMB_X43_Y33_N28
\regWriteSelMUX|RESULT[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[0]~62_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(0)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(0),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(0),
	datad => PR_REG_WRITE_SELECT_S4(1),
	combout => \regWriteSelMUX|RESULT[0]~62_combout\);

-- Location: LCCOMB_X43_Y33_N24
\regWriteSelMUX|RESULT[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[0]~63_combout\ = (\regWriteSelMUX|RESULT[0]~62_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(0),
	datad => \regWriteSelMUX|RESULT[0]~62_combout\,
	combout => \regWriteSelMUX|RESULT[0]~63_combout\);

-- Location: LCCOMB_X43_Y33_N16
\oparand1_mux_haz|RESULT[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[0]~62_combout\ = (\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & (((REG_WRITE_DATA_S5(0)) # (!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\ & 
-- (\regWriteSelMUX|RESULT[0]~63_combout\ & ((\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP1_MUX_OUT[0]~7_combout\,
	datab => \regWriteSelMUX|RESULT[0]~63_combout\,
	datac => REG_WRITE_DATA_S5(0),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[0]~62_combout\);

-- Location: LCCOMB_X43_Y33_N6
\oparand1_mux_haz|RESULT[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux_haz|RESULT[0]~63_combout\ = (\oparand1_mux_haz|RESULT[0]~62_combout\ & (((PR_ALU_OUT_S3(0)) # (\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\)))) # (!\oparand1_mux_haz|RESULT[0]~62_combout\ & (PR_DATA_1_S2(0) & 
-- ((!\myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_1_S2(0),
	datab => \oparand1_mux_haz|RESULT[0]~62_combout\,
	datac => PR_ALU_OUT_S3(0),
	datad => \myStage3Fowarding|OP1_MUX_OUT[1]~8_combout\,
	combout => \oparand1_mux_haz|RESULT[0]~63_combout\);

-- Location: LCCOMB_X43_Y33_N8
\oparand1_mux|RESULT[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand1_mux|RESULT[0]~31_combout\ = (\PR_OPERAND1_SEL~q\ & (PR_PC_S2(0))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[0]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PR_OPERAND1_SEL~q\,
	datac => PR_PC_S2(0),
	datad => \oparand1_mux_haz|RESULT[0]~63_combout\,
	combout => \oparand1_mux|RESULT[0]~31_combout\);

-- Location: LCCOMB_X46_Y28_N30
\myAlu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux12~0_combout\ = (\myAlu|Mux29~13_combout\ & ((\myAlu|INTER_XOR\(19)) # ((!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (((\myAlu|Mux15~17_combout\ & \myAlu|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|INTER_XOR\(19),
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux15~17_combout\,
	datad => \myAlu|ShiftLeft0~27_combout\,
	combout => \myAlu|Mux12~0_combout\);

-- Location: LCCOMB_X46_Y28_N6
\myAlu|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux12~1_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[19]~12_combout\ & ((\oparand1_mux|RESULT[19]~12_combout\) # (!\myAlu|Mux12~0_combout\))) # (!\oparand2_mux|RESULT[19]~12_combout\ & (!\myAlu|Mux12~0_combout\ & 
-- \oparand1_mux|RESULT[19]~12_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[19]~12_combout\,
	datab => \myAlu|Mux29~3_combout\,
	datac => \myAlu|Mux12~0_combout\,
	datad => \oparand1_mux|RESULT[19]~12_combout\,
	combout => \myAlu|Mux12~1_combout\);

-- Location: LCCOMB_X41_Y31_N10
\myAlu|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux12~2_combout\ = (\myAlu|Mux15~7_combout\ & ((\myAlu|Mux15~8_combout\ & ((\myAlu|Mult0|auto_generated|op_1~2_combout\))) # (!\myAlu|Mux15~8_combout\ & (\myAlu|Mux12~1_combout\)))) # (!\myAlu|Mux15~7_combout\ & (!\myAlu|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~7_combout\,
	datab => \myAlu|Mux15~8_combout\,
	datac => \myAlu|Mux12~1_combout\,
	datad => \myAlu|Mult0|auto_generated|op_1~2_combout\,
	combout => \myAlu|Mux12~2_combout\);

-- Location: LCCOMB_X41_Y31_N16
\myAlu|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux12~3_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux12~2_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux12~2_combout\ & (\myAlu|ShiftLeft0~89_combout\)) # (!\myAlu|Mux12~2_combout\ & ((\myAlu|ShiftLeft0~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~4_combout\,
	datab => \myAlu|ShiftLeft0~89_combout\,
	datac => \myAlu|ShiftLeft0~57_combout\,
	datad => \myAlu|Mux12~2_combout\,
	combout => \myAlu|Mux12~3_combout\);

-- Location: LCCOMB_X42_Y27_N26
\myAlu|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux12~5_combout\ = (\myAlu|Mux12~4_combout\ & ((\myAlu|Mux15~11_combout\) # ((\myAlu|Mux12~3_combout\)))) # (!\myAlu|Mux12~4_combout\ & (!\myAlu|Mux15~11_combout\ & (\myAlu|Mult1|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux12~4_combout\,
	datab => \myAlu|Mux15~11_combout\,
	datac => \myAlu|Mult1|auto_generated|op_1~2_combout\,
	datad => \myAlu|Mux12~3_combout\,
	combout => \myAlu|Mux12~5_combout\);

-- Location: LCCOMB_X50_Y27_N4
\PC_PLUS_4[19]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[19]~35_combout\ = (\PC[19]~reg0_q\ & (!\PC_PLUS_4[18]~34\)) # (!\PC[19]~reg0_q\ & ((\PC_PLUS_4[18]~34\) # (GND)))
-- \PC_PLUS_4[19]~36\ = CARRY((!\PC_PLUS_4[18]~34\) # (!\PC[19]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[19]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[18]~34\,
	combout => \PC_PLUS_4[19]~35_combout\,
	cout => \PC_PLUS_4[19]~36\);

-- Location: LCCOMB_X42_Y27_N28
\Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~43_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & (\myAlu|Mux12~5_combout\))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[19]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \myAlu|Mux12~5_combout\,
	datad => \PC_PLUS_4[19]~35_combout\,
	combout => \Add0~43_combout\);

-- Location: LCCOMB_X42_Y27_N30
\PC[19]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[19]~reg0feeder_combout\ = \Add0~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~43_combout\,
	combout => \PC[19]~reg0feeder_combout\);

-- Location: FF_X42_Y27_N31
\PC[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[19]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[19]~reg0_q\);

-- Location: LCCOMB_X50_Y27_N6
\PC_PLUS_4[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[20]~37_combout\ = (\PC[20]~reg0_q\ & (\PC_PLUS_4[19]~36\ $ (GND))) # (!\PC[20]~reg0_q\ & (!\PC_PLUS_4[19]~36\ & VCC))
-- \PC_PLUS_4[20]~38\ = CARRY((\PC[20]~reg0_q\ & !\PC_PLUS_4[19]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[20]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[19]~36\,
	combout => \PC_PLUS_4[20]~37_combout\,
	cout => \PC_PLUS_4[20]~38\);

-- Location: LCCOMB_X42_Y27_N18
\Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux11~5_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[20]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[20]~37_combout\,
	datad => \myAlu|Mux11~5_combout\,
	combout => \Add0~44_combout\);

-- Location: LCCOMB_X42_Y27_N12
\PC[20]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[20]~reg0feeder_combout\ = \Add0~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~44_combout\,
	combout => \PC[20]~reg0feeder_combout\);

-- Location: FF_X42_Y27_N13
\PC[20]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[20]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[20]~reg0_q\);

-- Location: LCCOMB_X50_Y27_N8
\PC_PLUS_4[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC_PLUS_4[21]~39_combout\ = (\PC[21]~reg0_q\ & (!\PC_PLUS_4[20]~38\)) # (!\PC[21]~reg0_q\ & ((\PC_PLUS_4[20]~38\) # (GND)))
-- \PC_PLUS_4[21]~40\ = CARRY((!\PC_PLUS_4[20]~38\) # (!\PC[21]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC[21]~reg0_q\,
	datad => VCC,
	cin => \PC_PLUS_4[20]~38\,
	combout => \PC_PLUS_4[21]~39_combout\,
	cout => \PC_PLUS_4[21]~40\);

-- Location: LCCOMB_X47_Y28_N30
\Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~45_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux10~5_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[21]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \PC_PLUS_4[21]~39_combout\,
	datac => \myBranchSelect|MUX_OUT~0_combout\,
	datad => \myAlu|Mux10~5_combout\,
	combout => \Add0~45_combout\);

-- Location: LCCOMB_X48_Y28_N12
\PC[21]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[21]~reg0feeder_combout\ = \Add0~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~45_combout\,
	combout => \PC[21]~reg0feeder_combout\);

-- Location: FF_X48_Y28_N13
\PC[21]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[21]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[21]~reg0_q\);

-- Location: LCCOMB_X41_Y30_N18
\myAlu|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux9~4_combout\ = (\myAlu|Mux15~13_combout\ & ((\myAlu|Mux15~12_combout\ & (\myAlu|ShiftRight0~93_combout\)) # (!\myAlu|Mux15~12_combout\ & ((\myAlu|Add0~77_combout\))))) # (!\myAlu|Mux15~13_combout\ & (((!\myAlu|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~93_combout\,
	datab => \myAlu|Mux15~13_combout\,
	datac => \myAlu|Add0~77_combout\,
	datad => \myAlu|Mux15~12_combout\,
	combout => \myAlu|Mux9~4_combout\);

-- Location: LCCOMB_X41_Y31_N2
\myAlu|ShiftLeft0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~98_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftLeft0~85_combout\))) # (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftLeft0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~97_combout\,
	datac => \myAlu|ShiftLeft0~85_combout\,
	datad => \oparand2_mux|RESULT[2]~29_combout\,
	combout => \myAlu|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X46_Y30_N28
\myAlu|INTER_XOR[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(22) = \oparand2_mux|RESULT[22]~9_combout\ $ (((\PR_OPERAND1_SEL~q\ & (PR_PC_S2(22))) # (!\PR_OPERAND1_SEL~q\ & ((\oparand1_mux_haz|RESULT[22]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_PC_S2(22),
	datab => \oparand1_mux_haz|RESULT[22]~19_combout\,
	datac => \PR_OPERAND1_SEL~q\,
	datad => \oparand2_mux|RESULT[22]~9_combout\,
	combout => \myAlu|INTER_XOR\(22));

-- Location: LCCOMB_X46_Y30_N16
\myAlu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux9~0_combout\ = (\myAlu|Mux29~13_combout\ & (((\myAlu|INTER_XOR\(22)) # (!\myAlu|Mux15~17_combout\)))) # (!\myAlu|Mux29~13_combout\ & (\myAlu|ShiftLeft0~38_combout\ & ((\myAlu|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~38_combout\,
	datab => \myAlu|INTER_XOR\(22),
	datac => \myAlu|Mux29~13_combout\,
	datad => \myAlu|Mux15~17_combout\,
	combout => \myAlu|Mux9~0_combout\);

-- Location: LCCOMB_X46_Y30_N4
\myAlu|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux9~1_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[22]~9_combout\ & ((\oparand1_mux|RESULT[22]~9_combout\) # (!\myAlu|Mux9~0_combout\))) # (!\oparand2_mux|RESULT[22]~9_combout\ & (\oparand1_mux|RESULT[22]~9_combout\ & 
-- !\myAlu|Mux9~0_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[22]~9_combout\,
	datac => \oparand1_mux|RESULT[22]~9_combout\,
	datad => \myAlu|Mux9~0_combout\,
	combout => \myAlu|Mux9~1_combout\);

-- Location: LCCOMB_X41_Y31_N24
\myAlu|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux9~2_combout\ = (\myAlu|Mux15~7_combout\ & ((\myAlu|Mux15~8_combout\ & (\myAlu|Mult0|auto_generated|op_1~8_combout\)) # (!\myAlu|Mux15~8_combout\ & ((\myAlu|Mux9~1_combout\))))) # (!\myAlu|Mux15~7_combout\ & (!\myAlu|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~7_combout\,
	datab => \myAlu|Mux15~8_combout\,
	datac => \myAlu|Mult0|auto_generated|op_1~8_combout\,
	datad => \myAlu|Mux9~1_combout\,
	combout => \myAlu|Mux9~2_combout\);

-- Location: LCCOMB_X41_Y31_N14
\myAlu|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux9~3_combout\ = (\myAlu|Mux15~4_combout\ & (((\myAlu|Mux9~2_combout\)))) # (!\myAlu|Mux15~4_combout\ & ((\myAlu|Mux9~2_combout\ & (\myAlu|ShiftLeft0~98_combout\)) # (!\myAlu|Mux9~2_combout\ & ((\myAlu|ShiftLeft0~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~4_combout\,
	datab => \myAlu|ShiftLeft0~98_combout\,
	datac => \myAlu|ShiftLeft0~71_combout\,
	datad => \myAlu|Mux9~2_combout\,
	combout => \myAlu|Mux9~3_combout\);

-- Location: LCCOMB_X42_Y27_N20
\myAlu|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux9~5_combout\ = (\myAlu|Mux15~11_combout\ & (\myAlu|Mux9~4_combout\)) # (!\myAlu|Mux15~11_combout\ & ((\myAlu|Mux9~4_combout\ & ((\myAlu|Mux9~3_combout\))) # (!\myAlu|Mux9~4_combout\ & (\myAlu|Mult1|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~11_combout\,
	datab => \myAlu|Mux9~4_combout\,
	datac => \myAlu|Mult1|auto_generated|op_1~8_combout\,
	datad => \myAlu|Mux9~3_combout\,
	combout => \myAlu|Mux9~5_combout\);

-- Location: LCCOMB_X42_Y27_N10
\Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (\myBranchSelect|MUX_OUT~0_combout\ & (!\myAlu|Mux15~18_combout\ & ((\myAlu|Mux9~5_combout\)))) # (!\myBranchSelect|MUX_OUT~0_combout\ & (((\PC_PLUS_4[22]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux15~18_combout\,
	datab => \myBranchSelect|MUX_OUT~0_combout\,
	datac => \PC_PLUS_4[22]~41_combout\,
	datad => \myAlu|Mux9~5_combout\,
	combout => \Add0~46_combout\);

-- Location: LCCOMB_X42_Y27_N14
\PC[22]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[22]~reg0feeder_combout\ = \Add0~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~46_combout\,
	combout => \PC[22]~reg0feeder_combout\);

-- Location: FF_X42_Y27_N15
\PC[22]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[22]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[22]~reg0_q\);

-- Location: LCCOMB_X42_Y27_N8
\PR_PC_S1[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[22]~feeder_combout\ = \PC[22]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC[22]~reg0_q\,
	combout => \PR_PC_S1[22]~feeder_combout\);

-- Location: FF_X42_Y27_N9
\PR_PC_S1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[22]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(22));

-- Location: FF_X46_Y30_N23
\PR_PC_S2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(22),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(22));

-- Location: FF_X46_Y30_N31
\PR_PC_S3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(22),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(22));

-- Location: FF_X46_Y30_N27
\PR_PC_S4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(22),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(22));

-- Location: IOIBUF_X23_Y0_N22
\DATA_CACHE_READ_DATA[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(22),
	o => \DATA_CACHE_READ_DATA[22]~input_o\);

-- Location: FF_X46_Y30_N25
\PR_DATA_CACHE_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[22]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(22));

-- Location: LCCOMB_X42_Y27_N2
\myAlu|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux9~6_combout\ = (!\myAlu|Mux15~18_combout\ & \myAlu|Mux9~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myAlu|Mux15~18_combout\,
	datad => \myAlu|Mux9~5_combout\,
	combout => \myAlu|Mux9~6_combout\);

-- Location: FF_X42_Y27_N3
\PR_ALU_OUT_S3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myAlu|Mux9~6_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S3(22));

-- Location: FF_X46_Y30_N7
\PR_ALU_OUT_S4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(22),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(22));

-- Location: LCCOMB_X46_Y30_N6
\regWriteSelMUX|RESULT[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[22]~18_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & ((PR_ALU_OUT_S4(22)))) # (!PR_REG_WRITE_SELECT_S4(0) & (PR_DATA_CACHE_OUT(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_DATA_CACHE_OUT(22),
	datac => PR_ALU_OUT_S4(22),
	datad => PR_REG_WRITE_SELECT_S4(0),
	combout => \regWriteSelMUX|RESULT[22]~18_combout\);

-- Location: LCCOMB_X46_Y30_N26
\regWriteSelMUX|RESULT[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[22]~19_combout\ = (\regWriteSelMUX|RESULT[22]~18_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(22),
	datad => \regWriteSelMUX|RESULT[22]~18_combout\,
	combout => \regWriteSelMUX|RESULT[22]~19_combout\);

-- Location: FF_X46_Y30_N19
\REG_WRITE_DATA_S5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[22]~19_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_WRITE_DATA_S5(22));

-- Location: LCCOMB_X46_Y30_N8
\oparand2_mux_haz|RESULT[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[22]~18_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- ((PR_ALU_OUT_S3(22)))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (PR_DATA_2_S2(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S2(22),
	datab => PR_ALU_OUT_S3(22),
	datac => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[22]~18_combout\);

-- Location: LCCOMB_X46_Y30_N0
\oparand2_mux_haz|RESULT[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[22]~19_combout\ = (\oparand2_mux_haz|RESULT[22]~18_combout\ & (((REG_WRITE_DATA_S5(22)) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\oparand2_mux_haz|RESULT[22]~18_combout\ & (\regWriteSelMUX|RESULT[22]~19_combout\ & 
-- ((\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[22]~19_combout\,
	datab => REG_WRITE_DATA_S5(22),
	datac => \oparand2_mux_haz|RESULT[22]~18_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[22]~19_combout\);

-- Location: LCCOMB_X46_Y30_N20
\oparand2_mux|RESULT[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux|RESULT[22]~9_combout\ = (\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(22))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[22]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR_OPERAND2_SEL~q\,
	datab => PR_IMMEDIATE_SELECT_OUT(22),
	datad => \oparand2_mux_haz|RESULT[22]~19_combout\,
	combout => \oparand2_mux|RESULT[22]~9_combout\);

-- Location: LCCOMB_X41_Y32_N8
\myAlu|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~16_combout\ = (!\oparand2_mux|RESULT[24]~7_combout\ & (!\oparand2_mux|RESULT[22]~9_combout\ & (!\oparand2_mux|RESULT[21]~10_combout\ & !\oparand2_mux|RESULT[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[24]~7_combout\,
	datab => \oparand2_mux|RESULT[22]~9_combout\,
	datac => \oparand2_mux|RESULT[21]~10_combout\,
	datad => \oparand2_mux|RESULT[23]~8_combout\,
	combout => \myAlu|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X41_Y32_N10
\myAlu|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftLeft0~19_combout\ = (\myAlu|ShiftLeft0~16_combout\ & (\myAlu|ShiftLeft0~18_combout\ & \myAlu|ShiftLeft0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myAlu|ShiftLeft0~16_combout\,
	datac => \myAlu|ShiftLeft0~18_combout\,
	datad => \myAlu|ShiftLeft0~15_combout\,
	combout => \myAlu|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X41_Y35_N20
\myAlu|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux29~7_combout\ = (\myAlu|Mux29~6_combout\ & ((\myAlu|ShiftLeft0~19_combout\))) # (!\myAlu|Mux29~6_combout\ & (\myAlu|Mux29~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datab => \myAlu|Mux29~4_combout\,
	datad => \myAlu|ShiftLeft0~19_combout\,
	combout => \myAlu|Mux29~7_combout\);

-- Location: LCCOMB_X42_Y30_N16
\myAlu|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux27~0_combout\ = (\myAlu|Mux26~12_combout\ & (((\myAlu|Mux26~4_combout\)))) # (!\myAlu|Mux26~12_combout\ & ((\myAlu|Mux26~4_combout\ & ((\myAlu|ShiftRight0~12_combout\))) # (!\myAlu|Mux26~4_combout\ & (\myAlu|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~5_combout\,
	datab => \myAlu|Mux26~12_combout\,
	datac => \myAlu|ShiftRight0~12_combout\,
	datad => \myAlu|Mux26~4_combout\,
	combout => \myAlu|Mux27~0_combout\);

-- Location: LCCOMB_X42_Y30_N18
\myAlu|ShiftRight0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~86_combout\ = (\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~20_combout\)) # (!\oparand2_mux|RESULT[2]~29_combout\ & ((\myAlu|ShiftRight0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datac => \myAlu|ShiftRight0~20_combout\,
	datad => \myAlu|ShiftRight0~24_combout\,
	combout => \myAlu|ShiftRight0~86_combout\);

-- Location: LCCOMB_X42_Y30_N28
\myAlu|ShiftRight0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|ShiftRight0~87_combout\ = (\oparand2_mux|RESULT[3]~28_combout\ & (!\oparand2_mux|RESULT[2]~29_combout\ & (\myAlu|ShiftRight0~17_combout\))) # (!\oparand2_mux|RESULT[3]~28_combout\ & (((\myAlu|ShiftRight0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux|RESULT[2]~29_combout\,
	datab => \myAlu|ShiftRight0~17_combout\,
	datac => \oparand2_mux|RESULT[3]~28_combout\,
	datad => \myAlu|ShiftRight0~86_combout\,
	combout => \myAlu|ShiftRight0~87_combout\);

-- Location: LCCOMB_X42_Y30_N2
\myAlu|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux27~1_combout\ = (\myAlu|Mux27~0_combout\ & (((\myAlu|ShiftRight0~87_combout\) # (!\myAlu|Mux26~12_combout\)))) # (!\myAlu|Mux27~0_combout\ & (\myAlu|ShiftRight0~85_combout\ & (\myAlu|Mux26~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftRight0~85_combout\,
	datab => \myAlu|Mux27~0_combout\,
	datac => \myAlu|Mux26~12_combout\,
	datad => \myAlu|ShiftRight0~87_combout\,
	combout => \myAlu|Mux27~1_combout\);

-- Location: LCCOMB_X45_Y33_N2
\myAlu|INTER_XOR[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|INTER_XOR\(4) = \oparand1_mux|RESULT[4]~27_combout\ $ (((\PR_OPERAND2_SEL~q\ & (PR_IMMEDIATE_SELECT_OUT(4))) # (!\PR_OPERAND2_SEL~q\ & ((\oparand2_mux_haz|RESULT[4]~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_IMMEDIATE_SELECT_OUT(4),
	datab => \oparand1_mux|RESULT[4]~27_combout\,
	datac => \PR_OPERAND2_SEL~q\,
	datad => \oparand2_mux_haz|RESULT[4]~55_combout\,
	combout => \myAlu|INTER_XOR\(4));

-- Location: LCCOMB_X45_Y33_N10
\myAlu|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux27~2_combout\ = (\myAlu|Mux29~13_combout\ & (((\myAlu|INTER_XOR\(4)) # (!\myAlu|Mux29~12_combout\)))) # (!\myAlu|Mux29~13_combout\ & (\myAlu|ShiftLeft0~32_combout\ & (\myAlu|Mux29~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|ShiftLeft0~32_combout\,
	datab => \myAlu|Mux29~13_combout\,
	datac => \myAlu|Mux29~12_combout\,
	datad => \myAlu|INTER_XOR\(4),
	combout => \myAlu|Mux27~2_combout\);

-- Location: LCCOMB_X45_Y33_N24
\myAlu|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux27~3_combout\ = (\myAlu|Mux29~3_combout\ & ((\oparand2_mux|RESULT[4]~27_combout\ & ((\oparand1_mux|RESULT[4]~27_combout\) # (!\myAlu|Mux27~2_combout\))) # (!\oparand2_mux|RESULT[4]~27_combout\ & (\oparand1_mux|RESULT[4]~27_combout\ & 
-- !\myAlu|Mux27~2_combout\)))) # (!\myAlu|Mux29~3_combout\ & (((\myAlu|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~3_combout\,
	datab => \oparand2_mux|RESULT[4]~27_combout\,
	datac => \oparand1_mux|RESULT[4]~27_combout\,
	datad => \myAlu|Mux27~2_combout\,
	combout => \myAlu|Mux27~3_combout\);

-- Location: LCCOMB_X42_Y35_N12
\myAlu|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux27~4_combout\ = (\myAlu|Mux29~21_combout\ & ((\myAlu|Mux29~17_combout\ & (\myAlu|Add0~23_combout\)) # (!\myAlu|Mux29~17_combout\ & ((\myAlu|Mux27~3_combout\))))) # (!\myAlu|Mux29~21_combout\ & (\myAlu|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~21_combout\,
	datab => \myAlu|Mux29~17_combout\,
	datac => \myAlu|Add0~23_combout\,
	datad => \myAlu|Mux27~3_combout\,
	combout => \myAlu|Mux27~4_combout\);

-- Location: LCCOMB_X42_Y35_N2
\myAlu|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux27~5_combout\ = (\myAlu|Mux29~2_combout\ & ((\myAlu|Mux27~4_combout\ & ((\myAlu|Mult1|auto_generated|w513w\(4)))) # (!\myAlu|Mux27~4_combout\ & (\myAlu|Mult0|auto_generated|w513w\(4))))) # (!\myAlu|Mux29~2_combout\ & 
-- (((\myAlu|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~2_combout\,
	datab => \myAlu|Mult0|auto_generated|w513w\(4),
	datac => \myAlu|Mult1|auto_generated|w513w\(4),
	datad => \myAlu|Mux27~4_combout\,
	combout => \myAlu|Mux27~5_combout\);

-- Location: LCCOMB_X41_Y35_N8
\myAlu|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux27~6_combout\ = (\myAlu|Mux29~7_combout\ & ((\myAlu|Mux29~6_combout\ & (\myAlu|Mux27~1_combout\)) # (!\myAlu|Mux29~6_combout\ & ((\myAlu|Mux27~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux29~6_combout\,
	datab => \myAlu|Mux29~7_combout\,
	datac => \myAlu|Mux27~1_combout\,
	datad => \myAlu|Mux27~5_combout\,
	combout => \myAlu|Mux27~6_combout\);

-- Location: LCCOMB_X49_Y28_N24
\Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (PR_BRANCH_SELECT_S2(3) & ((\myBranchSelect|Mux0~1_combout\ & ((\myAlu|Mux27~6_combout\))) # (!\myBranchSelect|Mux0~1_combout\ & (\PC_PLUS_4[4]~5_combout\)))) # (!PR_BRANCH_SELECT_S2(3) & (\PC_PLUS_4[4]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_PLUS_4[4]~5_combout\,
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	datad => \myAlu|Mux27~6_combout\,
	combout => \Add0~52_combout\);

-- Location: LCCOMB_X49_Y28_N16
\PC[4]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC[4]~reg0feeder_combout\ = \Add0~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~52_combout\,
	combout => \PC[4]~reg0feeder_combout\);

-- Location: FF_X49_Y28_N17
\PC[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC[4]~reg0feeder_combout\,
	asdata => VCC,
	sload => \RESET~input_o\,
	ena => \PC[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC[4]~reg0_q\);

-- Location: LCCOMB_X49_Y28_N20
\PR_PC_S1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_PC_S1[4]~feeder_combout\ = \PC[4]~reg0_q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[4]~reg0_q\,
	combout => \PR_PC_S1[4]~feeder_combout\);

-- Location: FF_X49_Y28_N21
\PR_PC_S1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_PC_S1[4]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S1(4));

-- Location: FF_X45_Y33_N5
\PR_PC_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S1(4),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S2(4));

-- Location: FF_X47_Y33_N3
\PR_PC_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S2(4),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S3(4));

-- Location: FF_X45_Y33_N17
\PR_PC_S4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_PC_S3(4),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_PC_S4(4));

-- Location: FF_X45_Y33_N19
\PR_ALU_OUT_S4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_ALU_OUT_S3(4),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_OUT_S4(4));

-- Location: IOIBUF_X0_Y48_N8
\DATA_CACHE_READ_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(4),
	o => \DATA_CACHE_READ_DATA[4]~input_o\);

-- Location: FF_X45_Y33_N1
\PR_DATA_CACHE_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[4]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(4));

-- Location: LCCOMB_X45_Y33_N18
\regWriteSelMUX|RESULT[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[4]~54_combout\ = (!PR_REG_WRITE_SELECT_S4(1) & ((PR_REG_WRITE_SELECT_S4(0) & (PR_ALU_OUT_S4(4))) # (!PR_REG_WRITE_SELECT_S4(0) & ((PR_DATA_CACHE_OUT(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_ALU_OUT_S4(4),
	datad => PR_DATA_CACHE_OUT(4),
	combout => \regWriteSelMUX|RESULT[4]~54_combout\);

-- Location: LCCOMB_X45_Y33_N16
\regWriteSelMUX|RESULT[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \regWriteSelMUX|RESULT[4]~55_combout\ = (\regWriteSelMUX|RESULT[4]~54_combout\) # ((PR_REG_WRITE_SELECT_S4(1) & (PR_REG_WRITE_SELECT_S4(0) & PR_PC_S4(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REG_WRITE_SELECT_S4(1),
	datab => PR_REG_WRITE_SELECT_S4(0),
	datac => PR_PC_S4(4),
	datad => \regWriteSelMUX|RESULT[4]~54_combout\,
	combout => \regWriteSelMUX|RESULT[4]~55_combout\);

-- Location: FF_X50_Y31_N7
\myreg|REGISTERS_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[4]~55_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(15));

-- Location: LCCOMB_X50_Y31_N6
\myreg|REGISTERS~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~63_combout\ = (\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1_bypass\(15))) # (!\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myreg|REGISTERS~8_combout\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(15),
	datad => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a4\,
	combout => \myreg|REGISTERS~63_combout\);

-- Location: FF_X45_Y33_N27
\PR_DATA_2_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~63_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(4));

-- Location: LCCOMB_X45_Y33_N26
\oparand2_mux_haz|RESULT[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[4]~54_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & (((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & 
-- (PR_ALU_OUT_S3(4))) # (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((PR_DATA_2_S2(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_ALU_OUT_S3(4),
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_2_S2(4),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[4]~54_combout\);

-- Location: LCCOMB_X45_Y33_N20
\oparand2_mux_haz|RESULT[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[4]~55_combout\ = (\oparand2_mux_haz|RESULT[4]~54_combout\ & ((REG_WRITE_DATA_S5(4)) # ((!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\)))) # (!\oparand2_mux_haz|RESULT[4]~54_combout\ & (((\regWriteSelMUX|RESULT[4]~55_combout\ & 
-- \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => REG_WRITE_DATA_S5(4),
	datab => \regWriteSelMUX|RESULT[4]~55_combout\,
	datac => \oparand2_mux_haz|RESULT[4]~54_combout\,
	datad => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	combout => \oparand2_mux_haz|RESULT[4]~55_combout\);

-- Location: LCCOMB_X48_Y35_N18
\myBranchSelect|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~2_combout\ = (\oparand1_mux_haz|RESULT[5]~53_combout\ & (\oparand2_mux_haz|RESULT[5]~53_combout\ & (\oparand2_mux_haz|RESULT[4]~55_combout\ $ (!\oparand1_mux_haz|RESULT[4]~55_combout\)))) # (!\oparand1_mux_haz|RESULT[5]~53_combout\ 
-- & (!\oparand2_mux_haz|RESULT[5]~53_combout\ & (\oparand2_mux_haz|RESULT[4]~55_combout\ $ (!\oparand1_mux_haz|RESULT[4]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[5]~53_combout\,
	datab => \oparand2_mux_haz|RESULT[4]~55_combout\,
	datac => \oparand1_mux_haz|RESULT[4]~55_combout\,
	datad => \oparand2_mux_haz|RESULT[5]~53_combout\,
	combout => \myBranchSelect|Equal0~2_combout\);

-- Location: LCCOMB_X48_Y35_N8
\myBranchSelect|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~1_combout\ = (\oparand1_mux_haz|RESULT[2]~59_combout\ & (\oparand2_mux_haz|RESULT[2]~59_combout\ & (\oparand1_mux_haz|RESULT[3]~57_combout\ $ (!\oparand2_mux_haz|RESULT[3]~57_combout\)))) # (!\oparand1_mux_haz|RESULT[2]~59_combout\ 
-- & (!\oparand2_mux_haz|RESULT[2]~59_combout\ & (\oparand1_mux_haz|RESULT[3]~57_combout\ $ (!\oparand2_mux_haz|RESULT[3]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[2]~59_combout\,
	datab => \oparand1_mux_haz|RESULT[3]~57_combout\,
	datac => \oparand2_mux_haz|RESULT[2]~59_combout\,
	datad => \oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \myBranchSelect|Equal0~1_combout\);

-- Location: LCCOMB_X48_Y35_N2
\myBranchSelect|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~0_combout\ = (\oparand2_mux_haz|RESULT[0]~63_combout\ & (\oparand1_mux_haz|RESULT[0]~63_combout\ & (\oparand1_mux_haz|RESULT[1]~61_combout\ $ (!\oparand2_mux_haz|RESULT[1]~61_combout\)))) # (!\oparand2_mux_haz|RESULT[0]~63_combout\ 
-- & (!\oparand1_mux_haz|RESULT[0]~63_combout\ & (\oparand1_mux_haz|RESULT[1]~61_combout\ $ (!\oparand2_mux_haz|RESULT[1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[0]~63_combout\,
	datab => \oparand1_mux_haz|RESULT[1]~61_combout\,
	datac => \oparand1_mux_haz|RESULT[0]~63_combout\,
	datad => \oparand2_mux_haz|RESULT[1]~61_combout\,
	combout => \myBranchSelect|Equal0~0_combout\);

-- Location: LCCOMB_X48_Y35_N0
\myBranchSelect|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~4_combout\ = (\myBranchSelect|Equal0~3_combout\ & (\myBranchSelect|Equal0~2_combout\ & (\myBranchSelect|Equal0~1_combout\ & \myBranchSelect|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Equal0~3_combout\,
	datab => \myBranchSelect|Equal0~2_combout\,
	datac => \myBranchSelect|Equal0~1_combout\,
	datad => \myBranchSelect|Equal0~0_combout\,
	combout => \myBranchSelect|Equal0~4_combout\);

-- Location: FF_X52_Y31_N19
\myreg|REGISTERS_rtl_1_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \regWriteSelMUX|RESULT[17]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myreg|REGISTERS_rtl_1_bypass\(28));

-- Location: LCCOMB_X52_Y31_N18
\myreg|REGISTERS~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myreg|REGISTERS~37_combout\ = (\myreg|REGISTERS~8_combout\ & ((\myreg|REGISTERS_rtl_1_bypass\(28)))) # (!\myreg|REGISTERS~8_combout\ & (\myreg|REGISTERS_rtl_1|auto_generated|ram_block1a17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myreg|REGISTERS_rtl_1|auto_generated|ram_block1a17\,
	datac => \myreg|REGISTERS_rtl_1_bypass\(28),
	datad => \myreg|REGISTERS~8_combout\,
	combout => \myreg|REGISTERS~37_combout\);

-- Location: FF_X47_Y32_N15
\PR_DATA_2_S2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \myreg|REGISTERS~37_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S2(17));

-- Location: LCCOMB_X47_Y32_N14
\oparand2_mux_haz|RESULT[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[17]~28_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & ((\regWriteSelMUX|RESULT[17]~29_combout\) # ((\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\)))) # (!\myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\ & 
-- (((PR_DATA_2_S2(17) & !\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regWriteSelMUX|RESULT[17]~29_combout\,
	datab => \myStage3Fowarding|OP2_MUX_OUT[1]~8_combout\,
	datac => PR_DATA_2_S2(17),
	datad => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	combout => \oparand2_mux_haz|RESULT[17]~28_combout\);

-- Location: LCCOMB_X47_Y32_N6
\oparand2_mux_haz|RESULT[17]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \oparand2_mux_haz|RESULT[17]~29_combout\ = (\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & ((\oparand2_mux_haz|RESULT[17]~28_combout\ & ((REG_WRITE_DATA_S5(17)))) # (!\oparand2_mux_haz|RESULT[17]~28_combout\ & (PR_ALU_OUT_S3(17))))) # 
-- (!\myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\ & (((\oparand2_mux_haz|RESULT[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myStage3Fowarding|OP2_MUX_OUT[0]~7_combout\,
	datab => PR_ALU_OUT_S3(17),
	datac => REG_WRITE_DATA_S5(17),
	datad => \oparand2_mux_haz|RESULT[17]~28_combout\,
	combout => \oparand2_mux_haz|RESULT[17]~29_combout\);

-- Location: LCCOMB_X48_Y30_N28
\myBranchSelect|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~10_combout\ = (\oparand2_mux_haz|RESULT[16]~31_combout\ & (\oparand1_mux_haz|RESULT[16]~31_combout\ & (\oparand1_mux_haz|RESULT[17]~29_combout\ $ (!\oparand2_mux_haz|RESULT[17]~29_combout\)))) # 
-- (!\oparand2_mux_haz|RESULT[16]~31_combout\ & (!\oparand1_mux_haz|RESULT[16]~31_combout\ & (\oparand1_mux_haz|RESULT[17]~29_combout\ $ (!\oparand2_mux_haz|RESULT[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[16]~31_combout\,
	datab => \oparand1_mux_haz|RESULT[17]~29_combout\,
	datac => \oparand2_mux_haz|RESULT[17]~29_combout\,
	datad => \oparand1_mux_haz|RESULT[16]~31_combout\,
	combout => \myBranchSelect|Equal0~10_combout\);

-- Location: LCCOMB_X48_Y30_N18
\myBranchSelect|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~16_combout\ = (\oparand2_mux_haz|RESULT[27]~9_combout\ & (\oparand1_mux_haz|RESULT[27]~9_combout\ & (\oparand1_mux_haz|RESULT[26]~11_combout\ $ (!\oparand2_mux_haz|RESULT[26]~11_combout\)))) # 
-- (!\oparand2_mux_haz|RESULT[27]~9_combout\ & (!\oparand1_mux_haz|RESULT[27]~9_combout\ & (\oparand1_mux_haz|RESULT[26]~11_combout\ $ (!\oparand2_mux_haz|RESULT[26]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[27]~9_combout\,
	datab => \oparand1_mux_haz|RESULT[27]~9_combout\,
	datac => \oparand1_mux_haz|RESULT[26]~11_combout\,
	datad => \oparand2_mux_haz|RESULT[26]~11_combout\,
	combout => \myBranchSelect|Equal0~16_combout\);

-- Location: LCCOMB_X47_Y31_N18
\myBranchSelect|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~17_combout\ = (\oparand2_mux_haz|RESULT[28]~7_combout\ & (\oparand1_mux_haz|RESULT[28]~7_combout\ & (\oparand1_mux_haz|RESULT[29]~5_combout\ $ (!\oparand2_mux_haz|RESULT[29]~5_combout\)))) # (!\oparand2_mux_haz|RESULT[28]~7_combout\ 
-- & (!\oparand1_mux_haz|RESULT[28]~7_combout\ & (\oparand1_mux_haz|RESULT[29]~5_combout\ $ (!\oparand2_mux_haz|RESULT[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[28]~7_combout\,
	datab => \oparand1_mux_haz|RESULT[29]~5_combout\,
	datac => \oparand1_mux_haz|RESULT[28]~7_combout\,
	datad => \oparand2_mux_haz|RESULT[29]~5_combout\,
	combout => \myBranchSelect|Equal0~17_combout\);

-- Location: LCCOMB_X49_Y30_N16
\myBranchSelect|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~18_combout\ = (\oparand1_mux_haz|RESULT[30]~3_combout\ & (\oparand2_mux_haz|RESULT[30]~3_combout\ & (\oparand1_mux_haz|RESULT[31]~1_combout\ $ (!\oparand2_mux_haz|RESULT[31]~1_combout\)))) # (!\oparand1_mux_haz|RESULT[30]~3_combout\ 
-- & (!\oparand2_mux_haz|RESULT[30]~3_combout\ & (\oparand1_mux_haz|RESULT[31]~1_combout\ $ (!\oparand2_mux_haz|RESULT[31]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[30]~3_combout\,
	datab => \oparand1_mux_haz|RESULT[31]~1_combout\,
	datac => \oparand2_mux_haz|RESULT[30]~3_combout\,
	datad => \oparand2_mux_haz|RESULT[31]~1_combout\,
	combout => \myBranchSelect|Equal0~18_combout\);

-- Location: LCCOMB_X48_Y30_N4
\myBranchSelect|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~19_combout\ = (\myBranchSelect|Equal0~15_combout\ & (\myBranchSelect|Equal0~16_combout\ & (\myBranchSelect|Equal0~17_combout\ & \myBranchSelect|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Equal0~15_combout\,
	datab => \myBranchSelect|Equal0~16_combout\,
	datac => \myBranchSelect|Equal0~17_combout\,
	datad => \myBranchSelect|Equal0~18_combout\,
	combout => \myBranchSelect|Equal0~19_combout\);

-- Location: LCCOMB_X49_Y30_N28
\myBranchSelect|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~11_combout\ = (\oparand1_mux_haz|RESULT[19]~25_combout\ & (\oparand2_mux_haz|RESULT[19]~25_combout\ & (\oparand2_mux_haz|RESULT[18]~27_combout\ $ (!\oparand1_mux_haz|RESULT[18]~27_combout\)))) # 
-- (!\oparand1_mux_haz|RESULT[19]~25_combout\ & (!\oparand2_mux_haz|RESULT[19]~25_combout\ & (\oparand2_mux_haz|RESULT[18]~27_combout\ $ (!\oparand1_mux_haz|RESULT[18]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[19]~25_combout\,
	datab => \oparand2_mux_haz|RESULT[18]~27_combout\,
	datac => \oparand2_mux_haz|RESULT[19]~25_combout\,
	datad => \oparand1_mux_haz|RESULT[18]~27_combout\,
	combout => \myBranchSelect|Equal0~11_combout\);

-- Location: LCCOMB_X48_Y30_N14
\myBranchSelect|Equal0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~20_combout\ = (\myBranchSelect|Equal0~14_combout\ & (\myBranchSelect|Equal0~10_combout\ & (\myBranchSelect|Equal0~19_combout\ & \myBranchSelect|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Equal0~14_combout\,
	datab => \myBranchSelect|Equal0~10_combout\,
	datac => \myBranchSelect|Equal0~19_combout\,
	datad => \myBranchSelect|Equal0~11_combout\,
	combout => \myBranchSelect|Equal0~20_combout\);

-- Location: LCCOMB_X48_Y34_N16
\myBranchSelect|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~6_combout\ = (\oparand1_mux_haz|RESULT[10]~43_combout\ & (\oparand2_mux_haz|RESULT[10]~43_combout\ & (\oparand1_mux_haz|RESULT[11]~41_combout\ $ (!\oparand2_mux_haz|RESULT[11]~41_combout\)))) # 
-- (!\oparand1_mux_haz|RESULT[10]~43_combout\ & (!\oparand2_mux_haz|RESULT[10]~43_combout\ & (\oparand1_mux_haz|RESULT[11]~41_combout\ $ (!\oparand2_mux_haz|RESULT[11]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[10]~43_combout\,
	datab => \oparand1_mux_haz|RESULT[11]~41_combout\,
	datac => \oparand2_mux_haz|RESULT[11]~41_combout\,
	datad => \oparand2_mux_haz|RESULT[10]~43_combout\,
	combout => \myBranchSelect|Equal0~6_combout\);

-- Location: LCCOMB_X45_Y34_N8
\myBranchSelect|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~5_combout\ = (\oparand2_mux_haz|RESULT[8]~47_combout\ & (\oparand1_mux_haz|RESULT[8]~47_combout\ & (\oparand2_mux_haz|RESULT[9]~45_combout\ $ (!\oparand1_mux_haz|RESULT[9]~45_combout\)))) # (!\oparand2_mux_haz|RESULT[8]~47_combout\ 
-- & (!\oparand1_mux_haz|RESULT[8]~47_combout\ & (\oparand2_mux_haz|RESULT[9]~45_combout\ $ (!\oparand1_mux_haz|RESULT[9]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[8]~47_combout\,
	datab => \oparand2_mux_haz|RESULT[9]~45_combout\,
	datac => \oparand1_mux_haz|RESULT[8]~47_combout\,
	datad => \oparand1_mux_haz|RESULT[9]~45_combout\,
	combout => \myBranchSelect|Equal0~5_combout\);

-- Location: LCCOMB_X48_Y34_N18
\myBranchSelect|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~8_combout\ = (\oparand1_mux_haz|RESULT[14]~35_combout\ & (\oparand2_mux_haz|RESULT[14]~35_combout\ & (\oparand1_mux_haz|RESULT[15]~33_combout\ $ (!\oparand2_mux_haz|RESULT[15]~33_combout\)))) # 
-- (!\oparand1_mux_haz|RESULT[14]~35_combout\ & (!\oparand2_mux_haz|RESULT[14]~35_combout\ & (\oparand1_mux_haz|RESULT[15]~33_combout\ $ (!\oparand2_mux_haz|RESULT[15]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[14]~35_combout\,
	datab => \oparand1_mux_haz|RESULT[15]~33_combout\,
	datac => \oparand2_mux_haz|RESULT[15]~33_combout\,
	datad => \oparand2_mux_haz|RESULT[14]~35_combout\,
	combout => \myBranchSelect|Equal0~8_combout\);

-- Location: LCCOMB_X48_Y34_N20
\myBranchSelect|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Equal0~9_combout\ = (\myBranchSelect|Equal0~7_combout\ & (\myBranchSelect|Equal0~6_combout\ & (\myBranchSelect|Equal0~5_combout\ & \myBranchSelect|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Equal0~7_combout\,
	datab => \myBranchSelect|Equal0~6_combout\,
	datac => \myBranchSelect|Equal0~5_combout\,
	datad => \myBranchSelect|Equal0~8_combout\,
	combout => \myBranchSelect|Equal0~9_combout\);

-- Location: LCCOMB_X48_Y34_N4
\myBranchSelect|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Mux0~0_combout\ = (!PR_BRANCH_SELECT_S2(1) & (((!\myBranchSelect|Equal0~9_combout\) # (!\myBranchSelect|Equal0~20_combout\)) # (!\myBranchSelect|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(1),
	datab => \myBranchSelect|Equal0~4_combout\,
	datac => \myBranchSelect|Equal0~20_combout\,
	datad => \myBranchSelect|Equal0~9_combout\,
	combout => \myBranchSelect|Mux0~0_combout\);

-- Location: LCCOMB_X49_Y34_N0
\myBranchSelect|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~1_cout\ = CARRY((\oparand2_mux_haz|RESULT[0]~63_combout\ & !\oparand1_mux_haz|RESULT[0]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[0]~63_combout\,
	datab => \oparand1_mux_haz|RESULT[0]~63_combout\,
	datad => VCC,
	cout => \myBranchSelect|LessThan0~1_cout\);

-- Location: LCCOMB_X49_Y34_N2
\myBranchSelect|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~3_cout\ = CARRY((\oparand2_mux_haz|RESULT[1]~61_combout\ & (\oparand1_mux_haz|RESULT[1]~61_combout\ & !\myBranchSelect|LessThan0~1_cout\)) # (!\oparand2_mux_haz|RESULT[1]~61_combout\ & ((\oparand1_mux_haz|RESULT[1]~61_combout\) # 
-- (!\myBranchSelect|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[1]~61_combout\,
	datab => \oparand1_mux_haz|RESULT[1]~61_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~1_cout\,
	cout => \myBranchSelect|LessThan0~3_cout\);

-- Location: LCCOMB_X49_Y34_N4
\myBranchSelect|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~5_cout\ = CARRY((\oparand1_mux_haz|RESULT[2]~59_combout\ & (\oparand2_mux_haz|RESULT[2]~59_combout\ & !\myBranchSelect|LessThan0~3_cout\)) # (!\oparand1_mux_haz|RESULT[2]~59_combout\ & ((\oparand2_mux_haz|RESULT[2]~59_combout\) # 
-- (!\myBranchSelect|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[2]~59_combout\,
	datab => \oparand2_mux_haz|RESULT[2]~59_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~3_cout\,
	cout => \myBranchSelect|LessThan0~5_cout\);

-- Location: LCCOMB_X49_Y34_N6
\myBranchSelect|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~7_cout\ = CARRY((\oparand2_mux_haz|RESULT[3]~57_combout\ & (\oparand1_mux_haz|RESULT[3]~57_combout\ & !\myBranchSelect|LessThan0~5_cout\)) # (!\oparand2_mux_haz|RESULT[3]~57_combout\ & ((\oparand1_mux_haz|RESULT[3]~57_combout\) # 
-- (!\myBranchSelect|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[3]~57_combout\,
	datab => \oparand1_mux_haz|RESULT[3]~57_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~5_cout\,
	cout => \myBranchSelect|LessThan0~7_cout\);

-- Location: LCCOMB_X49_Y34_N8
\myBranchSelect|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~9_cout\ = CARRY((\oparand2_mux_haz|RESULT[4]~55_combout\ & ((!\myBranchSelect|LessThan0~7_cout\) # (!\oparand1_mux_haz|RESULT[4]~55_combout\))) # (!\oparand2_mux_haz|RESULT[4]~55_combout\ & 
-- (!\oparand1_mux_haz|RESULT[4]~55_combout\ & !\myBranchSelect|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[4]~55_combout\,
	datab => \oparand1_mux_haz|RESULT[4]~55_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~7_cout\,
	cout => \myBranchSelect|LessThan0~9_cout\);

-- Location: LCCOMB_X49_Y34_N10
\myBranchSelect|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~11_cout\ = CARRY((\oparand1_mux_haz|RESULT[5]~53_combout\ & ((!\myBranchSelect|LessThan0~9_cout\) # (!\oparand2_mux_haz|RESULT[5]~53_combout\))) # (!\oparand1_mux_haz|RESULT[5]~53_combout\ & 
-- (!\oparand2_mux_haz|RESULT[5]~53_combout\ & !\myBranchSelect|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[5]~53_combout\,
	datab => \oparand2_mux_haz|RESULT[5]~53_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~9_cout\,
	cout => \myBranchSelect|LessThan0~11_cout\);

-- Location: LCCOMB_X49_Y34_N12
\myBranchSelect|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~13_cout\ = CARRY((\oparand2_mux_haz|RESULT[6]~51_combout\ & ((!\myBranchSelect|LessThan0~11_cout\) # (!\oparand1_mux_haz|RESULT[6]~51_combout\))) # (!\oparand2_mux_haz|RESULT[6]~51_combout\ & 
-- (!\oparand1_mux_haz|RESULT[6]~51_combout\ & !\myBranchSelect|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[6]~51_combout\,
	datab => \oparand1_mux_haz|RESULT[6]~51_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~11_cout\,
	cout => \myBranchSelect|LessThan0~13_cout\);

-- Location: LCCOMB_X49_Y34_N14
\myBranchSelect|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~15_cout\ = CARRY((\oparand2_mux_haz|RESULT[7]~49_combout\ & (\oparand1_mux_haz|RESULT[7]~49_combout\ & !\myBranchSelect|LessThan0~13_cout\)) # (!\oparand2_mux_haz|RESULT[7]~49_combout\ & ((\oparand1_mux_haz|RESULT[7]~49_combout\) 
-- # (!\myBranchSelect|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[7]~49_combout\,
	datab => \oparand1_mux_haz|RESULT[7]~49_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~13_cout\,
	cout => \myBranchSelect|LessThan0~15_cout\);

-- Location: LCCOMB_X49_Y34_N16
\myBranchSelect|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~17_cout\ = CARRY((\oparand2_mux_haz|RESULT[8]~47_combout\ & ((!\myBranchSelect|LessThan0~15_cout\) # (!\oparand1_mux_haz|RESULT[8]~47_combout\))) # (!\oparand2_mux_haz|RESULT[8]~47_combout\ & 
-- (!\oparand1_mux_haz|RESULT[8]~47_combout\ & !\myBranchSelect|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[8]~47_combout\,
	datab => \oparand1_mux_haz|RESULT[8]~47_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~15_cout\,
	cout => \myBranchSelect|LessThan0~17_cout\);

-- Location: LCCOMB_X49_Y34_N18
\myBranchSelect|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~19_cout\ = CARRY((\oparand2_mux_haz|RESULT[9]~45_combout\ & (\oparand1_mux_haz|RESULT[9]~45_combout\ & !\myBranchSelect|LessThan0~17_cout\)) # (!\oparand2_mux_haz|RESULT[9]~45_combout\ & ((\oparand1_mux_haz|RESULT[9]~45_combout\) 
-- # (!\myBranchSelect|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[9]~45_combout\,
	datab => \oparand1_mux_haz|RESULT[9]~45_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~17_cout\,
	cout => \myBranchSelect|LessThan0~19_cout\);

-- Location: LCCOMB_X49_Y34_N20
\myBranchSelect|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~21_cout\ = CARRY((\oparand1_mux_haz|RESULT[10]~43_combout\ & (\oparand2_mux_haz|RESULT[10]~43_combout\ & !\myBranchSelect|LessThan0~19_cout\)) # (!\oparand1_mux_haz|RESULT[10]~43_combout\ & 
-- ((\oparand2_mux_haz|RESULT[10]~43_combout\) # (!\myBranchSelect|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[10]~43_combout\,
	datab => \oparand2_mux_haz|RESULT[10]~43_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~19_cout\,
	cout => \myBranchSelect|LessThan0~21_cout\);

-- Location: LCCOMB_X49_Y34_N22
\myBranchSelect|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~23_cout\ = CARRY((\oparand2_mux_haz|RESULT[11]~41_combout\ & (\oparand1_mux_haz|RESULT[11]~41_combout\ & !\myBranchSelect|LessThan0~21_cout\)) # (!\oparand2_mux_haz|RESULT[11]~41_combout\ & 
-- ((\oparand1_mux_haz|RESULT[11]~41_combout\) # (!\myBranchSelect|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[11]~41_combout\,
	datab => \oparand1_mux_haz|RESULT[11]~41_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~21_cout\,
	cout => \myBranchSelect|LessThan0~23_cout\);

-- Location: LCCOMB_X49_Y34_N24
\myBranchSelect|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~25_cout\ = CARRY((\oparand2_mux_haz|RESULT[12]~39_combout\ & ((!\myBranchSelect|LessThan0~23_cout\) # (!\oparand1_mux_haz|RESULT[12]~39_combout\))) # (!\oparand2_mux_haz|RESULT[12]~39_combout\ & 
-- (!\oparand1_mux_haz|RESULT[12]~39_combout\ & !\myBranchSelect|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[12]~39_combout\,
	datab => \oparand1_mux_haz|RESULT[12]~39_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~23_cout\,
	cout => \myBranchSelect|LessThan0~25_cout\);

-- Location: LCCOMB_X49_Y34_N26
\myBranchSelect|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~27_cout\ = CARRY((\oparand1_mux_haz|RESULT[13]~37_combout\ & ((!\myBranchSelect|LessThan0~25_cout\) # (!\oparand2_mux_haz|RESULT[13]~37_combout\))) # (!\oparand1_mux_haz|RESULT[13]~37_combout\ & 
-- (!\oparand2_mux_haz|RESULT[13]~37_combout\ & !\myBranchSelect|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[13]~37_combout\,
	datab => \oparand2_mux_haz|RESULT[13]~37_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~25_cout\,
	cout => \myBranchSelect|LessThan0~27_cout\);

-- Location: LCCOMB_X49_Y34_N28
\myBranchSelect|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~29_cout\ = CARRY((\oparand2_mux_haz|RESULT[14]~35_combout\ & ((!\myBranchSelect|LessThan0~27_cout\) # (!\oparand1_mux_haz|RESULT[14]~35_combout\))) # (!\oparand2_mux_haz|RESULT[14]~35_combout\ & 
-- (!\oparand1_mux_haz|RESULT[14]~35_combout\ & !\myBranchSelect|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[14]~35_combout\,
	datab => \oparand1_mux_haz|RESULT[14]~35_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~27_cout\,
	cout => \myBranchSelect|LessThan0~29_cout\);

-- Location: LCCOMB_X49_Y34_N30
\myBranchSelect|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~31_cout\ = CARRY((\oparand1_mux_haz|RESULT[15]~33_combout\ & ((!\myBranchSelect|LessThan0~29_cout\) # (!\oparand2_mux_haz|RESULT[15]~33_combout\))) # (!\oparand1_mux_haz|RESULT[15]~33_combout\ & 
-- (!\oparand2_mux_haz|RESULT[15]~33_combout\ & !\myBranchSelect|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[15]~33_combout\,
	datab => \oparand2_mux_haz|RESULT[15]~33_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~29_cout\,
	cout => \myBranchSelect|LessThan0~31_cout\);

-- Location: LCCOMB_X49_Y33_N0
\myBranchSelect|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~33_cout\ = CARRY((\oparand2_mux_haz|RESULT[16]~31_combout\ & ((!\myBranchSelect|LessThan0~31_cout\) # (!\oparand1_mux_haz|RESULT[16]~31_combout\))) # (!\oparand2_mux_haz|RESULT[16]~31_combout\ & 
-- (!\oparand1_mux_haz|RESULT[16]~31_combout\ & !\myBranchSelect|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[16]~31_combout\,
	datab => \oparand1_mux_haz|RESULT[16]~31_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~31_cout\,
	cout => \myBranchSelect|LessThan0~33_cout\);

-- Location: LCCOMB_X49_Y33_N2
\myBranchSelect|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~35_cout\ = CARRY((\oparand2_mux_haz|RESULT[17]~29_combout\ & (\oparand1_mux_haz|RESULT[17]~29_combout\ & !\myBranchSelect|LessThan0~33_cout\)) # (!\oparand2_mux_haz|RESULT[17]~29_combout\ & 
-- ((\oparand1_mux_haz|RESULT[17]~29_combout\) # (!\myBranchSelect|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[17]~29_combout\,
	datab => \oparand1_mux_haz|RESULT[17]~29_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~33_cout\,
	cout => \myBranchSelect|LessThan0~35_cout\);

-- Location: LCCOMB_X49_Y33_N4
\myBranchSelect|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~37_cout\ = CARRY((\oparand2_mux_haz|RESULT[18]~27_combout\ & ((!\myBranchSelect|LessThan0~35_cout\) # (!\oparand1_mux_haz|RESULT[18]~27_combout\))) # (!\oparand2_mux_haz|RESULT[18]~27_combout\ & 
-- (!\oparand1_mux_haz|RESULT[18]~27_combout\ & !\myBranchSelect|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[18]~27_combout\,
	datab => \oparand1_mux_haz|RESULT[18]~27_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~35_cout\,
	cout => \myBranchSelect|LessThan0~37_cout\);

-- Location: LCCOMB_X49_Y33_N6
\myBranchSelect|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~39_cout\ = CARRY((\oparand1_mux_haz|RESULT[19]~25_combout\ & ((!\myBranchSelect|LessThan0~37_cout\) # (!\oparand2_mux_haz|RESULT[19]~25_combout\))) # (!\oparand1_mux_haz|RESULT[19]~25_combout\ & 
-- (!\oparand2_mux_haz|RESULT[19]~25_combout\ & !\myBranchSelect|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[19]~25_combout\,
	datab => \oparand2_mux_haz|RESULT[19]~25_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~37_cout\,
	cout => \myBranchSelect|LessThan0~39_cout\);

-- Location: LCCOMB_X49_Y33_N8
\myBranchSelect|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~41_cout\ = CARRY((\oparand2_mux_haz|RESULT[20]~23_combout\ & ((!\myBranchSelect|LessThan0~39_cout\) # (!\oparand1_mux_haz|RESULT[20]~23_combout\))) # (!\oparand2_mux_haz|RESULT[20]~23_combout\ & 
-- (!\oparand1_mux_haz|RESULT[20]~23_combout\ & !\myBranchSelect|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[20]~23_combout\,
	datab => \oparand1_mux_haz|RESULT[20]~23_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~39_cout\,
	cout => \myBranchSelect|LessThan0~41_cout\);

-- Location: LCCOMB_X49_Y33_N10
\myBranchSelect|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~43_cout\ = CARRY((\oparand2_mux_haz|RESULT[21]~21_combout\ & (\oparand1_mux_haz|RESULT[21]~21_combout\ & !\myBranchSelect|LessThan0~41_cout\)) # (!\oparand2_mux_haz|RESULT[21]~21_combout\ & 
-- ((\oparand1_mux_haz|RESULT[21]~21_combout\) # (!\myBranchSelect|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[21]~21_combout\,
	datab => \oparand1_mux_haz|RESULT[21]~21_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~41_cout\,
	cout => \myBranchSelect|LessThan0~43_cout\);

-- Location: LCCOMB_X49_Y33_N12
\myBranchSelect|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~45_cout\ = CARRY((\oparand2_mux_haz|RESULT[22]~19_combout\ & ((!\myBranchSelect|LessThan0~43_cout\) # (!\oparand1_mux_haz|RESULT[22]~19_combout\))) # (!\oparand2_mux_haz|RESULT[22]~19_combout\ & 
-- (!\oparand1_mux_haz|RESULT[22]~19_combout\ & !\myBranchSelect|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[22]~19_combout\,
	datab => \oparand1_mux_haz|RESULT[22]~19_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~43_cout\,
	cout => \myBranchSelect|LessThan0~45_cout\);

-- Location: LCCOMB_X49_Y33_N14
\myBranchSelect|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~47_cout\ = CARRY((\oparand2_mux_haz|RESULT[23]~17_combout\ & (\oparand1_mux_haz|RESULT[23]~17_combout\ & !\myBranchSelect|LessThan0~45_cout\)) # (!\oparand2_mux_haz|RESULT[23]~17_combout\ & 
-- ((\oparand1_mux_haz|RESULT[23]~17_combout\) # (!\myBranchSelect|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[23]~17_combout\,
	datab => \oparand1_mux_haz|RESULT[23]~17_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~45_cout\,
	cout => \myBranchSelect|LessThan0~47_cout\);

-- Location: LCCOMB_X49_Y33_N16
\myBranchSelect|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~49_cout\ = CARRY((\oparand1_mux_haz|RESULT[24]~15_combout\ & (\oparand2_mux_haz|RESULT[24]~15_combout\ & !\myBranchSelect|LessThan0~47_cout\)) # (!\oparand1_mux_haz|RESULT[24]~15_combout\ & 
-- ((\oparand2_mux_haz|RESULT[24]~15_combout\) # (!\myBranchSelect|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[24]~15_combout\,
	datab => \oparand2_mux_haz|RESULT[24]~15_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~47_cout\,
	cout => \myBranchSelect|LessThan0~49_cout\);

-- Location: LCCOMB_X49_Y33_N18
\myBranchSelect|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~51_cout\ = CARRY((\oparand2_mux_haz|RESULT[25]~13_combout\ & (\oparand1_mux_haz|RESULT[25]~13_combout\ & !\myBranchSelect|LessThan0~49_cout\)) # (!\oparand2_mux_haz|RESULT[25]~13_combout\ & 
-- ((\oparand1_mux_haz|RESULT[25]~13_combout\) # (!\myBranchSelect|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[25]~13_combout\,
	datab => \oparand1_mux_haz|RESULT[25]~13_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~49_cout\,
	cout => \myBranchSelect|LessThan0~51_cout\);

-- Location: LCCOMB_X49_Y33_N20
\myBranchSelect|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~53_cout\ = CARRY((\oparand1_mux_haz|RESULT[26]~11_combout\ & (\oparand2_mux_haz|RESULT[26]~11_combout\ & !\myBranchSelect|LessThan0~51_cout\)) # (!\oparand1_mux_haz|RESULT[26]~11_combout\ & 
-- ((\oparand2_mux_haz|RESULT[26]~11_combout\) # (!\myBranchSelect|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[26]~11_combout\,
	datab => \oparand2_mux_haz|RESULT[26]~11_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~51_cout\,
	cout => \myBranchSelect|LessThan0~53_cout\);

-- Location: LCCOMB_X49_Y33_N22
\myBranchSelect|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~55_cout\ = CARRY((\oparand1_mux_haz|RESULT[27]~9_combout\ & ((!\myBranchSelect|LessThan0~53_cout\) # (!\oparand2_mux_haz|RESULT[27]~9_combout\))) # (!\oparand1_mux_haz|RESULT[27]~9_combout\ & 
-- (!\oparand2_mux_haz|RESULT[27]~9_combout\ & !\myBranchSelect|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[27]~9_combout\,
	datab => \oparand2_mux_haz|RESULT[27]~9_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~53_cout\,
	cout => \myBranchSelect|LessThan0~55_cout\);

-- Location: LCCOMB_X49_Y33_N24
\myBranchSelect|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~57_cout\ = CARRY((\oparand1_mux_haz|RESULT[28]~7_combout\ & (\oparand2_mux_haz|RESULT[28]~7_combout\ & !\myBranchSelect|LessThan0~55_cout\)) # (!\oparand1_mux_haz|RESULT[28]~7_combout\ & ((\oparand2_mux_haz|RESULT[28]~7_combout\) 
-- # (!\myBranchSelect|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand1_mux_haz|RESULT[28]~7_combout\,
	datab => \oparand2_mux_haz|RESULT[28]~7_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~55_cout\,
	cout => \myBranchSelect|LessThan0~57_cout\);

-- Location: LCCOMB_X49_Y33_N26
\myBranchSelect|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~59_cout\ = CARRY((\oparand2_mux_haz|RESULT[29]~5_combout\ & (\oparand1_mux_haz|RESULT[29]~5_combout\ & !\myBranchSelect|LessThan0~57_cout\)) # (!\oparand2_mux_haz|RESULT[29]~5_combout\ & ((\oparand1_mux_haz|RESULT[29]~5_combout\) 
-- # (!\myBranchSelect|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[29]~5_combout\,
	datab => \oparand1_mux_haz|RESULT[29]~5_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~57_cout\,
	cout => \myBranchSelect|LessThan0~59_cout\);

-- Location: LCCOMB_X49_Y33_N28
\myBranchSelect|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~61_cout\ = CARRY((\oparand2_mux_haz|RESULT[30]~3_combout\ & ((!\myBranchSelect|LessThan0~59_cout\) # (!\oparand1_mux_haz|RESULT[30]~3_combout\))) # (!\oparand2_mux_haz|RESULT[30]~3_combout\ & 
-- (!\oparand1_mux_haz|RESULT[30]~3_combout\ & !\myBranchSelect|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[30]~3_combout\,
	datab => \oparand1_mux_haz|RESULT[30]~3_combout\,
	datad => VCC,
	cin => \myBranchSelect|LessThan0~59_cout\,
	cout => \myBranchSelect|LessThan0~61_cout\);

-- Location: LCCOMB_X49_Y33_N30
\myBranchSelect|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|LessThan0~62_combout\ = (\oparand2_mux_haz|RESULT[31]~1_combout\ & ((\myBranchSelect|LessThan0~61_cout\) # (!\oparand1_mux_haz|RESULT[31]~1_combout\))) # (!\oparand2_mux_haz|RESULT[31]~1_combout\ & (\myBranchSelect|LessThan0~61_cout\ & 
-- !\oparand1_mux_haz|RESULT[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \oparand2_mux_haz|RESULT[31]~1_combout\,
	datad => \oparand1_mux_haz|RESULT[31]~1_combout\,
	cin => \myBranchSelect|LessThan0~61_cout\,
	combout => \myBranchSelect|LessThan0~62_combout\);

-- Location: LCCOMB_X48_Y34_N6
\myBranchSelect|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myBranchSelect|Mux0~1_combout\ = PR_BRANCH_SELECT_S2(0) $ (((PR_BRANCH_SELECT_S2(2) & ((\myBranchSelect|LessThan0~62_combout\))) # (!PR_BRANCH_SELECT_S2(2) & (!\myBranchSelect|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(0),
	datab => PR_BRANCH_SELECT_S2(2),
	datac => \myBranchSelect|Mux0~0_combout\,
	datad => \myBranchSelect|LessThan0~62_combout\,
	combout => \myBranchSelect|Mux0~1_combout\);

-- Location: LCCOMB_X48_Y28_N14
\PR_INSTRUCTION~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_INSTRUCTION~8_combout\ = (\INSTRUCTION[5]~input_o\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_BRANCH_SELECT_S2(3),
	datab => \INSTRUCTION[5]~input_o\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_INSTRUCTION~8_combout\);

-- Location: FF_X48_Y28_N15
\PR_INSTRUCTION[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_INSTRUCTION~8_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_INSTRUCTION(5));

-- Location: LCCOMB_X50_Y32_N0
\myControl|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|Equal8~1_combout\ = (PR_INSTRUCTION(2) & (PR_INSTRUCTION(5) & \myControl|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(2),
	datab => PR_INSTRUCTION(5),
	datad => \myControl|Equal8~0_combout\,
	combout => \myControl|Equal8~1_combout\);

-- Location: LCCOMB_X49_Y31_N8
\myControl|alu_signal[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|alu_signal[4]~0_combout\ = (PR_INSTRUCTION(12) & (PR_INSTRUCTION(14))) # (!PR_INSTRUCTION(12) & (!PR_INSTRUCTION(14) & PR_INSTRUCTION(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(12),
	datac => PR_INSTRUCTION(14),
	datad => PR_INSTRUCTION(5),
	combout => \myControl|alu_signal[4]~0_combout\);

-- Location: LCCOMB_X49_Y31_N18
\myControl|alu_signal[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myControl|alu_signal[4]~2_combout\ = (\myControl|Equal8~1_combout\) # ((\myControl|alu_signal[4]~1_combout\ & (\myControl|alu_signal[4]~0_combout\ & \myControl|Equal9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myControl|alu_signal[4]~1_combout\,
	datab => \myControl|Equal8~1_combout\,
	datac => \myControl|alu_signal[4]~0_combout\,
	datad => \myControl|Equal9~2_combout\,
	combout => \myControl|alu_signal[4]~2_combout\);

-- Location: FF_X49_Y31_N19
\PR_ALU_SELECT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \myControl|alu_signal[4]~2_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_ALU_SELECT(4));

-- Location: LCCOMB_X42_Y36_N20
\myAlu|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Mux31~2_combout\ = (!PR_ALU_SELECT(4) & !PR_ALU_SELECT(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => PR_ALU_SELECT(4),
	datad => PR_ALU_SELECT(3),
	combout => \myAlu|Mux31~2_combout\);

-- Location: LCCOMB_X50_Y32_N24
\myAlu|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myAlu|Add0~3_combout\ = (!PR_ALU_SELECT(2) & (!PR_ALU_SELECT(1) & !PR_ALU_SELECT(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_ALU_SELECT(2),
	datac => PR_ALU_SELECT(1),
	datad => PR_ALU_SELECT(3),
	combout => \myAlu|Add0~3_combout\);

-- Location: LCCOMB_X42_Y36_N24
\PC~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC~5_combout\ = (\myAlu|Mux31~6_combout\) # ((\myAlu|Mux31~3_combout\ & (\myAlu|Add0~3_combout\ & PR_ALU_SELECT(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myAlu|Mux31~3_combout\,
	datab => \myAlu|Add0~3_combout\,
	datac => PR_ALU_SELECT(4),
	datad => \myAlu|Mux31~6_combout\,
	combout => \PC~5_combout\);

-- Location: LCCOMB_X42_Y36_N0
\PC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC~2_combout\ = (!\RESET~input_o\ & ((\PC~5_combout\) # ((\myAlu|Mux31~2_combout\ & \myAlu|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~input_o\,
	datab => \myAlu|Mux31~2_combout\,
	datac => \myAlu|Mux31~1_combout\,
	datad => \PC~5_combout\,
	combout => \PC~2_combout\);

-- Location: FF_X42_Y36_N1
\PC_PLUS_4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC~2_combout\,
	ena => \PC_PLUS_4[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PC_PLUS_4(0));

-- Location: LCCOMB_X52_Y32_N30
\PR_MEM_READ_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_READ_S2~0_combout\ = (PR_INSTRUCTION(12) & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(12),
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_MEM_READ_S2~0_combout\);

-- Location: FF_X52_Y32_N31
\PR_MEM_READ_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_READ_S2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S2(0));

-- Location: FF_X52_Y32_N29
\PR_MEM_READ_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_MEM_READ_S2(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S3(0));

-- Location: LCCOMB_X48_Y35_N6
\PR_MEM_READ_S2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_READ_S2~1_combout\ = (PR_INSTRUCTION(13) & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_INSTRUCTION(13),
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_MEM_READ_S2~1_combout\);

-- Location: FF_X48_Y35_N7
\PR_MEM_READ_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_READ_S2~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S2(1));

-- Location: LCCOMB_X52_Y35_N20
\PR_MEM_READ_S3[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_READ_S3[1]~feeder_combout\ = PR_MEM_READ_S2(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_MEM_READ_S2(1),
	combout => \PR_MEM_READ_S3[1]~feeder_combout\);

-- Location: FF_X52_Y35_N21
\PR_MEM_READ_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_READ_S3[1]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S3(1));

-- Location: LCCOMB_X52_Y32_N24
\PR_MEM_READ_S2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_READ_S2~2_combout\ = (PR_INSTRUCTION(14) & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_INSTRUCTION(14),
	datac => PR_BRANCH_SELECT_S2(3),
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_MEM_READ_S2~2_combout\);

-- Location: FF_X52_Y32_N25
\PR_MEM_READ_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_READ_S2~2_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S2(2));

-- Location: LCCOMB_X52_Y32_N26
\PR_MEM_READ_S3[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_READ_S3[2]~feeder_combout\ = PR_MEM_READ_S2(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_MEM_READ_S2(2),
	combout => \PR_MEM_READ_S3[2]~feeder_combout\);

-- Location: FF_X52_Y32_N27
\PR_MEM_READ_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_READ_S3[2]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S3(2));

-- Location: LCCOMB_X52_Y32_N22
\PR_MEM_READ_S2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_READ_S2~3_combout\ = (!\myControl|Equal3~0_combout\ & ((!\myBranchSelect|Mux0~1_combout\) # (!PR_BRANCH_SELECT_S2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_BRANCH_SELECT_S2(3),
	datac => \myControl|Equal3~0_combout\,
	datad => \myBranchSelect|Mux0~1_combout\,
	combout => \PR_MEM_READ_S2~3_combout\);

-- Location: FF_X52_Y32_N23
\PR_MEM_READ_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_READ_S2~3_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S2(3));

-- Location: FF_X52_Y32_N5
\PR_MEM_READ_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_MEM_READ_S2(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_READ_S3(3));

-- Location: FF_X52_Y32_N7
\PR_MEM_WRITE_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_MEM_READ_S2(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_WRITE_S3(0));

-- Location: LCCOMB_X52_Y35_N30
\PR_MEM_WRITE_S3[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_WRITE_S3[1]~feeder_combout\ = PR_MEM_READ_S2(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => PR_MEM_READ_S2(1),
	combout => \PR_MEM_WRITE_S3[1]~feeder_combout\);

-- Location: FF_X52_Y35_N31
\PR_MEM_WRITE_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_WRITE_S3[1]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_WRITE_S3(1));

-- Location: LCCOMB_X50_Y34_N14
\PR_MEM_WRITE_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_MEM_WRITE_S2~0_combout\ = (\myControl|Equal2~0_combout\ & ((!PR_BRANCH_SELECT_S2(3)) # (!\myBranchSelect|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myBranchSelect|Mux0~1_combout\,
	datab => \myControl|Equal2~0_combout\,
	datac => PR_BRANCH_SELECT_S2(3),
	combout => \PR_MEM_WRITE_S2~0_combout\);

-- Location: FF_X50_Y34_N15
\PR_MEM_WRITE_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_MEM_WRITE_S2~0_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_WRITE_S2(2));

-- Location: FF_X50_Y34_N9
\PR_MEM_WRITE_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_MEM_WRITE_S2(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_MEM_WRITE_S3(2));

-- Location: FF_X43_Y33_N23
\PR_DATA_2_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[0]~63_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(0));

-- Location: IOIBUF_X42_Y73_N1
\DATA_CACHE_READ_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(0),
	o => \DATA_CACHE_READ_DATA[0]~input_o\);

-- Location: FF_X43_Y33_N31
\PR_DATA_CACHE_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[0]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(0));

-- Location: FF_X48_Y32_N19
\REG_READ_ADDR2_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => REG_READ_ADDR2_S2(2),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S3(2));

-- Location: FF_X47_Y32_N21
\REG_READ_ADDR2_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => PR_INSTRUCTION(23),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S2(3));

-- Location: FF_X48_Y32_N3
\REG_READ_ADDR2_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => REG_READ_ADDR2_S2(3),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S3(3));

-- Location: LCCOMB_X48_Y32_N18
\stage4_forward_unit|MUX_OUT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit|MUX_OUT~1_combout\ = (PR_REGISTER_WRITE_ADDR_S4(2) & (REG_READ_ADDR2_S3(2) & (PR_REGISTER_WRITE_ADDR_S4(3) $ (!REG_READ_ADDR2_S3(3))))) # (!PR_REGISTER_WRITE_ADDR_S4(2) & (!REG_READ_ADDR2_S3(2) & (PR_REGISTER_WRITE_ADDR_S4(3) $ 
-- (!REG_READ_ADDR2_S3(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REGISTER_WRITE_ADDR_S4(2),
	datab => PR_REGISTER_WRITE_ADDR_S4(3),
	datac => REG_READ_ADDR2_S3(2),
	datad => REG_READ_ADDR2_S3(3),
	combout => \stage4_forward_unit|MUX_OUT~1_combout\);

-- Location: FF_X48_Y32_N29
\REG_READ_ADDR2_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => REG_READ_ADDR2_S2(0),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S3(0));

-- Location: FF_X48_Y32_N21
\REG_READ_ADDR2_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => REG_READ_ADDR2_S2(1),
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => REG_READ_ADDR2_S3(1));

-- Location: LCCOMB_X48_Y32_N20
\stage4_forward_unit|MUX_OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit|MUX_OUT~0_combout\ = (PR_REGISTER_WRITE_ADDR_S4(0) & (REG_READ_ADDR2_S3(0) & (REG_READ_ADDR2_S3(1) $ (!PR_REGISTER_WRITE_ADDR_S4(1))))) # (!PR_REGISTER_WRITE_ADDR_S4(0) & (!REG_READ_ADDR2_S3(0) & (REG_READ_ADDR2_S3(1) $ 
-- (!PR_REGISTER_WRITE_ADDR_S4(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_REGISTER_WRITE_ADDR_S4(0),
	datab => REG_READ_ADDR2_S3(0),
	datac => REG_READ_ADDR2_S3(1),
	datad => PR_REGISTER_WRITE_ADDR_S4(1),
	combout => \stage4_forward_unit|MUX_OUT~0_combout\);

-- Location: LCCOMB_X48_Y32_N22
\stage4_forward_unit|MUX_OUT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit|MUX_OUT~3_combout\ = (\stage4_forward_unit|MUX_OUT~2_combout\ & (\stage4_forward_unit|MUX_OUT~1_combout\ & \stage4_forward_unit|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \stage4_forward_unit|MUX_OUT~1_combout\,
	datad => \stage4_forward_unit|MUX_OUT~0_combout\,
	combout => \stage4_forward_unit|MUX_OUT~3_combout\);

-- Location: LCCOMB_X43_Y33_N30
\stage4_forward_unit_mux|RESULT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[0]~0_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(0)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S3(0),
	datac => PR_DATA_CACHE_OUT(0),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[0]~0_combout\);

-- Location: FF_X43_Y35_N3
\PR_DATA_2_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[1]~61_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(1));

-- Location: IOIBUF_X0_Y42_N8
\DATA_CACHE_READ_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(1),
	o => \DATA_CACHE_READ_DATA[1]~input_o\);

-- Location: FF_X43_Y35_N27
\PR_DATA_CACHE_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[1]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(1));

-- Location: LCCOMB_X43_Y35_N26
\stage4_forward_unit_mux|RESULT[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[1]~1_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(1)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S3(1),
	datac => PR_DATA_CACHE_OUT(1),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[1]~1_combout\);

-- Location: FF_X48_Y35_N17
\PR_DATA_2_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[2]~59_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(2));

-- Location: LCCOMB_X48_Y35_N16
\stage4_forward_unit_mux|RESULT[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[2]~2_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(2))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(2),
	datac => PR_DATA_2_S3(2),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[2]~2_combout\);

-- Location: FF_X48_Y35_N15
\PR_DATA_2_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[3]~57_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(3));

-- Location: IOIBUF_X47_Y73_N1
\DATA_CACHE_READ_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(3),
	o => \DATA_CACHE_READ_DATA[3]~input_o\);

-- Location: LCCOMB_X47_Y35_N28
\PR_DATA_CACHE_OUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[3]~feeder_combout\ = \DATA_CACHE_READ_DATA[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[3]~input_o\,
	combout => \PR_DATA_CACHE_OUT[3]~feeder_combout\);

-- Location: FF_X47_Y35_N29
\PR_DATA_CACHE_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[3]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(3));

-- Location: LCCOMB_X48_Y35_N14
\stage4_forward_unit_mux|RESULT[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[3]~3_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(3)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_2_S3(3),
	datad => PR_DATA_CACHE_OUT(3),
	combout => \stage4_forward_unit_mux|RESULT[3]~3_combout\);

-- Location: FF_X45_Y33_N15
\PR_DATA_2_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[4]~55_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(4));

-- Location: LCCOMB_X45_Y33_N0
\stage4_forward_unit_mux|RESULT[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[4]~4_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(4)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_DATA_2_S3(4),
	datac => PR_DATA_CACHE_OUT(4),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[4]~4_combout\);

-- Location: FF_X46_Y33_N17
\PR_DATA_2_S3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[5]~53_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(5));

-- Location: LCCOMB_X46_Y33_N4
\stage4_forward_unit_mux|RESULT[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[5]~5_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(5))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(5),
	datad => PR_DATA_2_S3(5),
	combout => \stage4_forward_unit_mux|RESULT[5]~5_combout\);

-- Location: FF_X45_Y32_N25
\PR_DATA_2_S3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[6]~51_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(6));

-- Location: LCCOMB_X45_Y32_N4
\stage4_forward_unit_mux|RESULT[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[6]~6_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(6)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_DATA_2_S3(6),
	datac => PR_DATA_CACHE_OUT(6),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[6]~6_combout\);

-- Location: IOIBUF_X74_Y0_N8
\DATA_CACHE_READ_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(7),
	o => \DATA_CACHE_READ_DATA[7]~input_o\);

-- Location: FF_X46_Y34_N7
\PR_DATA_CACHE_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[7]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(7));

-- Location: FF_X46_Y34_N23
\PR_DATA_2_S3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[7]~49_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(7));

-- Location: LCCOMB_X46_Y34_N6
\stage4_forward_unit_mux|RESULT[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[7]~7_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(7))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(7),
	datad => PR_DATA_2_S3(7),
	combout => \stage4_forward_unit_mux|RESULT[7]~7_combout\);

-- Location: FF_X43_Y34_N17
\PR_DATA_2_S3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[8]~47_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(8));

-- Location: LCCOMB_X43_Y34_N2
\stage4_forward_unit_mux|RESULT[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[8]~8_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(8)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_DATA_2_S3(8),
	datac => PR_DATA_CACHE_OUT(8),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[8]~8_combout\);

-- Location: FF_X45_Y34_N21
\PR_DATA_2_S3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[9]~45_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(9));

-- Location: LCCOMB_X45_Y35_N24
\stage4_forward_unit_mux|RESULT[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[9]~9_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(9))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(9),
	datab => \stage4_forward_unit|MUX_OUT~3_combout\,
	datad => PR_DATA_2_S3(9),
	combout => \stage4_forward_unit_mux|RESULT[9]~9_combout\);

-- Location: FF_X43_Y32_N13
\PR_DATA_2_S3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[10]~43_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(10));

-- Location: LCCOMB_X43_Y32_N4
\stage4_forward_unit_mux|RESULT[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[10]~10_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(10)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S3(10),
	datac => PR_DATA_CACHE_OUT(10),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[10]~10_combout\);

-- Location: FF_X47_Y33_N29
\PR_DATA_2_S3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[11]~41_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(11));

-- Location: LCCOMB_X50_Y33_N12
\stage4_forward_unit_mux|RESULT[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[11]~11_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(11))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datab => PR_DATA_CACHE_OUT(11),
	datad => PR_DATA_2_S3(11),
	combout => \stage4_forward_unit_mux|RESULT[11]~11_combout\);

-- Location: FF_X45_Y30_N19
\PR_DATA_2_S3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[12]~39_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(12));

-- Location: LCCOMB_X45_Y30_N8
\stage4_forward_unit_mux|RESULT[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[12]~12_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(12))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(12),
	datab => PR_DATA_2_S3(12),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[12]~12_combout\);

-- Location: FF_X45_Y30_N29
\PR_DATA_2_S3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[13]~37_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(13));

-- Location: LCCOMB_X45_Y30_N28
\stage4_forward_unit_mux|RESULT[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[13]~13_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(13))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(13),
	datac => PR_DATA_2_S3(13),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[13]~13_combout\);

-- Location: FF_X46_Y36_N13
\PR_DATA_2_S3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[14]~35_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(14));

-- Location: IOIBUF_X0_Y44_N8
\DATA_CACHE_READ_DATA[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(14),
	o => \DATA_CACHE_READ_DATA[14]~input_o\);

-- Location: LCCOMB_X45_Y36_N28
\PR_DATA_CACHE_OUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[14]~feeder_combout\ = \DATA_CACHE_READ_DATA[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[14]~input_o\,
	combout => \PR_DATA_CACHE_OUT[14]~feeder_combout\);

-- Location: FF_X45_Y36_N29
\PR_DATA_CACHE_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[14]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(14));

-- Location: LCCOMB_X46_Y36_N12
\stage4_forward_unit_mux|RESULT[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[14]~14_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(14)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_2_S3(14),
	datad => PR_DATA_CACHE_OUT(14),
	combout => \stage4_forward_unit_mux|RESULT[14]~14_combout\);

-- Location: FF_X45_Y30_N15
\PR_DATA_2_S3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[15]~33_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(15));

-- Location: LCCOMB_X45_Y30_N12
\stage4_forward_unit_mux|RESULT[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[15]~15_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(15))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(15),
	datab => PR_DATA_2_S3(15),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[15]~15_combout\);

-- Location: IOIBUF_X31_Y73_N1
\DATA_CACHE_READ_DATA[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(16),
	o => \DATA_CACHE_READ_DATA[16]~input_o\);

-- Location: FF_X43_Y30_N31
\PR_DATA_CACHE_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[16]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(16));

-- Location: FF_X43_Y30_N1
\PR_DATA_2_S3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[16]~31_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(16));

-- Location: LCCOMB_X43_Y30_N30
\stage4_forward_unit_mux|RESULT[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[16]~16_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(16))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(16),
	datad => PR_DATA_2_S3(16),
	combout => \stage4_forward_unit_mux|RESULT[16]~16_combout\);

-- Location: FF_X47_Y32_N7
\PR_DATA_2_S3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[17]~29_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(17));

-- Location: LCCOMB_X46_Y32_N28
\stage4_forward_unit_mux|RESULT[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[17]~17_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(17))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datab => PR_DATA_CACHE_OUT(17),
	datad => PR_DATA_2_S3(17),
	combout => \stage4_forward_unit_mux|RESULT[17]~17_combout\);

-- Location: FF_X48_Y29_N31
\PR_DATA_2_S3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[18]~27_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(18));

-- Location: IOIBUF_X0_Y21_N22
\DATA_CACHE_READ_DATA[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(18),
	o => \DATA_CACHE_READ_DATA[18]~input_o\);

-- Location: LCCOMB_X46_Y29_N10
\PR_DATA_CACHE_OUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[18]~feeder_combout\ = \DATA_CACHE_READ_DATA[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[18]~input_o\,
	combout => \PR_DATA_CACHE_OUT[18]~feeder_combout\);

-- Location: FF_X46_Y29_N11
\PR_DATA_CACHE_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[18]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(18));

-- Location: LCCOMB_X48_Y29_N30
\stage4_forward_unit_mux|RESULT[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[18]~18_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(18)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_2_S3(18),
	datad => PR_DATA_CACHE_OUT(18),
	combout => \stage4_forward_unit_mux|RESULT[18]~18_combout\);

-- Location: FF_X46_Y28_N25
\PR_DATA_2_S3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[19]~25_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(19));

-- Location: IOIBUF_X0_Y27_N22
\DATA_CACHE_READ_DATA[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(19),
	o => \DATA_CACHE_READ_DATA[19]~input_o\);

-- Location: LCCOMB_X45_Y27_N28
\PR_DATA_CACHE_OUT[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[19]~feeder_combout\ = \DATA_CACHE_READ_DATA[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[19]~input_o\,
	combout => \PR_DATA_CACHE_OUT[19]~feeder_combout\);

-- Location: FF_X45_Y27_N29
\PR_DATA_CACHE_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[19]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(19));

-- Location: LCCOMB_X45_Y27_N30
\stage4_forward_unit_mux|RESULT[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[19]~19_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(19)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_2_S3(19),
	datab => PR_DATA_CACHE_OUT(19),
	datac => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[19]~19_combout\);

-- Location: FF_X50_Y33_N7
\PR_DATA_2_S3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[20]~23_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(20));

-- Location: IOIBUF_X0_Y30_N8
\DATA_CACHE_READ_DATA[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(20),
	o => \DATA_CACHE_READ_DATA[20]~input_o\);

-- Location: FF_X47_Y30_N21
\PR_DATA_CACHE_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[20]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(20));

-- Location: LCCOMB_X50_Y33_N6
\stage4_forward_unit_mux|RESULT[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[20]~20_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(20)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_2_S3(20),
	datad => PR_DATA_CACHE_OUT(20),
	combout => \stage4_forward_unit_mux|RESULT[20]~20_combout\);

-- Location: IOIBUF_X74_Y0_N1
\DATA_CACHE_READ_DATA[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(21),
	o => \DATA_CACHE_READ_DATA[21]~input_o\);

-- Location: FF_X46_Y31_N23
\PR_DATA_CACHE_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[21]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(21));

-- Location: FF_X47_Y28_N3
\PR_DATA_2_S3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[21]~21_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(21));

-- Location: LCCOMB_X46_Y31_N22
\stage4_forward_unit_mux|RESULT[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[21]~21_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(21))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(21),
	datad => PR_DATA_2_S3(21),
	combout => \stage4_forward_unit_mux|RESULT[21]~21_combout\);

-- Location: FF_X46_Y30_N21
\PR_DATA_2_S3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[22]~19_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(22));

-- Location: LCCOMB_X46_Y30_N24
\stage4_forward_unit_mux|RESULT[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[22]~22_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(22))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(22),
	datad => PR_DATA_2_S3(22),
	combout => \stage4_forward_unit_mux|RESULT[22]~22_combout\);

-- Location: FF_X45_Y28_N7
\PR_DATA_2_S3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[23]~17_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(23));

-- Location: LCCOMB_X47_Y27_N4
\stage4_forward_unit_mux|RESULT[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[23]~23_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(23))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datab => PR_DATA_CACHE_OUT(23),
	datac => PR_DATA_2_S3(23),
	combout => \stage4_forward_unit_mux|RESULT[23]~23_combout\);

-- Location: FF_X50_Y33_N25
\PR_DATA_2_S3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[24]~15_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(24));

-- Location: LCCOMB_X50_Y33_N24
\stage4_forward_unit_mux|RESULT[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[24]~24_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(24))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datab => PR_DATA_CACHE_OUT(24),
	datac => PR_DATA_2_S3(24),
	combout => \stage4_forward_unit_mux|RESULT[24]~24_combout\);

-- Location: FF_X47_Y29_N1
\PR_DATA_2_S3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[25]~13_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(25));

-- Location: LCCOMB_X46_Y31_N12
\stage4_forward_unit_mux|RESULT[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[25]~25_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(25))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(25),
	datad => PR_DATA_2_S3(25),
	combout => \stage4_forward_unit_mux|RESULT[25]~25_combout\);

-- Location: FF_X42_Y32_N29
\PR_DATA_2_S3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[26]~11_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(26));

-- Location: LCCOMB_X42_Y32_N4
\stage4_forward_unit_mux|RESULT[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[26]~26_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(26))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(26),
	datad => PR_DATA_2_S3(26),
	combout => \stage4_forward_unit_mux|RESULT[26]~26_combout\);

-- Location: IOIBUF_X67_Y73_N8
\DATA_CACHE_READ_DATA[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(27),
	o => \DATA_CACHE_READ_DATA[27]~input_o\);

-- Location: FF_X46_Y31_N27
\PR_DATA_CACHE_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \DATA_CACHE_READ_DATA[27]~input_o\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(27));

-- Location: FF_X48_Y31_N19
\PR_DATA_2_S3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[27]~9_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(27));

-- Location: LCCOMB_X46_Y31_N26
\stage4_forward_unit_mux|RESULT[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[27]~27_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(27))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_CACHE_OUT(27),
	datad => PR_DATA_2_S3(27),
	combout => \stage4_forward_unit_mux|RESULT[27]~27_combout\);

-- Location: FF_X42_Y29_N19
\PR_DATA_2_S3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[28]~7_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(28));

-- Location: IOIBUF_X35_Y73_N15
\DATA_CACHE_READ_DATA[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(28),
	o => \DATA_CACHE_READ_DATA[28]~input_o\);

-- Location: LCCOMB_X43_Y29_N26
\PR_DATA_CACHE_OUT[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[28]~feeder_combout\ = \DATA_CACHE_READ_DATA[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[28]~input_o\,
	combout => \PR_DATA_CACHE_OUT[28]~feeder_combout\);

-- Location: FF_X43_Y29_N27
\PR_DATA_CACHE_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[28]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(28));

-- Location: LCCOMB_X42_Y29_N18
\stage4_forward_unit_mux|RESULT[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[28]~28_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(28)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_2_S3(28),
	datad => PR_DATA_CACHE_OUT(28),
	combout => \stage4_forward_unit_mux|RESULT[28]~28_combout\);

-- Location: FF_X50_Y31_N25
\PR_DATA_2_S3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[29]~5_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(29));

-- Location: IOIBUF_X0_Y24_N8
\DATA_CACHE_READ_DATA[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA_CACHE_READ_DATA(29),
	o => \DATA_CACHE_READ_DATA[29]~input_o\);

-- Location: LCCOMB_X47_Y31_N22
\PR_DATA_CACHE_OUT[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PR_DATA_CACHE_OUT[29]~feeder_combout\ = \DATA_CACHE_READ_DATA[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA_CACHE_READ_DATA[29]~input_o\,
	combout => \PR_DATA_CACHE_OUT[29]~feeder_combout\);

-- Location: FF_X47_Y31_N23
\PR_DATA_CACHE_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PR_DATA_CACHE_OUT[29]~feeder_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_CACHE_OUT(29));

-- Location: LCCOMB_X50_Y31_N24
\stage4_forward_unit_mux|RESULT[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[29]~29_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_CACHE_OUT(29)))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_2_S3(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \stage4_forward_unit|MUX_OUT~3_combout\,
	datac => PR_DATA_2_S3(29),
	datad => PR_DATA_CACHE_OUT(29),
	combout => \stage4_forward_unit_mux|RESULT[29]~29_combout\);

-- Location: FF_X48_Y29_N17
\PR_DATA_2_S3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \oparand2_mux_haz|RESULT[30]~3_combout\,
	sload => VCC,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(30));

-- Location: LCCOMB_X48_Y29_N16
\stage4_forward_unit_mux|RESULT[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[30]~30_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(30))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PR_DATA_CACHE_OUT(30),
	datac => PR_DATA_2_S3(30),
	datad => \stage4_forward_unit|MUX_OUT~3_combout\,
	combout => \stage4_forward_unit_mux|RESULT[30]~30_combout\);

-- Location: FF_X45_Y29_N19
\PR_DATA_2_S3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \oparand2_mux_haz|RESULT[31]~1_combout\,
	ena => \always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PR_DATA_2_S3(31));

-- Location: LCCOMB_X48_Y27_N12
\stage4_forward_unit_mux|RESULT[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \stage4_forward_unit_mux|RESULT[31]~31_combout\ = (\stage4_forward_unit|MUX_OUT~3_combout\ & (PR_DATA_CACHE_OUT(31))) # (!\stage4_forward_unit|MUX_OUT~3_combout\ & ((PR_DATA_2_S3(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PR_DATA_CACHE_OUT(31),
	datac => \stage4_forward_unit|MUX_OUT~3_combout\,
	datad => PR_DATA_2_S3(31),
	combout => \stage4_forward_unit_mux|RESULT[31]~31_combout\);

-- Location: LCCOMB_X50_Y29_N20
\insReadEn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \insReadEn~0_combout\ = (!\RESET~input_o\ & (!\INS_CACHE_BUSY_WAIT~input_o\ & !\DATA_CACHE_BUSY_WAIT~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~input_o\,
	datac => \INS_CACHE_BUSY_WAIT~input_o\,
	datad => \DATA_CACHE_BUSY_WAIT~input_o\,
	combout => \insReadEn~0_combout\);

-- Location: FF_X50_Y29_N21
\insReadEn~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \insReadEn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \insReadEn~reg0_q\);

ww_PC(0) <= \PC[0]~output_o\;

ww_PC(1) <= \PC[1]~output_o\;

ww_PC(2) <= \PC[2]~output_o\;

ww_PC(3) <= \PC[3]~output_o\;

ww_PC(4) <= \PC[4]~output_o\;

ww_PC(5) <= \PC[5]~output_o\;

ww_PC(6) <= \PC[6]~output_o\;

ww_PC(7) <= \PC[7]~output_o\;

ww_PC(8) <= \PC[8]~output_o\;

ww_PC(9) <= \PC[9]~output_o\;

ww_PC(10) <= \PC[10]~output_o\;

ww_PC(11) <= \PC[11]~output_o\;

ww_PC(12) <= \PC[12]~output_o\;

ww_PC(13) <= \PC[13]~output_o\;

ww_PC(14) <= \PC[14]~output_o\;

ww_PC(15) <= \PC[15]~output_o\;

ww_PC(16) <= \PC[16]~output_o\;

ww_PC(17) <= \PC[17]~output_o\;

ww_PC(18) <= \PC[18]~output_o\;

ww_PC(19) <= \PC[19]~output_o\;

ww_PC(20) <= \PC[20]~output_o\;

ww_PC(21) <= \PC[21]~output_o\;

ww_PC(22) <= \PC[22]~output_o\;

ww_PC(23) <= \PC[23]~output_o\;

ww_PC(24) <= \PC[24]~output_o\;

ww_PC(25) <= \PC[25]~output_o\;

ww_PC(26) <= \PC[26]~output_o\;

ww_PC(27) <= \PC[27]~output_o\;

ww_PC(28) <= \PC[28]~output_o\;

ww_PC(29) <= \PC[29]~output_o\;

ww_PC(30) <= \PC[30]~output_o\;

ww_PC(31) <= \PC[31]~output_o\;

ww_memReadEn(0) <= \memReadEn[0]~output_o\;

ww_memReadEn(1) <= \memReadEn[1]~output_o\;

ww_memReadEn(2) <= \memReadEn[2]~output_o\;

ww_memReadEn(3) <= \memReadEn[3]~output_o\;

ww_memWriteEn(0) <= \memWriteEn[0]~output_o\;

ww_memWriteEn(1) <= \memWriteEn[1]~output_o\;

ww_memWriteEn(2) <= \memWriteEn[2]~output_o\;

ww_DATA_CACHE_ADDR(0) <= \DATA_CACHE_ADDR[0]~output_o\;

ww_DATA_CACHE_ADDR(1) <= \DATA_CACHE_ADDR[1]~output_o\;

ww_DATA_CACHE_ADDR(2) <= \DATA_CACHE_ADDR[2]~output_o\;

ww_DATA_CACHE_ADDR(3) <= \DATA_CACHE_ADDR[3]~output_o\;

ww_DATA_CACHE_ADDR(4) <= \DATA_CACHE_ADDR[4]~output_o\;

ww_DATA_CACHE_ADDR(5) <= \DATA_CACHE_ADDR[5]~output_o\;

ww_DATA_CACHE_ADDR(6) <= \DATA_CACHE_ADDR[6]~output_o\;

ww_DATA_CACHE_ADDR(7) <= \DATA_CACHE_ADDR[7]~output_o\;

ww_DATA_CACHE_ADDR(8) <= \DATA_CACHE_ADDR[8]~output_o\;

ww_DATA_CACHE_ADDR(9) <= \DATA_CACHE_ADDR[9]~output_o\;

ww_DATA_CACHE_ADDR(10) <= \DATA_CACHE_ADDR[10]~output_o\;

ww_DATA_CACHE_ADDR(11) <= \DATA_CACHE_ADDR[11]~output_o\;

ww_DATA_CACHE_ADDR(12) <= \DATA_CACHE_ADDR[12]~output_o\;

ww_DATA_CACHE_ADDR(13) <= \DATA_CACHE_ADDR[13]~output_o\;

ww_DATA_CACHE_ADDR(14) <= \DATA_CACHE_ADDR[14]~output_o\;

ww_DATA_CACHE_ADDR(15) <= \DATA_CACHE_ADDR[15]~output_o\;

ww_DATA_CACHE_ADDR(16) <= \DATA_CACHE_ADDR[16]~output_o\;

ww_DATA_CACHE_ADDR(17) <= \DATA_CACHE_ADDR[17]~output_o\;

ww_DATA_CACHE_ADDR(18) <= \DATA_CACHE_ADDR[18]~output_o\;

ww_DATA_CACHE_ADDR(19) <= \DATA_CACHE_ADDR[19]~output_o\;

ww_DATA_CACHE_ADDR(20) <= \DATA_CACHE_ADDR[20]~output_o\;

ww_DATA_CACHE_ADDR(21) <= \DATA_CACHE_ADDR[21]~output_o\;

ww_DATA_CACHE_ADDR(22) <= \DATA_CACHE_ADDR[22]~output_o\;

ww_DATA_CACHE_ADDR(23) <= \DATA_CACHE_ADDR[23]~output_o\;

ww_DATA_CACHE_ADDR(24) <= \DATA_CACHE_ADDR[24]~output_o\;

ww_DATA_CACHE_ADDR(25) <= \DATA_CACHE_ADDR[25]~output_o\;

ww_DATA_CACHE_ADDR(26) <= \DATA_CACHE_ADDR[26]~output_o\;

ww_DATA_CACHE_ADDR(27) <= \DATA_CACHE_ADDR[27]~output_o\;

ww_DATA_CACHE_ADDR(28) <= \DATA_CACHE_ADDR[28]~output_o\;

ww_DATA_CACHE_ADDR(29) <= \DATA_CACHE_ADDR[29]~output_o\;

ww_DATA_CACHE_ADDR(30) <= \DATA_CACHE_ADDR[30]~output_o\;

ww_DATA_CACHE_ADDR(31) <= \DATA_CACHE_ADDR[31]~output_o\;

ww_DATA_CACHE_DATA(0) <= \DATA_CACHE_DATA[0]~output_o\;

ww_DATA_CACHE_DATA(1) <= \DATA_CACHE_DATA[1]~output_o\;

ww_DATA_CACHE_DATA(2) <= \DATA_CACHE_DATA[2]~output_o\;

ww_DATA_CACHE_DATA(3) <= \DATA_CACHE_DATA[3]~output_o\;

ww_DATA_CACHE_DATA(4) <= \DATA_CACHE_DATA[4]~output_o\;

ww_DATA_CACHE_DATA(5) <= \DATA_CACHE_DATA[5]~output_o\;

ww_DATA_CACHE_DATA(6) <= \DATA_CACHE_DATA[6]~output_o\;

ww_DATA_CACHE_DATA(7) <= \DATA_CACHE_DATA[7]~output_o\;

ww_DATA_CACHE_DATA(8) <= \DATA_CACHE_DATA[8]~output_o\;

ww_DATA_CACHE_DATA(9) <= \DATA_CACHE_DATA[9]~output_o\;

ww_DATA_CACHE_DATA(10) <= \DATA_CACHE_DATA[10]~output_o\;

ww_DATA_CACHE_DATA(11) <= \DATA_CACHE_DATA[11]~output_o\;

ww_DATA_CACHE_DATA(12) <= \DATA_CACHE_DATA[12]~output_o\;

ww_DATA_CACHE_DATA(13) <= \DATA_CACHE_DATA[13]~output_o\;

ww_DATA_CACHE_DATA(14) <= \DATA_CACHE_DATA[14]~output_o\;

ww_DATA_CACHE_DATA(15) <= \DATA_CACHE_DATA[15]~output_o\;

ww_DATA_CACHE_DATA(16) <= \DATA_CACHE_DATA[16]~output_o\;

ww_DATA_CACHE_DATA(17) <= \DATA_CACHE_DATA[17]~output_o\;

ww_DATA_CACHE_DATA(18) <= \DATA_CACHE_DATA[18]~output_o\;

ww_DATA_CACHE_DATA(19) <= \DATA_CACHE_DATA[19]~output_o\;

ww_DATA_CACHE_DATA(20) <= \DATA_CACHE_DATA[20]~output_o\;

ww_DATA_CACHE_DATA(21) <= \DATA_CACHE_DATA[21]~output_o\;

ww_DATA_CACHE_DATA(22) <= \DATA_CACHE_DATA[22]~output_o\;

ww_DATA_CACHE_DATA(23) <= \DATA_CACHE_DATA[23]~output_o\;

ww_DATA_CACHE_DATA(24) <= \DATA_CACHE_DATA[24]~output_o\;

ww_DATA_CACHE_DATA(25) <= \DATA_CACHE_DATA[25]~output_o\;

ww_DATA_CACHE_DATA(26) <= \DATA_CACHE_DATA[26]~output_o\;

ww_DATA_CACHE_DATA(27) <= \DATA_CACHE_DATA[27]~output_o\;

ww_DATA_CACHE_DATA(28) <= \DATA_CACHE_DATA[28]~output_o\;

ww_DATA_CACHE_DATA(29) <= \DATA_CACHE_DATA[29]~output_o\;

ww_DATA_CACHE_DATA(30) <= \DATA_CACHE_DATA[30]~output_o\;

ww_DATA_CACHE_DATA(31) <= \DATA_CACHE_DATA[31]~output_o\;

ww_insReadEn <= \insReadEn~output_o\;
END structure;


