

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Nov 17 16:25:40 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14545|  14545|  14545|  14545|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  14544|  14544|      1818|          -|          -|     8|    no    |
        | + Loop 1.1          |   1816|   1816|       227|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |    208|    208|        26|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |     24|     24|         3|          -|          -|     8|    no    |
        |  ++ Loop 1.1.2      |     16|     16|         2|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    240|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     143|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     179|    411|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |v_V_fu_297_p2          |     *    |      3|  0|  20|          32|          32|
    |add_ln215_1_fu_265_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln215_2_fu_287_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_215_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_329_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln700_fu_303_p2    |     +    |      0|  0|  39|          32|          32|
    |p_1_fu_234_p2          |     +    |      0|  0|  12|           4|           1|
    |p_fu_314_p2            |     +    |      0|  0|  12|           4|           1|
    |q_fu_205_p2            |     +    |      0|  0|  12|           4|           1|
    |r_fu_181_p2            |     +    |      0|  0|  12|           4|           1|
    |s_fu_255_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln12_fu_199_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln15_fu_228_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_249_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln29_fu_308_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln9_fu_175_p2     |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      3|  0| 240|         142|         132|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |A_int_V_address0          |  15|          3|    9|         27|
    |ap_NS_fsm                 |  47|         10|    1|         10|
    |p1_0_reg_164              |   9|          2|    4|          8|
    |p_0_reg_129               |   9|          2|    4|          8|
    |q_0_reg_118               |   9|          2|    4|          8|
    |r_0_reg_107               |   9|          2|    4|          8|
    |s_0_reg_153               |   9|          2|    4|          8|
    |sum_int_V_address0        |  15|          3|    3|          9|
    |sum_int_V_load_1_reg_140  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 131|         28|   65|        150|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln321_reg_419         |  11|   0|   11|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |p1_0_reg_164              |   4|   0|    4|          0|
    |p_0_reg_129               |   4|   0|    4|          0|
    |p_1_reg_368               |   4|   0|    4|          0|
    |p_reg_414                 |   4|   0|    4|          0|
    |q_0_reg_118               |   4|   0|    4|          0|
    |q_reg_354                 |   4|   0|    4|          0|
    |r_0_reg_107               |   4|   0|    4|          0|
    |r_reg_341                 |   4|   0|    4|          0|
    |s_0_reg_153               |   4|   0|    4|          0|
    |s_reg_386                 |   4|   0|    4|          0|
    |sum_int_V_addr_reg_378    |   3|   0|    3|          0|
    |sum_int_V_load_1_reg_140  |  32|   0|   32|          0|
    |tmp_5_cast_reg_359        |   8|   0|   11|          3|
    |v_V_reg_401               |  32|   0|   32|          0|
    |zext_ln12_reg_346         |   4|   0|    8|          4|
    |zext_ln321_reg_373        |   4|   0|    8|          4|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 143|   0|  154|         11|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    9|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|C4_int_V_address0      | out |    6|  ap_memory |   C4_int_V   |     array    |
|C4_int_V_ce0           | out |    1|  ap_memory |   C4_int_V   |     array    |
|C4_int_V_q0            |  in |   32|  ap_memory |   C4_int_V   |     array    |
|sum_int_V_address0     | out |    3|  ap_memory |   sum_int_V  |     array    |
|sum_int_V_ce0          | out |    1|  ap_memory |   sum_int_V  |     array    |
|sum_int_V_we0          | out |    1|  ap_memory |   sum_int_V  |     array    |
|sum_int_V_d0           | out |   32|  ap_memory |   sum_int_V  |     array    |
|sum_int_V_q0           |  in |   32|  ap_memory |   sum_int_V  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

