Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mymips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mymips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mymips"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : mymips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/vga.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Char_mem.vhd" in Library work.
Architecture arch of Entity char_mem is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/front_rom.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/key_data.vhd" in Library work.
Architecture behavioral of Entity key_data is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/convert.vhd" in Library work.
Architecture behavioral of Entity convert is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/type_lib.vhd" in Library work.
Architecture type_lib of Entity type_lib is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ctrl.vhd" in Library work.
Architecture behavioral of Entity ctrl is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/load_ralated.vhd" in Library work.
Architecture behavioral of Entity load_related is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/pc_reg.vhd" in Library work.
Architecture behavioral of Entity pc_reg is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/if_id.vhd" in Library work.
Architecture behavioral of Entity if_id is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/interpreter.vhd" in Library work.
Architecture behavioral of Entity interpreter is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/branch_ctrl.vhd" in Library work.
Architecture behavioral of Entity branch_ctrl is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Regfile.vhd" in Library work.
Architecture behavioral of Entity regfile is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ID_EX.vhd" in Library work.
Architecture behavioral of Entity id_ex is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/EX_MEM.vhd" in Library work.
Architecture behavioral of Entity ex_mem is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/mem.vhd" in Library work.
Architecture behavioral of Entity mem is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Ram1_adapter.vhd" in Library work.
Architecture behavioral of Entity ram1_adapter is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ram2_adapter.vhd" in Library work.
Architecture behavioral of Entity ram2_adapter is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/MEM_WB.vhd" in Library work.
Architecture behavioral of Entity mem_wb is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/flash_io.vhd" in Library work.
Architecture behavioral of Entity flash_io is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/my_keyboard.vhd" in Library work.
Architecture behavioral of Entity my_keyboard is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/acsii.vhd" in Library work.
Architecture behavioral of Entity acsii is up to date.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/vga_top.vhd" in Library work.
Entity <vga_top> compiled.
Entity <vga_top> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/sword/Desktop/myCPU_newStart/myCPU/mymips.vhd" in Library work.
Architecture behavioral of Entity mymips is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mymips> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <load_related> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pc_reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <if_id> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <interpreter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <branch_ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Regfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ID_EX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EX_MEM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Ram1_adapter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram2_adapter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEM_WB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flash_io> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <my_keyboard> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <acsii> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key_data> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <convert> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Char_mem> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mymips> in library <work> (Architecture <behavioral>).
Entity <mymips> analyzed. Unit <mymips> generated.

Analyzing Entity <ctrl> in library <work> (Architecture <behavioral>).
Entity <ctrl> analyzed. Unit <ctrl> generated.

Analyzing Entity <load_related> in library <work> (Architecture <behavioral>).
Entity <load_related> analyzed. Unit <load_related> generated.

Analyzing Entity <pc_reg> in library <work> (Architecture <behavioral>).
Entity <pc_reg> analyzed. Unit <pc_reg> generated.

Analyzing Entity <if_id> in library <work> (Architecture <behavioral>).
Entity <if_id> analyzed. Unit <if_id> generated.

Analyzing Entity <interpreter> in library <work> (Architecture <behavioral>).
Entity <interpreter> analyzed. Unit <interpreter> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavioral>).
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <branch_ctrl> in library <work> (Architecture <behavioral>).
Entity <branch_ctrl> analyzed. Unit <branch_ctrl> generated.

Analyzing Entity <Regfile> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Regfile.vhd" line 85: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regs>
WARNING:Xst:819 - "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Regfile.vhd" line 108: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regs>
Entity <Regfile> analyzed. Unit <Regfile> generated.

Analyzing Entity <ID_EX> in library <work> (Architecture <behavioral>).
Entity <ID_EX> analyzed. Unit <ID_EX> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <EX_MEM> in library <work> (Architecture <behavioral>).
Entity <EX_MEM> analyzed. Unit <EX_MEM> generated.

Analyzing Entity <mem> in library <work> (Architecture <behavioral>).
Entity <mem> analyzed. Unit <mem> generated.

Analyzing Entity <Ram1_adapter> in library <work> (Architecture <behavioral>).
Entity <Ram1_adapter> analyzed. Unit <Ram1_adapter> generated.

Analyzing Entity <ram2_adapter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ram2_adapter.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <flash_addr_i>, <flash_data_i>
Entity <ram2_adapter> analyzed. Unit <ram2_adapter> generated.

Analyzing Entity <MEM_WB> in library <work> (Architecture <behavioral>).
Entity <MEM_WB> analyzed. Unit <MEM_WB> generated.

Analyzing Entity <flash_io> in library <work> (Architecture <behavioral>).
Entity <flash_io> analyzed. Unit <flash_io> generated.

Analyzing Entity <my_keyboard> in library <work> (Architecture <behavioral>).
Entity <my_keyboard> analyzed. Unit <my_keyboard> generated.

Analyzing Entity <key_data> in library <work> (Architecture <behavioral>).
Entity <key_data> analyzed. Unit <key_data> generated.

Analyzing Entity <convert> in library <work> (Architecture <behavioral>).
Entity <convert> analyzed. Unit <convert> generated.

Analyzing Entity <acsii> in library <work> (Architecture <behavioral>).
Entity <acsii> analyzed. Unit <acsii> generated.

Analyzing Entity <vga_top> in library <work> (Architecture <behavioral>).
Entity <vga_top> analyzed. Unit <vga_top> generated.

Analyzing Entity <vga> in library <work> (Architecture <behavioral>).
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <Char_mem> in library <work> (Architecture <arch>).
Entity <Char_mem> analyzed. Unit <Char_mem> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ctrl>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ctrl.vhd".
Unit <ctrl> synthesized.


Synthesizing Unit <load_related>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/load_ralated.vhd".
    Found 4-bit comparator equal for signal <stallreq_load$cmp_eq0000> created at line 52.
    Found 4-bit comparator equal for signal <stallreq_load$cmp_eq0001> created at line 52.
    Summary:
	inferred   2 Comparator(s).
Unit <load_related> synthesized.


Synthesizing Unit <pc_reg>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/pc_reg.vhd".
WARNING:Xst:647 - Input <stall<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <next_pc>.
    Found 16-bit adder for signal <next_pc$add0000> created at line 69.
    Found 16-bit register for signal <temp_pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pc_reg> synthesized.


Synthesizing Unit <if_id>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/if_id.vhd".
WARNING:Xst:647 - Input <stall<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State 1010 is never reached in FSM <int_state>.
    Found finite state machine <FSM_0> for signal <int_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 24                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | int_state$not0000         (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <int_num>.
    Found 1-bit register for signal <last_int>.
    Found 16-bit register for signal <temp_id_inst>.
    Found 16-bit register for signal <temp_id_pc>.
    Found 16-bit adder for signal <temp_id_pc$addsub0000> created at line 92.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <if_id> synthesized.


Synthesizing Unit <interpreter>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/interpreter.vhd".
    Found 16-bit adder for signal <imme$addsub0000> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <interpreter> synthesized.


Synthesizing Unit <controller>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/controller.vhd".
Unit <controller> synthesized.


Synthesizing Unit <branch_ctrl>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/branch_ctrl.vhd".
    Found 16-bit adder carry in for signal <ctrl_pc$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <branch_ctrl> synthesized.


Synthesizing Unit <Regfile>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Regfile.vhd".
    Found 16x16-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 16x16-bit dual-port RAM <Mram_regs_ren> for signal <regs>.
    Found 4-bit comparator equal for signal <readData1$cmp_eq0001> created at line 91.
    Found 4-bit comparator equal for signal <readData1$cmp_eq0002> created at line 94.
    Found 4-bit comparator equal for signal <readData1$cmp_eq0003> created at line 96.
    Found 4-bit comparator equal for signal <readData2$cmp_eq0001> created at line 114.
    Found 4-bit comparator equal for signal <readData2$cmp_eq0002> created at line 117.
    Found 4-bit comparator equal for signal <readData2$cmp_eq0003> created at line 119.
    Summary:
	inferred   2 RAM(s).
	inferred   6 Comparator(s).
Unit <Regfile> synthesized.


Synthesizing Unit <ID_EX>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ID_EX.vhd".
WARNING:Xst:647 - Input <stall<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <temp_EXControl.ALUOp>.
    Found 2-bit register for signal <temp_EXControl.ALUSrc>.
    Found 16-bit register for signal <temp_Imme>.
    Found 1-bit register for signal <temp_MEMControl.memRead>.
    Found 1-bit register for signal <temp_MEMControl.memWrite>.
    Found 16-bit register for signal <temp_Reg1>.
    Found 16-bit register for signal <temp_Reg2>.
    Found 4-bit register for signal <temp_RegWrite>.
    Found 2-bit register for signal <temp_WBControl.memToReg>.
    Found 1-bit register for signal <temp_WBControl.regWrite>.
    Summary:
	inferred  55 D-type flip-flop(s).
Unit <ID_EX> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ALU.vhd".
    Found 16-bit addsub for signal <output$addsub0000>.
    Found 16-bit comparator equal for signal <output$cmp_eq0076> created at line 158.
    Found 16-bit comparator equal for signal <output$cmp_eq0077> created at line 164.
    Found 16-bit comparator greatequal for signal <output$cmp_ge0000> created at line 135.
    Found 16-bit xor2 for signal <output$xor0000> created at line 96.
    Found 16-bit xor2 for signal <output$xor0001> created at line 98.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <EX_MEM>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/EX_MEM.vhd".
    Found 16-bit register for signal <temp_ALUAns>.
    Found 16-bit register for signal <temp_ALUinputB>.
    Found 1-bit register for signal <temp_MEMControl.memRead>.
    Found 1-bit register for signal <temp_MEMControl.memWrite>.
    Found 4-bit register for signal <temp_RegWrite>.
    Found 2-bit register for signal <temp_WBControl.memToReg>.
    Found 1-bit register for signal <temp_WBControl.regWrite>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <EX_MEM> synthesized.


Synthesizing Unit <mem>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/mem.vhd".
Unit <mem> synthesized.


Synthesizing Unit <Ram1_adapter>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Ram1_adapter.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <temp_rdn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp_wrn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit tristate buffer for signal <temp_mem_data$mux0001> created at line 67.
    Summary:
	inferred  16 Tristate(s).
Unit <Ram1_adapter> synthesized.


Synthesizing Unit <ram2_adapter>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/ram2_adapter.vhd".
    Found 16-bit tristate buffer for signal <ram2_data_io>.
    Summary:
	inferred  16 Tristate(s).
Unit <ram2_adapter> synthesized.


Synthesizing Unit <MEM_WB>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/MEM_WB.vhd".
    Found 4-bit register for signal <temp_RegWrite>.
    Found 16-bit register for signal <temp_RegWriteData>.
    Found 2-bit register for signal <temp_WBControl.memToReg>.
    Found 1-bit register for signal <temp_WBControl.regWrite>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <MEM_WB> synthesized.


Synthesizing Unit <flash_io>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/flash_io.vhd".
INFO:Xst:1799 - State done is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$index0000           (negative)           |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | waiting                                        |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <flash_data>.
    Found 1-bit register for signal <flash_we>.
    Found 22-bit register for signal <flash_addr>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <flash_oe>.
    Found 16-bit register for signal <Mtridata_flash_data> created at line 77.
    Found 1-bit register for signal <Mtrien_flash_data> created at line 77.
    Found 16-bit up counter for signal <next_addr>.
    Found 16-bit register for signal <temp_addr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  73 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <flash_io> synthesized.


Synthesizing Unit <acsii>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/acsii.vhd".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 56                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <ascii>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <asc_clk>.
    Found 8-bit comparator lessequal for signal <ascii$cmp_le0000> created at line 105.
    Found 8-bit comparator lessequal for signal <ascii$cmp_le0001> created at line 108.
    Found 8-bit comparator lessequal for signal <ascii$cmp_le0002> created at line 110.
    Found 8-bit comparator lessequal for signal <ascii$cmp_le0003> created at line 112.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <acsii> synthesized.


Synthesizing Unit <key_data>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/key_data.vhd".
    Found 1-bit register for signal <clk1>.
    Found 1-bit register for signal <clk2>.
    Found 1-bit register for signal <clkin>.
    Found 1-bit register for signal <now_clk>.
    Found 1-bit register for signal <pre_clk>.
    Found 12-bit register for signal <temp>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <key_data> synthesized.


Synthesizing Unit <convert>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/convert.vhd".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <con_clk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <convert> synthesized.


Synthesizing Unit <vga>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/vga.vhd".
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 10-bit comparator greater for signal <hs$cmp_gt0000> created at line 71.
    Found 10-bit comparator less for signal <hs$cmp_lt0000> created at line 71.
    Found 10-bit register for signal <temp_hc>.
    Found 10-bit adder for signal <temp_hc$addsub0000> created at line 67.
    Found 10-bit register for signal <temp_vc>.
    Found 10-bit adder for signal <temp_vc$addsub0000> created at line 64.
    Found 10-bit comparator greater for signal <vs$cmp_gt0000> created at line 77.
    Found 10-bit comparator less for signal <vs$cmp_lt0000> created at line 77.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <vga> synthesized.


Synthesizing Unit <Char_mem>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/Char_mem.vhd".
    Found 4096x8-bit dual-port RAM <Mram_char_ram> for signal <char_ram>.
    Found 12-bit comparator not equal for signal <and0000$cmp_ne0000> created at line 368.
    Found 12-bit register for signal <last_addr>.
    Found 12-bit comparator equal for signal <last_addr$cmp_eq0000> created at line 368.
    Found 12-bit register for signal <read_a>.
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Char_mem> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/front_rom.vhd".
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2248.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <my_keyboard>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/my_keyboard.vhd".
Unit <my_keyboard> synthesized.


Synthesizing Unit <vga_top>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/vga_top.vhd".
WARNING:Xst:646 - Signal <read_value<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator less for signal <b$cmp_lt0000> created at line 228.
    Found 10-bit comparator less for signal <b$cmp_lt0001> created at line 228.
    Found 12-bit adder for signal <cmr_addr>.
    Found 1-bit 8-to-1 multiplexer for signal <data_o$mux0000> created at line 229.
    Found 10-bit register for signal <hc_i_1>.
    Found 10-bit register for signal <hc_i_2>.
    Found 1-bit register for signal <hs_i_1>.
    Found 1-bit register for signal <hs_i_2>.
    Found 12-bit adder for signal <temp_addr0$add0000> created at line 143.
    Found 13-bit register for signal <temp_addr0$mux0000>.
    Found 1-bit register for signal <temp_flag>.
    Found 7-bit up counter for signal <temp_px>.
    Found 5-bit register for signal <temp_py>.
    Found 5-bit adder for signal <temp_py$addsub0000> created at line 161.
    Found 10-bit register for signal <vc_i_1>.
    Found 10-bit register for signal <vc_i_2>.
    Found 1-bit register for signal <vs_i_1>.
    Found 1-bit register for signal <vs_i_2>.
    Summary:
	inferred   1 Counter(s).
	inferred  63 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga_top> synthesized.


Synthesizing Unit <mymips>.
    Related source file is "C:/Users/sword/Desktop/myCPU_newStart/myCPU/mymips.vhd".
WARNING:Xst:647 - Input <hard_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_WBControl_i.memToReg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <clk_16>.
    Found T flip-flop for signal <clk_2<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 T-type flip-flop(s).
Unit <mymips> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port RAM                               : 2
 4096x8-bit dual-port RAM                              : 1
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 12-bit adder                                          : 2
 16-bit adder                                          : 3
 16-bit adder carry in                                 : 1
 16-bit addsub                                         : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 60
 1-bit register                                        : 25
 10-bit register                                       : 6
 11-bit register                                       : 1
 12-bit register                                       : 3
 13-bit register                                       : 1
 16-bit register                                       : 13
 2-bit register                                        : 4
 22-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 1
 8-bit register                                        : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 23
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 8
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 3
 16-bit tristate buffer                                : 3
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <keyboard_INSTANCE/conv_instance/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 11
 01    | 01
 10    | 10
 11    | 00
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ascii_INSTANCE/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 11
 01    | 01
 10    | 10
 11    | 00
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <flash_INSTANCE/state/FSM> on signal <state[1:5]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 waiting | 00001
 read1   | 00010
 read2   | 00100
 read3   | 01000
 read4   | 10000
 done    | unreached
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <if_id_INSTANCE/int_state/FSM> on signal <int_state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 1000  | 00100000000
 1001  | 01000000000
 1010  | unreached
 1011  | 10000000000
----------------------
INFO:Xst:2261 - The FF/Latch <int_num_5> in Unit <if_id_INSTANCE> is equivalent to the following 2 FFs/Latches, which will be removed : <int_num_6> <int_num_7> 
INFO:Xst:2261 - The FF/Latch <Mtridata_flash_data_0> in Unit <flash_INSTANCE> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flash_data_1> <Mtridata_flash_data_2> <Mtridata_flash_data_3> <Mtridata_flash_data_4> <Mtridata_flash_data_5> <Mtridata_flash_data_6> <Mtridata_flash_data_7> 
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<1> Mtridata_flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<2> Mtridata_flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<3> Mtridata_flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<4> Mtridata_flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<5> Mtridata_flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<6> Mtridata_flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<7> Mtridata_flash_data<7> signal will be lost.
INFO:Xst:2261 - The FF/Latch <flash_addr_17> in Unit <flash_INSTANCE> is equivalent to the following 5 FFs/Latches, which will be removed : <flash_addr_18> <flash_addr_19> <flash_addr_20> <flash_addr_21> <flash_addr_22> 
INFO:Xst:2261 - The FF/Latch <Mtridata_flash_data_8> in Unit <flash_INSTANCE> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flash_data_9> <Mtridata_flash_data_10> <Mtridata_flash_data_11> <Mtridata_flash_data_12> <Mtridata_flash_data_13> <Mtridata_flash_data_14> <Mtridata_flash_data_15> 
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<8> and Mtridata_flash_data<9> Mtridata_flash_data<9> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<8> and Mtridata_flash_data<10> Mtridata_flash_data<10> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<11> Mtridata_flash_data<11> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<12> Mtridata_flash_data<12> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<13> Mtridata_flash_data<13> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<14> Mtridata_flash_data<14> signal will be lost.
WARNING:Xst:638 - in unit flash_INSTANCE Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<15> Mtridata_flash_data<15> signal will be lost.
WARNING:Xst:1293 - FF/Latch <int_num_5> has a constant value of 0 in block <if_id_INSTANCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_0> (without init value) has a constant value of 1 in block <flash_INSTANCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_8> (without init value) has a constant value of 0 in block <flash_INSTANCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flash_addr_17> (without init value) has a constant value of 0 in block <flash_INSTANCE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <temp_addr0_mux0000_12> of sequential type is unconnected in block <vga_INSTANCE>.
WARNING:Xst:2404 -  FFs/Latches <flash_addr<22:16>> (without init value) have a constant value of 0 in block <flash_io>.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_flash_data<15:8>> (without init value) have a constant value of 0 in block <flash_io>.
WARNING:Xst:2404 -  FFs/Latches <temp_addr0_mux0000<12:12>> (without init value) have a constant value of 0 in block <vga_top>.

Synthesizing (advanced) Unit <Regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <writeAddr>     |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <readAddr1>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <writeAddr>     |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <readAddr2>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Regfile> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <vga_top>.
INFO:Xst:3226 - The RAM <Char_mem_INSTANCE/Mram_char_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <Char_mem_INSTANCE/read_a>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_out>       | rise     |
    |     weA            | connected to signal <Char_mem_INSTANCE/Mram_char_ram_not0000_0> | high     |
    |     addrA          | connected to signal <cmw_addr>      |          |
    |     diA            | connected to signal <char_value>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_out>       | rise     |
    |     addrB          | connected to signal <cmr_addr>      |          |
    |     doB            | connected to signal <read_value>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <vga_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x16-bit dual-port distributed RAM                   : 2
 2048x8-bit single-port block RAM                      : 1
 4096x8-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 12-bit adder                                          : 2
 16-bit adder                                          : 3
 16-bit adder carry in                                 : 1
 16-bit addsub                                         : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 395
 Flip-Flops                                            : 395
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 23
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 8
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <int_num_5> has a constant value of 0 in block <if_id>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <int_num_6> has a constant value of 0 in block <if_id>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <int_num_7> has a constant value of 0 in block <if_id>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_0> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_1> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_2> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_3> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_4> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_5> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_6> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_7> (without init value) has a constant value of 1 in block <flash_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit flash_io Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<1> Mtridata_flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit flash_io Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<2> Mtridata_flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit flash_io Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<3> Mtridata_flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit flash_io Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<4> Mtridata_flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit flash_io Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<5> Mtridata_flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit flash_io Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<6> Mtridata_flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit flash_io Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<7> Mtridata_flash_data<7> signal will be lost.
WARNING:Xst:2677 - Node <vc_i_1_4> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_1_3> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_1_4> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_1_5> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_1_6> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vc_i_2_0> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vc_i_2_1> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vc_i_2_2> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vc_i_2_3> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <vc_i_2_4> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_2_3> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_2_4> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_2_5> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:2677 - Node <hc_i_2_6> of sequential type is unconnected in block <vga_top>.
WARNING:Xst:1710 - FF/Latch <ascii_INSTANCE/ascii_7> (without init value) has a constant value of 0 in block <mymips>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mymips> ...

Optimizing unit <controller> ...

Optimizing unit <pc_reg> ...

Optimizing unit <if_id> ...

Optimizing unit <interpreter> ...

Optimizing unit <branch_ctrl> ...

Optimizing unit <Regfile> ...

Optimizing unit <ALU> ...

Optimizing unit <key_data> ...

Optimizing unit <vga> ...

Optimizing unit <ID_EX> ...

Optimizing unit <EX_MEM> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <vga_top> ...
WARNING:Xst:2677 - Node <mem_wb_INSTANCE/temp_WBControl.memToReg_0> of sequential type is unconnected in block <mymips>.
WARNING:Xst:2677 - Node <mem_wb_INSTANCE/temp_WBControl.memToReg_1> of sequential type is unconnected in block <mymips>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <id_ex_INSTANCE/temp_WBControl.memToReg_0> in Unit <mymips> is equivalent to the following FF/Latch, which will be removed : <id_ex_INSTANCE/temp_MEMControl.memRead> 
INFO:Xst:2261 - The FF/Latch <ex_mem_INSTANCE/temp_WBControl.memToReg_0> in Unit <mymips> is equivalent to the following FF/Latch, which will be removed : <ex_mem_INSTANCE/temp_MEMControl.memRead> 
Found area constraint ratio of 100 (+ 5) on block mymips, actual ratio is 14.
FlipFlop id_ex_INSTANCE/temp_EXControl.ALUSrc_0 has been replicated 1 time(s)
FlipFlop id_ex_INSTANCE/temp_EXControl.ALUSrc_1 has been replicated 1 time(s)
FlipFlop id_ex_INSTANCE/temp_Imme_0 has been replicated 2 time(s)
FlipFlop id_ex_INSTANCE/temp_Imme_1 has been replicated 2 time(s)
FlipFlop id_ex_INSTANCE/temp_Imme_2 has been replicated 3 time(s)
FlipFlop id_ex_INSTANCE/temp_Imme_3 has been replicated 3 time(s)
FlipFlop id_ex_INSTANCE/temp_Reg2_0 has been replicated 1 time(s)
FlipFlop id_ex_INSTANCE/temp_Reg2_1 has been replicated 1 time(s)
FlipFlop id_ex_INSTANCE/temp_Reg2_2 has been replicated 1 time(s)
FlipFlop id_ex_INSTANCE/temp_Reg2_3 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_0 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_1 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_11 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_12 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_13 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_14 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_15 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_2 has been replicated 1 time(s)
FlipFlop if_id_INSTANCE/temp_id_inst_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mymips> :
	Found 2-bit shift register for signal <vga_INSTANCE/vs_i_2>.
	Found 2-bit shift register for signal <vga_INSTANCE/hc_i_2_9>.
	Found 2-bit shift register for signal <vga_INSTANCE/hc_i_2_8>.
	Found 2-bit shift register for signal <vga_INSTANCE/hc_i_2_7>.
	Found 2-bit shift register for signal <vga_INSTANCE/hc_i_2_2>.
	Found 2-bit shift register for signal <vga_INSTANCE/hc_i_2_1>.
	Found 2-bit shift register for signal <vga_INSTANCE/hc_i_2_0>.
	Found 2-bit shift register for signal <vga_INSTANCE/hs_i_2>.
	Found 2-bit shift register for signal <vga_INSTANCE/vc_i_2_9>.
	Found 2-bit shift register for signal <vga_INSTANCE/vc_i_2_8>.
	Found 2-bit shift register for signal <vga_INSTANCE/vc_i_2_7>.
	Found 2-bit shift register for signal <vga_INSTANCE/vc_i_2_6>.
	Found 2-bit shift register for signal <vga_INSTANCE/vc_i_2_5>.
Unit <mymips> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 392
 Flip-Flops                                            : 392
# Shift Registers                                      : 13
 2-bit shift register                                  : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mymips.ngr
Top Level Output File Name         : mymips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 149

Cell Usage :
# BELS                             : 2642
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 48
#      LUT2                        : 182
#      LUT2_D                      : 10
#      LUT2_L                      : 26
#      LUT3                        : 226
#      LUT3_D                      : 42
#      LUT3_L                      : 51
#      LUT4                        : 1281
#      LUT4_D                      : 155
#      LUT4_L                      : 211
#      MUXCY                       : 146
#      MUXF5                       : 117
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 116
# FlipFlops/Latches                : 414
#      FD                          : 24
#      FDC                         : 94
#      FDCE                        : 190
#      FDE                         : 64
#      FDP                         : 6
#      FDPE                        : 16
#      FDR                         : 3
#      FDRE                        : 7
#      FDSE                        : 1
#      LDC                         : 7
#      LDCP                        : 1
#      LDP                         : 1
# RAMS                             : 35
#      RAM16X1D                    : 32
#      RAMB16_S4_S4                : 2
#      RAMB16_S9                   : 1
# Shift Registers                  : 13
#      SRL16                       : 13
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 147
#      IBUF                        : 6
#      IOBUF                       : 48
#      OBUF                        : 93
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     1220  out of   8672    14%  
 Number of Slice Flip Flops:            414  out of  17344     2%  
 Number of 4 input LUTs:               2337  out of  17344    13%  
    Number used as logic:              2260
    Number used as Shift registers:      13
    Number used as RAMs:                 64
 Number of IOs:                         149
 Number of bonded IOBs:                 148  out of    250    59%  
 Number of BRAMs:                         3  out of     28    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+-------------------------------------+-------+
Clock Signal                            | Clock buffer(FF name)               | Load  |
----------------------------------------+-------------------------------------+-------+
clk                                     | BUFGP                               | 28    |
keyboard_INSTANCE/key_instance/temp_0   | NONE(ascii_INSTANCE/ascii_0)        | 7     |
ex_mem_INSTANCE/temp_MEMControl.memWrite| NONE(ram1_adapter_INSTANCE/temp_rdn)| 2     |
clk_16_31                               | BUFG                                | 72    |
clk_2_0_01                              | BUFG                                | 353   |
----------------------------------------+-------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------+---------------------------------------+-------+
Control Signal                                                                     | Buffer(FF name)                       | Load  |
-----------------------------------------------------------------------------------+---------------------------------------+-------+
ascii_INSTANCE/ascii_0_0_not0000(vga_INSTANCE/vga_INSTANCE/rst_inv1:O)             | NONE(ascii_INSTANCE/asc_clk)          | 257   |
flash_INSTANCE/reset_inv(flash_INSTANCE/reset_inv1_INV_0:O)                        | NONE(flash_INSTANCE/Mtrien_flash_data)| 56    |
ram1_adapter_INSTANCE/temp_rdn__and0000(ram1_adapter_INSTANCE/temp_rdn__and00001:O)| NONE(ram1_adapter_INSTANCE/temp_rdn)  | 1     |
ram1_adapter_INSTANCE/temp_rdn__or0000(ram1_adapter_INSTANCE/temp_rdn__or00001:O)  | NONE(ram1_adapter_INSTANCE/temp_rdn)  | 1     |
ram1_adapter_INSTANCE/temp_wrn_or0000(ram1_adapter_INSTANCE/temp_wrn_mux0003_SW1:O)| NONE(ram1_adapter_INSTANCE/temp_wrn)  | 1     |
-----------------------------------------------------------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 23.162ns (Maximum Frequency: 43.174MHz)
   Minimum input arrival time before clock: 24.985ns
   Maximum output required time after clock: 11.994ns
   Maximum combinational path delay: 12.524ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.263ns (frequency: 137.690MHz)
  Total number of paths / destination ports: 302 / 42
-------------------------------------------------------------------------
Delay:               7.263ns (Levels of Logic = 4)
  Source:            keyboard_INSTANCE/key_instance/temp_0 (FF)
  Destination:       ascii_INSTANCE/asc_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: keyboard_INSTANCE/key_instance/temp_0 to ascii_INSTANCE/asc_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             62   0.591   1.447  keyboard_INSTANCE/key_instance/temp_0 (keyboard_INSTANCE/key_instance/temp_0)
     LUT2:I0->O           16   0.704   1.113  keyboard_INSTANCE/key_instance/data<0>1 (data_display_0_OBUF)
     LUT4:I1->O            6   0.704   0.704  ascii_INSTANCE/asc_clk_cmp_eq00002 (ascii_INSTANCE/asc_clk_cmp_eq0000)
     LUT4:I2->O            1   0.704   0.000  ascii_INSTANCE/asc_clk_not00011 (ascii_INSTANCE/asc_clk_not00011)
     MUXF5:I0->O           1   0.321   0.420  ascii_INSTANCE/asc_clk_not0001_f5 (ascii_INSTANCE/asc_clk_not0001)
     FDPE:CE                   0.555          ascii_INSTANCE/asc_clk
    ----------------------------------------
    Total                      7.263ns (3.579ns logic, 3.684ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard_INSTANCE/key_instance/temp_0'
  Clock period: 3.653ns (frequency: 273.748MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               3.653ns (Levels of Logic = 2)
  Source:            ascii_INSTANCE/ascii_3 (LATCH)
  Destination:       ascii_INSTANCE/ascii_3 (LATCH)
  Source Clock:      keyboard_INSTANCE/key_instance/temp_0 rising
  Destination Clock: keyboard_INSTANCE/key_instance/temp_0 rising

  Data Path: ascii_INSTANCE/ascii_3 to ascii_INSTANCE/ascii_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.676   0.762  ascii_INSTANCE/ascii_3 (ascii_INSTANCE/ascii_3)
     LUT4:I0->O            1   0.704   0.499  ascii_INSTANCE/ascii_mux0031<4>5 (ascii_INSTANCE/ascii_mux0031<4>5)
     LUT4:I1->O            1   0.704   0.000  ascii_INSTANCE/ascii_mux0031<4>73 (ascii_INSTANCE/ascii_mux0031<4>)
     LDC:D                     0.308          ascii_INSTANCE/ascii_3
    ----------------------------------------
    Total                      3.653ns (2.392ns logic, 1.261ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_16_31'
  Clock period: 5.577ns (frequency: 179.308MHz)
  Total number of paths / destination ports: 649 / 143
-------------------------------------------------------------------------
Delay:               5.577ns (Levels of Logic = 3)
  Source:            flash_INSTANCE/next_addr_7 (FF)
  Destination:       flash_INSTANCE/data_out_15 (FF)
  Source Clock:      clk_16_31 rising
  Destination Clock: clk_16_31 rising

  Data Path: flash_INSTANCE/next_addr_7 to flash_INSTANCE/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  flash_INSTANCE/next_addr_7 (flash_INSTANCE/next_addr_7)
     LUT4:I0->O            1   0.704   0.595  flash_INSTANCE/data_out_cmp_eq000012 (flash_INSTANCE/data_out_cmp_eq000012)
     LUT4:I0->O           16   0.704   1.209  flash_INSTANCE/data_out_cmp_eq000076 (flash_INSTANCE/data_out_cmp_eq0000)
     LUT2:I0->O            1   0.704   0.000  flash_INSTANCE/data_out_mux0000<9>1 (flash_INSTANCE/data_out_mux0000<9>)
     FDCE:D                    0.308          flash_INSTANCE/data_out_6
    ----------------------------------------
    Total                      5.577ns (3.011ns logic, 2.566ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_2_0_01'
  Clock period: 23.162ns (frequency: 43.174MHz)
  Total number of paths / destination ports: 98552010 / 798
-------------------------------------------------------------------------
Delay:               23.162ns (Levels of Logic = 29)
  Source:            id_ex_INSTANCE/temp_EXControl.ALUOp_2 (FF)
  Destination:       pc_INSTANCE/next_pc_15 (FF)
  Source Clock:      clk_2_0_01 rising
  Destination Clock: clk_2_0_01 rising

  Data Path: id_ex_INSTANCE/temp_EXControl.ALUOp_2 to pc_INSTANCE/next_pc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            16   0.591   1.209  id_ex_INSTANCE/temp_EXControl.ALUOp_2 (id_ex_INSTANCE/temp_EXControl.ALUOp_2)
     LUT3_L:I0->LO         1   0.704   0.104  alu_INSTANCE/output<6>171_SW0 (N1000)
     LUT4:I3->O           15   0.704   1.021  alu_INSTANCE/output<6>171 (alu_INSTANCE/N172)
     LUT4:I3->O           10   0.704   0.886  alu_INSTANCE/output<12>161_1 (alu_INSTANCE/output<12>161)
     LUT4:I3->O            4   0.704   0.591  alu_INSTANCE/output<2>13 (alu_INSTANCE/output<2>13)
     LUT4_D:I3->O         10   0.704   0.886  alu_INSTANCE/output<2>125 (alu_INSTANCE/N2)
     LUT4:I3->O            1   0.704   0.420  alu_INSTANCE/output<7>97 (alu_INSTANCE/output<7>97)
     MUXF5:S->O            1   0.739   0.424  alu_INSTANCE/output<7>328_SW0 (N1093)
     LUT4:I3->O            3   0.704   0.535  alu_INSTANCE/output<7>364 (ALUoutput<7>)
     LUT4:I3->O            4   0.704   0.622  regfile_INSTANCE/readData1<7>55 (readData1<7>)
     LUT4:I2->O            2   0.704   0.447  branch_INSTANCE/ctrl_pc_mux0007<15>174_SW0 (N560)
     MUXF5:S->O            3   0.739   0.535  branch_INSTANCE/ctrl_pc_mux0007<15>197_SW1 (N942)
     LUT4_D:I3->O         15   0.704   1.021  branch_INSTANCE/ctrl_pc_mux0007<15>1111 (branch_INSTANCE/N02)
     LUT4:I3->O            1   0.704   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_lut<2> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<2> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<3> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<4> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<5> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<6> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<7> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<8> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<9> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<10> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<11> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<12> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<13> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<13>)
     XORCY:CI->O           2   0.804   0.451  branch_INSTANCE/Madd_ctrl_pc_addsub0000_xor<14> (branch_INSTANCE/ctrl_pc_addsub0000<14>)
     LUT4:I3->O            1   0.704   0.000  pc_INSTANCE/temp_pc_mux0000<14>40 (pc_INSTANCE/temp_pc_mux0000<14>)
     MUXCY:S->O            0   0.464   0.000  pc_INSTANCE/Madd_next_pc_add0000_cy<14> (pc_INSTANCE/Madd_next_pc_add0000_cy<14>)
     XORCY:CI->O           1   0.804   0.000  pc_INSTANCE/Madd_next_pc_add0000_xor<15> (pc_INSTANCE/next_pc_add0000<15>)
     FDC:D                     0.308          pc_INSTANCE/next_pc_15
    ----------------------------------------
    Total                     23.162ns (14.010ns logic, 9.152ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_16_31'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.832ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       flash_INSTANCE/flash_addr_16 (FF)
  Destination Clock: clk_16_31 rising

  Data Path: rst to flash_INSTANCE/flash_addr_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           108   1.218   1.321  rst_IBUF (rst_IBUF)
     LUT3:I2->O           16   0.704   1.034  flash_INSTANCE/flash_addr_and00001 (flash_INSTANCE/flash_addr_and0000)
     FDE:CE                    0.555          flash_INSTANCE/flash_addr_1
    ----------------------------------------
    Total                      4.832ns (2.477ns logic, 2.355ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_2_0_01'
  Total number of paths / destination ports: 1250816 / 435
-------------------------------------------------------------------------
Offset:              24.985ns (Levels of Logic = 31)
  Source:            rst (PAD)
  Destination:       pc_INSTANCE/next_pc_15 (FF)
  Destination Clock: clk_2_0_01 rising

  Data Path: rst to pc_INSTANCE/next_pc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           108   1.218   1.365  rst_IBUF (rst_IBUF)
     LUT2:I1->O          182   0.704   1.345  ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>111 (is_booting_OBUF)
     LUT4:I2->O            1   0.704   0.000  id_INSTANCE/read_reg1<2>1104_F (N1992)
     MUXF5:I0->O           1   0.321   0.455  id_INSTANCE/read_reg1<2>1104 (id_INSTANCE/read_reg1<2>1104)
     LUT4:I2->O            2   0.704   0.526  id_INSTANCE/read_reg1<2>1144_SW0 (N363)
     LUT4:I1->O            7   0.704   0.712  id_INSTANCE/read_reg1<0>21 (id_INSTANCE/N111)
     LUT4:I3->O            4   0.704   0.591  id_INSTANCE/read_reg1<0>_1 (id_INSTANCE/read_reg1<0>)
     LUT4:I3->O            1   0.704   0.424  regfile_INSTANCE/readData1_and000162_SW0 (N341)
     LUT4:I3->O           16   0.704   1.034  regfile_INSTANCE/readData1_and000162 (regfile_INSTANCE/readData1_and0001)
     MUXF5:S->O            1   0.739   0.455  regfile_INSTANCE/readData1<11>21 (regfile_INSTANCE/readData1<11>21)
     LUT4:I2->O            4   0.704   0.666  regfile_INSTANCE/readData1<11>55 (readData1<11>)
     LUT4:I1->O            2   0.704   0.447  branch_INSTANCE/ctrl_pc_mux0007<15>174_SW0 (N560)
     MUXF5:S->O            3   0.739   0.535  branch_INSTANCE/ctrl_pc_mux0007<15>197_SW1 (N942)
     LUT4_D:I3->O         15   0.704   1.021  branch_INSTANCE/ctrl_pc_mux0007<15>1111 (branch_INSTANCE/N02)
     LUT4:I3->O            1   0.704   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_lut<2> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<2> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<3> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<4> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<5> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<6> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<7> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<8> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<9> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<10> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<11> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<12> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<13> (branch_INSTANCE/Madd_ctrl_pc_addsub0000_cy<13>)
     XORCY:CI->O           2   0.804   0.451  branch_INSTANCE/Madd_ctrl_pc_addsub0000_xor<14> (branch_INSTANCE/ctrl_pc_addsub0000<14>)
     LUT4:I3->O            1   0.704   0.000  pc_INSTANCE/temp_pc_mux0000<14>40 (pc_INSTANCE/temp_pc_mux0000<14>)
     MUXCY:S->O            0   0.464   0.000  pc_INSTANCE/Madd_next_pc_add0000_cy<14> (pc_INSTANCE/Madd_next_pc_add0000_cy<14>)
     XORCY:CI->O           1   0.804   0.000  pc_INSTANCE/Madd_next_pc_add0000_xor<15> (pc_INSTANCE/next_pc_add0000<15>)
     FDC:D                     0.308          pc_INSTANCE/next_pc_15
    ----------------------------------------
    Total                     24.985ns (14.958ns logic, 10.027ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ps2clk (PAD)
  Destination:       keyboard_INSTANCE/key_instance/clk1 (FF)
  Destination Clock: clk rising

  Data Path: ps2clk to keyboard_INSTANCE/key_instance/clk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ps2clk_IBUF (ps2clk_IBUF)
     FD:D                      0.308          keyboard_INSTANCE/key_instance/clk1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 17
-------------------------------------------------------------------------
Offset:              7.517ns (Levels of Logic = 4)
  Source:            clk_2_0_0 (FF)
  Destination:       ram1_control_WE (PAD)
  Source Clock:      clk rising

  Data Path: clk_2_0_0 to ram1_control_WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  clk_2_0_0 (clk_2_0_01)
     LUT4:I0->O            1   0.704   0.000  ram1_adapter_INSTANCE/temp_ram1_control_WE_mux00011 (ram1_adapter_INSTANCE/temp_ram1_control_WE_mux00011)
     MUXF5:I1->O           2   0.321   0.622  ram1_adapter_INSTANCE/temp_ram1_control_WE_mux0001_f5 (ram1_adapter_INSTANCE/temp_ram1_control_WE_mux0001)
     LUT4:I0->O            1   0.704   0.420  ram1_adapter_INSTANCE/ram1_control_o_WE1 (ram1_control_WE_OBUF)
     OBUF:I->O                 3.272          ram1_control_WE_OBUF (ram1_control_WE)
    ----------------------------------------
    Total                      7.517ns (5.592ns logic, 1.925ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_16_31'
  Total number of paths / destination ports: 301 / 106
-------------------------------------------------------------------------
Offset:              11.994ns (Levels of Logic = 6)
  Source:            flash_INSTANCE/temp_addr_10 (FF)
  Destination:       ram2_addr_o<0> (PAD)
  Source Clock:      clk_16_31 rising

  Data Path: flash_INSTANCE/temp_addr_10 to ram2_addr_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           112   0.591   1.462  flash_INSTANCE/temp_addr_10 (flash_INSTANCE/temp_addr_10)
     LUT3_D:I0->O         25   0.704   1.435  mem_INSTANCE/RamData_o<0>112 (N43)
     LUT4:I0->O           17   0.704   1.055  ram1_adapter_INSTANCE/temp_mem_data_and00001 (ram1_adapter_INSTANCE/temp_mem_data_not0001_inv)
     LUT4:I3->O            2   0.704   0.622  ram1_adapter_INSTANCE/mem_addr_o<0>1 (ram1_addr_o_0_OBUF)
     LUT3:I0->O            1   0.704   0.000  ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>1 (ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>)
     MUXF5:I1->O           1   0.321   0.420  ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>_f5 (ram2_addr_o_0_OBUF)
     OBUF:I->O                 3.272          ram2_addr_o_0_OBUF (ram2_addr_o<0>)
    ----------------------------------------
    Total                     11.994ns (7.000ns logic, 4.994ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_2_0_01'
  Total number of paths / destination ports: 1253 / 82
-------------------------------------------------------------------------
Offset:              11.886ns (Levels of Logic = 7)
  Source:            ex_mem_INSTANCE/temp_ALUAns_15 (FF)
  Destination:       ram2_addr_o<0> (PAD)
  Source Clock:      clk_2_0_01 rising

  Data Path: ex_mem_INSTANCE/temp_ALUAns_15 to ram2_addr_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             42   0.591   1.269  ex_mem_INSTANCE/temp_ALUAns_15 (ex_mem_INSTANCE/temp_ALUAns_15)
     LUT4_L:I3->LO         1   0.704   0.104  ram1_adapter_INSTANCE/mem_addr_o_cmp_eq000017 (ram1_adapter_INSTANCE/mem_addr_o_cmp_eq000017)
     LUT4:I3->O            7   0.704   0.712  ram1_adapter_INSTANCE/mem_addr_o_cmp_eq0000158 (N21)
     LUT4:I3->O           17   0.704   1.055  ram1_adapter_INSTANCE/temp_mem_data_and00001 (ram1_adapter_INSTANCE/temp_mem_data_not0001_inv)
     LUT4:I3->O            2   0.704   0.622  ram1_adapter_INSTANCE/mem_addr_o<0>1 (ram1_addr_o_0_OBUF)
     LUT3:I0->O            1   0.704   0.000  ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>1 (ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>)
     MUXF5:I1->O           1   0.321   0.420  ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>_f5 (ram2_addr_o_0_OBUF)
     OBUF:I->O                 3.272          ram2_addr_o_0_OBUF (ram2_addr_o<0>)
    ----------------------------------------
    Total                     11.886ns (7.704ns logic, 4.182ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ex_mem_INSTANCE/temp_MEMControl.memWrite'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.988ns (Levels of Logic = 3)
  Source:            ram1_adapter_INSTANCE/temp_rdn (LATCH)
  Destination:       rdn (PAD)
  Source Clock:      ex_mem_INSTANCE/temp_MEMControl.memWrite falling

  Data Path: ram1_adapter_INSTANCE/temp_rdn to rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.676   0.595  ram1_adapter_INSTANCE/temp_rdn (ram1_adapter_INSTANCE/temp_rdn)
     LUT4:I0->O            1   0.704   0.000  ram1_adapter_INSTANCE/temp_rdn_mux00052 (ram1_adapter_INSTANCE/temp_rdn_mux00051)
     MUXF5:I0->O           1   0.321   0.420  ram1_adapter_INSTANCE/temp_rdn_mux0005_f5 (rdn_OBUF)
     OBUF:I->O                 3.272          rdn_OBUF (rdn)
    ----------------------------------------
    Total                      5.988ns (4.973ns logic, 1.015ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 238 / 73
-------------------------------------------------------------------------
Delay:               12.524ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       ram2_addr_o<0> (PAD)

  Data Path: rst to ram2_addr_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           108   1.218   1.365  rst_IBUF (rst_IBUF)
     LUT3_D:I1->O         25   0.704   1.435  mem_INSTANCE/RamData_o<0>112 (N43)
     LUT4:I0->O           17   0.704   1.055  ram1_adapter_INSTANCE/temp_mem_data_and00001 (ram1_adapter_INSTANCE/temp_mem_data_not0001_inv)
     LUT4:I3->O            2   0.704   0.622  ram1_adapter_INSTANCE/mem_addr_o<0>1 (ram1_addr_o_0_OBUF)
     LUT3:I0->O            1   0.704   0.000  ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>1 (ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>)
     MUXF5:I1->O           1   0.321   0.420  ram2_adapter_INSTANCE/temp_ram2_addr_mux0004<0>_f5 (ram2_addr_o_0_OBUF)
     OBUF:I->O                 3.272          ram2_addr_o_0_OBUF (ram2_addr_o<0>)
    ----------------------------------------
    Total                     12.524ns (7.627ns logic, 4.897ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 32.43 secs
 
--> 

Total memory usage is 344912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :   15 (   0 filtered)

