# Reading E:/Altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Altera/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/PROCESSOR/ALU {D:/THISHANI/ACA/FPGA_Work/PROCESSOR/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:50 on Jun 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/THISHANI/ACA/FPGA_Work/PROCESSOR/ALU" D:/THISHANI/ACA/FPGA_Work/PROCESSOR/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:27:50 on Jun 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/THISHANI/ACA/FPGA_Work/PROCESSOR/ALU/ALU_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:03 on Jun 21,2021
# vlog -reportprogress 300 -work work D:/THISHANI/ACA/FPGA_Work/PROCESSOR/ALU/ALU_test.v 
# -- Compiling module ALU_test
# ** Error: D:/THISHANI/ACA/FPGA_Work/PROCESSOR/ALU/ALU_test.v(34): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 17:28:04 on Jun 21,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
