INFO-FLOW: Workspace E:/Competition/IC/voice_rec/voicerec/solution1 opened at Mon Aug 16 14:12:11 +0800 2021
Execute     config_clock -quiet -name default -period 5.0 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tsbg484-1 
Execute       add_library xilinx/artix7/artix7:xc7a200t:sbg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.318 sec.
Execute   set_part xc7a200tsbg484-1 -tool vivado 
Execute     add_library xilinx/artix7/artix7:xc7a200t:sbg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7a200t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 200MHz -name default 
Execute   set_clock_uncertainty 0 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'voicerec/voicerec.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling voicerec/voicerec.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted voicerec/voicerec.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "voicerec/voicerec.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E voicerec/voicerec.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp
Command       clang done; 1.139 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp"  -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from voicerec/voicerec.cpp:1:
voicerec/voicerec.cpp:270:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.\n
Command       clang done; 1.031 sec.
INFO-FLOW: GCC PP time: 2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp std=gnu++98 -directive=E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.633 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp std=gnu++98 -directive=E:/Competition/IC/voice_rec/voicerec/solution1/solution1.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/Competition/IC/voice_rec/voicerec/solution1/solution1.json -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.363 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/xilinx-dataflow-lawyer.voicerec.pp.0.cpp.diag.yml E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/xilinx-dataflow-lawyer.voicerec.pp.0.cpp.out.log 2> E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/xilinx-dataflow-lawyer.voicerec.pp.0.cpp.err.log 
Command       ap_eval done; 0.731 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.148 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.006 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.2.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.2.cpp
Command       clang done; 0.78 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.bc
Command       clang done; 1.051 sec.
INFO: [HLS 200-10] Analyzing design file 'voicerec/neuralNetworkSynth.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling voicerec/neuralNetworkSynth.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted voicerec/neuralNetworkSynth.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "voicerec/neuralNetworkSynth.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E voicerec/neuralNetworkSynth.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp
Command       clang done; 0.807 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp"  -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/useless.bc
Command       clang done; 0.887 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp std=gnu++98 -directive=E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.311 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp std=gnu++98 -directive=E:/Competition/IC/voice_rec/voicerec/solution1/solution1.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/Competition/IC/voice_rec/voicerec/solution1/solution1.json -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.285 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/xilinx-dataflow-lawyer.neuralNetworkSynth.pp.0.cpp.diag.yml E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/xilinx-dataflow-lawyer.neuralNetworkSynth.pp.0.cpp.out.log 2> E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/xilinx-dataflow-lawyer.neuralNetworkSynth.pp.0.cpp.err.log 
Command       ap_eval done; 0.263 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.7 sec.
INFO-FLOW: tidy-3.1 time 1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.395 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.2.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.2.cpp
Command       clang done; 0.789 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.2/common/technology/autopilot -I D:/Vivado/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.bc
Command       clang done; 1.034 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.g.bc E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/neuralNetworkSynth.g.bc -hls-opt -except-internalize voicerec -LD:/Vivado/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.88 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.203 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.203 ; gain = 46.352
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.pp.bc -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.2/win64/lib -lfloatconversion -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.44 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top voicerec -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.0.bc -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.164 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 116.945 ; gain = 61.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.1.bc -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:258) automatically.
Command         transform done; 1.043 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 124.062 ; gain = 68.211
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.g.1.bc to E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.o.1.bc -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (voicerec/voicerec.cpp:252) in function 'voicerec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'loop1' (voicerec/neuralNetworkSynth.cpp:14) in function 'feedForward' completely.
INFO: [XFORM 203-602] Inlining function 'fastlog2' into 'fastlog' (voicerec/voicerec.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'fastlog' into 'processChunk' (voicerec/voicerec.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_ii' into 'processChunk' (voicerec/voicerec.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'classifySound' into 'voicerec' (voicerec/voicerec.cpp:258) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output' in dimension 1 completely.
Command         transform done; 3.122 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/neuralNetworkSynth.cpp:56:3) to (voicerec/neuralNetworkSynth.cpp:66:1) in function 'guessClassification'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (voicerec/voicerec.cpp:108:28) to (voicerec/voicerec.cpp:108:22) in function 'FFT'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'guessClassification' into 'voicerec' (voicerec/neuralNetworkSynth.cpp:79->voicerec/voicerec.cpp:258) automatically.
Command         transform done; 0.687 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 153.836 ; gain = 97.984
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.o.2.bc -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (voicerec/voicerec.cpp:94:8) in function 'FFT' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (voicerec/voicerec.cpp:126:10) in function 'FFT' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (voicerec/voicerec.cpp:118:8) in function 'FFT'.
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 8000 on port 'voice_rec' (voicerec/voicerec.cpp:243:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 4.639 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 422.473 ; gain = 366.621
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.34 sec.
Command     elaborate done; 26.627 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'voicerec' ...
Execute       ap_set_top_model voicerec 
Execute       get_model_list voicerec -filter all-wo-channel -topdown 
Execute       preproc_iomode -model voicerec 
Execute       preproc_iomode -model feedForward 
Execute       preproc_iomode -model processChunk 
Execute       preproc_iomode -model FFT 
Execute       get_model_list voicerec -filter all-wo-channel 
INFO-FLOW: Model list for configure: FFT processChunk feedForward voicerec
INFO-FLOW: Configuring Module : FFT ...
Execute       set_default_model FFT 
Execute       apply_spec_resource_limit FFT 
INFO-FLOW: Configuring Module : processChunk ...
Execute       set_default_model processChunk 
Execute       apply_spec_resource_limit processChunk 
INFO-FLOW: Configuring Module : feedForward ...
Execute       set_default_model feedForward 
Execute       apply_spec_resource_limit feedForward 
INFO-FLOW: Configuring Module : voicerec ...
Execute       set_default_model voicerec 
Execute       apply_spec_resource_limit voicerec 
INFO-FLOW: Model list for preprocess: FFT processChunk feedForward voicerec
INFO-FLOW: Preprocessing Module: FFT ...
Execute       set_default_model FFT 
Execute       cdfg_preprocess -model FFT 
Execute       rtl_gen_preprocess FFT 
INFO-FLOW: Preprocessing Module: processChunk ...
Execute       set_default_model processChunk 
Execute       cdfg_preprocess -model processChunk 
Execute       rtl_gen_preprocess processChunk 
INFO-FLOW: Preprocessing Module: feedForward ...
Execute       set_default_model feedForward 
Execute       cdfg_preprocess -model feedForward 
Command       cdfg_preprocess done; 0.628 sec.
Execute       rtl_gen_preprocess feedForward 
INFO-FLOW: Preprocessing Module: voicerec ...
Execute       set_default_model voicerec 
Execute       cdfg_preprocess -model voicerec 
Execute       rtl_gen_preprocess voicerec 
INFO-FLOW: Model list for synthesis: FFT processChunk feedForward voicerec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FFT 
Execute       schedule -model FFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('wrk') with incoming values : ('wrk', voicerec/voicerec.cpp:148) and 'fmul' operation ('tmp_78', voicerec/voicerec.cpp:148).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:145) of variable 'tmp_76', voicerec/voicerec.cpp:145 on array 'c' and 'load' operation ('d1r', voicerec/voicerec.cpp:139) on array 'c'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:145) of variable 'tmp_76', voicerec/voicerec.cpp:145 on array 'c' and 'load' operation ('d1r', voicerec/voicerec.cpp:139) on array 'c'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1)
   between 'store' operation (voicerec/voicerec.cpp:146) of variable 'tmp_77', voicerec/voicerec.cpp:146 on array 'c' and 'load' operation ('d1i', voicerec/voicerec.cpp:140) on array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 26.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fmul' operation ('tmp_70') to 'fsub' operation ('dr') (combination delay: 8.658 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (8.658ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fmul' operation ('tmp_70', voicerec/voicerec.cpp:141) (4.35 ns)
	'fsub' operation ('dr', voicerec/voicerec.cpp:141) (4.31 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.257 sec.
INFO: [HLS 200-111]  Elapsed time: 28.613 seconds; current allocated memory: 358.167 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
Command       report done; 0.177 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.sched.adb -f 
INFO-FLOW: Finish scheduling FFT.
Execute       set_default_model FFT 
Execute       bind -model FFT 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FFT
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 358.928 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.216 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.bind.adb -f 
INFO-FLOW: Finish binding FFT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model processChunk 
Execute       schedule -model processChunk 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.47ns) of 'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.466ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'uitofp' operation ('y', voicerec/voicerec.cpp:36->voicerec/voicerec.cpp:46->voicerec/voicerec.cpp:210) (6.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 360.211 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.verbose.sched.rpt -verbose -f 
Command       report done; 0.204 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.sched.adb -f 
INFO-FLOW: Finish scheduling processChunk.
Execute       set_default_model processChunk 
Execute       bind -model processChunk 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=processChunk
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 361.124 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.verbose.bind.rpt -verbose -f 
Command       report done; 0.334 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.bind.adb -f 
INFO-FLOW: Finish binding processChunk.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedForward 
Execute       schedule -model feedForward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.97 sec.
INFO: [HLS 200-111]  Elapsed time: 4.524 seconds; current allocated memory: 370.352 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.verbose.sched.rpt -verbose -f 
Command       report done; 3.181 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.sched.adb -f 
Command       db_write done; 0.923 sec.
INFO-FLOW: Finish scheduling feedForward.
Execute       set_default_model feedForward 
Execute       bind -model feedForward 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=feedForward
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.633 sec.
INFO: [HLS 200-111]  Elapsed time: 5.872 seconds; current allocated memory: 382.732 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.verbose.bind.rpt -verbose -f 
Command       report done; 3.273 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.bind.adb -f 
Command       db_write done; 1.026 sec.
INFO-FLOW: Finish binding feedForward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model voicerec 
Execute       schedule -model voicerec 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.61ns) of 'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:245) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0ns, effective cycle time: 5ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.voicerec(int volatile*, int*)::testSound.new_sample'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (6.608ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0ns, effective delay budget: 5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitodp' operation ('tmp_3', voicerec/voicerec.cpp:245) (6.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.409 sec.
INFO: [HLS 200-111]  Elapsed time: 4.856 seconds; current allocated memory: 384.362 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.verbose.sched.rpt -verbose -f 
Command       report done; 0.486 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.sched.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish scheduling voicerec.
Execute       set_default_model voicerec 
Execute       bind -model voicerec 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=voicerec
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.075 sec.
INFO: [HLS 200-111]  Elapsed time: 1.821 seconds; current allocated memory: 386.120 MB.
Execute       report -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.verbose.bind.rpt -verbose -f 
Command       report done; 0.651 sec.
Execute       db_write -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.bind.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish binding voicerec.
Execute       get_model_list voicerec -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FFT 
Execute       rtl_gen_preprocess processChunk 
Execute       rtl_gen_preprocess feedForward 
Execute       rtl_gen_preprocess voicerec 
INFO-FLOW: Model list for RTL generation: FFT processChunk feedForward voicerec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FFT -vendor xilinx -mg_file E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'voicerec_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'voicerec_faddfsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fmul_32ns_32ns_32_5_max_dsp_1' to 'voicerec_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_sdiv_11ns_32ns_32_15_seq_1' to 'voicerec_sdiv_11ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sdiv_11ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 387.812 MB.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute       gen_rtl FFT -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/systemc/FFT -synmodules FFT processChunk feedForward voicerec 
Execute       gen_rtl FFT -style xilinx -f -lang vhdl -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/vhdl/FFT 
Execute       gen_rtl FFT -style xilinx -f -lang vlog -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/verilog/FFT 
Execute       gen_tb_info FFT -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT -p E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db 
Execute       report -model FFT -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/FFT_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model FFT -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/FFT_csynth.xml -f -x 
Execute       report -model FFT -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.254 sec.
Execute       db_write -model FFT -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.adb -f 
Command       db_write done; 0.109 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processChunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model processChunk -vendor xilinx -mg_file E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'processChunk_dctMatrix' to 'processChunk_dctMeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fdiv_32ns_32ns_32_30_1' to 'voicerec_fdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_uitofp_32ns_32_8_1' to 'voicerec_uitofp_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fptrunc_64ns_32_3_1' to 'voicerec_fptrunc_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fpext_32ns_64_2_1' to 'voicerec_fpext_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fcmp_32ns_32ns_1_3_1' to 'voicerec_fcmp_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dmul_64ns_64ns_64_10_max_dsp_1' to 'voicerec_dmul_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dmul_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_faddfsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_uitofp_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processChunk'.
Command       create_rtl_model done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 390.213 MB.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute       gen_rtl processChunk -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/systemc/processChunk -synmodules FFT processChunk feedForward voicerec 
Execute       gen_rtl processChunk -style xilinx -f -lang vhdl -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/vhdl/processChunk 
Execute       gen_rtl processChunk -style xilinx -f -lang vlog -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/verilog/processChunk 
Execute       gen_tb_info processChunk -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk -p E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db 
Execute       report -model processChunk -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/processChunk_csynth.rpt -f 
Execute       report -model processChunk -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/processChunk_csynth.xml -f -x 
Execute       report -model processChunk -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.verbose.rpt -verbose -f 
Command       report done; 0.374 sec.
Execute       db_write -model processChunk -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.adb -f 
Command       db_write done; 0.145 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedForward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model feedForward -vendor xilinx -mg_file E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'feedForward_weightIH' to 'feedForward_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'feedForward_weightHO' to 'feedForward_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_fadd_32ns_32ns_32_9_full_dsp_1' to 'voicerec_fadd_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dadd_64ns_64ns_64_11_full_dsp_1' to 'voicerec_dadd_64nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_ddiv_64ns_64ns_64_59_1' to 'voicerec_ddiv_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_dexp_64ns_64ns_64_48_full_dsp_1' to 'voicerec_dexp_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_dadd_64nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_dexp_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fadd_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fpext_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedForward'.
Command       create_rtl_model done; 3.482 sec.
INFO: [HLS 200-111]  Elapsed time: 4.423 seconds; current allocated memory: 414.604 MB.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedForward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/systemc/feedForward -synmodules FFT processChunk feedForward voicerec 
Execute       gen_rtl feedForward -style xilinx -f -lang vhdl -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/vhdl/feedForward 
Execute       gen_rtl feedForward -style xilinx -f -lang vlog -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/verilog/feedForward 
Execute       gen_tb_info feedForward -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward -p E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db 
Execute       report -model feedForward -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/feedForward_csynth.rpt -f 
Execute       report -model feedForward -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/feedForward_csynth.xml -f -x 
Execute       report -model feedForward -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.verbose.rpt -verbose -f 
Command       report done; 2.887 sec.
Execute       db_write -model feedForward -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.adb -f 
Command       db_write done; 0.985 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'voicerec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model voicerec -vendor xilinx -mg_file E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/voice_rec' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/new_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'voicerec/guess' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'guess' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'voicerec' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'e' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'result' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'output_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_2' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'new_sample' to AXI-Lite port voice_rec.
INFO: [SYN 201-210] Renamed object name 'voicerec_sitodp_32ns_64_8_1' to 'voicerec_sitodp_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'voicerec_mux_32_32_1_1' to 'voicerec_mux_32_3sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'voicerec_ddiv_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_fptrunc_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_mux_32_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'voicerec_sitodp_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'voicerec'.
Command       create_rtl_model done; 0.958 sec.
INFO: [HLS 200-111]  Elapsed time: 7.489 seconds; current allocated memory: 420.302 MB.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute       gen_rtl voicerec -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/systemc/voicerec -synmodules FFT processChunk feedForward voicerec 
Execute       gen_rtl voicerec -istop -style xilinx -f -lang vhdl -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/vhdl/voicerec 
Execute       gen_rtl voicerec -istop -style xilinx -f -lang vlog -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/verilog/voicerec 
Execute       export_constraint_db -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl -f -tool general 
Execute       report -model voicerec -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.design.xml -verbose -f -dv 
Command       report done; 0.267 sec.
Execute       report -model voicerec -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.181 sec.
Execute       gen_tb_info voicerec -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec -p E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db 
Execute       report -model voicerec -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/voicerec_csynth.rpt -f 
Execute       report -model voicerec -o E:/Competition/IC/voice_rec/voicerec/solution1/syn/report/voicerec_csynth.xml -f -x 
Execute       report -model voicerec -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.verbose.rpt -verbose -f 
Command       report done; 0.646 sec.
Execute       db_write -model voicerec -o E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.adb -f 
Command       db_write done; 0.191 sec.
Execute       sc_get_clocks voicerec 
Execute       sc_get_portdomain voicerec 
INFO-FLOW: Model list for RTL component generation: FFT processChunk feedForward voicerec
INFO-FLOW: Handling components in module [FFT] ... 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
INFO-FLOW: Found component voicerec_faddfsubbkb.
INFO-FLOW: Append model voicerec_faddfsubbkb
INFO-FLOW: Found component voicerec_fmul_32ncud.
INFO-FLOW: Append model voicerec_fmul_32ncud
INFO-FLOW: Found component voicerec_sdiv_11ndEe.
INFO-FLOW: Append model voicerec_sdiv_11ndEe
INFO-FLOW: Found component FFT_cosVec.
INFO-FLOW: Append model FFT_cosVec
INFO-FLOW: Found component FFT_sinVec.
INFO-FLOW: Append model FFT_sinVec
INFO-FLOW: Handling components in module [processChunk] ... 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
INFO-FLOW: Found component voicerec_fdiv_32nfYi.
INFO-FLOW: Append model voicerec_fdiv_32nfYi
INFO-FLOW: Found component voicerec_uitofp_3g8j.
INFO-FLOW: Append model voicerec_uitofp_3g8j
INFO-FLOW: Found component voicerec_fptrunc_hbi.
INFO-FLOW: Append model voicerec_fptrunc_hbi
INFO-FLOW: Found component voicerec_fpext_32ibs.
INFO-FLOW: Append model voicerec_fpext_32ibs
INFO-FLOW: Found component voicerec_fcmp_32njbC.
INFO-FLOW: Append model voicerec_fcmp_32njbC
INFO-FLOW: Found component voicerec_dmul_64nkbM.
INFO-FLOW: Append model voicerec_dmul_64nkbM
INFO-FLOW: Found component processChunk_c.
INFO-FLOW: Append model processChunk_c
INFO-FLOW: Found component processChunk_e.
INFO-FLOW: Append model processChunk_e
INFO-FLOW: Found component processChunk_spec.
INFO-FLOW: Append model processChunk_spec
INFO-FLOW: Found component processChunk_mell.
INFO-FLOW: Append model processChunk_mell
INFO-FLOW: Found component processChunk_dctMeOg.
INFO-FLOW: Append model processChunk_dctMeOg
INFO-FLOW: Handling components in module [feedForward] ... 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
INFO-FLOW: Found component voicerec_fadd_32nncg.
INFO-FLOW: Append model voicerec_fadd_32nncg
INFO-FLOW: Found component voicerec_dadd_64nocq.
INFO-FLOW: Append model voicerec_dadd_64nocq
INFO-FLOW: Found component voicerec_ddiv_64npcA.
INFO-FLOW: Append model voicerec_ddiv_64npcA
INFO-FLOW: Found component voicerec_dexp_64nqcK.
INFO-FLOW: Append model voicerec_dexp_64nqcK
INFO-FLOW: Found component feedForward_input_r.
INFO-FLOW: Append model feedForward_input_r
INFO-FLOW: Found component feedForward_weighlbW.
INFO-FLOW: Append model feedForward_weighlbW
INFO-FLOW: Found component feedForward_weighmb6.
INFO-FLOW: Append model feedForward_weighmb6
INFO-FLOW: Handling components in module [voicerec] ... 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
INFO-FLOW: Found component voicerec_sitodp_3rcU.
INFO-FLOW: Append model voicerec_sitodp_3rcU
INFO-FLOW: Found component voicerec_mux_32_3sc4.
INFO-FLOW: Append model voicerec_mux_32_3sc4
INFO-FLOW: Found component voicerec_testSound.
INFO-FLOW: Append model voicerec_testSound
INFO-FLOW: Found component voicerec_result.
INFO-FLOW: Append model voicerec_result
INFO-FLOW: Found component voicerec_flatInput.
INFO-FLOW: Append model voicerec_flatInput
INFO-FLOW: Found component voicerec_voice_rec_s_axi.
INFO-FLOW: Append model voicerec_voice_rec_s_axi
INFO-FLOW: Found component voicerec_voice_rec_m_axi.
INFO-FLOW: Append model voicerec_voice_rec_m_axi
INFO-FLOW: Append model FFT
INFO-FLOW: Append model processChunk
INFO-FLOW: Append model feedForward
INFO-FLOW: Append model voicerec
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: voicerec_faddfsubbkb voicerec_fmul_32ncud voicerec_sdiv_11ndEe FFT_cosVec FFT_sinVec voicerec_fdiv_32nfYi voicerec_uitofp_3g8j voicerec_fptrunc_hbi voicerec_fpext_32ibs voicerec_fcmp_32njbC voicerec_dmul_64nkbM processChunk_c processChunk_e processChunk_spec processChunk_mell processChunk_dctMeOg voicerec_fadd_32nncg voicerec_dadd_64nocq voicerec_ddiv_64npcA voicerec_dexp_64nqcK feedForward_input_r feedForward_weighlbW feedForward_weighmb6 voicerec_sitodp_3rcU voicerec_mux_32_3sc4 voicerec_testSound voicerec_result voicerec_flatInput voicerec_voice_rec_s_axi voicerec_voice_rec_m_axi FFT processChunk feedForward voicerec
INFO-FLOW: To file: write model voicerec_faddfsubbkb
INFO-FLOW: To file: write model voicerec_fmul_32ncud
INFO-FLOW: To file: write model voicerec_sdiv_11ndEe
INFO-FLOW: To file: write model FFT_cosVec
INFO-FLOW: To file: write model FFT_sinVec
INFO-FLOW: To file: write model voicerec_fdiv_32nfYi
INFO-FLOW: To file: write model voicerec_uitofp_3g8j
INFO-FLOW: To file: write model voicerec_fptrunc_hbi
INFO-FLOW: To file: write model voicerec_fpext_32ibs
INFO-FLOW: To file: write model voicerec_fcmp_32njbC
INFO-FLOW: To file: write model voicerec_dmul_64nkbM
INFO-FLOW: To file: write model processChunk_c
INFO-FLOW: To file: write model processChunk_e
INFO-FLOW: To file: write model processChunk_spec
INFO-FLOW: To file: write model processChunk_mell
INFO-FLOW: To file: write model processChunk_dctMeOg
INFO-FLOW: To file: write model voicerec_fadd_32nncg
INFO-FLOW: To file: write model voicerec_dadd_64nocq
INFO-FLOW: To file: write model voicerec_ddiv_64npcA
INFO-FLOW: To file: write model voicerec_dexp_64nqcK
INFO-FLOW: To file: write model feedForward_input_r
INFO-FLOW: To file: write model feedForward_weighlbW
INFO-FLOW: To file: write model feedForward_weighmb6
INFO-FLOW: To file: write model voicerec_sitodp_3rcU
INFO-FLOW: To file: write model voicerec_mux_32_3sc4
INFO-FLOW: To file: write model voicerec_testSound
INFO-FLOW: To file: write model voicerec_result
INFO-FLOW: To file: write model voicerec_flatInput
INFO-FLOW: To file: write model voicerec_voice_rec_s_axi
INFO-FLOW: To file: write model voicerec_voice_rec_m_axi
INFO-FLOW: To file: write model FFT
INFO-FLOW: To file: write model processChunk
INFO-FLOW: To file: write model feedForward
INFO-FLOW: To file: write model voicerec
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.121 sec.
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.123 sec.
Command       ap_source done; 0.124 sec.
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'voicerec_sdiv_11ndEe_div'
INFO: [RTMG 210-279] Implementing memory 'FFT_cosVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT_sinVec_rom' using auto ROMs.
Command       ap_source done; 0.24 sec.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'processChunk_c_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_e_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'processChunk_spec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'processChunk_mell_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'processChunk_dctMeOg_rom' using auto ROMs.
Command       ap_source done; 0.418 sec.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'feedForward_input_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighlbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'feedForward_weighmb6_rom' using auto ROMs.
Command       ap_source done; 1.633 sec.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'voicerec_testSound_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_result_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'voicerec_flatInput_ram (RAM)' using block RAMs.
Execute         source ./voice_rec.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.201 sec.
Execute       get_config_sdx -target 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.116 sec.
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
Command       ap_source done; 0.112 sec.
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl 
Execute       sc_get_clocks voicerec 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_dadd_9_full_dsp_64_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_ddiv_57_no_dsp_64_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_dexp_46_full_dsp_64_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_dmul_8_max_dsp_64_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fadd_7_full_dsp_32_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_faddfsub_7_full_dsp_32_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fcmp_1_no_dsp_32_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fdiv_28_no_dsp_32_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fmul_3_max_dsp_32_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fptrunc_1_no_dsp_64_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_sitodp_6_no_dsp_32_ip.tcl 
Execute       source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_uitofp_6_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 560.234 ; gain = 504.383
INFO: [SYSC 207-301] Generating SystemC RTL for voicerec.
INFO: [VHDL 208-304] Generating VHDL RTL for voicerec.
INFO: [VLOG 209-307] Generating Verilog RTL for voicerec.
Command     autosyn done; 40.404 sec.
Command   csynth_design done; 67.035 sec.
Command ap_source done; 67.447 sec.
Execute cleanup_all 
Command cleanup_all done; 0.287 sec.
INFO-FLOW: Workspace E:/Competition/IC/voice_rec/voicerec/solution1 opened at Mon Aug 16 14:14:14 +0800 2021
Execute     config_clock -quiet -name default -period 5.0 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.131 sec.
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.134 sec.
Command     ap_source done; 0.134 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tsbg484-1 
Execute       add_library xilinx/artix7/artix7:xc7a200t:sbg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.233 sec.
Execute   export_design -rtl verilog -format ip_catalog -version 3.1.10 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.121 sec.
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
Command     ap_source done; 0.107 sec.
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/FFT.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/processChunk.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/feedForward.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.compgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl 
Execute     sc_get_clocks voicerec 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_dadd_9_full_dsp_64_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_ddiv_57_no_dsp_64_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_dexp_46_full_dsp_64_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_dmul_8_max_dsp_64_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fadd_7_full_dsp_32_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_faddfsub_7_full_dsp_32_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fcmp_1_no_dsp_32_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fdiv_28_no_dsp_32_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fmul_3_max_dsp_32_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fpext_0_no_dsp_32_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_fptrunc_1_no_dsp_64_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_sitodp_6_no_dsp_32_ip.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/impl/misc/voicerec_ap_uitofp_6_no_dsp_32_ip.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.rtl_wrap.cfg.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.constraint.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/voicerec.tbgen.tcl 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Competition/IC/voice_rec/voicerec/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.125 sec.
Execute         source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.127 sec.
Execute     source D:/Vivado/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Vivado/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 32.162 sec.
Command ap_source done; 32.398 sec.
Execute cleanup_all 
