0.6
2019.2
Nov  6 2019
21:42:20
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_axi_s_in_stream.v,1633777029,systemVerilog,,,,AESL_axi_s_in_stream,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_axi_s_out_stream.v,1633777029,systemVerilog,,,,AESL_axi_s_out_stream,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_axi_slave_control.v,1633777029,systemVerilog,,,,AESL_axi_slave_control,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/AESL_fifo.v,1633777029,systemVerilog,,,,fifo,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/DiagMatMul.v,1633776726,systemVerilog,,,,DiagMatMul,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/DopplerDelay.v,1633776726,systemVerilog,,,,DopplerDelay,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/ip/xil_defaultlib/matmul_ap_fadd_2_full_dsp_32.vhd,1633777043,vhdl,,,,matmul_ap_fadd_2_full_dsp_32,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/ip/xil_defaultlib/matmul_ap_fmul_0_max_dsp_32.vhd,1633777043,vhdl,,,,matmul_ap_fmul_0_max_dsp_32,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/ip/xil_defaultlib/matmul_ap_fsub_2_full_dsp_32.vhd,1633777042,vhdl,,,,matmul_ap_fsub_2_full_dsp_32,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul.autotb.v,1633777029,systemVerilog,,,,apatb_matmul_top,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul.v,1633776728,systemVerilog,,,,matmul,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_control_s_axi.v,1633776729,systemVerilog,,,,matmul_control_s_axi,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_fadd_32ns_cud.v,1633776729,systemVerilog,,,,matmul_fadd_32ns_cud,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_fmul_32ns_dEe.v,1633776729,systemVerilog,,,,matmul_fmul_32ns_dEe,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_fsub_32ns_bkb.v,1633776729,systemVerilog,,,,matmul_fsub_32ns_bkb,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_mux_165_32KfY.v,1633776729,systemVerilog,,,,matmul_mux_165_32KfY,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_rxmat_M_reudo.v,1633776729,systemVerilog,,,,matmul_rxmat_M_reudo;matmul_rxmat_M_reudo_ram,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul_rxmat_delaeOg.v,1633776729,systemVerilog,,,,matmul_rxmat_delaeOg;matmul_rxmat_delaeOg_ram,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/regslice_core.v,1633776729,systemVerilog,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
