// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu50-fsvh2104-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.985000,HLS_SYN_LAT=7559,HLS_SYN_TPT=7560,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=92,HLS_SYN_LUT=316,HLS_VERSION=2019_2}" *)

module myproject (
        tracks_0_V_V_TDATA,
        layer12_out_0_V_V_TDATA,
        ap_clk,
        ap_rst_n,
        tracks_0_V_V_TVALID,
        tracks_0_V_V_TREADY,
        layer12_out_0_V_V_TVALID,
        layer12_out_0_V_V_TREADY,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [31:0] tracks_0_V_V_TDATA;
output  [31:0] layer12_out_0_V_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   tracks_0_V_V_TVALID;
output   tracks_0_V_V_TREADY;
output   layer12_out_0_V_V_TVALID;
input   layer12_out_0_V_V_TREADY;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_start;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_done;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_continue;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_idle;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_ready;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_data_V_V_TREADY;
wire   [31:0] sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_TDATA;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_TVALID;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_full_n;
wire    sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_write;

sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_start),
    .ap_done(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_done),
    .ap_continue(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_continue),
    .ap_idle(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_idle),
    .ap_ready(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_ready),
    .data_V_V_TDATA(tracks_0_V_V_TDATA),
    .data_V_V_TVALID(tracks_0_V_V_TVALID),
    .data_V_V_TREADY(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_data_V_V_TREADY),
    .res_V_V_TDATA(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_TDATA),
    .res_V_V_TVALID(sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_TVALID),
    .res_V_V_TREADY(layer12_out_0_V_V_TREADY)
);

assign ap_done = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_done;

assign ap_idle = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_idle;

assign ap_ready = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_done;

assign ap_sync_ready = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_ready;

assign layer12_out_0_V_V_TDATA = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_TDATA;

assign layer12_out_0_V_V_TVALID = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_TVALID;

assign sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_continue = 1'b1;

assign sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_start = ap_start;

assign sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_full_n = 1'b1;

assign sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_write = 1'b0;

assign tracks_0_V_V_TREADY = sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_data_V_V_TREADY;

endmodule //myproject
