// Seed: 2278323302
module module_0;
  assign module_2.id_1 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input wor id_4,
    output tri0 id_5,
    input wor id_6,
    output uwire id_7,
    input wand id_8
);
  generate
    wire id_10, id_11;
    always id_7 = -1;
  endgenerate
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    input  tri1  id_0,
    output wire  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  wor   id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
