# ky_2025_1_verilog
Semester #1: VerilogHDL
