{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366349941021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366349941022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 01:39:00 2013 " "Processing started: Fri Apr 19 01:39:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366349941022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366349941022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366349941023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1366349942399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942491 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(85) " "Verilog HDL information at memory.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366349942496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(189) " "Verilog HDL information at decode.v(189): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366349942519 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(415) " "Verilog HDL information at decode.v(415): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 415 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366349942520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(80) " "Verilog HDL information at fetch.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366349942532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942539 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "vertex.v(231) " "Verilog HDL syntax warning at vertex.v(231): extra block comment delimiter characters /* within block comment" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 231 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1 1366349942545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertex.v(146) " "Verilog HDL information at vertex.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366349942546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vertex " "Found entity 1: Vertex" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rasterizer.v(106) " "Verilog HDL information at rasterizer.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366349942554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rasterizer " "Found entity 1: Rasterizer" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349942555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349942555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VWriteBackEnable_WD lg_highlevel.v(192) " "Verilog HDL Implicit Net warning at lg_highlevel.v(192): created implicit net for \"VWriteBackEnable_WD\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1366349942556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VIDEO_ON lg_highlevel.v(368) " "Verilog HDL Implicit Net warning at lg_highlevel.v(368): created implicit net for \"VIDEO_ON\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 368 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1366349942556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lg_highlevel " "Elaborating entity \"lg_highlevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366349942746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lg_highlevel.v" "pll0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349942757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349942870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349942883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349942886 ""}  } { { "pll.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349942886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch0\"" {  } { { "lg_highlevel.v" "Fetch0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349942896 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 255 fetch.v(61) " "Verilog HDL warning at fetch.v(61): number of words (27) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 61 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1366349942904 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(159) " "Verilog HDL assignment warning at fetch.v(159): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349942910 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(163) " "Verilog HDL assignment warning at fetch.v(163): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349942910 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 fetch.v(50) " "Net \"InstMem.data_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366349942923 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 fetch.v(50) " "Net \"InstMem.waddr_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366349942923 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 fetch.v(50) " "Net \"InstMem.we_a\" at fetch.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/fetch.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366349942923 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode0 " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode0\"" {  } { { "lg_highlevel.v" "Decode0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349942962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conditionDep decode.v(65) " "Verilog HDL or VHDL warning at decode.v(65): object \"conditionDep\" assigned a value but never read" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943127 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode.v(240) " "Verilog HDL assignment warning at decode.v(240): truncated value with size 32 to match size of target (3)" {  } { { "decode.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943127 "|lg_highlevel|Decode:Decode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decode:Decode0\|SignExtension:SE0 " "Elaborating entity \"SignExtension\" for hierarchy \"Decode:Decode0\|SignExtension:SE0\"" {  } { { "decode.v" "SE0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/decode.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute0 " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute0\"" {  } { { "lg_highlevel.v" "Execute0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory0 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory0\"" {  } { { "lg_highlevel.v" "Memory0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943145 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 255 memory.v(72) " "Verilog HDL warning at memory.v(72): number of words (38) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 72 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1366349943150 "|lg_highlevel|Memory:Memory0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback Writeback:Writeback0 " "Elaborating entity \"Writeback\" for hierarchy \"Writeback:Writeback0\"" {  } { { "lg_highlevel.v" "Writeback0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vertex Vertex:Vertex0 " "Elaborating entity \"Vertex\" for hierarchy \"Vertex:Vertex0\"" {  } { { "lg_highlevel.v" "Vertex0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x vertex.v(55) " "Verilog HDL or VHDL warning at vertex.v(55): object \"x\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y vertex.v(56) " "Verilog HDL or VHDL warning at vertex.v(56): object \"y\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cosTable vertex.v(61) " "Verilog HDL or VHDL warning at vertex.v(61): object \"cosTable\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinTable vertex.v(62) " "Verilog HDL or VHDL warning at vertex.v(62): object \"sinTable\" assigned a value but never read" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(73) " "Verilog HDL assignment warning at vertex.v(73): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(78) " "Verilog HDL assignment warning at vertex.v(78): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(83) " "Verilog HDL assignment warning at vertex.v(83): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(88) " "Verilog HDL assignment warning at vertex.v(88): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943173 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(90) " "Verilog HDL assignment warning at vertex.v(90): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(95) " "Verilog HDL assignment warning at vertex.v(95): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(100) " "Verilog HDL assignment warning at vertex.v(100): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(105) " "Verilog HDL assignment warning at vertex.v(105): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(107) " "Verilog HDL assignment warning at vertex.v(107): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(112) " "Verilog HDL assignment warning at vertex.v(112): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(117) " "Verilog HDL assignment warning at vertex.v(117): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(122) " "Verilog HDL assignment warning at vertex.v(122): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943174 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(124) " "Verilog HDL assignment warning at vertex.v(124): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(129) " "Verilog HDL assignment warning at vertex.v(129): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(134) " "Verilog HDL assignment warning at vertex.v(134): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(139) " "Verilog HDL assignment warning at vertex.v(139): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "matrixBackup vertex.v(68) " "Verilog HDL warning at vertex.v(68): initial value for variable matrixBackup should be constant" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 68 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(251) " "Verilog HDL assignment warning at vertex.v(251): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(250) " "Verilog HDL assignment warning at vertex.v(250): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(260) " "Verilog HDL assignment warning at vertex.v(260): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943175 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(257) " "Verilog HDL assignment warning at vertex.v(257): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(256) " "Verilog HDL assignment warning at vertex.v(256): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(272) " "Verilog HDL assignment warning at vertex.v(272): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(270) " "Verilog HDL assignment warning at vertex.v(270): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(269) " "Verilog HDL assignment warning at vertex.v(269): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(284) " "Verilog HDL assignment warning at vertex.v(284): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(283) " "Verilog HDL assignment warning at vertex.v(283): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertex.v(293) " "Verilog HDL assignment warning at vertex.v(293): truncated value with size 32 to match size of target (16)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943176 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(290) " "Verilog HDL assignment warning at vertex.v(290): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943177 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(289) " "Verilog HDL assignment warning at vertex.v(289): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943177 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(305) " "Verilog HDL assignment warning at vertex.v(305): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943177 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex.v(303) " "Verilog HDL assignment warning at vertex.v(303): truncated value with size 32 to match size of target (4)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943177 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(302) " "Verilog HDL assignment warning at vertex.v(302): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943177 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(316) " "Verilog HDL assignment warning at vertex.v(316): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943177 "|lg_highlevel|Vertex:Vertex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vertex.v(345) " "Verilog HDL assignment warning at vertex.v(345): truncated value with size 32 to match size of target (5)" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943177 "|lg_highlevel|Vertex:Vertex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rasterizer Rasterizer:Rasterizer0 " "Elaborating entity \"Rasterizer\" for hierarchy \"Rasterizer:Rasterizer0\"" {  } { { "lg_highlevel.v" "Rasterizer0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_setvertex rasterizer.v(33) " "Verilog HDL or VHDL warning at rasterizer.v(33): object \"is_setvertex\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943181 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_startprimitive rasterizer.v(34) " "Verilog HDL or VHDL warning at rasterizer.v(34): object \"is_startprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943181 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_endprimitive rasterizer.v(35) " "Verilog HDL or VHDL warning at rasterizer.v(35): object \"is_endprimitive\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943182 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_draw rasterizer.v(36) " "Verilog HDL or VHDL warning at rasterizer.v(36): object \"is_draw\" assigned a value but never read" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366349943182 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(86) " "Verilog HDL assignment warning at rasterizer.v(86): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943186 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rasterizer.v(114) " "Verilog HDL assignment warning at rasterizer.v(114): truncated value with size 32 to match size of target (4)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943190 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(121) " "Verilog HDL assignment warning at rasterizer.v(121): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943193 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rasterizer.v(122) " "Verilog HDL assignment warning at rasterizer.v(122): truncated value with size 32 to match size of target (16)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943193 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(119) " "Verilog HDL assignment warning at rasterizer.v(119): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943194 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(124) " "Verilog HDL assignment warning at rasterizer.v(124): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943195 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(128) " "Verilog HDL assignment warning at rasterizer.v(128): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943195 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(133) " "Verilog HDL assignment warning at rasterizer.v(133): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943196 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(152) " "Verilog HDL assignment warning at rasterizer.v(152): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943198 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(162) " "Verilog HDL assignment warning at rasterizer.v(162): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943199 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(172) " "Verilog HDL assignment warning at rasterizer.v(172): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943200 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(187) " "Verilog HDL assignment warning at rasterizer.v(187): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943201 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(192) " "Verilog HDL assignment warning at rasterizer.v(192): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943202 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(211) " "Verilog HDL assignment warning at rasterizer.v(211): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943203 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rasterizer.v(229) " "Verilog HDL assignment warning at rasterizer.v(229): truncated value with size 32 to match size of target (9)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943204 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 rasterizer.v(244) " "Verilog HDL assignment warning at rasterizer.v(244): truncated value with size 16 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943205 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 rasterizer.v(245) " "Verilog HDL assignment warning at rasterizer.v(245): truncated value with size 16 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943205 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 rasterizer.v(302) " "Verilog HDL assignment warning at rasterizer.v(302): truncated value with size 32 to match size of target (18)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943210 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(306) " "Verilog HDL assignment warning at rasterizer.v(306): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943211 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.v(309) " "Verilog HDL assignment warning at rasterizer.v(309): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943211 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 rasterizer.v(320) " "Verilog HDL assignment warning at rasterizer.v(320): truncated value with size 16 to match size of target (11)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943212 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 rasterizer.v(356) " "Verilog HDL assignment warning at rasterizer.v(356): truncated value with size 11 to match size of target (8)" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943278 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_LOCK rasterizer.v(26) " "Output port \"O_LOCK\" at rasterizer.v(26) has no driver" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1366349943326 "|lg_highlevel|Rasterizer:Rasterizer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Rasterizer:Rasterizer0\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Rasterizer:Rasterizer0\|SevenSeg:sseg0\"" {  } { { "rasterizer.v" "sseg0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:VgaController0 " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:VgaController0\"" {  } { { "lg_highlevel.v" "VgaController0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(58) " "Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943765 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(59) " "Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943765 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943765 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_controller.v(71) " "Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943766 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943766 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(73) " "Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943766 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943766 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943766 "|lg_highlevel|VgaController:VgaController0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gpu Gpu:Gpu0 " "Elaborating entity \"Gpu\" for hierarchy \"Gpu:Gpu0\"" {  } { { "lg_highlevel.v" "Gpu0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943768 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "count gpu.v(37) " "Verilog HDL warning at gpu.v(37): object count used but never assigned" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1366349943771 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(68) " "Verilog HDL assignment warning at gpu.v(68): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943771 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(83) " "Verilog HDL assignment warning at gpu.v(83): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943771 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "count 0 gpu.v(37) " "Net \"count\" at gpu.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366349943771 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:PixelGen0 " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:PixelGen0\"" {  } { { "lg_highlevel.v" "PixelGen0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(48) " "Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pixel_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943778 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(52) " "Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/pixel_gen.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943778 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiSram MultiSram:MultiSram0 " "Elaborating entity \"MultiSram\" for hierarchy \"MultiSram:MultiSram0\"" {  } { { "lg_highlevel.v" "MultiSram0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366349943780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 multi_sram.v(44) " "Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)" {  } { { "multi_sram.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/multi_sram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366349943784 "|lg_highlevel|MultiSram:MultiSram0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944926 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944926 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944930 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944948 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944948 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944958 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944958 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944965 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944965 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ADDR_RAST\[18\] " "Net \"ADDR_RAST\[18\]\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "ADDR_RAST\[18\]" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 151 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944968 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1366349944968 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:Memory0\|DataMem " "RAM logic \"Memory:Memory0\|DataMem\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "DataMem" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/memory.v" 64 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366349954493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Rasterizer:Rasterizer0\|color " "RAM logic \"Rasterizer:Rasterizer0\|color\" is uninferred due to asynchronous read logic" {  } { { "rasterizer.v" "color" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1366349954493 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1366349954493 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1366349965658 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Fetch:Fetch0\|InstMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Fetch:Fetch0\|InstMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Parameter INIT_FILE set to db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1366349971630 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1366349971630 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1366349971630 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "34 " "Inferred 34 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult13\"" {  } { { "rasterizer.v" "Mult13" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult12\"" {  } { { "rasterizer.v" "Mult12" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult15\"" {  } { { "rasterizer.v" "Mult15" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 270 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult14\"" {  } { { "rasterizer.v" "Mult14" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 270 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult17\"" {  } { { "rasterizer.v" "Mult17" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 285 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult16\"" {  } { { "rasterizer.v" "Mult16" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 285 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult6\"" {  } { { "rasterizer.v" "Mult6" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 166 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult7\"" {  } { { "rasterizer.v" "Mult7" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 167 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult8\"" {  } { { "rasterizer.v" "Mult8" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult9\"" {  } { { "rasterizer.v" "Mult9" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult10\"" {  } { { "rasterizer.v" "Mult10" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult11\"" {  } { { "rasterizer.v" "Mult11" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult0\"" {  } { { "rasterizer.v" "Mult0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult1\"" {  } { { "rasterizer.v" "Mult1" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult2\"" {  } { { "rasterizer.v" "Mult2" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult3\"" {  } { { "rasterizer.v" "Mult3" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult4\"" {  } { { "rasterizer.v" "Mult4" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Rasterizer:Rasterizer0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Rasterizer:Rasterizer0\|Mult5\"" {  } { { "rasterizer.v" "Mult5" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult4\"" {  } { { "vertex.v" "Mult4" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult6\"" {  } { { "vertex.v" "Mult6" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult3\"" {  } { { "vertex.v" "Mult3" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult1\"" {  } { { "vertex.v" "Mult1" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult2\"" {  } { { "vertex.v" "Mult2" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult0\"" {  } { { "vertex.v" "Mult0" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult7\"" {  } { { "vertex.v" "Mult7" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult5\"" {  } { { "vertex.v" "Mult5" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult14\"" {  } { { "vertex.v" "Mult14" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult8\"" {  } { { "vertex.v" "Mult8" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 273 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult11\"" {  } { { "vertex.v" "Mult11" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult10\"" {  } { { "vertex.v" "Mult10" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult12\"" {  } { { "vertex.v" "Mult12" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult9\"" {  } { { "vertex.v" "Mult9" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 273 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult15\"" {  } { { "vertex.v" "Mult15" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Vertex:Vertex0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Vertex:Vertex0\|Mult13\"" {  } { { "vertex.v" "Mult13" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 306 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1366349971644 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1366349971644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch:Fetch0\|altsyncram:InstMem_rtl_0 " "Elaborated megafunction instantiation \"Fetch:Fetch0\|altsyncram:InstMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349971719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch:Fetch0\|altsyncram:InstMem_rtl_0 " "Instantiated megafunction \"Fetch:Fetch0\|altsyncram:InstMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971720 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349971720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6s71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6s71 " "Found entity 1: altsyncram_6s71" {  } { { "db/altsyncram_6s71.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/altsyncram_6s71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349971833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349971833 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1366349971846 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1366349971848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult13\"" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 255 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349971981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult13 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349971982 ""}  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 255 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349971982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h8t " "Found entity 1: mult_h8t" {  } { { "db/mult_h8t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_h8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349972093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349972093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult6\"" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349972200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult6 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972200 ""}  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349972200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_m1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349972310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349972310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349972413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Instantiated megafunction \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972413 ""}  } { { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349972413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366349972474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366349972537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1h " "Found entity 1: add_sub_i1h" {  } { { "db/add_sub_i1h.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/add_sub_i1h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349972652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349972652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rasterizer:Rasterizer0\|lpm_mult:Mult0\|altshift:external_latency_ffs Rasterizer:Rasterizer0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Rasterizer:Rasterizer0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rasterizer.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/rasterizer.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1366349972685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult4\"" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349972814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult4 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972814 ""}  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349972814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c5t " "Found entity 1: mult_c5t" {  } { { "db/mult_c5t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_c5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349972903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349972903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult6\"" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349972915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult6 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349972916 ""}  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349972916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s5t " "Found entity 1: mult_s5t" {  } { { "db/mult_s5t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_s5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349973029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349973029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult3\"" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349973042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult3 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973043 ""}  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349973043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k5t " "Found entity 1: mult_k5t" {  } { { "db/mult_k5t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_k5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349973161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349973161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vertex:Vertex0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Vertex:Vertex0\|lpm_mult:Mult2\"" {  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366349973183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vertex:Vertex0\|lpm_mult:Mult2 " "Instantiated megafunction \"Vertex:Vertex0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366349973183 ""}  } { { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366349973183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_14t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_14t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_14t " "Found entity 1: mult_14t" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366349973288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366349973288 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le3a\[5\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973779 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[4\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973779 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[0\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973779 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le5a[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1366349973779 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1366349973779 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le3a\[4\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[5\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[4\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[3\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[2\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[3\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[2\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[1\] " "Synthesized away node \"Vertex:Vertex0\|lpm_mult:Mult2\|mult_14t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "e:/programs/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "vertex.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/vertex.v" 170 -1 0 } } { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 293 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366349973807 "|lg_highlevel|Vertex:Vertex0|lpm_mult:Mult2|mult_14t:auto_generated|le5a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1366349973807 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1366349973807 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1366349978073 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "128 " "Ignored 128 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1 1366349978430 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "124 " "Ignored 124 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1366349978430 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1366349978430 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gpu.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/gpu.v" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1366349979531 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1366349979532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366349986389 "|lg_highlevel|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366349986389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1887 " "1887 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1366349999336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366350000180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366350001694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366350001694 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lg_highlevel.v" "" { Text "C:/Files/Work Files/School Files/College/Fourth Year/Spring Semester/CS 3220/Homework/Git/gpu-cs3220/Homework6_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366350004300 "|lg_highlevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366350004300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15612 " "Implemented 15612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366350004304 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366350004304 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1366350004304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15412 " "Implemented 15412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1366350004304 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1366350004304 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1366350004304 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "51 " "Implemented 51 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1366350004304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366350004304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366350004442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 01:40:04 2013 " "Processing ended: Fri Apr 19 01:40:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366350004442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366350004442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366350004442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366350004442 ""}
