Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\qt\workspace\FFT_end\newlcd1_1.0_menu\nco.qsys --synthesis=VERILOG --output-directory=C:\qt\workspace\FFT_end\newlcd1_1.0_menu\nco\synthesis --family="Cyclone IV E" --part=EP4CE40F23C8
Progress: Loading newlcd1_1.0_menu/nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 17.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco: Generating nco "nco" for QUARTUS_SYNTH
Info: nco_ii_0: "nco" instantiated altera_nco_ii "nco_ii_0"
Info: nco: Done "nco" with 2 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
