#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000113b780 .scope module, "testbench" "testbench" 2 22;
 .timescale 0 0;
v0000000001012f60_0 .net "f6", 0 0, v000000000103acc0_0;  1 drivers
v0000000001044180_0 .net "f7", 0 0, v000000000113ee10_0;  1 drivers
v00000000010440e0_0 .net "f8", 0 0, v000000000113baa0_0;  1 drivers
v0000000001043d20_0 .net "f9", 0 0, v000000000113bb40_0;  1 drivers
v0000000001044860_0 .var "i", 4 0;
v00000000010442c0_0 .var "w", 0 0;
v0000000001044040_0 .var "x", 0 0;
v0000000001043fa0_0 .var "y", 0 0;
v0000000001044a40_0 .var "z", 0 0;
S_000000000113b910 .scope module, "zap" "breadboard" 2 33, 2 1 0, S_000000000113b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /INPUT 1 "z";
    .port_info 4 /OUTPUT 1 "r6";
    .port_info 5 /OUTPUT 1 "r7";
    .port_info 6 /OUTPUT 1 "r8";
    .port_info 7 /OUTPUT 1 "r9";
v000000000103acc0_0 .var "r6", 0 0;
v000000000113ee10_0 .var "r7", 0 0;
v000000000113baa0_0 .var "r8", 0 0;
v000000000113bb40_0 .var "r9", 0 0;
v0000000001012ce0_0 .net "w", 0 0, v00000000010442c0_0;  1 drivers
v0000000001012d80_0 .net "x", 0 0, v0000000001044040_0;  1 drivers
v0000000001012e20_0 .net "y", 0 0, v0000000001043fa0_0;  1 drivers
v0000000001012ec0_0 .net "z", 0 0, v0000000001044a40_0;  1 drivers
E_00000000010387b0/0 .event edge, v000000000113bb40_0, v000000000113baa0_0, v000000000113ee10_0, v000000000103acc0_0;
E_00000000010387b0/1 .event edge, v0000000001012ec0_0, v0000000001012e20_0, v0000000001012d80_0, v0000000001012ce0_0;
E_00000000010387b0 .event/or E_00000000010387b0/0, E_00000000010387b0/1;
    .scope S_000000000113b910;
T_0 ;
    %wait E_00000000010387b0;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %load/vec4 v0000000001012d80_0;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000000000103acc0_0, 0, 1;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000000000113ee10_0, 0, 1;
    %load/vec4 v0000000001012e20_0;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %store/vec4 v000000000113baa0_0, 0, 1;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %nor/r;
    %load/vec4 v0000000001012d80_0;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0000000001012ce0_0;
    %load/vec4 v0000000001012d80_0;
    %nor/r;
    %and;
    %load/vec4 v0000000001012e20_0;
    %and;
    %load/vec4 v0000000001012ec0_0;
    %and;
    %or;
    %store/vec4 v000000000113bb40_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000113b780;
T_1 ;
    %vpi_call 2 36 "$display", "|##|w|x|y|z|f6|f7|f8|f9|" {0 0 0};
    %vpi_call 2 37 "$display", "|======================|" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001044860_0, 0, 5;
T_1.0 ;
    %load/vec4 v0000000001044860_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000000001044860_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v00000000010442c0_0, 0, 1;
    %load/vec4 v0000000001044860_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0000000001044040_0, 0, 1;
    %load/vec4 v0000000001044860_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0000000001043fa0_0, 0, 1;
    %load/vec4 v0000000001044860_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0000000001044a40_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 47 "$display", "|%2d|%1d|%1d|%1d|%1d| %1d| %1d| %1d| %1d|", v0000000001044860_0, v00000000010442c0_0, v0000000001044040_0, v0000000001043fa0_0, v0000000001044a40_0, v0000000001012f60_0, v0000000001044180_0, v00000000010440e0_0, v0000000001043d20_0 {0 0 0};
    %load/vec4 v0000000001044860_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 49 "$display", "|----------------------|" {0 0 0};
T_1.2 ;
    %load/vec4 v0000000001044860_0;
    %addi 1, 0, 5;
    %store/vec4 v0000000001044860_0, 0, 5;
    %jmp T_1.0;
T_1.1 ;
    %delay 10, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Circuiticians_Part1.v";
