Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Aug 19 00:29:19 2023
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_methodology -file combinational_lock_methodology_drc_routed.rpt -pb combinational_lock_methodology_drc_routed.pb -rpx combinational_lock_methodology_drc_routed.rpx
| Design       : combinational_lock
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 41
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 16         |
| TIMING-18 | Warning  | Missing input or output delay | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SSD1/ssd_out_reg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD1/ssd_out_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell SSD1/ssd_out_reg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD1/ssd_out_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell SSD1/ssd_out_reg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD1/ssd_out_reg[1]/CLR, SSD1/ssd_out_reg[2]/CLR, SSD1/ssd_out_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell SSD1/ssd_out_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD1/ssd_out_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell SSD2/ssd_out_reg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD2/ssd_out_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell SSD2/ssd_out_reg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD2/ssd_out_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell SSD2/ssd_out_reg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD2/ssd_out_reg[1]/CLR, SSD2/ssd_out_reg[2]/CLR, SSD2/ssd_out_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell SSD2/ssd_out_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD2/ssd_out_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell SSD3/ssd_out_reg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD3/ssd_out_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell SSD3/ssd_out_reg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD3/ssd_out_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell SSD3/ssd_out_reg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD3/ssd_out_reg[1]/CLR, SSD3/ssd_out_reg[2]/CLR, SSD3/ssd_out_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell SSD3/ssd_out_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD3/ssd_out_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell SSD4/ssd_out_reg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD4/ssd_out_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell SSD4/ssd_out_reg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD4/ssd_out_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell SSD4/ssd_out_reg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD4/ssd_out_reg[1]/CLR, SSD4/ssd_out_reg[2]/CLR, SSD4/ssd_out_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell SSD4/ssd_out_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SSD4/ssd_out_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on button_1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on button_2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on button_reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on switches_A[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on switches_A[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on switches_A[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on switches_A[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on switches_B[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on switches_B[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on switches_B[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on switches_B[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on anode_select[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on anode_select[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on anode_select[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on anode_select[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on lock relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ssd_out[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ssd_out[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ssd_out[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on ssd_out[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on ssd_out[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ssd_out[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ssd_out[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ssd_out[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on unlock relative to clock(s) sys_clk_pin
Related violations: <none>


