|Question2
RstB => rRstBUser.DATAIN
Clk50 => PLL50:u_PLL50.inclk0
Clk50 => rPLL50RstBCnt[0].CLK
Clk50 => rPLL50RstBCnt[1].CLK
Clk50 => rPLL50RstBCnt[2].CLK
Clk50 => rPLL50RstBCnt[3].CLK
DDR3_A[0] <= MtDdr:u_MtDdr.DDR3_A[0]
DDR3_A[1] <= MtDdr:u_MtDdr.DDR3_A[1]
DDR3_A[2] <= MtDdr:u_MtDdr.DDR3_A[2]
DDR3_A[3] <= MtDdr:u_MtDdr.DDR3_A[3]
DDR3_A[4] <= MtDdr:u_MtDdr.DDR3_A[4]
DDR3_A[5] <= MtDdr:u_MtDdr.DDR3_A[5]
DDR3_A[6] <= MtDdr:u_MtDdr.DDR3_A[6]
DDR3_A[7] <= MtDdr:u_MtDdr.DDR3_A[7]
DDR3_A[8] <= MtDdr:u_MtDdr.DDR3_A[8]
DDR3_A[9] <= MtDdr:u_MtDdr.DDR3_A[9]
DDR3_A[10] <= MtDdr:u_MtDdr.DDR3_A[10]
DDR3_A[11] <= MtDdr:u_MtDdr.DDR3_A[11]
DDR3_A[12] <= MtDdr:u_MtDdr.DDR3_A[12]
DDR3_A[13] <= MtDdr:u_MtDdr.DDR3_A[13]
DDR3_A[14] <= MtDdr:u_MtDdr.DDR3_A[14]
DDR3_BA[0] <= MtDdr:u_MtDdr.DDR3_BA[0]
DDR3_BA[1] <= MtDdr:u_MtDdr.DDR3_BA[1]
DDR3_BA[2] <= MtDdr:u_MtDdr.DDR3_BA[2]
DDR3_CAS_n[0] <= MtDdr:u_MtDdr.DDR3_CAS_n[0]
DDR3_CK_n[0] <> MtDdr:u_MtDdr.DDR3_CK_n[0]
DDR3_CK_p[0] <> MtDdr:u_MtDdr.DDR3_CK_p[0]
DDR3_CKE[0] <= MtDdr:u_MtDdr.DDR3_CKE[0]
DDR3_CLK_50 => MtDdr:u_MtDdr.DDR3_CLK_50
DDR3_CS_n[0] <= MtDdr:u_MtDdr.DDR3_CS_n[0]
DDR3_DM[0] <= MtDdr:u_MtDdr.DDR3_DM[0]
DDR3_DM[1] <= MtDdr:u_MtDdr.DDR3_DM[1]
DDR3_DQ[0] <> MtDdr:u_MtDdr.DDR3_DQ[0]
DDR3_DQ[1] <> MtDdr:u_MtDdr.DDR3_DQ[1]
DDR3_DQ[2] <> MtDdr:u_MtDdr.DDR3_DQ[2]
DDR3_DQ[3] <> MtDdr:u_MtDdr.DDR3_DQ[3]
DDR3_DQ[4] <> MtDdr:u_MtDdr.DDR3_DQ[4]
DDR3_DQ[5] <> MtDdr:u_MtDdr.DDR3_DQ[5]
DDR3_DQ[6] <> MtDdr:u_MtDdr.DDR3_DQ[6]
DDR3_DQ[7] <> MtDdr:u_MtDdr.DDR3_DQ[7]
DDR3_DQ[8] <> MtDdr:u_MtDdr.DDR3_DQ[8]
DDR3_DQ[9] <> MtDdr:u_MtDdr.DDR3_DQ[9]
DDR3_DQ[10] <> MtDdr:u_MtDdr.DDR3_DQ[10]
DDR3_DQ[11] <> MtDdr:u_MtDdr.DDR3_DQ[11]
DDR3_DQ[12] <> MtDdr:u_MtDdr.DDR3_DQ[12]
DDR3_DQ[13] <> MtDdr:u_MtDdr.DDR3_DQ[13]
DDR3_DQ[14] <> MtDdr:u_MtDdr.DDR3_DQ[14]
DDR3_DQ[15] <> MtDdr:u_MtDdr.DDR3_DQ[15]
DDR3_DQS_n[0] <> MtDdr:u_MtDdr.DDR3_DQS_n[0]
DDR3_DQS_n[1] <> MtDdr:u_MtDdr.DDR3_DQS_n[1]
DDR3_DQS_p[0] <> MtDdr:u_MtDdr.DDR3_DQS_p[0]
DDR3_DQS_p[1] <> MtDdr:u_MtDdr.DDR3_DQS_p[1]
DDR3_ODT[0] <= MtDdr:u_MtDdr.DDR3_ODT[0]
DDR3_RAS_n[0] <= MtDdr:u_MtDdr.DDR3_RAS_n[0]
DDR3_RESET_n <= MtDdr:u_MtDdr.DDR3_RESET_n
DDR3_WE_n[0] <= MtDdr:u_MtDdr.DDR3_WE_n[0]
HDMI_TX_INT => HDMI:u_HDMI.HDMI_TX_INT
HDMI_TX_INT => LED[3].DATAIN
HDMI_I2C_SCL <= HDMI:u_HDMI.HDMI_I2C_SCL
HDMI_I2C_SDA <> HDMI:u_HDMI.HDMI_I2C_SDA
HDMI_TX_CLK <= HDMI:u_HDMI.HDMI_TX_CLK
HDMI_TX_D[0] <= HDMI:u_HDMI.HDMI_TX_D[0]
HDMI_TX_D[1] <= HDMI:u_HDMI.HDMI_TX_D[1]
HDMI_TX_D[2] <= HDMI:u_HDMI.HDMI_TX_D[2]
HDMI_TX_D[3] <= HDMI:u_HDMI.HDMI_TX_D[3]
HDMI_TX_D[4] <= HDMI:u_HDMI.HDMI_TX_D[4]
HDMI_TX_D[5] <= HDMI:u_HDMI.HDMI_TX_D[5]
HDMI_TX_D[6] <= HDMI:u_HDMI.HDMI_TX_D[6]
HDMI_TX_D[7] <= HDMI:u_HDMI.HDMI_TX_D[7]
HDMI_TX_D[8] <= HDMI:u_HDMI.HDMI_TX_D[8]
HDMI_TX_D[9] <= HDMI:u_HDMI.HDMI_TX_D[9]
HDMI_TX_D[10] <= HDMI:u_HDMI.HDMI_TX_D[10]
HDMI_TX_D[11] <= HDMI:u_HDMI.HDMI_TX_D[11]
HDMI_TX_D[12] <= HDMI:u_HDMI.HDMI_TX_D[12]
HDMI_TX_D[13] <= HDMI:u_HDMI.HDMI_TX_D[13]
HDMI_TX_D[14] <= HDMI:u_HDMI.HDMI_TX_D[14]
HDMI_TX_D[15] <= HDMI:u_HDMI.HDMI_TX_D[15]
HDMI_TX_D[16] <= HDMI:u_HDMI.HDMI_TX_D[16]
HDMI_TX_D[17] <= HDMI:u_HDMI.HDMI_TX_D[17]
HDMI_TX_D[18] <= HDMI:u_HDMI.HDMI_TX_D[18]
HDMI_TX_D[19] <= HDMI:u_HDMI.HDMI_TX_D[19]
HDMI_TX_D[20] <= HDMI:u_HDMI.HDMI_TX_D[20]
HDMI_TX_D[21] <= HDMI:u_HDMI.HDMI_TX_D[21]
HDMI_TX_D[22] <= HDMI:u_HDMI.HDMI_TX_D[22]
HDMI_TX_D[23] <= HDMI:u_HDMI.HDMI_TX_D[23]
HDMI_TX_DE <= HDMI:u_HDMI.HDMI_TX_DE
HDMI_TX_HS <= HDMI:u_HDMI.HDMI_TX_HS
HDMI_TX_VS <= HDMI:u_HDMI.HDMI_TX_VS
RxSerData => RxSerial:u_RxSerial.SerDataIn
RESERVED[0] => ~NO_FANOUT~
RESERVED[1] => ~NO_FANOUT~
Button => ~NO_FANOUT~
LED[0] <= HDMI:u_HDMI.HDMIStatus[0]
LED[1] <= HDMI:u_HDMI.HDMIStatus[1]
LED[2] <= HDMI:u_HDMI.HDMIBusy
LED[3] <= HDMI_TX_INT.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= MtDdr:u_MtDdr.MemInitDone
LED[5] <= <VCC>
LED[6] <= <VCC>
LED[7] <= <VCC>
DipSwitch[0] => rDipSw[0].DATAIN
DipSwitch[1] => rDipSw[1].DATAIN


|Question2|PLL50:u_PLL50
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Question2|PLL50:u_PLL50|altpll:altpll_component
inclk[0] => PLL50_altpll:auto_generated.inclk[0]
inclk[1] => PLL50_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL50_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL50_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Question2|PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Question2|RxSerial:u_RxSerial
RstB => rRxFfWrEn.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rBuadCnt.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rRxFfWrData.OUTPUTSELECT
RstB => rDataCnt.OUTPUTSELECT
RstB => rDataCnt.OUTPUTSELECT
RstB => rDataCnt.OUTPUTSELECT
RstB => rDataCnt.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
Clk => rRxFfWrData[1].CLK
Clk => rRxFfWrData[2].CLK
Clk => rRxFfWrData[3].CLK
Clk => rRxFfWrData[4].CLK
Clk => rRxFfWrData[5].CLK
Clk => rRxFfWrData[6].CLK
Clk => rRxFfWrData[7].CLK
Clk => rRxFfWrData[8].CLK
Clk => rRxFfWrEn.CLK
Clk => rDataCnt[0].CLK
Clk => rDataCnt[1].CLK
Clk => rDataCnt[2].CLK
Clk => rDataCnt[3].CLK
Clk => rBuadCnt[0].CLK
Clk => rBuadCnt[1].CLK
Clk => rBuadCnt[2].CLK
Clk => rBuadCnt[3].CLK
Clk => rBuadCnt[4].CLK
Clk => rBuadCnt[5].CLK
Clk => rBuadCnt[6].CLK
Clk => rBuadCnt[7].CLK
Clk => rBuadCnt[8].CLK
Clk => rBuadCnt[9].CLK
Clk => rSerDataIn.CLK
Clk => rState~1.DATAIN
SerDataIn => rState.DATAB
SerDataIn => rState.DATAA
SerDataIn => rSerDataIn.DATAIN
SerDataIn => rState.DATAB
SerDataIn => Selector1.IN1
SerDataIn => Selector0.IN1
RxFfFull => u_rRxFfWrEn.IN0
RxFfWrData[0] <= rRxFfWrData[1].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[1] <= rRxFfWrData[2].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[2] <= rRxFfWrData[3].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[3] <= rRxFfWrData[4].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[4] <= rRxFfWrData[5].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[5] <= rRxFfWrData[6].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[6] <= rRxFfWrData[7].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[7] <= rRxFfWrData[8].DB_MAX_OUTPUT_PORT_TYPE
RxFfWrEn <= rRxFfWrEn.DB_MAX_OUTPUT_PORT_TYPE


|Question2|BitMapPatt:u_BitMapPatt
RstB => rState.OUTPUTSELECT
RstB => rBmpFfWrEn.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBmpFfWrData.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rBodyCnt.OUTPUTSELECT
RstB => rRgbWrCnt.OUTPUTSELECT
RstB => rRgbWrCnt.OUTPUTSELECT
RstB => rHeaderCnt.OUTPUTSELECT
RstB => rHeaderCnt.OUTPUTSELECT
RstB => rHeaderCnt.OUTPUTSELECT
RstB => rHeaderCnt.OUTPUTSELECT
RstB => rHeaderCnt.OUTPUTSELECT
RstB => rHeaderCnt.OUTPUTSELECT
Clk => rBodyCnt[0].CLK
Clk => rBodyCnt[1].CLK
Clk => rBodyCnt[2].CLK
Clk => rBodyCnt[3].CLK
Clk => rBodyCnt[4].CLK
Clk => rBodyCnt[5].CLK
Clk => rBodyCnt[6].CLK
Clk => rBodyCnt[7].CLK
Clk => rBodyCnt[8].CLK
Clk => rBodyCnt[9].CLK
Clk => rBodyCnt[10].CLK
Clk => rBodyCnt[11].CLK
Clk => rBodyCnt[12].CLK
Clk => rBodyCnt[13].CLK
Clk => rBodyCnt[14].CLK
Clk => rBodyCnt[15].CLK
Clk => rBodyCnt[16].CLK
Clk => rBodyCnt[17].CLK
Clk => rBodyCnt[18].CLK
Clk => rBodyCnt[19].CLK
Clk => rHeaderCnt[0].CLK
Clk => rHeaderCnt[1].CLK
Clk => rHeaderCnt[2].CLK
Clk => rHeaderCnt[3].CLK
Clk => rHeaderCnt[4].CLK
Clk => rHeaderCnt[5].CLK
Clk => rBmpFfWrData[0].CLK
Clk => rBmpFfWrData[1].CLK
Clk => rBmpFfWrData[2].CLK
Clk => rBmpFfWrData[3].CLK
Clk => rBmpFfWrData[4].CLK
Clk => rBmpFfWrData[5].CLK
Clk => rBmpFfWrData[6].CLK
Clk => rBmpFfWrData[7].CLK
Clk => rBmpFfWrData[8].CLK
Clk => rBmpFfWrData[9].CLK
Clk => rBmpFfWrData[10].CLK
Clk => rBmpFfWrData[11].CLK
Clk => rBmpFfWrData[12].CLK
Clk => rBmpFfWrData[13].CLK
Clk => rBmpFfWrData[14].CLK
Clk => rBmpFfWrData[15].CLK
Clk => rBmpFfWrData[16].CLK
Clk => rBmpFfWrData[17].CLK
Clk => rBmpFfWrData[18].CLK
Clk => rBmpFfWrData[19].CLK
Clk => rBmpFfWrData[20].CLK
Clk => rBmpFfWrData[21].CLK
Clk => rBmpFfWrData[22].CLK
Clk => rBmpFfWrData[23].CLK
Clk => rBmpFfWrEn.CLK
Clk => rRgbWrCnt[0].CLK
Clk => rRgbWrCnt[1].CLK
Clk => rState.CLK
BmpFfWrData[0] <= rBmpFfWrData[0].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[1] <= rBmpFfWrData[1].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[2] <= rBmpFfWrData[2].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[3] <= rBmpFfWrData[3].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[4] <= rBmpFfWrData[4].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[5] <= rBmpFfWrData[5].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[6] <= rBmpFfWrData[6].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[7] <= rBmpFfWrData[7].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[8] <= rBmpFfWrData[8].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[9] <= rBmpFfWrData[9].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[10] <= rBmpFfWrData[10].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[11] <= rBmpFfWrData[11].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[12] <= rBmpFfWrData[12].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[13] <= rBmpFfWrData[13].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[14] <= rBmpFfWrData[14].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[15] <= rBmpFfWrData[15].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[16] <= rBmpFfWrData[16].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[17] <= rBmpFfWrData[17].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[18] <= rBmpFfWrData[18].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[19] <= rBmpFfWrData[19].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[20] <= rBmpFfWrData[20].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[21] <= rBmpFfWrData[21].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[22] <= rBmpFfWrData[22].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrData[23] <= rBmpFfWrData[23].DB_MAX_OUTPUT_PORT_TYPE
BmpFfWrEn <= rBmpFfWrEn.DB_MAX_OUTPUT_PORT_TYPE
RxFfWrData[0] => rBmpFfWrData.DATAB
RxFfWrData[1] => rBmpFfWrData.DATAB
RxFfWrData[2] => rBmpFfWrData.DATAB
RxFfWrData[3] => rBmpFfWrData.DATAB
RxFfWrData[4] => rBmpFfWrData.DATAB
RxFfWrData[5] => rBmpFfWrData.DATAB
RxFfWrData[6] => rBmpFfWrData.DATAB
RxFfWrData[7] => rBmpFfWrData.DATAB
RxFfWrEn => u_rState.IN1
RxFfWrEn => u_rState.IN1
RxFfWrEn => u_rRxFfWrData.IN1
RxFfWrEn => u_rHeaderCnt.IN1


|Question2|fifo256x32to64:u_T2UWrFf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[32] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[33] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[34] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[35] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[36] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[37] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[38] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[39] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[40] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[41] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[42] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[43] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[44] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[45] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[46] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[47] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[48] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[49] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[50] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[51] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[52] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[53] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[54] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[55] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[56] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[57] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[58] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[59] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[60] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[61] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[62] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[63] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_q9k1:auto_generated.aclr
data[0] => dcfifo_q9k1:auto_generated.data[0]
data[1] => dcfifo_q9k1:auto_generated.data[1]
data[2] => dcfifo_q9k1:auto_generated.data[2]
data[3] => dcfifo_q9k1:auto_generated.data[3]
data[4] => dcfifo_q9k1:auto_generated.data[4]
data[5] => dcfifo_q9k1:auto_generated.data[5]
data[6] => dcfifo_q9k1:auto_generated.data[6]
data[7] => dcfifo_q9k1:auto_generated.data[7]
data[8] => dcfifo_q9k1:auto_generated.data[8]
data[9] => dcfifo_q9k1:auto_generated.data[9]
data[10] => dcfifo_q9k1:auto_generated.data[10]
data[11] => dcfifo_q9k1:auto_generated.data[11]
data[12] => dcfifo_q9k1:auto_generated.data[12]
data[13] => dcfifo_q9k1:auto_generated.data[13]
data[14] => dcfifo_q9k1:auto_generated.data[14]
data[15] => dcfifo_q9k1:auto_generated.data[15]
data[16] => dcfifo_q9k1:auto_generated.data[16]
data[17] => dcfifo_q9k1:auto_generated.data[17]
data[18] => dcfifo_q9k1:auto_generated.data[18]
data[19] => dcfifo_q9k1:auto_generated.data[19]
data[20] => dcfifo_q9k1:auto_generated.data[20]
data[21] => dcfifo_q9k1:auto_generated.data[21]
data[22] => dcfifo_q9k1:auto_generated.data[22]
data[23] => dcfifo_q9k1:auto_generated.data[23]
data[24] => dcfifo_q9k1:auto_generated.data[24]
data[25] => dcfifo_q9k1:auto_generated.data[25]
data[26] => dcfifo_q9k1:auto_generated.data[26]
data[27] => dcfifo_q9k1:auto_generated.data[27]
data[28] => dcfifo_q9k1:auto_generated.data[28]
data[29] => dcfifo_q9k1:auto_generated.data[29]
data[30] => dcfifo_q9k1:auto_generated.data[30]
data[31] => dcfifo_q9k1:auto_generated.data[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_q9k1:auto_generated.q[0]
q[1] <= dcfifo_q9k1:auto_generated.q[1]
q[2] <= dcfifo_q9k1:auto_generated.q[2]
q[3] <= dcfifo_q9k1:auto_generated.q[3]
q[4] <= dcfifo_q9k1:auto_generated.q[4]
q[5] <= dcfifo_q9k1:auto_generated.q[5]
q[6] <= dcfifo_q9k1:auto_generated.q[6]
q[7] <= dcfifo_q9k1:auto_generated.q[7]
q[8] <= dcfifo_q9k1:auto_generated.q[8]
q[9] <= dcfifo_q9k1:auto_generated.q[9]
q[10] <= dcfifo_q9k1:auto_generated.q[10]
q[11] <= dcfifo_q9k1:auto_generated.q[11]
q[12] <= dcfifo_q9k1:auto_generated.q[12]
q[13] <= dcfifo_q9k1:auto_generated.q[13]
q[14] <= dcfifo_q9k1:auto_generated.q[14]
q[15] <= dcfifo_q9k1:auto_generated.q[15]
q[16] <= dcfifo_q9k1:auto_generated.q[16]
q[17] <= dcfifo_q9k1:auto_generated.q[17]
q[18] <= dcfifo_q9k1:auto_generated.q[18]
q[19] <= dcfifo_q9k1:auto_generated.q[19]
q[20] <= dcfifo_q9k1:auto_generated.q[20]
q[21] <= dcfifo_q9k1:auto_generated.q[21]
q[22] <= dcfifo_q9k1:auto_generated.q[22]
q[23] <= dcfifo_q9k1:auto_generated.q[23]
q[24] <= dcfifo_q9k1:auto_generated.q[24]
q[25] <= dcfifo_q9k1:auto_generated.q[25]
q[26] <= dcfifo_q9k1:auto_generated.q[26]
q[27] <= dcfifo_q9k1:auto_generated.q[27]
q[28] <= dcfifo_q9k1:auto_generated.q[28]
q[29] <= dcfifo_q9k1:auto_generated.q[29]
q[30] <= dcfifo_q9k1:auto_generated.q[30]
q[31] <= dcfifo_q9k1:auto_generated.q[31]
q[32] <= dcfifo_q9k1:auto_generated.q[32]
q[33] <= dcfifo_q9k1:auto_generated.q[33]
q[34] <= dcfifo_q9k1:auto_generated.q[34]
q[35] <= dcfifo_q9k1:auto_generated.q[35]
q[36] <= dcfifo_q9k1:auto_generated.q[36]
q[37] <= dcfifo_q9k1:auto_generated.q[37]
q[38] <= dcfifo_q9k1:auto_generated.q[38]
q[39] <= dcfifo_q9k1:auto_generated.q[39]
q[40] <= dcfifo_q9k1:auto_generated.q[40]
q[41] <= dcfifo_q9k1:auto_generated.q[41]
q[42] <= dcfifo_q9k1:auto_generated.q[42]
q[43] <= dcfifo_q9k1:auto_generated.q[43]
q[44] <= dcfifo_q9k1:auto_generated.q[44]
q[45] <= dcfifo_q9k1:auto_generated.q[45]
q[46] <= dcfifo_q9k1:auto_generated.q[46]
q[47] <= dcfifo_q9k1:auto_generated.q[47]
q[48] <= dcfifo_q9k1:auto_generated.q[48]
q[49] <= dcfifo_q9k1:auto_generated.q[49]
q[50] <= dcfifo_q9k1:auto_generated.q[50]
q[51] <= dcfifo_q9k1:auto_generated.q[51]
q[52] <= dcfifo_q9k1:auto_generated.q[52]
q[53] <= dcfifo_q9k1:auto_generated.q[53]
q[54] <= dcfifo_q9k1:auto_generated.q[54]
q[55] <= dcfifo_q9k1:auto_generated.q[55]
q[56] <= dcfifo_q9k1:auto_generated.q[56]
q[57] <= dcfifo_q9k1:auto_generated.q[57]
q[58] <= dcfifo_q9k1:auto_generated.q[58]
q[59] <= dcfifo_q9k1:auto_generated.q[59]
q[60] <= dcfifo_q9k1:auto_generated.q[60]
q[61] <= dcfifo_q9k1:auto_generated.q[61]
q[62] <= dcfifo_q9k1:auto_generated.q[62]
q[63] <= dcfifo_q9k1:auto_generated.q[63]
rdclk => dcfifo_q9k1:auto_generated.rdclk
rdempty <= dcfifo_q9k1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_q9k1:auto_generated.rdreq
rdusedw[0] <= dcfifo_q9k1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_q9k1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_q9k1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_q9k1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_q9k1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_q9k1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_q9k1:auto_generated.rdusedw[6]
wrclk => dcfifo_q9k1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_q9k1:auto_generated.wrfull
wrreq => dcfifo_q9k1:auto_generated.wrreq
wrusedw[0] <= dcfifo_q9k1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_q9k1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_q9k1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_q9k1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_q9k1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_q9k1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_q9k1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_q9k1:auto_generated.wrusedw[7]


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_iu21:fifo_ram.data_a[0]
data[1] => altsyncram_iu21:fifo_ram.data_a[1]
data[2] => altsyncram_iu21:fifo_ram.data_a[2]
data[3] => altsyncram_iu21:fifo_ram.data_a[3]
data[4] => altsyncram_iu21:fifo_ram.data_a[4]
data[5] => altsyncram_iu21:fifo_ram.data_a[5]
data[6] => altsyncram_iu21:fifo_ram.data_a[6]
data[7] => altsyncram_iu21:fifo_ram.data_a[7]
data[8] => altsyncram_iu21:fifo_ram.data_a[8]
data[9] => altsyncram_iu21:fifo_ram.data_a[9]
data[10] => altsyncram_iu21:fifo_ram.data_a[10]
data[11] => altsyncram_iu21:fifo_ram.data_a[11]
data[12] => altsyncram_iu21:fifo_ram.data_a[12]
data[13] => altsyncram_iu21:fifo_ram.data_a[13]
data[14] => altsyncram_iu21:fifo_ram.data_a[14]
data[15] => altsyncram_iu21:fifo_ram.data_a[15]
data[16] => altsyncram_iu21:fifo_ram.data_a[16]
data[17] => altsyncram_iu21:fifo_ram.data_a[17]
data[18] => altsyncram_iu21:fifo_ram.data_a[18]
data[19] => altsyncram_iu21:fifo_ram.data_a[19]
data[20] => altsyncram_iu21:fifo_ram.data_a[20]
data[21] => altsyncram_iu21:fifo_ram.data_a[21]
data[22] => altsyncram_iu21:fifo_ram.data_a[22]
data[23] => altsyncram_iu21:fifo_ram.data_a[23]
data[24] => altsyncram_iu21:fifo_ram.data_a[24]
data[25] => altsyncram_iu21:fifo_ram.data_a[25]
data[26] => altsyncram_iu21:fifo_ram.data_a[26]
data[27] => altsyncram_iu21:fifo_ram.data_a[27]
data[28] => altsyncram_iu21:fifo_ram.data_a[28]
data[29] => altsyncram_iu21:fifo_ram.data_a[29]
data[30] => altsyncram_iu21:fifo_ram.data_a[30]
data[31] => altsyncram_iu21:fifo_ram.data_a[31]
q[0] <= altsyncram_iu21:fifo_ram.q_b[0]
q[1] <= altsyncram_iu21:fifo_ram.q_b[1]
q[2] <= altsyncram_iu21:fifo_ram.q_b[2]
q[3] <= altsyncram_iu21:fifo_ram.q_b[3]
q[4] <= altsyncram_iu21:fifo_ram.q_b[4]
q[5] <= altsyncram_iu21:fifo_ram.q_b[5]
q[6] <= altsyncram_iu21:fifo_ram.q_b[6]
q[7] <= altsyncram_iu21:fifo_ram.q_b[7]
q[8] <= altsyncram_iu21:fifo_ram.q_b[8]
q[9] <= altsyncram_iu21:fifo_ram.q_b[9]
q[10] <= altsyncram_iu21:fifo_ram.q_b[10]
q[11] <= altsyncram_iu21:fifo_ram.q_b[11]
q[12] <= altsyncram_iu21:fifo_ram.q_b[12]
q[13] <= altsyncram_iu21:fifo_ram.q_b[13]
q[14] <= altsyncram_iu21:fifo_ram.q_b[14]
q[15] <= altsyncram_iu21:fifo_ram.q_b[15]
q[16] <= altsyncram_iu21:fifo_ram.q_b[16]
q[17] <= altsyncram_iu21:fifo_ram.q_b[17]
q[18] <= altsyncram_iu21:fifo_ram.q_b[18]
q[19] <= altsyncram_iu21:fifo_ram.q_b[19]
q[20] <= altsyncram_iu21:fifo_ram.q_b[20]
q[21] <= altsyncram_iu21:fifo_ram.q_b[21]
q[22] <= altsyncram_iu21:fifo_ram.q_b[22]
q[23] <= altsyncram_iu21:fifo_ram.q_b[23]
q[24] <= altsyncram_iu21:fifo_ram.q_b[24]
q[25] <= altsyncram_iu21:fifo_ram.q_b[25]
q[26] <= altsyncram_iu21:fifo_ram.q_b[26]
q[27] <= altsyncram_iu21:fifo_ram.q_b[27]
q[28] <= altsyncram_iu21:fifo_ram.q_b[28]
q[29] <= altsyncram_iu21:fifo_ram.q_b[29]
q[30] <= altsyncram_iu21:fifo_ram.q_b[30]
q[31] <= altsyncram_iu21:fifo_ram.q_b[31]
q[32] <= altsyncram_iu21:fifo_ram.q_b[32]
q[33] <= altsyncram_iu21:fifo_ram.q_b[33]
q[34] <= altsyncram_iu21:fifo_ram.q_b[34]
q[35] <= altsyncram_iu21:fifo_ram.q_b[35]
q[36] <= altsyncram_iu21:fifo_ram.q_b[36]
q[37] <= altsyncram_iu21:fifo_ram.q_b[37]
q[38] <= altsyncram_iu21:fifo_ram.q_b[38]
q[39] <= altsyncram_iu21:fifo_ram.q_b[39]
q[40] <= altsyncram_iu21:fifo_ram.q_b[40]
q[41] <= altsyncram_iu21:fifo_ram.q_b[41]
q[42] <= altsyncram_iu21:fifo_ram.q_b[42]
q[43] <= altsyncram_iu21:fifo_ram.q_b[43]
q[44] <= altsyncram_iu21:fifo_ram.q_b[44]
q[45] <= altsyncram_iu21:fifo_ram.q_b[45]
q[46] <= altsyncram_iu21:fifo_ram.q_b[46]
q[47] <= altsyncram_iu21:fifo_ram.q_b[47]
q[48] <= altsyncram_iu21:fifo_ram.q_b[48]
q[49] <= altsyncram_iu21:fifo_ram.q_b[49]
q[50] <= altsyncram_iu21:fifo_ram.q_b[50]
q[51] <= altsyncram_iu21:fifo_ram.q_b[51]
q[52] <= altsyncram_iu21:fifo_ram.q_b[52]
q[53] <= altsyncram_iu21:fifo_ram.q_b[53]
q[54] <= altsyncram_iu21:fifo_ram.q_b[54]
q[55] <= altsyncram_iu21:fifo_ram.q_b[55]
q[56] <= altsyncram_iu21:fifo_ram.q_b[56]
q[57] <= altsyncram_iu21:fifo_ram.q_b[57]
q[58] <= altsyncram_iu21:fifo_ram.q_b[58]
q[59] <= altsyncram_iu21:fifo_ram.q_b[59]
q[60] <= altsyncram_iu21:fifo_ram.q_b[60]
q[61] <= altsyncram_iu21:fifo_ram.q_b[61]
q[62] <= altsyncram_iu21:fifo_ram.q_b[62]
q[63] <= altsyncram_iu21:fifo_ram.q_b[63]
rdclk => a_graycounter_ig6:rdptr_g1p.clock
rdclk => altsyncram_iu21:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_fd9:rs_brp.clock
rdclk => dffpipe_fd9:rs_bwp.clock
rdclk => alt_synch_pipe_vnl:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_dub:wrptr_g1p.clock
wrclk => altsyncram_iu21:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_fd9:ws_brp.clock
wrclk => dffpipe_hd9:ws_bwp.clock
wrclk => alt_synch_pipe_0ol:ws_dgrp.clock
wrclk => cntr_red:cntr_b.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_gray2bin_jra:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_gray2bin_jra:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_gray2bin_jra:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_graycounter_ig6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|a_graycounter_dub:wrptr_g1p
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|altsyncram_iu21:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a0.PORTBDATAOUT1
q_b[33] <= ram_block11a1.PORTBDATAOUT1
q_b[34] <= ram_block11a2.PORTBDATAOUT1
q_b[35] <= ram_block11a3.PORTBDATAOUT1
q_b[36] <= ram_block11a4.PORTBDATAOUT1
q_b[37] <= ram_block11a5.PORTBDATAOUT1
q_b[38] <= ram_block11a6.PORTBDATAOUT1
q_b[39] <= ram_block11a7.PORTBDATAOUT1
q_b[40] <= ram_block11a8.PORTBDATAOUT1
q_b[41] <= ram_block11a9.PORTBDATAOUT1
q_b[42] <= ram_block11a10.PORTBDATAOUT1
q_b[43] <= ram_block11a11.PORTBDATAOUT1
q_b[44] <= ram_block11a12.PORTBDATAOUT1
q_b[45] <= ram_block11a13.PORTBDATAOUT1
q_b[46] <= ram_block11a14.PORTBDATAOUT1
q_b[47] <= ram_block11a15.PORTBDATAOUT1
q_b[48] <= ram_block11a16.PORTBDATAOUT1
q_b[49] <= ram_block11a17.PORTBDATAOUT1
q_b[50] <= ram_block11a18.PORTBDATAOUT1
q_b[51] <= ram_block11a19.PORTBDATAOUT1
q_b[52] <= ram_block11a20.PORTBDATAOUT1
q_b[53] <= ram_block11a21.PORTBDATAOUT1
q_b[54] <= ram_block11a22.PORTBDATAOUT1
q_b[55] <= ram_block11a23.PORTBDATAOUT1
q_b[56] <= ram_block11a24.PORTBDATAOUT1
q_b[57] <= ram_block11a25.PORTBDATAOUT1
q_b[58] <= ram_block11a26.PORTBDATAOUT1
q_b[59] <= ram_block11a27.PORTBDATAOUT1
q_b[60] <= ram_block11a28.PORTBDATAOUT1
q_b[61] <= ram_block11a29.PORTBDATAOUT1
q_b[62] <= ram_block11a30.PORTBDATAOUT1
q_b[63] <= ram_block11a31.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_fd9:rs_brp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_fd9:rs_bwp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_vnl:rs_dgwp
clock => dffpipe_gd9:dffpipe15.clock
clrn => dffpipe_gd9:dffpipe15.clrn
d[0] => dffpipe_gd9:dffpipe15.d[0]
d[1] => dffpipe_gd9:dffpipe15.d[1]
d[2] => dffpipe_gd9:dffpipe15.d[2]
d[3] => dffpipe_gd9:dffpipe15.d[3]
d[4] => dffpipe_gd9:dffpipe15.d[4]
d[5] => dffpipe_gd9:dffpipe15.d[5]
d[6] => dffpipe_gd9:dffpipe15.d[6]
d[7] => dffpipe_gd9:dffpipe15.d[7]
q[0] <= dffpipe_gd9:dffpipe15.q[0]
q[1] <= dffpipe_gd9:dffpipe15.q[1]
q[2] <= dffpipe_gd9:dffpipe15.q[2]
q[3] <= dffpipe_gd9:dffpipe15.q[3]
q[4] <= dffpipe_gd9:dffpipe15.q[4]
q[5] <= dffpipe_gd9:dffpipe15.q[5]
q[6] <= dffpipe_gd9:dffpipe15.q[6]
q[7] <= dffpipe_gd9:dffpipe15.q[7]


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_fd9:ws_brp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|dffpipe_hd9:ws_bwp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
clock => dffpipe_id9:dffpipe19.clock
clrn => dffpipe_id9:dffpipe19.clrn
d[0] => dffpipe_id9:dffpipe19.d[0]
d[1] => dffpipe_id9:dffpipe19.d[1]
d[2] => dffpipe_id9:dffpipe19.d[2]
d[3] => dffpipe_id9:dffpipe19.d[3]
d[4] => dffpipe_id9:dffpipe19.d[4]
d[5] => dffpipe_id9:dffpipe19.d[5]
d[6] => dffpipe_id9:dffpipe19.d[6]
d[7] => dffpipe_id9:dffpipe19.d[7]
q[0] <= dffpipe_id9:dffpipe19.q[0]
q[1] <= dffpipe_id9:dffpipe19.q[1]
q[2] <= dffpipe_id9:dffpipe19.q[2]
q[3] <= dffpipe_id9:dffpipe19.q[3]
q[4] <= dffpipe_id9:dffpipe19.q[4]
q[5] <= dffpipe_id9:dffpipe19.q[5]
q[6] <= dffpipe_id9:dffpipe19.q[6]
q[7] <= dffpipe_id9:dffpipe19.q[7]


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Question2|fifo256x32to64:u_T2UWrFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9k1:auto_generated|cntr_red:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|UserWrDdr:u_UserWrDdr
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrAddr.OUTPUTSELECT
RstB => rMtDdrWrReq.OUTPUTSELECT
RstB => rMtDdrWrReq.OUTPUTSELECT
Clk => rMtDdrWrAddr[7].CLK
Clk => rMtDdrWrAddr[8].CLK
Clk => rMtDdrWrAddr[9].CLK
Clk => rMtDdrWrAddr[10].CLK
Clk => rMtDdrWrAddr[11].CLK
Clk => rMtDdrWrAddr[12].CLK
Clk => rMtDdrWrAddr[13].CLK
Clk => rMtDdrWrAddr[14].CLK
Clk => rMtDdrWrAddr[15].CLK
Clk => rMtDdrWrAddr[16].CLK
Clk => rMtDdrWrAddr[17].CLK
Clk => rMtDdrWrAddr[18].CLK
Clk => rMtDdrWrAddr[19].CLK
Clk => rMtDdrWrAddr[20].CLK
Clk => rMtDdrWrAddr[21].CLK
Clk => rMtDdrWrAddr[22].CLK
Clk => rMtDdrWrAddr[23].CLK
Clk => rMtDdrWrAddr[24].CLK
Clk => rMtDdrWrAddr[25].CLK
Clk => rMtDdrWrAddr[26].CLK
Clk => rMtDdrWrAddr[27].CLK
Clk => rMtDdrWrAddr[28].CLK
Clk => rMtDdrWrReq[0].CLK
Clk => rMtDdrWrReq[1].CLK
MemInitDone => ~NO_FANOUT~
MtDdrWrReq <= rMtDdrWrReq[0].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrBusy => rMtDdrWrReq.DATAA
MtDdrWrAddr[7] <= rMtDdrWrAddr[7].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[8] <= rMtDdrWrAddr[8].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[9] <= rMtDdrWrAddr[9].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[10] <= rMtDdrWrAddr[10].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[11] <= rMtDdrWrAddr[11].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[12] <= rMtDdrWrAddr[12].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[13] <= rMtDdrWrAddr[13].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[14] <= rMtDdrWrAddr[14].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[15] <= rMtDdrWrAddr[15].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[16] <= rMtDdrWrAddr[16].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[17] <= rMtDdrWrAddr[17].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[18] <= rMtDdrWrAddr[18].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[19] <= rMtDdrWrAddr[19].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[20] <= rMtDdrWrAddr[20].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[21] <= rMtDdrWrAddr[21].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[22] <= rMtDdrWrAddr[22].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[23] <= rMtDdrWrAddr[23].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[24] <= rMtDdrWrAddr[24].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[25] <= rMtDdrWrAddr[25].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[26] <= rMtDdrWrAddr[26].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[27] <= rMtDdrWrAddr[27].DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[28] <= rMtDdrWrAddr[28].DB_MAX_OUTPUT_PORT_TYPE
T2UWrFfRdEn <= UWr2DFfRdEn.DB_MAX_OUTPUT_PORT_TYPE
T2UWrFfRdData[0] => UWr2DFfRdData[0].DATAIN
T2UWrFfRdData[1] => UWr2DFfRdData[1].DATAIN
T2UWrFfRdData[2] => UWr2DFfRdData[2].DATAIN
T2UWrFfRdData[3] => UWr2DFfRdData[3].DATAIN
T2UWrFfRdData[4] => UWr2DFfRdData[4].DATAIN
T2UWrFfRdData[5] => UWr2DFfRdData[5].DATAIN
T2UWrFfRdData[6] => UWr2DFfRdData[6].DATAIN
T2UWrFfRdData[7] => UWr2DFfRdData[7].DATAIN
T2UWrFfRdData[8] => UWr2DFfRdData[8].DATAIN
T2UWrFfRdData[9] => UWr2DFfRdData[9].DATAIN
T2UWrFfRdData[10] => UWr2DFfRdData[10].DATAIN
T2UWrFfRdData[11] => UWr2DFfRdData[11].DATAIN
T2UWrFfRdData[12] => UWr2DFfRdData[12].DATAIN
T2UWrFfRdData[13] => UWr2DFfRdData[13].DATAIN
T2UWrFfRdData[14] => UWr2DFfRdData[14].DATAIN
T2UWrFfRdData[15] => UWr2DFfRdData[15].DATAIN
T2UWrFfRdData[16] => UWr2DFfRdData[16].DATAIN
T2UWrFfRdData[17] => UWr2DFfRdData[17].DATAIN
T2UWrFfRdData[18] => UWr2DFfRdData[18].DATAIN
T2UWrFfRdData[19] => UWr2DFfRdData[19].DATAIN
T2UWrFfRdData[20] => UWr2DFfRdData[20].DATAIN
T2UWrFfRdData[21] => UWr2DFfRdData[21].DATAIN
T2UWrFfRdData[22] => UWr2DFfRdData[22].DATAIN
T2UWrFfRdData[23] => UWr2DFfRdData[23].DATAIN
T2UWrFfRdData[24] => UWr2DFfRdData[24].DATAIN
T2UWrFfRdData[25] => UWr2DFfRdData[25].DATAIN
T2UWrFfRdData[26] => UWr2DFfRdData[26].DATAIN
T2UWrFfRdData[27] => UWr2DFfRdData[27].DATAIN
T2UWrFfRdData[28] => UWr2DFfRdData[28].DATAIN
T2UWrFfRdData[29] => UWr2DFfRdData[29].DATAIN
T2UWrFfRdData[30] => UWr2DFfRdData[30].DATAIN
T2UWrFfRdData[31] => UWr2DFfRdData[31].DATAIN
T2UWrFfRdData[32] => UWr2DFfRdData[32].DATAIN
T2UWrFfRdData[33] => UWr2DFfRdData[33].DATAIN
T2UWrFfRdData[34] => UWr2DFfRdData[34].DATAIN
T2UWrFfRdData[35] => UWr2DFfRdData[35].DATAIN
T2UWrFfRdData[36] => UWr2DFfRdData[36].DATAIN
T2UWrFfRdData[37] => UWr2DFfRdData[37].DATAIN
T2UWrFfRdData[38] => UWr2DFfRdData[38].DATAIN
T2UWrFfRdData[39] => UWr2DFfRdData[39].DATAIN
T2UWrFfRdData[40] => UWr2DFfRdData[40].DATAIN
T2UWrFfRdData[41] => UWr2DFfRdData[41].DATAIN
T2UWrFfRdData[42] => UWr2DFfRdData[42].DATAIN
T2UWrFfRdData[43] => UWr2DFfRdData[43].DATAIN
T2UWrFfRdData[44] => UWr2DFfRdData[44].DATAIN
T2UWrFfRdData[45] => UWr2DFfRdData[45].DATAIN
T2UWrFfRdData[46] => UWr2DFfRdData[46].DATAIN
T2UWrFfRdData[47] => UWr2DFfRdData[47].DATAIN
T2UWrFfRdData[48] => UWr2DFfRdData[48].DATAIN
T2UWrFfRdData[49] => UWr2DFfRdData[49].DATAIN
T2UWrFfRdData[50] => UWr2DFfRdData[50].DATAIN
T2UWrFfRdData[51] => UWr2DFfRdData[51].DATAIN
T2UWrFfRdData[52] => UWr2DFfRdData[52].DATAIN
T2UWrFfRdData[53] => UWr2DFfRdData[53].DATAIN
T2UWrFfRdData[54] => UWr2DFfRdData[54].DATAIN
T2UWrFfRdData[55] => UWr2DFfRdData[55].DATAIN
T2UWrFfRdData[56] => UWr2DFfRdData[56].DATAIN
T2UWrFfRdData[57] => UWr2DFfRdData[57].DATAIN
T2UWrFfRdData[58] => UWr2DFfRdData[58].DATAIN
T2UWrFfRdData[59] => UWr2DFfRdData[59].DATAIN
T2UWrFfRdData[60] => UWr2DFfRdData[60].DATAIN
T2UWrFfRdData[61] => UWr2DFfRdData[61].DATAIN
T2UWrFfRdData[62] => UWr2DFfRdData[62].DATAIN
T2UWrFfRdData[63] => UWr2DFfRdData[63].DATAIN
T2UWrFfRdCnt[0] => UWr2DFfRdCnt[0].DATAIN
T2UWrFfRdCnt[1] => UWr2DFfRdCnt[1].DATAIN
T2UWrFfRdCnt[2] => UWr2DFfRdCnt[2].DATAIN
T2UWrFfRdCnt[3] => UWr2DFfRdCnt[3].DATAIN
T2UWrFfRdCnt[4] => UWr2DFfRdCnt[4].DATAIN
T2UWrFfRdCnt[5] => UWr2DFfRdCnt[5].DATAIN
T2UWrFfRdCnt[6] => UWr2DFfRdCnt[6].DATAIN
T2UWrFfRdCnt[7] => UWr2DFfRdCnt[7].DATAIN
T2UWrFfRdCnt[8] => UWr2DFfRdCnt[8].DATAIN
T2UWrFfRdCnt[9] => UWr2DFfRdCnt[9].DATAIN
T2UWrFfRdCnt[10] => UWr2DFfRdCnt[10].DATAIN
T2UWrFfRdCnt[11] => UWr2DFfRdCnt[11].DATAIN
T2UWrFfRdCnt[12] => UWr2DFfRdCnt[12].DATAIN
T2UWrFfRdCnt[13] => UWr2DFfRdCnt[13].DATAIN
T2UWrFfRdCnt[14] => UWr2DFfRdCnt[14].DATAIN
T2UWrFfRdCnt[15] => UWr2DFfRdCnt[15].DATAIN
UWr2DFfRdEn => T2UWrFfRdEn.DATAIN
UWr2DFfRdData[0] <= T2UWrFfRdData[0].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[1] <= T2UWrFfRdData[1].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[2] <= T2UWrFfRdData[2].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[3] <= T2UWrFfRdData[3].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[4] <= T2UWrFfRdData[4].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[5] <= T2UWrFfRdData[5].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[6] <= T2UWrFfRdData[6].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[7] <= T2UWrFfRdData[7].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[8] <= T2UWrFfRdData[8].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[9] <= T2UWrFfRdData[9].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[10] <= T2UWrFfRdData[10].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[11] <= T2UWrFfRdData[11].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[12] <= T2UWrFfRdData[12].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[13] <= T2UWrFfRdData[13].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[14] <= T2UWrFfRdData[14].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[15] <= T2UWrFfRdData[15].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[16] <= T2UWrFfRdData[16].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[17] <= T2UWrFfRdData[17].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[18] <= T2UWrFfRdData[18].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[19] <= T2UWrFfRdData[19].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[20] <= T2UWrFfRdData[20].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[21] <= T2UWrFfRdData[21].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[22] <= T2UWrFfRdData[22].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[23] <= T2UWrFfRdData[23].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[24] <= T2UWrFfRdData[24].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[25] <= T2UWrFfRdData[25].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[26] <= T2UWrFfRdData[26].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[27] <= T2UWrFfRdData[27].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[28] <= T2UWrFfRdData[28].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[29] <= T2UWrFfRdData[29].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[30] <= T2UWrFfRdData[30].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[31] <= T2UWrFfRdData[31].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[32] <= T2UWrFfRdData[32].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[33] <= T2UWrFfRdData[33].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[34] <= T2UWrFfRdData[34].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[35] <= T2UWrFfRdData[35].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[36] <= T2UWrFfRdData[36].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[37] <= T2UWrFfRdData[37].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[38] <= T2UWrFfRdData[38].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[39] <= T2UWrFfRdData[39].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[40] <= T2UWrFfRdData[40].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[41] <= T2UWrFfRdData[41].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[42] <= T2UWrFfRdData[42].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[43] <= T2UWrFfRdData[43].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[44] <= T2UWrFfRdData[44].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[45] <= T2UWrFfRdData[45].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[46] <= T2UWrFfRdData[46].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[47] <= T2UWrFfRdData[47].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[48] <= T2UWrFfRdData[48].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[49] <= T2UWrFfRdData[49].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[50] <= T2UWrFfRdData[50].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[51] <= T2UWrFfRdData[51].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[52] <= T2UWrFfRdData[52].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[53] <= T2UWrFfRdData[53].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[54] <= T2UWrFfRdData[54].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[55] <= T2UWrFfRdData[55].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[56] <= T2UWrFfRdData[56].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[57] <= T2UWrFfRdData[57].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[58] <= T2UWrFfRdData[58].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[59] <= T2UWrFfRdData[59].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[60] <= T2UWrFfRdData[60].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[61] <= T2UWrFfRdData[61].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[62] <= T2UWrFfRdData[62].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdData[63] <= T2UWrFfRdData[63].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[0] <= T2UWrFfRdCnt[0].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[1] <= T2UWrFfRdCnt[1].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[2] <= T2UWrFfRdCnt[2].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[3] <= T2UWrFfRdCnt[3].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[4] <= T2UWrFfRdCnt[4].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[5] <= T2UWrFfRdCnt[5].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[6] <= T2UWrFfRdCnt[6].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[7] <= T2UWrFfRdCnt[7].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[8] <= T2UWrFfRdCnt[8].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[9] <= T2UWrFfRdCnt[9].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[10] <= T2UWrFfRdCnt[10].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[11] <= T2UWrFfRdCnt[11].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[12] <= T2UWrFfRdCnt[12].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[13] <= T2UWrFfRdCnt[13].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[14] <= T2UWrFfRdCnt[14].DB_MAX_OUTPUT_PORT_TYPE
UWr2DFfRdCnt[15] <= T2UWrFfRdCnt[15].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr
UserRstB => ddr3_qsys:u_ddr3_qsys.reset_reset_n
UserRstB => rMemRstB[0].DATAIN
UserRstB => MtDdrWr:u_MtDdrWr.RstB
UserRstB => MtDdrRd:u_MtDdrRd.RstB
UserClk => ddr3_qsys:u_ddr3_qsys.clk_clk
UserClk => MtDdrWr:u_MtDdrWr.Clk
UserClk => MtDdrRd:u_MtDdrRd.Clk
MemInitDone <= ddr3_qsys:u_ddr3_qsys.mem_status_local_init_done
MtDdrWrReq => MtDdrWr:u_MtDdrWr.MtDdrWrReq
MtDdrWrBusy <= MtDdrWr:u_MtDdrWr.MtDdrWrBusy
MtDdrWrAddr[7] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[7]
MtDdrWrAddr[8] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[8]
MtDdrWrAddr[9] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[9]
MtDdrWrAddr[10] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[10]
MtDdrWrAddr[11] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[11]
MtDdrWrAddr[12] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[12]
MtDdrWrAddr[13] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[13]
MtDdrWrAddr[14] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[14]
MtDdrWrAddr[15] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[15]
MtDdrWrAddr[16] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[16]
MtDdrWrAddr[17] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[17]
MtDdrWrAddr[18] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[18]
MtDdrWrAddr[19] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[19]
MtDdrWrAddr[20] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[20]
MtDdrWrAddr[21] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[21]
MtDdrWrAddr[22] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[22]
MtDdrWrAddr[23] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[23]
MtDdrWrAddr[24] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[24]
MtDdrWrAddr[25] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[25]
MtDdrWrAddr[26] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[26]
MtDdrWrAddr[27] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[27]
MtDdrWrAddr[28] => MtDdrWr:u_MtDdrWr.MtDdrWrAddr[28]
WrFfRdEn <= MtDdrWr:u_MtDdrWr.WrFfRdEn
WrFfRdData[0] => MtDdrWr:u_MtDdrWr.WrFfRdData[0]
WrFfRdData[1] => MtDdrWr:u_MtDdrWr.WrFfRdData[1]
WrFfRdData[2] => MtDdrWr:u_MtDdrWr.WrFfRdData[2]
WrFfRdData[3] => MtDdrWr:u_MtDdrWr.WrFfRdData[3]
WrFfRdData[4] => MtDdrWr:u_MtDdrWr.WrFfRdData[4]
WrFfRdData[5] => MtDdrWr:u_MtDdrWr.WrFfRdData[5]
WrFfRdData[6] => MtDdrWr:u_MtDdrWr.WrFfRdData[6]
WrFfRdData[7] => MtDdrWr:u_MtDdrWr.WrFfRdData[7]
WrFfRdData[8] => MtDdrWr:u_MtDdrWr.WrFfRdData[8]
WrFfRdData[9] => MtDdrWr:u_MtDdrWr.WrFfRdData[9]
WrFfRdData[10] => MtDdrWr:u_MtDdrWr.WrFfRdData[10]
WrFfRdData[11] => MtDdrWr:u_MtDdrWr.WrFfRdData[11]
WrFfRdData[12] => MtDdrWr:u_MtDdrWr.WrFfRdData[12]
WrFfRdData[13] => MtDdrWr:u_MtDdrWr.WrFfRdData[13]
WrFfRdData[14] => MtDdrWr:u_MtDdrWr.WrFfRdData[14]
WrFfRdData[15] => MtDdrWr:u_MtDdrWr.WrFfRdData[15]
WrFfRdData[16] => MtDdrWr:u_MtDdrWr.WrFfRdData[16]
WrFfRdData[17] => MtDdrWr:u_MtDdrWr.WrFfRdData[17]
WrFfRdData[18] => MtDdrWr:u_MtDdrWr.WrFfRdData[18]
WrFfRdData[19] => MtDdrWr:u_MtDdrWr.WrFfRdData[19]
WrFfRdData[20] => MtDdrWr:u_MtDdrWr.WrFfRdData[20]
WrFfRdData[21] => MtDdrWr:u_MtDdrWr.WrFfRdData[21]
WrFfRdData[22] => MtDdrWr:u_MtDdrWr.WrFfRdData[22]
WrFfRdData[23] => MtDdrWr:u_MtDdrWr.WrFfRdData[23]
WrFfRdData[24] => MtDdrWr:u_MtDdrWr.WrFfRdData[24]
WrFfRdData[25] => MtDdrWr:u_MtDdrWr.WrFfRdData[25]
WrFfRdData[26] => MtDdrWr:u_MtDdrWr.WrFfRdData[26]
WrFfRdData[27] => MtDdrWr:u_MtDdrWr.WrFfRdData[27]
WrFfRdData[28] => MtDdrWr:u_MtDdrWr.WrFfRdData[28]
WrFfRdData[29] => MtDdrWr:u_MtDdrWr.WrFfRdData[29]
WrFfRdData[30] => MtDdrWr:u_MtDdrWr.WrFfRdData[30]
WrFfRdData[31] => MtDdrWr:u_MtDdrWr.WrFfRdData[31]
WrFfRdData[32] => MtDdrWr:u_MtDdrWr.WrFfRdData[32]
WrFfRdData[33] => MtDdrWr:u_MtDdrWr.WrFfRdData[33]
WrFfRdData[34] => MtDdrWr:u_MtDdrWr.WrFfRdData[34]
WrFfRdData[35] => MtDdrWr:u_MtDdrWr.WrFfRdData[35]
WrFfRdData[36] => MtDdrWr:u_MtDdrWr.WrFfRdData[36]
WrFfRdData[37] => MtDdrWr:u_MtDdrWr.WrFfRdData[37]
WrFfRdData[38] => MtDdrWr:u_MtDdrWr.WrFfRdData[38]
WrFfRdData[39] => MtDdrWr:u_MtDdrWr.WrFfRdData[39]
WrFfRdData[40] => MtDdrWr:u_MtDdrWr.WrFfRdData[40]
WrFfRdData[41] => MtDdrWr:u_MtDdrWr.WrFfRdData[41]
WrFfRdData[42] => MtDdrWr:u_MtDdrWr.WrFfRdData[42]
WrFfRdData[43] => MtDdrWr:u_MtDdrWr.WrFfRdData[43]
WrFfRdData[44] => MtDdrWr:u_MtDdrWr.WrFfRdData[44]
WrFfRdData[45] => MtDdrWr:u_MtDdrWr.WrFfRdData[45]
WrFfRdData[46] => MtDdrWr:u_MtDdrWr.WrFfRdData[46]
WrFfRdData[47] => MtDdrWr:u_MtDdrWr.WrFfRdData[47]
WrFfRdData[48] => MtDdrWr:u_MtDdrWr.WrFfRdData[48]
WrFfRdData[49] => MtDdrWr:u_MtDdrWr.WrFfRdData[49]
WrFfRdData[50] => MtDdrWr:u_MtDdrWr.WrFfRdData[50]
WrFfRdData[51] => MtDdrWr:u_MtDdrWr.WrFfRdData[51]
WrFfRdData[52] => MtDdrWr:u_MtDdrWr.WrFfRdData[52]
WrFfRdData[53] => MtDdrWr:u_MtDdrWr.WrFfRdData[53]
WrFfRdData[54] => MtDdrWr:u_MtDdrWr.WrFfRdData[54]
WrFfRdData[55] => MtDdrWr:u_MtDdrWr.WrFfRdData[55]
WrFfRdData[56] => MtDdrWr:u_MtDdrWr.WrFfRdData[56]
WrFfRdData[57] => MtDdrWr:u_MtDdrWr.WrFfRdData[57]
WrFfRdData[58] => MtDdrWr:u_MtDdrWr.WrFfRdData[58]
WrFfRdData[59] => MtDdrWr:u_MtDdrWr.WrFfRdData[59]
WrFfRdData[60] => MtDdrWr:u_MtDdrWr.WrFfRdData[60]
WrFfRdData[61] => MtDdrWr:u_MtDdrWr.WrFfRdData[61]
WrFfRdData[62] => MtDdrWr:u_MtDdrWr.WrFfRdData[62]
WrFfRdData[63] => MtDdrWr:u_MtDdrWr.WrFfRdData[63]
WrFfRdCnt[0] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[0]
WrFfRdCnt[1] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[1]
WrFfRdCnt[2] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[2]
WrFfRdCnt[3] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[3]
WrFfRdCnt[4] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[4]
WrFfRdCnt[5] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[5]
WrFfRdCnt[6] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[6]
WrFfRdCnt[7] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[7]
WrFfRdCnt[8] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[8]
WrFfRdCnt[9] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[9]
WrFfRdCnt[10] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[10]
WrFfRdCnt[11] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[11]
WrFfRdCnt[12] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[12]
WrFfRdCnt[13] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[13]
WrFfRdCnt[14] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[14]
WrFfRdCnt[15] => MtDdrWr:u_MtDdrWr.WrFfRdCnt[15]
MtDdrRdReq => MtDdrRd:u_MtDdrRd.MtDdrRdReq
MtDdrRdBusy <= MtDdrRd:u_MtDdrRd.MtDdrRdBusy
MtDdrRdAddr[7] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[7]
MtDdrRdAddr[8] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[8]
MtDdrRdAddr[9] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[9]
MtDdrRdAddr[10] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[10]
MtDdrRdAddr[11] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[11]
MtDdrRdAddr[12] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[12]
MtDdrRdAddr[13] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[13]
MtDdrRdAddr[14] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[14]
MtDdrRdAddr[15] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[15]
MtDdrRdAddr[16] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[16]
MtDdrRdAddr[17] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[17]
MtDdrRdAddr[18] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[18]
MtDdrRdAddr[19] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[19]
MtDdrRdAddr[20] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[20]
MtDdrRdAddr[21] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[21]
MtDdrRdAddr[22] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[22]
MtDdrRdAddr[23] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[23]
MtDdrRdAddr[24] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[24]
MtDdrRdAddr[25] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[25]
MtDdrRdAddr[26] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[26]
MtDdrRdAddr[27] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[27]
MtDdrRdAddr[28] => MtDdrRd:u_MtDdrRd.MtDdrRdAddr[28]
RdFfWrEn <= MtDdrRd:u_MtDdrRd.RdFfWrEn
RdFfWrData[0] <= MtDdrRd:u_MtDdrRd.RdFfWrData[0]
RdFfWrData[1] <= MtDdrRd:u_MtDdrRd.RdFfWrData[1]
RdFfWrData[2] <= MtDdrRd:u_MtDdrRd.RdFfWrData[2]
RdFfWrData[3] <= MtDdrRd:u_MtDdrRd.RdFfWrData[3]
RdFfWrData[4] <= MtDdrRd:u_MtDdrRd.RdFfWrData[4]
RdFfWrData[5] <= MtDdrRd:u_MtDdrRd.RdFfWrData[5]
RdFfWrData[6] <= MtDdrRd:u_MtDdrRd.RdFfWrData[6]
RdFfWrData[7] <= MtDdrRd:u_MtDdrRd.RdFfWrData[7]
RdFfWrData[8] <= MtDdrRd:u_MtDdrRd.RdFfWrData[8]
RdFfWrData[9] <= MtDdrRd:u_MtDdrRd.RdFfWrData[9]
RdFfWrData[10] <= MtDdrRd:u_MtDdrRd.RdFfWrData[10]
RdFfWrData[11] <= MtDdrRd:u_MtDdrRd.RdFfWrData[11]
RdFfWrData[12] <= MtDdrRd:u_MtDdrRd.RdFfWrData[12]
RdFfWrData[13] <= MtDdrRd:u_MtDdrRd.RdFfWrData[13]
RdFfWrData[14] <= MtDdrRd:u_MtDdrRd.RdFfWrData[14]
RdFfWrData[15] <= MtDdrRd:u_MtDdrRd.RdFfWrData[15]
RdFfWrData[16] <= MtDdrRd:u_MtDdrRd.RdFfWrData[16]
RdFfWrData[17] <= MtDdrRd:u_MtDdrRd.RdFfWrData[17]
RdFfWrData[18] <= MtDdrRd:u_MtDdrRd.RdFfWrData[18]
RdFfWrData[19] <= MtDdrRd:u_MtDdrRd.RdFfWrData[19]
RdFfWrData[20] <= MtDdrRd:u_MtDdrRd.RdFfWrData[20]
RdFfWrData[21] <= MtDdrRd:u_MtDdrRd.RdFfWrData[21]
RdFfWrData[22] <= MtDdrRd:u_MtDdrRd.RdFfWrData[22]
RdFfWrData[23] <= MtDdrRd:u_MtDdrRd.RdFfWrData[23]
RdFfWrData[24] <= MtDdrRd:u_MtDdrRd.RdFfWrData[24]
RdFfWrData[25] <= MtDdrRd:u_MtDdrRd.RdFfWrData[25]
RdFfWrData[26] <= MtDdrRd:u_MtDdrRd.RdFfWrData[26]
RdFfWrData[27] <= MtDdrRd:u_MtDdrRd.RdFfWrData[27]
RdFfWrData[28] <= MtDdrRd:u_MtDdrRd.RdFfWrData[28]
RdFfWrData[29] <= MtDdrRd:u_MtDdrRd.RdFfWrData[29]
RdFfWrData[30] <= MtDdrRd:u_MtDdrRd.RdFfWrData[30]
RdFfWrData[31] <= MtDdrRd:u_MtDdrRd.RdFfWrData[31]
RdFfWrData[32] <= MtDdrRd:u_MtDdrRd.RdFfWrData[32]
RdFfWrData[33] <= MtDdrRd:u_MtDdrRd.RdFfWrData[33]
RdFfWrData[34] <= MtDdrRd:u_MtDdrRd.RdFfWrData[34]
RdFfWrData[35] <= MtDdrRd:u_MtDdrRd.RdFfWrData[35]
RdFfWrData[36] <= MtDdrRd:u_MtDdrRd.RdFfWrData[36]
RdFfWrData[37] <= MtDdrRd:u_MtDdrRd.RdFfWrData[37]
RdFfWrData[38] <= MtDdrRd:u_MtDdrRd.RdFfWrData[38]
RdFfWrData[39] <= MtDdrRd:u_MtDdrRd.RdFfWrData[39]
RdFfWrData[40] <= MtDdrRd:u_MtDdrRd.RdFfWrData[40]
RdFfWrData[41] <= MtDdrRd:u_MtDdrRd.RdFfWrData[41]
RdFfWrData[42] <= MtDdrRd:u_MtDdrRd.RdFfWrData[42]
RdFfWrData[43] <= MtDdrRd:u_MtDdrRd.RdFfWrData[43]
RdFfWrData[44] <= MtDdrRd:u_MtDdrRd.RdFfWrData[44]
RdFfWrData[45] <= MtDdrRd:u_MtDdrRd.RdFfWrData[45]
RdFfWrData[46] <= MtDdrRd:u_MtDdrRd.RdFfWrData[46]
RdFfWrData[47] <= MtDdrRd:u_MtDdrRd.RdFfWrData[47]
RdFfWrData[48] <= MtDdrRd:u_MtDdrRd.RdFfWrData[48]
RdFfWrData[49] <= MtDdrRd:u_MtDdrRd.RdFfWrData[49]
RdFfWrData[50] <= MtDdrRd:u_MtDdrRd.RdFfWrData[50]
RdFfWrData[51] <= MtDdrRd:u_MtDdrRd.RdFfWrData[51]
RdFfWrData[52] <= MtDdrRd:u_MtDdrRd.RdFfWrData[52]
RdFfWrData[53] <= MtDdrRd:u_MtDdrRd.RdFfWrData[53]
RdFfWrData[54] <= MtDdrRd:u_MtDdrRd.RdFfWrData[54]
RdFfWrData[55] <= MtDdrRd:u_MtDdrRd.RdFfWrData[55]
RdFfWrData[56] <= MtDdrRd:u_MtDdrRd.RdFfWrData[56]
RdFfWrData[57] <= MtDdrRd:u_MtDdrRd.RdFfWrData[57]
RdFfWrData[58] <= MtDdrRd:u_MtDdrRd.RdFfWrData[58]
RdFfWrData[59] <= MtDdrRd:u_MtDdrRd.RdFfWrData[59]
RdFfWrData[60] <= MtDdrRd:u_MtDdrRd.RdFfWrData[60]
RdFfWrData[61] <= MtDdrRd:u_MtDdrRd.RdFfWrData[61]
RdFfWrData[62] <= MtDdrRd:u_MtDdrRd.RdFfWrData[62]
RdFfWrData[63] <= MtDdrRd:u_MtDdrRd.RdFfWrData[63]
RdFfWrCnt[0] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[0]
RdFfWrCnt[1] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[1]
RdFfWrCnt[2] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[2]
RdFfWrCnt[3] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[3]
RdFfWrCnt[4] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[4]
RdFfWrCnt[5] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[5]
RdFfWrCnt[6] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[6]
RdFfWrCnt[7] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[7]
RdFfWrCnt[8] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[8]
RdFfWrCnt[9] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[9]
RdFfWrCnt[10] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[10]
RdFfWrCnt[11] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[11]
RdFfWrCnt[12] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[12]
RdFfWrCnt[13] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[13]
RdFfWrCnt[14] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[14]
RdFfWrCnt[15] => MtDdrRd:u_MtDdrRd.RdFfWrCnt[15]
DDR3_A[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[0]
DDR3_A[1] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[1]
DDR3_A[2] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[2]
DDR3_A[3] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[3]
DDR3_A[4] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[4]
DDR3_A[5] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[5]
DDR3_A[6] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[6]
DDR3_A[7] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[7]
DDR3_A[8] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[8]
DDR3_A[9] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[9]
DDR3_A[10] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[10]
DDR3_A[11] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[11]
DDR3_A[12] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[12]
DDR3_A[13] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[13]
DDR3_A[14] <= ddr3_qsys:u_ddr3_qsys.memory_mem_a[14]
DDR3_BA[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_ba[0]
DDR3_BA[1] <= ddr3_qsys:u_ddr3_qsys.memory_mem_ba[1]
DDR3_BA[2] <= ddr3_qsys:u_ddr3_qsys.memory_mem_ba[2]
DDR3_CAS_n[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_cas_n[0]
DDR3_CK_n[0] <> ddr3_qsys:u_ddr3_qsys.memory_mem_ck_n[0]
DDR3_CK_p[0] <> ddr3_qsys:u_ddr3_qsys.memory_mem_ck[0]
DDR3_CKE[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_cke[0]
DDR3_CLK_50 => ddr3_qsys:u_ddr3_qsys.mem_clk_clk
DDR3_CLK_50 => rMemRstB[0].CLK
DDR3_CLK_50 => rMemRstB[1].CLK
DDR3_CS_n[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_cs_n[0]
DDR3_DM[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_dm[0]
DDR3_DM[1] <= ddr3_qsys:u_ddr3_qsys.memory_mem_dm[1]
DDR3_DQ[0] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[0]
DDR3_DQ[1] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[1]
DDR3_DQ[2] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[2]
DDR3_DQ[3] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[3]
DDR3_DQ[4] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[4]
DDR3_DQ[5] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[5]
DDR3_DQ[6] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[6]
DDR3_DQ[7] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[7]
DDR3_DQ[8] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[8]
DDR3_DQ[9] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[9]
DDR3_DQ[10] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[10]
DDR3_DQ[11] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[11]
DDR3_DQ[12] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[12]
DDR3_DQ[13] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[13]
DDR3_DQ[14] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[14]
DDR3_DQ[15] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dq[15]
DDR3_DQS_n[0] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dqs_n[0]
DDR3_DQS_n[1] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dqs_n[1]
DDR3_DQS_p[0] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dqs[0]
DDR3_DQS_p[1] <> ddr3_qsys:u_ddr3_qsys.memory_mem_dqs[1]
DDR3_ODT[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_odt[0]
DDR3_RAS_n[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_ras_n[0]
DDR3_RESET_n <= ddr3_qsys:u_ddr3_qsys.memory_mem_reset_n
DDR3_WE_n[0] <= ddr3_qsys:u_ddr3_qsys.memory_mem_we_n[0]


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys
avl_ddr0_waitrequest <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_waitrequest
avl_ddr0_readdata[0] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[1] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[2] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[3] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[4] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[5] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[6] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[7] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[8] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[9] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[10] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[11] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[12] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[13] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[14] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[15] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[16] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[17] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[18] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[19] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[20] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[21] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[22] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[23] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[24] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[25] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[26] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[27] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[28] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[29] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[30] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[31] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[32] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[33] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[34] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[35] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[36] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[37] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[38] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[39] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[40] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[41] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[42] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[43] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[44] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[45] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[46] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[47] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[48] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[49] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[50] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[51] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[52] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[53] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[54] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[55] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[56] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[57] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[58] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[59] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[60] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[61] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[62] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdata[63] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdata
avl_ddr0_readdatavalid <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0.s0_readdatavalid
avl_ddr0_burstcount[0] => avl_ddr0_burstcount[0].IN1
avl_ddr0_burstcount[1] => avl_ddr0_burstcount[1].IN1
avl_ddr0_burstcount[2] => avl_ddr0_burstcount[2].IN1
avl_ddr0_burstcount[3] => avl_ddr0_burstcount[3].IN1
avl_ddr0_burstcount[4] => avl_ddr0_burstcount[4].IN1
avl_ddr0_writedata[0] => avl_ddr0_writedata[0].IN1
avl_ddr0_writedata[1] => avl_ddr0_writedata[1].IN1
avl_ddr0_writedata[2] => avl_ddr0_writedata[2].IN1
avl_ddr0_writedata[3] => avl_ddr0_writedata[3].IN1
avl_ddr0_writedata[4] => avl_ddr0_writedata[4].IN1
avl_ddr0_writedata[5] => avl_ddr0_writedata[5].IN1
avl_ddr0_writedata[6] => avl_ddr0_writedata[6].IN1
avl_ddr0_writedata[7] => avl_ddr0_writedata[7].IN1
avl_ddr0_writedata[8] => avl_ddr0_writedata[8].IN1
avl_ddr0_writedata[9] => avl_ddr0_writedata[9].IN1
avl_ddr0_writedata[10] => avl_ddr0_writedata[10].IN1
avl_ddr0_writedata[11] => avl_ddr0_writedata[11].IN1
avl_ddr0_writedata[12] => avl_ddr0_writedata[12].IN1
avl_ddr0_writedata[13] => avl_ddr0_writedata[13].IN1
avl_ddr0_writedata[14] => avl_ddr0_writedata[14].IN1
avl_ddr0_writedata[15] => avl_ddr0_writedata[15].IN1
avl_ddr0_writedata[16] => avl_ddr0_writedata[16].IN1
avl_ddr0_writedata[17] => avl_ddr0_writedata[17].IN1
avl_ddr0_writedata[18] => avl_ddr0_writedata[18].IN1
avl_ddr0_writedata[19] => avl_ddr0_writedata[19].IN1
avl_ddr0_writedata[20] => avl_ddr0_writedata[20].IN1
avl_ddr0_writedata[21] => avl_ddr0_writedata[21].IN1
avl_ddr0_writedata[22] => avl_ddr0_writedata[22].IN1
avl_ddr0_writedata[23] => avl_ddr0_writedata[23].IN1
avl_ddr0_writedata[24] => avl_ddr0_writedata[24].IN1
avl_ddr0_writedata[25] => avl_ddr0_writedata[25].IN1
avl_ddr0_writedata[26] => avl_ddr0_writedata[26].IN1
avl_ddr0_writedata[27] => avl_ddr0_writedata[27].IN1
avl_ddr0_writedata[28] => avl_ddr0_writedata[28].IN1
avl_ddr0_writedata[29] => avl_ddr0_writedata[29].IN1
avl_ddr0_writedata[30] => avl_ddr0_writedata[30].IN1
avl_ddr0_writedata[31] => avl_ddr0_writedata[31].IN1
avl_ddr0_writedata[32] => avl_ddr0_writedata[32].IN1
avl_ddr0_writedata[33] => avl_ddr0_writedata[33].IN1
avl_ddr0_writedata[34] => avl_ddr0_writedata[34].IN1
avl_ddr0_writedata[35] => avl_ddr0_writedata[35].IN1
avl_ddr0_writedata[36] => avl_ddr0_writedata[36].IN1
avl_ddr0_writedata[37] => avl_ddr0_writedata[37].IN1
avl_ddr0_writedata[38] => avl_ddr0_writedata[38].IN1
avl_ddr0_writedata[39] => avl_ddr0_writedata[39].IN1
avl_ddr0_writedata[40] => avl_ddr0_writedata[40].IN1
avl_ddr0_writedata[41] => avl_ddr0_writedata[41].IN1
avl_ddr0_writedata[42] => avl_ddr0_writedata[42].IN1
avl_ddr0_writedata[43] => avl_ddr0_writedata[43].IN1
avl_ddr0_writedata[44] => avl_ddr0_writedata[44].IN1
avl_ddr0_writedata[45] => avl_ddr0_writedata[45].IN1
avl_ddr0_writedata[46] => avl_ddr0_writedata[46].IN1
avl_ddr0_writedata[47] => avl_ddr0_writedata[47].IN1
avl_ddr0_writedata[48] => avl_ddr0_writedata[48].IN1
avl_ddr0_writedata[49] => avl_ddr0_writedata[49].IN1
avl_ddr0_writedata[50] => avl_ddr0_writedata[50].IN1
avl_ddr0_writedata[51] => avl_ddr0_writedata[51].IN1
avl_ddr0_writedata[52] => avl_ddr0_writedata[52].IN1
avl_ddr0_writedata[53] => avl_ddr0_writedata[53].IN1
avl_ddr0_writedata[54] => avl_ddr0_writedata[54].IN1
avl_ddr0_writedata[55] => avl_ddr0_writedata[55].IN1
avl_ddr0_writedata[56] => avl_ddr0_writedata[56].IN1
avl_ddr0_writedata[57] => avl_ddr0_writedata[57].IN1
avl_ddr0_writedata[58] => avl_ddr0_writedata[58].IN1
avl_ddr0_writedata[59] => avl_ddr0_writedata[59].IN1
avl_ddr0_writedata[60] => avl_ddr0_writedata[60].IN1
avl_ddr0_writedata[61] => avl_ddr0_writedata[61].IN1
avl_ddr0_writedata[62] => avl_ddr0_writedata[62].IN1
avl_ddr0_writedata[63] => avl_ddr0_writedata[63].IN1
avl_ddr0_address[0] => avl_ddr0_address[0].IN1
avl_ddr0_address[1] => avl_ddr0_address[1].IN1
avl_ddr0_address[2] => avl_ddr0_address[2].IN1
avl_ddr0_address[3] => avl_ddr0_address[3].IN1
avl_ddr0_address[4] => avl_ddr0_address[4].IN1
avl_ddr0_address[5] => avl_ddr0_address[5].IN1
avl_ddr0_address[6] => avl_ddr0_address[6].IN1
avl_ddr0_address[7] => avl_ddr0_address[7].IN1
avl_ddr0_address[8] => avl_ddr0_address[8].IN1
avl_ddr0_address[9] => avl_ddr0_address[9].IN1
avl_ddr0_address[10] => avl_ddr0_address[10].IN1
avl_ddr0_address[11] => avl_ddr0_address[11].IN1
avl_ddr0_address[12] => avl_ddr0_address[12].IN1
avl_ddr0_address[13] => avl_ddr0_address[13].IN1
avl_ddr0_address[14] => avl_ddr0_address[14].IN1
avl_ddr0_address[15] => avl_ddr0_address[15].IN1
avl_ddr0_address[16] => avl_ddr0_address[16].IN1
avl_ddr0_address[17] => avl_ddr0_address[17].IN1
avl_ddr0_address[18] => avl_ddr0_address[18].IN1
avl_ddr0_address[19] => avl_ddr0_address[19].IN1
avl_ddr0_address[20] => avl_ddr0_address[20].IN1
avl_ddr0_address[21] => avl_ddr0_address[21].IN1
avl_ddr0_address[22] => avl_ddr0_address[22].IN1
avl_ddr0_address[23] => avl_ddr0_address[23].IN1
avl_ddr0_address[24] => avl_ddr0_address[24].IN1
avl_ddr0_address[25] => avl_ddr0_address[25].IN1
avl_ddr0_address[26] => avl_ddr0_address[26].IN1
avl_ddr0_address[27] => avl_ddr0_address[27].IN1
avl_ddr0_address[28] => avl_ddr0_address[28].IN1
avl_ddr0_write => avl_ddr0_write.IN1
avl_ddr0_read => avl_ddr0_read.IN1
avl_ddr0_byteenable[0] => avl_ddr0_byteenable[0].IN1
avl_ddr0_byteenable[1] => avl_ddr0_byteenable[1].IN1
avl_ddr0_byteenable[2] => avl_ddr0_byteenable[2].IN1
avl_ddr0_byteenable[3] => avl_ddr0_byteenable[3].IN1
avl_ddr0_byteenable[4] => avl_ddr0_byteenable[4].IN1
avl_ddr0_byteenable[5] => avl_ddr0_byteenable[5].IN1
avl_ddr0_byteenable[6] => avl_ddr0_byteenable[6].IN1
avl_ddr0_byteenable[7] => avl_ddr0_byteenable[7].IN1
avl_ddr0_debugaccess => avl_ddr0_debugaccess.IN1
avl_ddr1_waitrequest <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_waitrequest
avl_ddr1_readdata[0] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[1] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[2] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[3] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[4] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[5] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[6] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[7] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[8] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[9] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[10] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[11] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[12] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[13] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[14] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[15] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[16] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[17] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[18] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[19] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[20] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[21] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[22] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[23] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[24] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[25] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[26] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[27] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[28] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[29] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[30] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[31] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[32] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[33] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[34] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[35] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[36] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[37] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[38] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[39] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[40] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[41] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[42] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[43] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[44] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[45] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[46] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[47] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[48] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[49] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[50] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[51] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[52] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[53] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[54] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[55] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[56] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[57] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[58] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[59] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[60] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[61] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[62] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdata[63] <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdata
avl_ddr1_readdatavalid <= altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1.s0_readdatavalid
avl_ddr1_burstcount[0] => avl_ddr1_burstcount[0].IN1
avl_ddr1_burstcount[1] => avl_ddr1_burstcount[1].IN1
avl_ddr1_burstcount[2] => avl_ddr1_burstcount[2].IN1
avl_ddr1_burstcount[3] => avl_ddr1_burstcount[3].IN1
avl_ddr1_burstcount[4] => avl_ddr1_burstcount[4].IN1
avl_ddr1_writedata[0] => avl_ddr1_writedata[0].IN1
avl_ddr1_writedata[1] => avl_ddr1_writedata[1].IN1
avl_ddr1_writedata[2] => avl_ddr1_writedata[2].IN1
avl_ddr1_writedata[3] => avl_ddr1_writedata[3].IN1
avl_ddr1_writedata[4] => avl_ddr1_writedata[4].IN1
avl_ddr1_writedata[5] => avl_ddr1_writedata[5].IN1
avl_ddr1_writedata[6] => avl_ddr1_writedata[6].IN1
avl_ddr1_writedata[7] => avl_ddr1_writedata[7].IN1
avl_ddr1_writedata[8] => avl_ddr1_writedata[8].IN1
avl_ddr1_writedata[9] => avl_ddr1_writedata[9].IN1
avl_ddr1_writedata[10] => avl_ddr1_writedata[10].IN1
avl_ddr1_writedata[11] => avl_ddr1_writedata[11].IN1
avl_ddr1_writedata[12] => avl_ddr1_writedata[12].IN1
avl_ddr1_writedata[13] => avl_ddr1_writedata[13].IN1
avl_ddr1_writedata[14] => avl_ddr1_writedata[14].IN1
avl_ddr1_writedata[15] => avl_ddr1_writedata[15].IN1
avl_ddr1_writedata[16] => avl_ddr1_writedata[16].IN1
avl_ddr1_writedata[17] => avl_ddr1_writedata[17].IN1
avl_ddr1_writedata[18] => avl_ddr1_writedata[18].IN1
avl_ddr1_writedata[19] => avl_ddr1_writedata[19].IN1
avl_ddr1_writedata[20] => avl_ddr1_writedata[20].IN1
avl_ddr1_writedata[21] => avl_ddr1_writedata[21].IN1
avl_ddr1_writedata[22] => avl_ddr1_writedata[22].IN1
avl_ddr1_writedata[23] => avl_ddr1_writedata[23].IN1
avl_ddr1_writedata[24] => avl_ddr1_writedata[24].IN1
avl_ddr1_writedata[25] => avl_ddr1_writedata[25].IN1
avl_ddr1_writedata[26] => avl_ddr1_writedata[26].IN1
avl_ddr1_writedata[27] => avl_ddr1_writedata[27].IN1
avl_ddr1_writedata[28] => avl_ddr1_writedata[28].IN1
avl_ddr1_writedata[29] => avl_ddr1_writedata[29].IN1
avl_ddr1_writedata[30] => avl_ddr1_writedata[30].IN1
avl_ddr1_writedata[31] => avl_ddr1_writedata[31].IN1
avl_ddr1_writedata[32] => avl_ddr1_writedata[32].IN1
avl_ddr1_writedata[33] => avl_ddr1_writedata[33].IN1
avl_ddr1_writedata[34] => avl_ddr1_writedata[34].IN1
avl_ddr1_writedata[35] => avl_ddr1_writedata[35].IN1
avl_ddr1_writedata[36] => avl_ddr1_writedata[36].IN1
avl_ddr1_writedata[37] => avl_ddr1_writedata[37].IN1
avl_ddr1_writedata[38] => avl_ddr1_writedata[38].IN1
avl_ddr1_writedata[39] => avl_ddr1_writedata[39].IN1
avl_ddr1_writedata[40] => avl_ddr1_writedata[40].IN1
avl_ddr1_writedata[41] => avl_ddr1_writedata[41].IN1
avl_ddr1_writedata[42] => avl_ddr1_writedata[42].IN1
avl_ddr1_writedata[43] => avl_ddr1_writedata[43].IN1
avl_ddr1_writedata[44] => avl_ddr1_writedata[44].IN1
avl_ddr1_writedata[45] => avl_ddr1_writedata[45].IN1
avl_ddr1_writedata[46] => avl_ddr1_writedata[46].IN1
avl_ddr1_writedata[47] => avl_ddr1_writedata[47].IN1
avl_ddr1_writedata[48] => avl_ddr1_writedata[48].IN1
avl_ddr1_writedata[49] => avl_ddr1_writedata[49].IN1
avl_ddr1_writedata[50] => avl_ddr1_writedata[50].IN1
avl_ddr1_writedata[51] => avl_ddr1_writedata[51].IN1
avl_ddr1_writedata[52] => avl_ddr1_writedata[52].IN1
avl_ddr1_writedata[53] => avl_ddr1_writedata[53].IN1
avl_ddr1_writedata[54] => avl_ddr1_writedata[54].IN1
avl_ddr1_writedata[55] => avl_ddr1_writedata[55].IN1
avl_ddr1_writedata[56] => avl_ddr1_writedata[56].IN1
avl_ddr1_writedata[57] => avl_ddr1_writedata[57].IN1
avl_ddr1_writedata[58] => avl_ddr1_writedata[58].IN1
avl_ddr1_writedata[59] => avl_ddr1_writedata[59].IN1
avl_ddr1_writedata[60] => avl_ddr1_writedata[60].IN1
avl_ddr1_writedata[61] => avl_ddr1_writedata[61].IN1
avl_ddr1_writedata[62] => avl_ddr1_writedata[62].IN1
avl_ddr1_writedata[63] => avl_ddr1_writedata[63].IN1
avl_ddr1_address[0] => avl_ddr1_address[0].IN1
avl_ddr1_address[1] => avl_ddr1_address[1].IN1
avl_ddr1_address[2] => avl_ddr1_address[2].IN1
avl_ddr1_address[3] => avl_ddr1_address[3].IN1
avl_ddr1_address[4] => avl_ddr1_address[4].IN1
avl_ddr1_address[5] => avl_ddr1_address[5].IN1
avl_ddr1_address[6] => avl_ddr1_address[6].IN1
avl_ddr1_address[7] => avl_ddr1_address[7].IN1
avl_ddr1_address[8] => avl_ddr1_address[8].IN1
avl_ddr1_address[9] => avl_ddr1_address[9].IN1
avl_ddr1_address[10] => avl_ddr1_address[10].IN1
avl_ddr1_address[11] => avl_ddr1_address[11].IN1
avl_ddr1_address[12] => avl_ddr1_address[12].IN1
avl_ddr1_address[13] => avl_ddr1_address[13].IN1
avl_ddr1_address[14] => avl_ddr1_address[14].IN1
avl_ddr1_address[15] => avl_ddr1_address[15].IN1
avl_ddr1_address[16] => avl_ddr1_address[16].IN1
avl_ddr1_address[17] => avl_ddr1_address[17].IN1
avl_ddr1_address[18] => avl_ddr1_address[18].IN1
avl_ddr1_address[19] => avl_ddr1_address[19].IN1
avl_ddr1_address[20] => avl_ddr1_address[20].IN1
avl_ddr1_address[21] => avl_ddr1_address[21].IN1
avl_ddr1_address[22] => avl_ddr1_address[22].IN1
avl_ddr1_address[23] => avl_ddr1_address[23].IN1
avl_ddr1_address[24] => avl_ddr1_address[24].IN1
avl_ddr1_address[25] => avl_ddr1_address[25].IN1
avl_ddr1_address[26] => avl_ddr1_address[26].IN1
avl_ddr1_address[27] => avl_ddr1_address[27].IN1
avl_ddr1_address[28] => avl_ddr1_address[28].IN1
avl_ddr1_write => avl_ddr1_write.IN1
avl_ddr1_read => avl_ddr1_read.IN1
avl_ddr1_byteenable[0] => avl_ddr1_byteenable[0].IN1
avl_ddr1_byteenable[1] => avl_ddr1_byteenable[1].IN1
avl_ddr1_byteenable[2] => avl_ddr1_byteenable[2].IN1
avl_ddr1_byteenable[3] => avl_ddr1_byteenable[3].IN1
avl_ddr1_byteenable[4] => avl_ddr1_byteenable[4].IN1
avl_ddr1_byteenable[5] => avl_ddr1_byteenable[5].IN1
avl_ddr1_byteenable[6] => avl_ddr1_byteenable[6].IN1
avl_ddr1_byteenable[7] => avl_ddr1_byteenable[7].IN1
avl_ddr1_debugaccess => avl_ddr1_debugaccess.IN1
clk_clk => clk_clk.IN2
mem_clk_clk => mem_clk_clk.IN1
mem_reset_reset_n => mem_reset_reset_n.IN2
mem_status_local_init_done <= ddr3_qsys_ddr3_controller:ddr3_controller.local_init_done
mem_status_local_cal_success <= ddr3_qsys_ddr3_controller:ddr3_controller.local_cal_success
mem_status_local_cal_fail <= ddr3_qsys_ddr3_controller:ddr3_controller.local_cal_fail
memory_mem_a[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[1] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[2] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[3] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[4] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[5] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[6] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[7] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[8] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[9] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[10] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[11] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[12] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[13] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_a[14] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_a
memory_mem_ba[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_ba
memory_mem_ba[1] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_ba
memory_mem_ba[2] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_ba
memory_mem_ck[0] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_ck
memory_mem_ck_n[0] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_ck_n
memory_mem_cke[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_cke
memory_mem_cs_n[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_cs_n
memory_mem_dm[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_dm
memory_mem_dm[1] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_dm
memory_mem_ras_n[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_ras_n
memory_mem_cas_n[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_cas_n
memory_mem_we_n[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_we_n
memory_mem_reset_n <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_reset_n
memory_mem_dq[0] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[1] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[2] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[3] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[4] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[5] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[6] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[7] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[8] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[9] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[10] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[11] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[12] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[13] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[14] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dq[15] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dq
memory_mem_dqs[0] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dqs
memory_mem_dqs[1] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dqs
memory_mem_dqs_n[0] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dqs_n
memory_mem_dqs_n[1] <> ddr3_qsys_ddr3_controller:ddr3_controller.mem_dqs_n
memory_mem_odt[0] <= ddr3_qsys_ddr3_controller:ddr3_controller.mem_odt
reset_reset_n => _.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
afi_clk <= afi_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_half_clk <= afi_half_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_reset_n <= afi_reset_n.DB_MAX_OUTPUT_PORT_TYPE
afi_reset_export_n <= ddr3_qsys_ddr3_controller_p0:p0.afi_reset_export_n
mem_a[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[1] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[2] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[3] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[4] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[5] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[6] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[7] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[8] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[9] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[10] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[11] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[12] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[13] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_a[14] <= ddr3_qsys_ddr3_controller_p0:p0.mem_a
mem_ba[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_ba
mem_ba[1] <= ddr3_qsys_ddr3_controller_p0:p0.mem_ba
mem_ba[2] <= ddr3_qsys_ddr3_controller_p0:p0.mem_ba
mem_ck[0] <> ddr3_qsys_ddr3_controller_p0:p0.mem_ck
mem_ck_n[0] <> ddr3_qsys_ddr3_controller_p0:p0.mem_ck_n
mem_cke[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_cke
mem_cs_n[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_cs_n
mem_dm[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_dm
mem_dm[1] <= ddr3_qsys_ddr3_controller_p0:p0.mem_dm
mem_ras_n[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_ras_n
mem_cas_n[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_cas_n
mem_we_n[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_we_n
mem_reset_n <= ddr3_qsys_ddr3_controller_p0:p0.mem_reset_n
mem_dq[0] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[1] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[2] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[3] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[4] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[5] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[6] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[7] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[8] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[9] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[10] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[11] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[12] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[13] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[14] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dq[15] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dq
mem_dqs[0] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dqs
mem_dqs[1] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dqs
mem_dqs_n[0] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dqs_n
mem_dqs_n[1] <> ddr3_qsys_ddr3_controller_p0:p0.mem_dqs_n
mem_odt[0] <= ddr3_qsys_ddr3_controller_p0:p0.mem_odt
avl_ready <= ddr3_qsys_ddr3_controller_c0:c0.avl_ready
avl_burstbegin => avl_burstbegin.IN1
avl_addr[0] => avl_addr[0].IN1
avl_addr[1] => avl_addr[1].IN1
avl_addr[2] => avl_addr[2].IN1
avl_addr[3] => avl_addr[3].IN1
avl_addr[4] => avl_addr[4].IN1
avl_addr[5] => avl_addr[5].IN1
avl_addr[6] => avl_addr[6].IN1
avl_addr[7] => avl_addr[7].IN1
avl_addr[8] => avl_addr[8].IN1
avl_addr[9] => avl_addr[9].IN1
avl_addr[10] => avl_addr[10].IN1
avl_addr[11] => avl_addr[11].IN1
avl_addr[12] => avl_addr[12].IN1
avl_addr[13] => avl_addr[13].IN1
avl_addr[14] => avl_addr[14].IN1
avl_addr[15] => avl_addr[15].IN1
avl_addr[16] => avl_addr[16].IN1
avl_addr[17] => avl_addr[17].IN1
avl_addr[18] => avl_addr[18].IN1
avl_addr[19] => avl_addr[19].IN1
avl_addr[20] => avl_addr[20].IN1
avl_addr[21] => avl_addr[21].IN1
avl_addr[22] => avl_addr[22].IN1
avl_addr[23] => avl_addr[23].IN1
avl_addr[24] => avl_addr[24].IN1
avl_addr[25] => avl_addr[25].IN1
avl_rdata_valid <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata_valid
avl_rdata[0] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[1] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[2] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[3] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[4] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[5] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[6] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[7] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[8] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[9] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[10] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[11] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[12] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[13] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[14] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[15] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[16] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[17] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[18] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[19] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[20] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[21] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[22] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[23] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[24] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[25] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[26] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[27] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[28] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[29] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[30] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[31] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[32] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[33] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[34] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[35] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[36] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[37] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[38] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[39] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[40] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[41] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[42] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[43] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[44] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[45] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[46] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[47] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[48] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[49] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[50] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[51] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[52] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[53] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[54] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[55] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[56] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[57] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[58] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[59] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[60] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[61] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[62] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_rdata[63] <= ddr3_qsys_ddr3_controller_c0:c0.avl_rdata
avl_wdata[0] => avl_wdata[0].IN1
avl_wdata[1] => avl_wdata[1].IN1
avl_wdata[2] => avl_wdata[2].IN1
avl_wdata[3] => avl_wdata[3].IN1
avl_wdata[4] => avl_wdata[4].IN1
avl_wdata[5] => avl_wdata[5].IN1
avl_wdata[6] => avl_wdata[6].IN1
avl_wdata[7] => avl_wdata[7].IN1
avl_wdata[8] => avl_wdata[8].IN1
avl_wdata[9] => avl_wdata[9].IN1
avl_wdata[10] => avl_wdata[10].IN1
avl_wdata[11] => avl_wdata[11].IN1
avl_wdata[12] => avl_wdata[12].IN1
avl_wdata[13] => avl_wdata[13].IN1
avl_wdata[14] => avl_wdata[14].IN1
avl_wdata[15] => avl_wdata[15].IN1
avl_wdata[16] => avl_wdata[16].IN1
avl_wdata[17] => avl_wdata[17].IN1
avl_wdata[18] => avl_wdata[18].IN1
avl_wdata[19] => avl_wdata[19].IN1
avl_wdata[20] => avl_wdata[20].IN1
avl_wdata[21] => avl_wdata[21].IN1
avl_wdata[22] => avl_wdata[22].IN1
avl_wdata[23] => avl_wdata[23].IN1
avl_wdata[24] => avl_wdata[24].IN1
avl_wdata[25] => avl_wdata[25].IN1
avl_wdata[26] => avl_wdata[26].IN1
avl_wdata[27] => avl_wdata[27].IN1
avl_wdata[28] => avl_wdata[28].IN1
avl_wdata[29] => avl_wdata[29].IN1
avl_wdata[30] => avl_wdata[30].IN1
avl_wdata[31] => avl_wdata[31].IN1
avl_wdata[32] => avl_wdata[32].IN1
avl_wdata[33] => avl_wdata[33].IN1
avl_wdata[34] => avl_wdata[34].IN1
avl_wdata[35] => avl_wdata[35].IN1
avl_wdata[36] => avl_wdata[36].IN1
avl_wdata[37] => avl_wdata[37].IN1
avl_wdata[38] => avl_wdata[38].IN1
avl_wdata[39] => avl_wdata[39].IN1
avl_wdata[40] => avl_wdata[40].IN1
avl_wdata[41] => avl_wdata[41].IN1
avl_wdata[42] => avl_wdata[42].IN1
avl_wdata[43] => avl_wdata[43].IN1
avl_wdata[44] => avl_wdata[44].IN1
avl_wdata[45] => avl_wdata[45].IN1
avl_wdata[46] => avl_wdata[46].IN1
avl_wdata[47] => avl_wdata[47].IN1
avl_wdata[48] => avl_wdata[48].IN1
avl_wdata[49] => avl_wdata[49].IN1
avl_wdata[50] => avl_wdata[50].IN1
avl_wdata[51] => avl_wdata[51].IN1
avl_wdata[52] => avl_wdata[52].IN1
avl_wdata[53] => avl_wdata[53].IN1
avl_wdata[54] => avl_wdata[54].IN1
avl_wdata[55] => avl_wdata[55].IN1
avl_wdata[56] => avl_wdata[56].IN1
avl_wdata[57] => avl_wdata[57].IN1
avl_wdata[58] => avl_wdata[58].IN1
avl_wdata[59] => avl_wdata[59].IN1
avl_wdata[60] => avl_wdata[60].IN1
avl_wdata[61] => avl_wdata[61].IN1
avl_wdata[62] => avl_wdata[62].IN1
avl_wdata[63] => avl_wdata[63].IN1
avl_be[0] => avl_be[0].IN1
avl_be[1] => avl_be[1].IN1
avl_be[2] => avl_be[2].IN1
avl_be[3] => avl_be[3].IN1
avl_be[4] => avl_be[4].IN1
avl_be[5] => avl_be[5].IN1
avl_be[6] => avl_be[6].IN1
avl_be[7] => avl_be[7].IN1
avl_read_req => avl_read_req.IN1
avl_write_req => avl_write_req.IN1
avl_size[0] => avl_size[0].IN1
avl_size[1] => avl_size[1].IN1
avl_size[2] => avl_size[2].IN1
local_init_done <= ddr3_qsys_ddr3_controller_c0:c0.local_init_done
local_cal_success <= ddr3_qsys_ddr3_controller_c0:c0.local_cal_success
local_cal_fail <= ddr3_qsys_ddr3_controller_c0:c0.local_cal_fail
pll_mem_clk <= pll_mem_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_write_clk <= pll_write_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
pll_capture0_clk <= pll_capture0_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_capture1_clk <= pll_capture1_clk.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0
global_reset_n => _.IN1
pll_ref_clk => pll_ref_clk.IN1
pll_locked <= altpll:upll_memphy.locked
afi_clk <= altpll:upll_memphy.clk
afi_half_clk <= <GND>
pll_mem_clk <= altpll:upll_memphy.clk
pll_write_clk <= altpll:upll_memphy.clk
pll_capture0_clk <= altpll:upll_memphy.clk
pll_capture1_clk <= altpll:upll_memphy.clk
scanclk => scanclk.IN1
phasecounterselect[0] => phasecounterselect[0].IN1
phasecounterselect[1] => phasecounterselect[1].IN1
phasecounterselect[2] => phasecounterselect[2].IN1
phasestep => phasestep.IN1
phaseupdown => phaseupdown.IN1
phasedone <= altpll:upll_memphy.phasedone


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy
inclk[0] => altpll_t0j3:auto_generated.inclk[0]
inclk[1] => altpll_t0j3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_t0j3:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => altpll_t0j3:auto_generated.scanclk
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => altpll_t0j3:auto_generated.phasecounterselect[0]
phasecounterselect[1] => altpll_t0j3:auto_generated.phasecounterselect[1]
phasecounterselect[2] => altpll_t0j3:auto_generated.phasecounterselect[2]
phaseupdown => altpll_t0j3:auto_generated.phaseupdown
phasestep => altpll_t0j3:auto_generated.phasestep
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_t0j3:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= altpll_t0j3:auto_generated.phasedone
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated
areset => internal_phasestep.IN0
areset => phasedone_state.IN0
areset => pll_lock_sync.IN0
areset => _.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => remap_decoy_le3a[0].DATAIN
phasecounterselect[1] => remap_decoy_le3a[1].DATAIN
phasecounterselect[2] => remap_decoy_le3a[2].DATAIN
phasedone <= phasedone.DB_MAX_OUTPUT_PORT_TYPE
phasestep => pll1.IN0
phaseupdown => pll1.PHASEUPDOWN
scanclk => cntr_ocd:phasestep_counter.clock
scanclk => cntr_uqd:pll_internal_phasestep.clock
scanclk => pll1.SCANCLK
scanclk => internal_phasestep.CLK
scanclk => phasedone_state.CLK
scanclk => pll_internal_phasestep_reg.CLK


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2
combout <= le_comb8.COMBOUT
dataa => le_comb8.DATAA
datab => le_comb8.DATAB
datac => le_comb8.DATAC
datad => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4
combout <= le_comb9.COMBOUT
dataa => le_comb9.DATAA
datab => le_comb9.DATAB
datac => le_comb9.DATAC
datad => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5
combout <= le_comb10.COMBOUT
dataa => le_comb10.DATAA
datab => le_comb10.DATAB
datac => le_comb10.DATAC
datad => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|cntr_ocd:phasestep_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|cntr_ocd:phasestep_counter|cmpr_erb:cmpr12
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|cntr_uqd:pll_internal_phasestep
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[2].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|cntr_uqd:pll_internal_phasestep|cmpr_frb:cmpr14
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_write_clk.IN1
pll_capture0_clk => pll_capture0_clk.IN1
pll_capture1_clk => pll_capture1_clk.IN1
pll_locked => pll_locked.IN1
afi_reset_n <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.ctl_reset_n
afi_reset_export_n <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN1
afi_half_clk => ~NO_FANOUT~
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_addr[20] => afi_addr[20].IN1
afi_addr[21] => afi_addr[21].IN1
afi_addr[22] => afi_addr[22].IN1
afi_addr[23] => afi_addr[23].IN1
afi_addr[24] => afi_addr[24].IN1
afi_addr[25] => afi_addr[25].IN1
afi_addr[26] => afi_addr[26].IN1
afi_addr[27] => afi_addr[27].IN1
afi_addr[28] => afi_addr[28].IN1
afi_addr[29] => afi_addr[29].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_ba[3] => afi_ba[3].IN1
afi_ba[4] => afi_ba[4].IN1
afi_ba[5] => afi_ba[5].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_ras_n[1] => afi_ras_n[1].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_we_n[1] => afi_we_n[1].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_cas_n[1] => afi_cas_n[1].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_rst_n[1] => afi_rst_n[1].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_rdata[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[1] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[2] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[3] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[4] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[5] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[6] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[7] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[8] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[9] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[10] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[11] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[12] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[13] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[14] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[15] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[16] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[17] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[18] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[19] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[20] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[21] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[22] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[23] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[24] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[25] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[26] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[27] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[28] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[29] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[30] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[31] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[32] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[33] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[34] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[35] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[36] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[37] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[38] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[39] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[40] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[41] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[42] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[43] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[44] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[45] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[46] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[47] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[48] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[49] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[50] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[51] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[52] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[53] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[54] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[55] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[56] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[57] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[58] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[59] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[60] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[61] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[62] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata[63] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en_full[0] => ~NO_FANOUT~
afi_rdata_en_full[1] => ~NO_FANOUT~
afi_rdata_valid[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata_valid
afi_rdata_valid[1] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.afi_rdata_valid
afi_cal_success <= afi_cal_success.DB_MAX_OUTPUT_PORT_TYPE
afi_cal_fail <= afi_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[0] <= <VCC>
afi_wlat[1] <= <VCC>
afi_wlat[2] <= <GND>
afi_wlat[3] <= <GND>
afi_wlat[4] <= <GND>
afi_wlat[5] <= <GND>
afi_rlat[0] <= <GND>
afi_rlat[1] <= <GND>
afi_rlat[2] <= <GND>
afi_rlat[3] <= <GND>
afi_rlat[4] <= <GND>
afi_rlat[5] <= <GND>
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
mem_a[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[1] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[2] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[3] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[4] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[5] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[6] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[7] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[8] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[9] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[10] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[11] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[12] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[13] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_a[14] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_a
mem_ba[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_ba
mem_ba[1] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_ba
mem_ba[2] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_ba
mem_ck[0] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_ck
mem_ck_n[0] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_ck_n
mem_cke[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_cke
mem_cs_n[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_cs_n
mem_dm[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dm
mem_dm[1] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dm
mem_ras_n[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_ras_n
mem_cas_n[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_cas_n
mem_we_n[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_we_n
mem_dq[0] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[1] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[2] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[3] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[4] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[5] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[6] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[7] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[8] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[9] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[10] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[11] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[12] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[13] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[14] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dq[15] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dq
mem_dqs[0] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dqs
mem_dqs[1] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dqs
mem_dqs_n[0] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dqs_n
mem_dqs_n[1] <> ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_dqs_n
mem_reset_n <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_reset_n
mem_odt[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.mem_odt
avl_clk <= afi_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.ctl_reset_n
pd_reset_n => pd_reset_n.IN1
pd_ack => pd_ack.IN1
pd_up <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.pd_up
pd_down <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.pd_down
phy_clk <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.phy_clk
phy_reset_n <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.phy_reset_n
phy_read_latency_counter[0] => phy_read_latency_counter[0].IN1
phy_read_latency_counter[1] => phy_read_latency_counter[1].IN1
phy_read_latency_counter[2] => phy_read_latency_counter[2].IN1
phy_read_latency_counter[3] => phy_read_latency_counter[3].IN1
phy_read_latency_counter[4] => phy_read_latency_counter[4].IN1
phy_afi_wlat[0] => ~NO_FANOUT~
phy_afi_wlat[1] => ~NO_FANOUT~
phy_afi_wlat[2] => ~NO_FANOUT~
phy_afi_wlat[3] => ~NO_FANOUT~
phy_afi_wlat[4] => ~NO_FANOUT~
phy_afi_wlat[5] => ~NO_FANOUT~
phy_afi_rlat[0] => ~NO_FANOUT~
phy_afi_rlat[1] => ~NO_FANOUT~
phy_afi_rlat[2] => ~NO_FANOUT~
phy_afi_rlat[3] => ~NO_FANOUT~
phy_afi_rlat[4] => ~NO_FANOUT~
phy_afi_rlat[5] => ~NO_FANOUT~
phy_read_increment_vfifo_fr[0] => ~NO_FANOUT~
phy_read_increment_vfifo_fr[1] => ~NO_FANOUT~
phy_read_increment_vfifo_hr[0] => phy_read_increment_vfifo_hr[0].IN1
phy_read_increment_vfifo_hr[1] => phy_read_increment_vfifo_hr[1].IN1
phy_read_increment_vfifo_qr[0] => ~NO_FANOUT~
phy_read_increment_vfifo_qr[1] => ~NO_FANOUT~
phy_reset_mem_stable => ~NO_FANOUT~
phy_write_fr_cycle_shifts[0] => ~NO_FANOUT~
phy_write_fr_cycle_shifts[1] => ~NO_FANOUT~
phy_write_fr_cycle_shifts[2] => ~NO_FANOUT~
phy_write_fr_cycle_shifts[3] => ~NO_FANOUT~
phy_cal_debug_info[0] => phy_cal_debug_info[0].IN1
phy_cal_debug_info[1] => phy_cal_debug_info[1].IN1
phy_cal_debug_info[2] => phy_cal_debug_info[2].IN1
phy_cal_debug_info[3] => phy_cal_debug_info[3].IN1
phy_cal_debug_info[4] => phy_cal_debug_info[4].IN1
phy_cal_debug_info[5] => phy_cal_debug_info[5].IN1
phy_cal_debug_info[6] => phy_cal_debug_info[6].IN1
phy_cal_debug_info[7] => phy_cal_debug_info[7].IN1
phy_cal_debug_info[8] => phy_cal_debug_info[8].IN1
phy_cal_debug_info[9] => phy_cal_debug_info[9].IN1
phy_cal_debug_info[10] => phy_cal_debug_info[10].IN1
phy_cal_debug_info[11] => phy_cal_debug_info[11].IN1
phy_cal_debug_info[12] => phy_cal_debug_info[12].IN1
phy_cal_debug_info[13] => phy_cal_debug_info[13].IN1
phy_cal_debug_info[14] => phy_cal_debug_info[14].IN1
phy_cal_debug_info[15] => phy_cal_debug_info[15].IN1
phy_cal_debug_info[16] => phy_cal_debug_info[16].IN1
phy_cal_debug_info[17] => phy_cal_debug_info[17].IN1
phy_cal_debug_info[18] => phy_cal_debug_info[18].IN1
phy_cal_debug_info[19] => phy_cal_debug_info[19].IN1
phy_cal_debug_info[20] => phy_cal_debug_info[20].IN1
phy_cal_debug_info[21] => phy_cal_debug_info[21].IN1
phy_cal_debug_info[22] => phy_cal_debug_info[22].IN1
phy_cal_debug_info[23] => phy_cal_debug_info[23].IN1
phy_cal_debug_info[24] => phy_cal_debug_info[24].IN1
phy_cal_debug_info[25] => phy_cal_debug_info[25].IN1
phy_cal_debug_info[26] => phy_cal_debug_info[26].IN1
phy_cal_debug_info[27] => phy_cal_debug_info[27].IN1
phy_cal_debug_info[28] => phy_cal_debug_info[28].IN1
phy_cal_debug_info[29] => phy_cal_debug_info[29].IN1
phy_cal_debug_info[30] => phy_cal_debug_info[30].IN1
phy_cal_debug_info[31] => phy_cal_debug_info[31].IN1
phy_read_fifo_reset[0] => phy_read_fifo_reset[0].IN1
phy_read_fifo_reset[1] => phy_read_fifo_reset[1].IN1
phy_vfifo_rd_en_override[0] => phy_vfifo_rd_en_override[0].IN1
phy_vfifo_rd_en_override[1] => phy_vfifo_rd_en_override[1].IN1
phy_cal_success => afi_cal_success.IN1
phy_cal_fail => afi_cal_fail.IN1
phy_read_fifo_q[0] <= <GND>
phy_read_fifo_q[1] <= <GND>
phy_read_fifo_q[2] <= <GND>
phy_read_fifo_q[3] <= <GND>
phy_read_fifo_q[4] <= <GND>
phy_read_fifo_q[5] <= <GND>
phy_read_fifo_q[6] <= <GND>
phy_read_fifo_q[7] <= <GND>
phy_read_fifo_q[8] <= <GND>
phy_read_fifo_q[9] <= <GND>
phy_read_fifo_q[10] <= <GND>
phy_read_fifo_q[11] <= <GND>
phy_read_fifo_q[12] <= <GND>
phy_read_fifo_q[13] <= <GND>
phy_read_fifo_q[14] <= <GND>
phy_read_fifo_q[15] <= <GND>
phy_read_fifo_q[16] <= <GND>
phy_read_fifo_q[17] <= <GND>
phy_read_fifo_q[18] <= <GND>
phy_read_fifo_q[19] <= <GND>
phy_read_fifo_q[20] <= <GND>
phy_read_fifo_q[21] <= <GND>
phy_read_fifo_q[22] <= <GND>
phy_read_fifo_q[23] <= <GND>
phy_read_fifo_q[24] <= <GND>
phy_read_fifo_q[25] <= <GND>
phy_read_fifo_q[26] <= <GND>
phy_read_fifo_q[27] <= <GND>
phy_read_fifo_q[28] <= <GND>
phy_read_fifo_q[29] <= <GND>
phy_read_fifo_q[30] <= <GND>
phy_read_fifo_q[31] <= <GND>
phy_read_fifo_q[32] <= <GND>
phy_read_fifo_q[33] <= <GND>
phy_read_fifo_q[34] <= <GND>
phy_read_fifo_q[35] <= <GND>
phy_read_fifo_q[36] <= <GND>
phy_read_fifo_q[37] <= <GND>
phy_read_fifo_q[38] <= <GND>
phy_read_fifo_q[39] <= <GND>
phy_read_fifo_q[40] <= <GND>
phy_read_fifo_q[41] <= <GND>
phy_read_fifo_q[42] <= <GND>
phy_read_fifo_q[43] <= <GND>
phy_read_fifo_q[44] <= <GND>
phy_read_fifo_q[45] <= <GND>
phy_read_fifo_q[46] <= <GND>
phy_read_fifo_q[47] <= <GND>
phy_read_fifo_q[48] <= <GND>
phy_read_fifo_q[49] <= <GND>
phy_read_fifo_q[50] <= <GND>
phy_read_fifo_q[51] <= <GND>
phy_read_fifo_q[52] <= <GND>
phy_read_fifo_q[53] <= <GND>
phy_read_fifo_q[54] <= <GND>
phy_read_fifo_q[55] <= <GND>
phy_read_fifo_q[56] <= <GND>
phy_read_fifo_q[57] <= <GND>
phy_read_fifo_q[58] <= <GND>
phy_read_fifo_q[59] <= <GND>
phy_read_fifo_q[60] <= <GND>
phy_read_fifo_q[61] <= <GND>
phy_read_fifo_q[62] <= <GND>
phy_read_fifo_q[63] <= <GND>
calib_skip_steps[0] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps
calib_skip_steps[1] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps
calib_skip_steps[2] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps
calib_skip_steps[3] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps
calib_skip_steps[4] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps
calib_skip_steps[5] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps
calib_skip_steps[6] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps
calib_skip_steps[7] <= ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy.calib_skip_steps


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
ctl_reset_n <= ddr3_qsys_ddr3_controller_p0_reset_m10:ureset.ctl_reset_n
ctl_reset_export_n <= ddr3_qsys_ddr3_controller_p0_reset_m10:ureset.ctl_reset_export_n
pll_locked => pll_locked.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_addr[20] => afi_addr[20].IN1
afi_addr[21] => afi_addr[21].IN1
afi_addr[22] => afi_addr[22].IN1
afi_addr[23] => afi_addr[23].IN1
afi_addr[24] => afi_addr[24].IN1
afi_addr[25] => afi_addr[25].IN1
afi_addr[26] => afi_addr[26].IN1
afi_addr[27] => afi_addr[27].IN1
afi_addr[28] => afi_addr[28].IN1
afi_addr[29] => afi_addr[29].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_ba[3] => afi_ba[3].IN1
afi_ba[4] => afi_ba[4].IN1
afi_ba[5] => afi_ba[5].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_ras_n[1] => afi_ras_n[1].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_cas_n[1] => afi_cas_n[1].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_we_n[1] => afi_we_n[1].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_rst_n[1] => afi_rst_n[1].IN1
afi_mem_clk_disable[0] => _.IN1
afi_mem_clk_disable[0] => _.IN1
afi_mem_clk_disable[0] => _.IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_rdata[0] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[1] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[2] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[3] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[4] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[5] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[6] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[7] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[8] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[9] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[10] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[11] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[12] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[13] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[14] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[15] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[16] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[17] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[18] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[19] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[20] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[21] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[22] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[23] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[24] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[25] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[26] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[27] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[28] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[29] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[30] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[31] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[32] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[33] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[34] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[35] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[36] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[37] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[38] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[39] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[40] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[41] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[42] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[43] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[44] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[45] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[46] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[47] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[48] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[49] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[50] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[51] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[52] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[53] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[54] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[55] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[56] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[57] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[58] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[59] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[60] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[61] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[62] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata[63] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_valid[0] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata_valid
afi_rdata_valid[1] <= ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath.afi_rdata_valid
afi_cal_debug_info[0] <= phy_cal_debug_info[0].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[1] <= phy_cal_debug_info[1].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[2] <= phy_cal_debug_info[2].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[3] <= phy_cal_debug_info[3].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[4] <= phy_cal_debug_info[4].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[5] <= phy_cal_debug_info[5].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[6] <= phy_cal_debug_info[6].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[7] <= phy_cal_debug_info[7].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[8] <= phy_cal_debug_info[8].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[9] <= phy_cal_debug_info[9].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[10] <= phy_cal_debug_info[10].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[11] <= phy_cal_debug_info[11].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[12] <= phy_cal_debug_info[12].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[13] <= phy_cal_debug_info[13].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[14] <= phy_cal_debug_info[14].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[15] <= phy_cal_debug_info[15].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[16] <= phy_cal_debug_info[16].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[17] <= phy_cal_debug_info[17].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[18] <= phy_cal_debug_info[18].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[19] <= phy_cal_debug_info[19].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[20] <= phy_cal_debug_info[20].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[21] <= phy_cal_debug_info[21].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[22] <= phy_cal_debug_info[22].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[23] <= phy_cal_debug_info[23].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[24] <= phy_cal_debug_info[24].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[25] <= phy_cal_debug_info[25].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[26] <= phy_cal_debug_info[26].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[27] <= phy_cal_debug_info[27].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[28] <= phy_cal_debug_info[28].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[29] <= phy_cal_debug_info[29].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[30] <= phy_cal_debug_info[30].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[31] <= phy_cal_debug_info[31].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_success => ~NO_FANOUT~
afi_cal_fail => ~NO_FANOUT~
mem_a[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[1] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[2] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[3] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[4] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[5] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[6] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[7] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[8] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[9] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[10] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[11] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[12] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[13] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_a[14] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_address
mem_ba[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_bank
mem_ba[1] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_bank
mem_ba[2] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_bank
mem_odt[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_odt
mem_ras_n[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_ras_n
mem_cas_n[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_cas_n
mem_we_n[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_we_n
mem_reset_n <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_reset_n
mem_ck[0] <> ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_ck
mem_ck_n[0] <> ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_ck_n
mem_cke[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_cke
mem_cs_n[0] <= ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads.phy_mem_cs_n
mem_dm[0] <= ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
mem_dm[1] <= ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.extra_write_data_out
mem_dq[0] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[1] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[2] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[3] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[4] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[5] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[6] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[7] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.phy_mem_dq
mem_dq[8] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dq[9] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dq[10] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dq[11] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dq[12] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dq[13] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dq[14] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dq[15] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.phy_mem_dq
mem_dqs[0] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.mem_dqs
mem_dqs[1] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.mem_dqs
mem_dqs_n[0] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs.mem_dqs_n
mem_dqs_n[1] <> ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs.mem_dqs_n
phy_read_latency_counter[0] => phy_read_latency_counter[0].IN1
phy_read_latency_counter[1] => phy_read_latency_counter[1].IN1
phy_read_latency_counter[2] => phy_read_latency_counter[2].IN1
phy_read_latency_counter[3] => phy_read_latency_counter[3].IN1
phy_read_latency_counter[4] => phy_read_latency_counter[4].IN1
phy_read_increment_vfifo_hr[0] => phy_read_increment_vfifo_hr[0].IN1
phy_read_increment_vfifo_hr[1] => phy_read_increment_vfifo_hr[1].IN1
phy_cal_debug_info[0] => afi_cal_debug_info[0].DATAIN
phy_cal_debug_info[1] => afi_cal_debug_info[1].DATAIN
phy_cal_debug_info[2] => afi_cal_debug_info[2].DATAIN
phy_cal_debug_info[3] => afi_cal_debug_info[3].DATAIN
phy_cal_debug_info[4] => afi_cal_debug_info[4].DATAIN
phy_cal_debug_info[5] => afi_cal_debug_info[5].DATAIN
phy_cal_debug_info[6] => afi_cal_debug_info[6].DATAIN
phy_cal_debug_info[7] => afi_cal_debug_info[7].DATAIN
phy_cal_debug_info[8] => afi_cal_debug_info[8].DATAIN
phy_cal_debug_info[9] => afi_cal_debug_info[9].DATAIN
phy_cal_debug_info[10] => afi_cal_debug_info[10].DATAIN
phy_cal_debug_info[11] => afi_cal_debug_info[11].DATAIN
phy_cal_debug_info[12] => afi_cal_debug_info[12].DATAIN
phy_cal_debug_info[13] => afi_cal_debug_info[13].DATAIN
phy_cal_debug_info[14] => afi_cal_debug_info[14].DATAIN
phy_cal_debug_info[15] => afi_cal_debug_info[15].DATAIN
phy_cal_debug_info[16] => afi_cal_debug_info[16].DATAIN
phy_cal_debug_info[17] => afi_cal_debug_info[17].DATAIN
phy_cal_debug_info[18] => afi_cal_debug_info[18].DATAIN
phy_cal_debug_info[19] => afi_cal_debug_info[19].DATAIN
phy_cal_debug_info[20] => afi_cal_debug_info[20].DATAIN
phy_cal_debug_info[21] => afi_cal_debug_info[21].DATAIN
phy_cal_debug_info[22] => afi_cal_debug_info[22].DATAIN
phy_cal_debug_info[23] => afi_cal_debug_info[23].DATAIN
phy_cal_debug_info[24] => afi_cal_debug_info[24].DATAIN
phy_cal_debug_info[25] => afi_cal_debug_info[25].DATAIN
phy_cal_debug_info[26] => afi_cal_debug_info[26].DATAIN
phy_cal_debug_info[27] => afi_cal_debug_info[27].DATAIN
phy_cal_debug_info[28] => afi_cal_debug_info[28].DATAIN
phy_cal_debug_info[29] => afi_cal_debug_info[29].DATAIN
phy_cal_debug_info[30] => afi_cal_debug_info[30].DATAIN
phy_cal_debug_info[31] => afi_cal_debug_info[31].DATAIN
phy_read_fifo_reset[0] => phy_read_fifo_reset[0].IN1
phy_read_fifo_reset[1] => phy_read_fifo_reset[1].IN1
phy_vfifo_rd_en_override[0] => ~NO_FANOUT~
phy_vfifo_rd_en_override[1] => ~NO_FANOUT~
calib_skip_steps[0] <= calib_skip_steps[0].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[1] <= calib_skip_steps[1].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[2] <= calib_skip_steps[2].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[3] <= calib_skip_steps[3].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[4] <= calib_skip_steps[4].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[5] <= calib_skip_steps[5].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[6] <= calib_skip_steps[6].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[7] <= calib_skip_steps[7].DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN7
pll_mem_clk => pll_mem_clk.IN3
pll_write_clk => pll_write_clk.IN1
pll_capture0_clk => uphy_clkbuf.INCLK2
pll_capture1_clk => uphy_clkbuf.INCLK3
pll_capture1_clk => phase_detector_inst.CLK1
phy_clk <= pll_afi_clk.DB_MAX_OUTPUT_PORT_TYPE
phy_reset_n <= ddr3_qsys_ddr3_controller_p0_reset_m10:ureset.reset_n_afi_clk
pd_reset_n => phase_detector_inst.RESET
pd_ack => phase_detector_inst.I_PHASEDONE
pd_up <= phase_detector_inst.UP
pd_down <= phase_detector_inst.DOWN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset
pll_afi_clk => pll_afi_clk.IN2
pll_write_clk => pll_write_clk.IN1
pll_locked => phy_reset_n.IN0
global_reset_n => phy_reset_n.IN1
soft_reset_n => phy_reset_n.IN1
ctl_reset_n <= ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk.reset_n_sync
ctl_reset_export_n <= ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk.reset_n_sync
reset_n_afi_clk[0] <= ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[1] <= ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[2] <= ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[3] <= ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_resync_clk <= ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_resync_clk.reset_n_sync


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[17].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[16].ACLR
clk => reset_reg[17].CLK
clk => reset_reg[16].CLK
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[2] <= reset_n_sync[2].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[3] <= reset_n_sync[3].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[14].ACLR
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_resync_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath
clk => clk.IN9
reset_n => reset_n.IN9
afi_address[0] => afi_address_r[0].DATAIN
afi_address[1] => afi_address_r[1].DATAIN
afi_address[2] => afi_address_r[2].DATAIN
afi_address[3] => afi_address_r[3].DATAIN
afi_address[4] => afi_address_r[4].DATAIN
afi_address[5] => afi_address_r[5].DATAIN
afi_address[6] => afi_address_r[6].DATAIN
afi_address[7] => afi_address_r[7].DATAIN
afi_address[8] => afi_address_r[8].DATAIN
afi_address[9] => afi_address_r[9].DATAIN
afi_address[10] => afi_address_r[10].DATAIN
afi_address[11] => afi_address_r[11].DATAIN
afi_address[12] => afi_address_r[12].DATAIN
afi_address[13] => afi_address_r[13].DATAIN
afi_address[14] => afi_address_r[14].DATAIN
afi_address[15] => afi_address_r[15].DATAIN
afi_address[16] => afi_address_r[16].DATAIN
afi_address[17] => afi_address_r[17].DATAIN
afi_address[18] => afi_address_r[18].DATAIN
afi_address[19] => afi_address_r[19].DATAIN
afi_address[20] => afi_address_r[20].DATAIN
afi_address[21] => afi_address_r[21].DATAIN
afi_address[22] => afi_address_r[22].DATAIN
afi_address[23] => afi_address_r[23].DATAIN
afi_address[24] => afi_address_r[24].DATAIN
afi_address[25] => afi_address_r[25].DATAIN
afi_address[26] => afi_address_r[26].DATAIN
afi_address[27] => afi_address_r[27].DATAIN
afi_address[28] => afi_address_r[28].DATAIN
afi_address[29] => afi_address_r[29].DATAIN
afi_bank[0] => afi_bank_r[0].DATAIN
afi_bank[1] => afi_bank_r[1].DATAIN
afi_bank[2] => afi_bank_r[2].DATAIN
afi_bank[3] => afi_bank_r[3].DATAIN
afi_bank[4] => afi_bank_r[4].DATAIN
afi_bank[5] => afi_bank_r[5].DATAIN
afi_cs_n[0] => afi_cs_n_r[0].DATAIN
afi_cs_n[1] => afi_cs_n_r[1].DATAIN
afi_cke[0] => afi_cke_r[0].DATAIN
afi_cke[1] => afi_cke_r[1].DATAIN
afi_odt[0] => afi_odt_r[0].DATAIN
afi_odt[1] => afi_odt_r[1].DATAIN
afi_ras_n[0] => afi_ras_n_r[0].DATAIN
afi_ras_n[1] => afi_ras_n_r[1].DATAIN
afi_cas_n[0] => afi_cas_n_r[0].DATAIN
afi_cas_n[1] => afi_cas_n_r[1].DATAIN
afi_we_n[0] => afi_we_n_r[0].DATAIN
afi_we_n[1] => afi_we_n_r[1].DATAIN
afi_rst_n[0] => afi_rst_n_r[0].DATAIN
afi_rst_n[1] => afi_rst_n_r[1].DATAIN
phy_ddio_address[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[2] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[3] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[4] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[5] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[6] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[7] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[8] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[9] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[10] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[11] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[12] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[13] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[14] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[15] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[16] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[17] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[18] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[19] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[20] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[21] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[22] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[23] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[24] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[25] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[26] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[27] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[28] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[29] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_bank[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[2] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[3] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[4] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[5] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_cs_n[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n.dataout
phy_ddio_cs_n[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n.dataout
phy_ddio_cke[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cke.dataout
phy_ddio_cke[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cke.dataout
phy_ddio_we_n[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n.dataout
phy_ddio_we_n[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n.dataout
phy_ddio_ras_n[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n.dataout
phy_ddio_ras_n[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n.dataout
phy_ddio_cas_n[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n.dataout
phy_ddio_cas_n[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n.dataout
phy_ddio_reset_n[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n.dataout
phy_ddio_reset_n[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n.dataout
phy_ddio_odt[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_odt.dataout
phy_ddio_odt[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_odt.dataout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address
clk => datain_r[15].CLK
clk => datain_r[16].CLK
clk => datain_r[17].CLK
clk => datain_r[18].CLK
clk => datain_r[19].CLK
clk => datain_r[20].CLK
clk => datain_r[21].CLK
clk => datain_r[22].CLK
clk => datain_r[23].CLK
clk => datain_r[24].CLK
clk => datain_r[25].CLK
clk => datain_r[26].CLK
clk => datain_r[27].CLK
clk => datain_r[28].CLK
clk => datain_r[29].CLK
reset_n => datain_r[15].ACLR
reset_n => datain_r[16].ACLR
reset_n => datain_r[17].ACLR
reset_n => datain_r[18].ACLR
reset_n => datain_r[19].ACLR
reset_n => datain_r[20].ACLR
reset_n => datain_r[21].ACLR
reset_n => datain_r[22].ACLR
reset_n => datain_r[23].ACLR
reset_n => datain_r[24].ACLR
reset_n => datain_r[25].ACLR
reset_n => datain_r[26].ACLR
reset_n => datain_r[27].ACLR
reset_n => datain_r[28].ACLR
reset_n => datain_r[29].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAB
datain[4] => dataout.DATAA
datain[5] => dataout.DATAB
datain[5] => dataout.DATAA
datain[6] => dataout.DATAB
datain[6] => dataout.DATAA
datain[7] => dataout.DATAB
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[8] => dataout.DATAA
datain[9] => dataout.DATAB
datain[9] => dataout.DATAA
datain[10] => dataout.DATAB
datain[10] => dataout.DATAA
datain[11] => dataout.DATAB
datain[11] => dataout.DATAA
datain[12] => dataout.DATAB
datain[12] => dataout.DATAA
datain[13] => dataout.DATAB
datain[13] => dataout.DATAA
datain[14] => dataout.DATAB
datain[14] => dataout.DATAA
datain[15] => dataout.DATAA
datain[15] => datain_r[15].DATAIN
datain[16] => dataout.DATAA
datain[16] => datain_r[16].DATAIN
datain[17] => dataout.DATAA
datain[17] => datain_r[17].DATAIN
datain[18] => dataout.DATAA
datain[18] => datain_r[18].DATAIN
datain[19] => dataout.DATAA
datain[19] => datain_r[19].DATAIN
datain[20] => dataout.DATAA
datain[20] => datain_r[20].DATAIN
datain[21] => dataout.DATAA
datain[21] => datain_r[21].DATAIN
datain[22] => dataout.DATAA
datain[22] => datain_r[22].DATAIN
datain[23] => dataout.DATAA
datain[23] => datain_r[23].DATAIN
datain[24] => dataout.DATAA
datain[24] => datain_r[24].DATAIN
datain[25] => dataout.DATAA
datain[25] => datain_r[25].DATAIN
datain[26] => dataout.DATAA
datain[26] => datain_r[26].DATAIN
datain[27] => dataout.DATAA
datain[27] => datain_r[27].DATAIN
datain[28] => dataout.DATAA
datain[28] => datain_r[28].DATAIN
datain[29] => dataout.DATAA
datain[29] => datain_r[29].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank
clk => datain_r[3].CLK
clk => datain_r[4].CLK
clk => datain_r[5].CLK
reset_n => datain_r[3].ACLR
reset_n => datain_r[4].ACLR
reset_n => datain_r[5].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[3] => datain_r[3].DATAIN
datain[4] => dataout.DATAA
datain[4] => datain_r[4].DATAIN
datain[5] => dataout.DATAA
datain[5] => datain_r[5].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cke
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_odt
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath
pll_afi_clk => pll_afi_clk.IN8
reset_n => ~NO_FANOUT~
afi_dqs_en[0] => afi_dqs_en_r[0][0].DATAIN
afi_dqs_en[1] => afi_dqs_en_r[0][1].DATAIN
afi_dqs_en[2] => afi_dqs_en_r[0][2].DATAIN
afi_dqs_en[3] => afi_dqs_en_r[0][3].DATAIN
afi_wdata[0] => afi_wdata_r[0][0].DATAIN
afi_wdata[1] => afi_wdata_r[0][1].DATAIN
afi_wdata[2] => afi_wdata_r[0][2].DATAIN
afi_wdata[3] => afi_wdata_r[0][3].DATAIN
afi_wdata[4] => afi_wdata_r[0][4].DATAIN
afi_wdata[5] => afi_wdata_r[0][5].DATAIN
afi_wdata[6] => afi_wdata_r[0][6].DATAIN
afi_wdata[7] => afi_wdata_r[0][7].DATAIN
afi_wdata[8] => afi_wdata_r[0][8].DATAIN
afi_wdata[9] => afi_wdata_r[0][9].DATAIN
afi_wdata[10] => afi_wdata_r[0][10].DATAIN
afi_wdata[11] => afi_wdata_r[0][11].DATAIN
afi_wdata[12] => afi_wdata_r[0][12].DATAIN
afi_wdata[13] => afi_wdata_r[0][13].DATAIN
afi_wdata[14] => afi_wdata_r[0][14].DATAIN
afi_wdata[15] => afi_wdata_r[0][15].DATAIN
afi_wdata[16] => afi_wdata_r[0][16].DATAIN
afi_wdata[17] => afi_wdata_r[0][17].DATAIN
afi_wdata[18] => afi_wdata_r[0][18].DATAIN
afi_wdata[19] => afi_wdata_r[0][19].DATAIN
afi_wdata[20] => afi_wdata_r[0][20].DATAIN
afi_wdata[21] => afi_wdata_r[0][21].DATAIN
afi_wdata[22] => afi_wdata_r[0][22].DATAIN
afi_wdata[23] => afi_wdata_r[0][23].DATAIN
afi_wdata[24] => afi_wdata_r[0][24].DATAIN
afi_wdata[25] => afi_wdata_r[0][25].DATAIN
afi_wdata[26] => afi_wdata_r[0][26].DATAIN
afi_wdata[27] => afi_wdata_r[0][27].DATAIN
afi_wdata[28] => afi_wdata_r[0][28].DATAIN
afi_wdata[29] => afi_wdata_r[0][29].DATAIN
afi_wdata[30] => afi_wdata_r[0][30].DATAIN
afi_wdata[31] => afi_wdata_r[0][31].DATAIN
afi_wdata[32] => afi_wdata_r[0][32].DATAIN
afi_wdata[33] => afi_wdata_r[0][33].DATAIN
afi_wdata[34] => afi_wdata_r[0][34].DATAIN
afi_wdata[35] => afi_wdata_r[0][35].DATAIN
afi_wdata[36] => afi_wdata_r[0][36].DATAIN
afi_wdata[37] => afi_wdata_r[0][37].DATAIN
afi_wdata[38] => afi_wdata_r[0][38].DATAIN
afi_wdata[39] => afi_wdata_r[0][39].DATAIN
afi_wdata[40] => afi_wdata_r[0][40].DATAIN
afi_wdata[41] => afi_wdata_r[0][41].DATAIN
afi_wdata[42] => afi_wdata_r[0][42].DATAIN
afi_wdata[43] => afi_wdata_r[0][43].DATAIN
afi_wdata[44] => afi_wdata_r[0][44].DATAIN
afi_wdata[45] => afi_wdata_r[0][45].DATAIN
afi_wdata[46] => afi_wdata_r[0][46].DATAIN
afi_wdata[47] => afi_wdata_r[0][47].DATAIN
afi_wdata[48] => afi_wdata_r[0][48].DATAIN
afi_wdata[49] => afi_wdata_r[0][49].DATAIN
afi_wdata[50] => afi_wdata_r[0][50].DATAIN
afi_wdata[51] => afi_wdata_r[0][51].DATAIN
afi_wdata[52] => afi_wdata_r[0][52].DATAIN
afi_wdata[53] => afi_wdata_r[0][53].DATAIN
afi_wdata[54] => afi_wdata_r[0][54].DATAIN
afi_wdata[55] => afi_wdata_r[0][55].DATAIN
afi_wdata[56] => afi_wdata_r[0][56].DATAIN
afi_wdata[57] => afi_wdata_r[0][57].DATAIN
afi_wdata[58] => afi_wdata_r[0][58].DATAIN
afi_wdata[59] => afi_wdata_r[0][59].DATAIN
afi_wdata[60] => afi_wdata_r[0][60].DATAIN
afi_wdata[61] => afi_wdata_r[0][61].DATAIN
afi_wdata[62] => afi_wdata_r[0][62].DATAIN
afi_wdata[63] => afi_wdata_r[0][63].DATAIN
afi_wdata_valid[0] => afi_wdata_valid_r[0][0].DATAIN
afi_wdata_valid[1] => afi_wdata_valid_r[0][1].DATAIN
afi_wdata_valid[2] => afi_wdata_valid_r[0][2].DATAIN
afi_wdata_valid[3] => afi_wdata_valid_r[0][3].DATAIN
afi_dm[0] => afi_dm_r[0][0].DATAIN
afi_dm[1] => afi_dm_r[0][1].DATAIN
afi_dm[2] => afi_dm_r[0][2].DATAIN
afi_dm[3] => afi_dm_r[0][3].DATAIN
afi_dm[4] => afi_dm_r[0][4].DATAIN
afi_dm[5] => afi_dm_r[0][5].DATAIN
afi_dm[6] => afi_dm_r[0][6].DATAIN
afi_dm[7] => afi_dm_r[0][7].DATAIN
phy_ddio_dq[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[2] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[3] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[4] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[5] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[6] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[7] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[8] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[9] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[10] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[11] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[12] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[13] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[14] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[15] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[16] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[17] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[18] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[19] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[20] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[21] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[22] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[23] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[24] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[25] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[26] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[27] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[28] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[29] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[30] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[31] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[32] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[33] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[34] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[35] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[36] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[37] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[38] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[39] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[40] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[41] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[42] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[43] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[44] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[45] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[46] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[47] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[48] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[49] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[50] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[51] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[52] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[53] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[54] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[55] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[56] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[57] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[58] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[59] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[60] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[61] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[62] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[63] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dqs_en[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dqs_en_shifter.dataout
phy_ddio_dqs_en[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dqs_en_shifter.dataout
phy_ddio_dqs_en[2] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dqs_en_shifter.dataout
phy_ddio_dqs_en[3] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dqs_en_shifter.dataout
phy_ddio_wrdata_en[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter.dataout
phy_ddio_wrdata_en[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_en_shifter.dataout
phy_ddio_wrdata_en[2] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter.dataout
phy_ddio_wrdata_en[3] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_en_shifter.dataout
phy_ddio_wrdata_mask[0] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[1] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[2] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[3] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[4] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[5] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[6] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[7] <= ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter
clk => datain_r[16].CLK
clk => datain_r[17].CLK
clk => datain_r[18].CLK
clk => datain_r[19].CLK
clk => datain_r[20].CLK
clk => datain_r[21].CLK
clk => datain_r[22].CLK
clk => datain_r[23].CLK
clk => datain_r[24].CLK
clk => datain_r[25].CLK
clk => datain_r[26].CLK
clk => datain_r[27].CLK
clk => datain_r[28].CLK
clk => datain_r[29].CLK
clk => datain_r[30].CLK
clk => datain_r[31].CLK
reset_n => datain_r[16].ACLR
reset_n => datain_r[17].ACLR
reset_n => datain_r[18].ACLR
reset_n => datain_r[19].ACLR
reset_n => datain_r[20].ACLR
reset_n => datain_r[21].ACLR
reset_n => datain_r[22].ACLR
reset_n => datain_r[23].ACLR
reset_n => datain_r[24].ACLR
reset_n => datain_r[25].ACLR
reset_n => datain_r[26].ACLR
reset_n => datain_r[27].ACLR
reset_n => datain_r[28].ACLR
reset_n => datain_r[29].ACLR
reset_n => datain_r[30].ACLR
reset_n => datain_r[31].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAB
datain[4] => dataout.DATAA
datain[5] => dataout.DATAB
datain[5] => dataout.DATAA
datain[6] => dataout.DATAB
datain[6] => dataout.DATAA
datain[7] => dataout.DATAB
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[8] => dataout.DATAA
datain[9] => dataout.DATAB
datain[9] => dataout.DATAA
datain[10] => dataout.DATAB
datain[10] => dataout.DATAA
datain[11] => dataout.DATAB
datain[11] => dataout.DATAA
datain[12] => dataout.DATAB
datain[12] => dataout.DATAA
datain[13] => dataout.DATAB
datain[13] => dataout.DATAA
datain[14] => dataout.DATAB
datain[14] => dataout.DATAA
datain[15] => dataout.DATAB
datain[15] => dataout.DATAA
datain[16] => dataout.DATAA
datain[16] => datain_r[16].DATAIN
datain[17] => dataout.DATAA
datain[17] => datain_r[17].DATAIN
datain[18] => dataout.DATAA
datain[18] => datain_r[18].DATAIN
datain[19] => dataout.DATAA
datain[19] => datain_r[19].DATAIN
datain[20] => dataout.DATAA
datain[20] => datain_r[20].DATAIN
datain[21] => dataout.DATAA
datain[21] => datain_r[21].DATAIN
datain[22] => dataout.DATAA
datain[22] => datain_r[22].DATAIN
datain[23] => dataout.DATAA
datain[23] => datain_r[23].DATAIN
datain[24] => dataout.DATAA
datain[24] => datain_r[24].DATAIN
datain[25] => dataout.DATAA
datain[25] => datain_r[25].DATAIN
datain[26] => dataout.DATAA
datain[26] => datain_r[26].DATAIN
datain[27] => dataout.DATAA
datain[27] => datain_r[27].DATAIN
datain[28] => dataout.DATAA
datain[28] => datain_r[28].DATAIN
datain[29] => dataout.DATAA
datain[29] => datain_r[29].DATAIN
datain[30] => dataout.DATAA
datain[30] => datain_r[30].DATAIN
datain[31] => dataout.DATAA
datain[31] => datain_r[31].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter
clk => datain_r[2].CLK
clk => datain_r[3].CLK
reset_n => datain_r[2].ACLR
reset_n => datain_r[3].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[2] => datain_r[2].DATAIN
datain[3] => dataout.DATAA
datain[3] => datain_r[3].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[0].dqs_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter
clk => datain_r[16].CLK
clk => datain_r[17].CLK
clk => datain_r[18].CLK
clk => datain_r[19].CLK
clk => datain_r[20].CLK
clk => datain_r[21].CLK
clk => datain_r[22].CLK
clk => datain_r[23].CLK
clk => datain_r[24].CLK
clk => datain_r[25].CLK
clk => datain_r[26].CLK
clk => datain_r[27].CLK
clk => datain_r[28].CLK
clk => datain_r[29].CLK
clk => datain_r[30].CLK
clk => datain_r[31].CLK
reset_n => datain_r[16].ACLR
reset_n => datain_r[17].ACLR
reset_n => datain_r[18].ACLR
reset_n => datain_r[19].ACLR
reset_n => datain_r[20].ACLR
reset_n => datain_r[21].ACLR
reset_n => datain_r[22].ACLR
reset_n => datain_r[23].ACLR
reset_n => datain_r[24].ACLR
reset_n => datain_r[25].ACLR
reset_n => datain_r[26].ACLR
reset_n => datain_r[27].ACLR
reset_n => datain_r[28].ACLR
reset_n => datain_r[29].ACLR
reset_n => datain_r[30].ACLR
reset_n => datain_r[31].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAB
datain[4] => dataout.DATAA
datain[5] => dataout.DATAB
datain[5] => dataout.DATAA
datain[6] => dataout.DATAB
datain[6] => dataout.DATAA
datain[7] => dataout.DATAB
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[8] => dataout.DATAA
datain[9] => dataout.DATAB
datain[9] => dataout.DATAA
datain[10] => dataout.DATAB
datain[10] => dataout.DATAA
datain[11] => dataout.DATAB
datain[11] => dataout.DATAA
datain[12] => dataout.DATAB
datain[12] => dataout.DATAA
datain[13] => dataout.DATAB
datain[13] => dataout.DATAA
datain[14] => dataout.DATAB
datain[14] => dataout.DATAA
datain[15] => dataout.DATAB
datain[15] => dataout.DATAA
datain[16] => dataout.DATAA
datain[16] => datain_r[16].DATAIN
datain[17] => dataout.DATAA
datain[17] => datain_r[17].DATAIN
datain[18] => dataout.DATAA
datain[18] => datain_r[18].DATAIN
datain[19] => dataout.DATAA
datain[19] => datain_r[19].DATAIN
datain[20] => dataout.DATAA
datain[20] => datain_r[20].DATAIN
datain[21] => dataout.DATAA
datain[21] => datain_r[21].DATAIN
datain[22] => dataout.DATAA
datain[22] => datain_r[22].DATAIN
datain[23] => dataout.DATAA
datain[23] => datain_r[23].DATAIN
datain[24] => dataout.DATAA
datain[24] => datain_r[24].DATAIN
datain[25] => dataout.DATAA
datain[25] => datain_r[25].DATAIN
datain[26] => dataout.DATAA
datain[26] => datain_r[26].DATAIN
datain[27] => dataout.DATAA
datain[27] => datain_r[27].DATAIN
datain[28] => dataout.DATAA
datain[28] => datain_r[28].DATAIN
datain[29] => dataout.DATAA
datain[29] => datain_r[29].DATAIN
datain[30] => dataout.DATAA
datain[30] => datain_r[30].DATAIN
datain[31] => dataout.DATAA
datain[31] => datain_r[31].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter
clk => datain_r[2].CLK
clk => datain_r[3].CLK
reset_n => datain_r[2].ACLR
reset_n => datain_r[3].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[2] => datain_r[2].DATAIN
datain[3] => dataout.DATAA
datain[3] => datain_r[3].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp[1].dqs_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath
pll_afi_clk => pll_afi_clk.IN1
reset_n_afi_clk => vfifo[0].ACLR
reset_n_afi_clk => vfifo[1].ACLR
reset_n_afi_clk => vfifo[2].ACLR
reset_n_afi_clk => vfifo[3].ACLR
reset_n_afi_clk => vfifo[4].ACLR
reset_n_afi_clk => vfifo[5].ACLR
reset_n_afi_clk => vfifo[6].ACLR
reset_n_afi_clk => vfifo[7].ACLR
reset_n_afi_clk => vfifo[8].ACLR
reset_n_afi_clk => vfifo[9].ACLR
reset_n_afi_clk => vfifo[10].ACLR
reset_n_afi_clk => vfifo[11].ACLR
reset_n_afi_clk => vfifo[12].ACLR
reset_n_afi_clk => vfifo[13].ACLR
reset_n_afi_clk => vfifo[14].ACLR
reset_n_afi_clk => vfifo_output[0].ACLR
reset_n_afi_clk => vfifo_output[1].ACLR
reset_n_afi_clk => reset_counter[0].ACLR
reset_n_afi_clk => reset_counter[1].ACLR
reset_n_afi_clk => reset_counter[2].ACLR
reset_n_afi_clk => reset_counter[3].ACLR
reset_n_afi_clk => read_req.ACLR
reset_n_afi_clk => write_req.ACLR
reset_n_afi_clk => vfifo_pointer[0].ACLR
reset_n_afi_clk => vfifo_pointer[1].ACLR
reset_n_afi_clk => vfifo_pointer[2].ACLR
reset_n_afi_clk => _.IN1
read_capture_clk_hr_dq[0] => read_capture_clk_hr_dq[0].IN1
read_capture_clk_hr_dq[1] => ~NO_FANOUT~
rdata_hr[0] => rdata_hr[0].IN1
rdata_hr[1] => rdata_hr[1].IN1
rdata_hr[2] => rdata_hr[2].IN1
rdata_hr[3] => rdata_hr[3].IN1
rdata_hr[4] => rdata_hr[4].IN1
rdata_hr[5] => rdata_hr[5].IN1
rdata_hr[6] => rdata_hr[6].IN1
rdata_hr[7] => rdata_hr[7].IN1
rdata_hr[8] => rdata_hr[8].IN1
rdata_hr[9] => rdata_hr[9].IN1
rdata_hr[10] => rdata_hr[10].IN1
rdata_hr[11] => rdata_hr[11].IN1
rdata_hr[12] => rdata_hr[12].IN1
rdata_hr[13] => rdata_hr[13].IN1
rdata_hr[14] => rdata_hr[14].IN1
rdata_hr[15] => rdata_hr[15].IN1
rdata_hr[16] => rdata_hr[16].IN1
rdata_hr[17] => rdata_hr[17].IN1
rdata_hr[18] => rdata_hr[18].IN1
rdata_hr[19] => rdata_hr[19].IN1
rdata_hr[20] => rdata_hr[20].IN1
rdata_hr[21] => rdata_hr[21].IN1
rdata_hr[22] => rdata_hr[22].IN1
rdata_hr[23] => rdata_hr[23].IN1
rdata_hr[24] => rdata_hr[24].IN1
rdata_hr[25] => rdata_hr[25].IN1
rdata_hr[26] => rdata_hr[26].IN1
rdata_hr[27] => rdata_hr[27].IN1
rdata_hr[28] => rdata_hr[28].IN1
rdata_hr[29] => rdata_hr[29].IN1
rdata_hr[30] => rdata_hr[30].IN1
rdata_hr[31] => rdata_hr[31].IN1
rdata_hr[32] => rdata_hr[32].IN1
rdata_hr[33] => rdata_hr[33].IN1
rdata_hr[34] => rdata_hr[34].IN1
rdata_hr[35] => rdata_hr[35].IN1
rdata_hr[36] => rdata_hr[36].IN1
rdata_hr[37] => rdata_hr[37].IN1
rdata_hr[38] => rdata_hr[38].IN1
rdata_hr[39] => rdata_hr[39].IN1
rdata_hr[40] => rdata_hr[40].IN1
rdata_hr[41] => rdata_hr[41].IN1
rdata_hr[42] => rdata_hr[42].IN1
rdata_hr[43] => rdata_hr[43].IN1
rdata_hr[44] => rdata_hr[44].IN1
rdata_hr[45] => rdata_hr[45].IN1
rdata_hr[46] => rdata_hr[46].IN1
rdata_hr[47] => rdata_hr[47].IN1
rdata_hr[48] => rdata_hr[48].IN1
rdata_hr[49] => rdata_hr[49].IN1
rdata_hr[50] => rdata_hr[50].IN1
rdata_hr[51] => rdata_hr[51].IN1
rdata_hr[52] => rdata_hr[52].IN1
rdata_hr[53] => rdata_hr[53].IN1
rdata_hr[54] => rdata_hr[54].IN1
rdata_hr[55] => rdata_hr[55].IN1
rdata_hr[56] => rdata_hr[56].IN1
rdata_hr[57] => rdata_hr[57].IN1
rdata_hr[58] => rdata_hr[58].IN1
rdata_hr[59] => rdata_hr[59].IN1
rdata_hr[60] => rdata_hr[60].IN1
rdata_hr[61] => rdata_hr[61].IN1
rdata_hr[62] => rdata_hr[62].IN1
rdata_hr[63] => rdata_hr[63].IN1
afi_rdata_en[0] => vfifo[0].DATAIN
afi_rdata_en[1] => ~NO_FANOUT~
afi_rdata[0] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[1] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[2] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[3] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[4] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[5] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[6] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[7] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[8] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[9] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[10] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[11] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[12] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[13] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[14] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[15] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[16] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[17] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[18] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[19] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[20] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[21] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[22] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[23] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[24] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[25] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[26] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[27] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[28] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[29] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[30] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[31] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[32] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[33] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[34] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[35] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[36] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[37] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[38] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[39] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[40] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[41] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[42] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[43] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[44] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[45] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[46] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[47] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[48] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[49] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[50] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[51] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[52] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[53] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[54] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[55] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[56] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[57] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[58] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[59] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[60] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[61] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[62] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata[63] <= max10emif_dcfifo:rdata_fifo.q
afi_rdata_valid[0] <= vfifo_output[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata_valid[1] <= vfifo_output[1].DB_MAX_OUTPUT_PORT_TYPE
seq_read_fifo_reset[0] => ~NO_FANOUT~
seq_read_fifo_reset[1] => ~NO_FANOUT~
seq_read_latency_counter[0] => ~NO_FANOUT~
seq_read_latency_counter[1] => ~NO_FANOUT~
seq_read_latency_counter[2] => ~NO_FANOUT~
seq_read_latency_counter[3] => ~NO_FANOUT~
seq_read_latency_counter[4] => ~NO_FANOUT~
seq_read_increment_vfifo[0] => vfifo_pointer[2].ENA
seq_read_increment_vfifo[0] => vfifo_pointer[1].ENA
seq_read_increment_vfifo[0] => vfifo_pointer[0].ENA
seq_read_increment_vfifo[1] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath|max10emif_dcfifo:rdata_fifo
data[0] => fifo.data_a[0].DATAIN
data[0] => fifo.DATAIN
data[1] => fifo.data_a[1].DATAIN
data[1] => fifo.DATAIN1
data[2] => fifo.data_a[2].DATAIN
data[2] => fifo.DATAIN2
data[3] => fifo.data_a[3].DATAIN
data[3] => fifo.DATAIN3
data[4] => fifo.data_a[4].DATAIN
data[4] => fifo.DATAIN4
data[5] => fifo.data_a[5].DATAIN
data[5] => fifo.DATAIN5
data[6] => fifo.data_a[6].DATAIN
data[6] => fifo.DATAIN6
data[7] => fifo.data_a[7].DATAIN
data[7] => fifo.DATAIN7
data[8] => fifo.data_a[8].DATAIN
data[8] => fifo.DATAIN8
data[9] => fifo.data_a[9].DATAIN
data[9] => fifo.DATAIN9
data[10] => fifo.data_a[10].DATAIN
data[10] => fifo.DATAIN10
data[11] => fifo.data_a[11].DATAIN
data[11] => fifo.DATAIN11
data[12] => fifo.data_a[12].DATAIN
data[12] => fifo.DATAIN12
data[13] => fifo.data_a[13].DATAIN
data[13] => fifo.DATAIN13
data[14] => fifo.data_a[14].DATAIN
data[14] => fifo.DATAIN14
data[15] => fifo.data_a[15].DATAIN
data[15] => fifo.DATAIN15
data[16] => fifo.data_a[16].DATAIN
data[16] => fifo.DATAIN16
data[17] => fifo.data_a[17].DATAIN
data[17] => fifo.DATAIN17
data[18] => fifo.data_a[18].DATAIN
data[18] => fifo.DATAIN18
data[19] => fifo.data_a[19].DATAIN
data[19] => fifo.DATAIN19
data[20] => fifo.data_a[20].DATAIN
data[20] => fifo.DATAIN20
data[21] => fifo.data_a[21].DATAIN
data[21] => fifo.DATAIN21
data[22] => fifo.data_a[22].DATAIN
data[22] => fifo.DATAIN22
data[23] => fifo.data_a[23].DATAIN
data[23] => fifo.DATAIN23
data[24] => fifo.data_a[24].DATAIN
data[24] => fifo.DATAIN24
data[25] => fifo.data_a[25].DATAIN
data[25] => fifo.DATAIN25
data[26] => fifo.data_a[26].DATAIN
data[26] => fifo.DATAIN26
data[27] => fifo.data_a[27].DATAIN
data[27] => fifo.DATAIN27
data[28] => fifo.data_a[28].DATAIN
data[28] => fifo.DATAIN28
data[29] => fifo.data_a[29].DATAIN
data[29] => fifo.DATAIN29
data[30] => fifo.data_a[30].DATAIN
data[30] => fifo.DATAIN30
data[31] => fifo.data_a[31].DATAIN
data[31] => fifo.DATAIN31
data[32] => fifo.data_a[32].DATAIN
data[32] => fifo.DATAIN32
data[33] => fifo.data_a[33].DATAIN
data[33] => fifo.DATAIN33
data[34] => fifo.data_a[34].DATAIN
data[34] => fifo.DATAIN34
data[35] => fifo.data_a[35].DATAIN
data[35] => fifo.DATAIN35
data[36] => fifo.data_a[36].DATAIN
data[36] => fifo.DATAIN36
data[37] => fifo.data_a[37].DATAIN
data[37] => fifo.DATAIN37
data[38] => fifo.data_a[38].DATAIN
data[38] => fifo.DATAIN38
data[39] => fifo.data_a[39].DATAIN
data[39] => fifo.DATAIN39
data[40] => fifo.data_a[40].DATAIN
data[40] => fifo.DATAIN40
data[41] => fifo.data_a[41].DATAIN
data[41] => fifo.DATAIN41
data[42] => fifo.data_a[42].DATAIN
data[42] => fifo.DATAIN42
data[43] => fifo.data_a[43].DATAIN
data[43] => fifo.DATAIN43
data[44] => fifo.data_a[44].DATAIN
data[44] => fifo.DATAIN44
data[45] => fifo.data_a[45].DATAIN
data[45] => fifo.DATAIN45
data[46] => fifo.data_a[46].DATAIN
data[46] => fifo.DATAIN46
data[47] => fifo.data_a[47].DATAIN
data[47] => fifo.DATAIN47
data[48] => fifo.data_a[48].DATAIN
data[48] => fifo.DATAIN48
data[49] => fifo.data_a[49].DATAIN
data[49] => fifo.DATAIN49
data[50] => fifo.data_a[50].DATAIN
data[50] => fifo.DATAIN50
data[51] => fifo.data_a[51].DATAIN
data[51] => fifo.DATAIN51
data[52] => fifo.data_a[52].DATAIN
data[52] => fifo.DATAIN52
data[53] => fifo.data_a[53].DATAIN
data[53] => fifo.DATAIN53
data[54] => fifo.data_a[54].DATAIN
data[54] => fifo.DATAIN54
data[55] => fifo.data_a[55].DATAIN
data[55] => fifo.DATAIN55
data[56] => fifo.data_a[56].DATAIN
data[56] => fifo.DATAIN56
data[57] => fifo.data_a[57].DATAIN
data[57] => fifo.DATAIN57
data[58] => fifo.data_a[58].DATAIN
data[58] => fifo.DATAIN58
data[59] => fifo.data_a[59].DATAIN
data[59] => fifo.DATAIN59
data[60] => fifo.data_a[60].DATAIN
data[60] => fifo.DATAIN60
data[61] => fifo.data_a[61].DATAIN
data[61] => fifo.DATAIN61
data[62] => fifo.data_a[62].DATAIN
data[62] => fifo.DATAIN62
data[63] => fifo.data_a[63].DATAIN
data[63] => fifo.DATAIN63
rdclk => rdptr[0].CLK
rdclk => rdptr[1].CLK
rdclk => rdptr[2].CLK
rdreq => Add1.IN3
wrclk => fifo.we_a.CLK
wrclk => fifo.waddr_a[2].CLK
wrclk => fifo.waddr_a[1].CLK
wrclk => fifo.waddr_a[0].CLK
wrclk => fifo.data_a[63].CLK
wrclk => fifo.data_a[62].CLK
wrclk => fifo.data_a[61].CLK
wrclk => fifo.data_a[60].CLK
wrclk => fifo.data_a[59].CLK
wrclk => fifo.data_a[58].CLK
wrclk => fifo.data_a[57].CLK
wrclk => fifo.data_a[56].CLK
wrclk => fifo.data_a[55].CLK
wrclk => fifo.data_a[54].CLK
wrclk => fifo.data_a[53].CLK
wrclk => fifo.data_a[52].CLK
wrclk => fifo.data_a[51].CLK
wrclk => fifo.data_a[50].CLK
wrclk => fifo.data_a[49].CLK
wrclk => fifo.data_a[48].CLK
wrclk => fifo.data_a[47].CLK
wrclk => fifo.data_a[46].CLK
wrclk => fifo.data_a[45].CLK
wrclk => fifo.data_a[44].CLK
wrclk => fifo.data_a[43].CLK
wrclk => fifo.data_a[42].CLK
wrclk => fifo.data_a[41].CLK
wrclk => fifo.data_a[40].CLK
wrclk => fifo.data_a[39].CLK
wrclk => fifo.data_a[38].CLK
wrclk => fifo.data_a[37].CLK
wrclk => fifo.data_a[36].CLK
wrclk => fifo.data_a[35].CLK
wrclk => fifo.data_a[34].CLK
wrclk => fifo.data_a[33].CLK
wrclk => fifo.data_a[32].CLK
wrclk => fifo.data_a[31].CLK
wrclk => fifo.data_a[30].CLK
wrclk => fifo.data_a[29].CLK
wrclk => fifo.data_a[28].CLK
wrclk => fifo.data_a[27].CLK
wrclk => fifo.data_a[26].CLK
wrclk => fifo.data_a[25].CLK
wrclk => fifo.data_a[24].CLK
wrclk => fifo.data_a[23].CLK
wrclk => fifo.data_a[22].CLK
wrclk => fifo.data_a[21].CLK
wrclk => fifo.data_a[20].CLK
wrclk => fifo.data_a[19].CLK
wrclk => fifo.data_a[18].CLK
wrclk => fifo.data_a[17].CLK
wrclk => fifo.data_a[16].CLK
wrclk => fifo.data_a[15].CLK
wrclk => fifo.data_a[14].CLK
wrclk => fifo.data_a[13].CLK
wrclk => fifo.data_a[12].CLK
wrclk => fifo.data_a[11].CLK
wrclk => fifo.data_a[10].CLK
wrclk => fifo.data_a[9].CLK
wrclk => fifo.data_a[8].CLK
wrclk => fifo.data_a[7].CLK
wrclk => fifo.data_a[6].CLK
wrclk => fifo.data_a[5].CLK
wrclk => fifo.data_a[4].CLK
wrclk => fifo.data_a[3].CLK
wrclk => fifo.data_a[2].CLK
wrclk => fifo.data_a[1].CLK
wrclk => fifo.data_a[0].CLK
wrclk => wrptr[0].CLK
wrclk => wrptr[1].CLK
wrclk => wrptr[2].CLK
wrclk => fifo.CLK0
wrreq => Add0.IN3
q[0] <= fifo.DATAOUT
q[1] <= fifo.DATAOUT1
q[2] <= fifo.DATAOUT2
q[3] <= fifo.DATAOUT3
q[4] <= fifo.DATAOUT4
q[5] <= fifo.DATAOUT5
q[6] <= fifo.DATAOUT6
q[7] <= fifo.DATAOUT7
q[8] <= fifo.DATAOUT8
q[9] <= fifo.DATAOUT9
q[10] <= fifo.DATAOUT10
q[11] <= fifo.DATAOUT11
q[12] <= fifo.DATAOUT12
q[13] <= fifo.DATAOUT13
q[14] <= fifo.DATAOUT14
q[15] <= fifo.DATAOUT15
q[16] <= fifo.DATAOUT16
q[17] <= fifo.DATAOUT17
q[18] <= fifo.DATAOUT18
q[19] <= fifo.DATAOUT19
q[20] <= fifo.DATAOUT20
q[21] <= fifo.DATAOUT21
q[22] <= fifo.DATAOUT22
q[23] <= fifo.DATAOUT23
q[24] <= fifo.DATAOUT24
q[25] <= fifo.DATAOUT25
q[26] <= fifo.DATAOUT26
q[27] <= fifo.DATAOUT27
q[28] <= fifo.DATAOUT28
q[29] <= fifo.DATAOUT29
q[30] <= fifo.DATAOUT30
q[31] <= fifo.DATAOUT31
q[32] <= fifo.DATAOUT32
q[33] <= fifo.DATAOUT33
q[34] <= fifo.DATAOUT34
q[35] <= fifo.DATAOUT35
q[36] <= fifo.DATAOUT36
q[37] <= fifo.DATAOUT37
q[38] <= fifo.DATAOUT38
q[39] <= fifo.DATAOUT39
q[40] <= fifo.DATAOUT40
q[41] <= fifo.DATAOUT41
q[42] <= fifo.DATAOUT42
q[43] <= fifo.DATAOUT43
q[44] <= fifo.DATAOUT44
q[45] <= fifo.DATAOUT45
q[46] <= fifo.DATAOUT46
q[47] <= fifo.DATAOUT47
q[48] <= fifo.DATAOUT48
q[49] <= fifo.DATAOUT49
q[50] <= fifo.DATAOUT50
q[51] <= fifo.DATAOUT51
q[52] <= fifo.DATAOUT52
q[53] <= fifo.DATAOUT53
q[54] <= fifo.DATAOUT54
q[55] <= fifo.DATAOUT55
q[56] <= fifo.DATAOUT56
q[57] <= fifo.DATAOUT57
q[58] <= fifo.DATAOUT58
q[59] <= fifo.DATAOUT59
q[60] <= fifo.DATAOUT60
q[61] <= fifo.DATAOUT61
q[62] <= fifo.DATAOUT62
q[63] <= fifo.DATAOUT63
aclr => rdptr[0].ACLR
aclr => rdptr[1].ACLR
aclr => rdptr[2].ACLR
aclr => wrptr[0].ACLR
aclr => wrptr[1].ACLR
aclr => wrptr[2].ACLR


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads
reset_n => gen_muxsel_r1.DATAIN
pll_afi_clk => pll_afi_clk.IN25
pll_mem_clk => pll_mem_clk.IN25
pll_mem_clk_ddio => pll_mem_clk_ddio.IN27
pll_write_clk => pll_write_clk.IN25
enable_mem_clk[0] => enable_mem_clk[0].IN24
phy_ddio_address[0] => phy_ddio_address_l[0].IN2
phy_ddio_address[1] => phy_ddio_address_l[1].IN2
phy_ddio_address[2] => phy_ddio_address_l[2].IN2
phy_ddio_address[3] => phy_ddio_address_l[3].IN2
phy_ddio_address[4] => phy_ddio_address_l[4].IN2
phy_ddio_address[5] => phy_ddio_address_l[5].IN2
phy_ddio_address[6] => phy_ddio_address_l[6].IN2
phy_ddio_address[7] => phy_ddio_address_l[7].IN2
phy_ddio_address[8] => phy_ddio_address_l[8].IN2
phy_ddio_address[9] => phy_ddio_address_l[9].IN2
phy_ddio_address[10] => phy_ddio_address_l[10].IN2
phy_ddio_address[11] => phy_ddio_address_l[11].IN2
phy_ddio_address[12] => phy_ddio_address_l[12].IN2
phy_ddio_address[13] => phy_ddio_address_l[13].IN2
phy_ddio_address[14] => phy_ddio_address_l[14].IN2
phy_ddio_address[15] => phy_ddio_address_h[0].IN2
phy_ddio_address[16] => phy_ddio_address_h[1].IN2
phy_ddio_address[17] => phy_ddio_address_h[2].IN2
phy_ddio_address[18] => phy_ddio_address_h[3].IN2
phy_ddio_address[19] => phy_ddio_address_h[4].IN2
phy_ddio_address[20] => phy_ddio_address_h[5].IN2
phy_ddio_address[21] => phy_ddio_address_h[6].IN2
phy_ddio_address[22] => phy_ddio_address_h[7].IN2
phy_ddio_address[23] => phy_ddio_address_h[8].IN2
phy_ddio_address[24] => phy_ddio_address_h[9].IN2
phy_ddio_address[25] => phy_ddio_address_h[10].IN2
phy_ddio_address[26] => phy_ddio_address_h[11].IN2
phy_ddio_address[27] => phy_ddio_address_h[12].IN2
phy_ddio_address[28] => phy_ddio_address_h[13].IN2
phy_ddio_address[29] => phy_ddio_address_h[14].IN2
phy_ddio_cke[0] => phy_ddio_cke_l[0].IN2
phy_ddio_cke[1] => phy_ddio_cke_h[0].IN2
phy_ddio_cs_n[0] => phy_ddio_cs_n_l[0].IN2
phy_ddio_cs_n[1] => phy_ddio_cs_n_h[0].IN2
phy_ddio_bank[0] => phy_ddio_bank_l[0].IN2
phy_ddio_bank[1] => phy_ddio_bank_l[1].IN2
phy_ddio_bank[2] => phy_ddio_bank_l[2].IN2
phy_ddio_bank[3] => phy_ddio_bank_h[0].IN2
phy_ddio_bank[4] => phy_ddio_bank_h[1].IN2
phy_ddio_bank[5] => phy_ddio_bank_h[2].IN2
phy_ddio_odt[0] => phy_ddio_odt_l[0].IN2
phy_ddio_odt[1] => phy_ddio_odt_h[0].IN2
phy_ddio_we_n[0] => phy_ddio_we_n_l[0].IN2
phy_ddio_we_n[1] => phy_ddio_we_n_h[0].IN2
phy_ddio_ras_n[0] => phy_ddio_ras_n_l[0].IN2
phy_ddio_ras_n[1] => phy_ddio_ras_n_h[0].IN2
phy_ddio_cas_n[0] => phy_ddio_cas_n_l[0].IN2
phy_ddio_cas_n[1] => phy_ddio_cas_n_h[0].IN2
phy_mem_bank[0] <= addr_cmd_pad_m10:bank_gen[0].ubank_pad.pad
phy_mem_bank[1] <= addr_cmd_pad_m10:bank_gen[1].ubank_pad.pad
phy_mem_bank[2] <= addr_cmd_pad_m10:bank_gen[2].ubank_pad.pad
phy_mem_odt[0] <= addr_cmd_pad_m10:odt_gen[0].uodt_pad.pad
phy_mem_we_n[0] <= addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad.pad
phy_mem_ras_n[0] <= addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad.pad
phy_mem_cas_n[0] <= addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad.pad
phy_ddio_reset_n[0] => phy_ddio_reset_n_l[0].IN2
phy_ddio_reset_n[1] => phy_ddio_reset_n_h[0].IN2
phy_mem_reset_n <= addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad.pad
phy_mem_address[0] <= addr_cmd_pad_m10:address_gen[0].uaddress_pad.pad
phy_mem_address[1] <= addr_cmd_pad_m10:address_gen[1].uaddress_pad.pad
phy_mem_address[2] <= addr_cmd_pad_m10:address_gen[2].uaddress_pad.pad
phy_mem_address[3] <= addr_cmd_pad_m10:address_gen[3].uaddress_pad.pad
phy_mem_address[4] <= addr_cmd_pad_m10:address_gen[4].uaddress_pad.pad
phy_mem_address[5] <= addr_cmd_pad_m10:address_gen[5].uaddress_pad.pad
phy_mem_address[6] <= addr_cmd_pad_m10:address_gen[6].uaddress_pad.pad
phy_mem_address[7] <= addr_cmd_pad_m10:address_gen[7].uaddress_pad.pad
phy_mem_address[8] <= addr_cmd_pad_m10:address_gen[8].uaddress_pad.pad
phy_mem_address[9] <= addr_cmd_pad_m10:address_gen[9].uaddress_pad.pad
phy_mem_address[10] <= addr_cmd_pad_m10:address_gen[10].uaddress_pad.pad
phy_mem_address[11] <= addr_cmd_pad_m10:address_gen[11].uaddress_pad.pad
phy_mem_address[12] <= addr_cmd_pad_m10:address_gen[12].uaddress_pad.pad
phy_mem_address[13] <= addr_cmd_pad_m10:address_gen[13].uaddress_pad.pad
phy_mem_address[14] <= addr_cmd_pad_m10:address_gen[14].uaddress_pad.pad
phy_mem_cs_n[0] <= addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad.pad
phy_mem_cke[0] <= addr_cmd_pad_m10:cke_gen[0].ucke_pad.pad
phy_mem_ck[0] <> altera_gpio_lite:clock_gen[0].umem_ck_pad.pad_io
phy_mem_ck_n[0] <> altera_gpio_lite:clock_gen[0].umem_ck_pad.pad_io_b
mimic_clock <= altera_gpio_lite:clock_gen[0].umem_ck_pad.mimic_clock


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[1].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[2].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[3].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[4].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[5].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[6].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[7].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[8].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[9].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[10].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[11].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[12].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[13].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[14].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cs_n_gen[0].ucs_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cke_gen[0].ucke_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[0].ubank_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[1].ubank_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:bank_gen[2].ubank_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:odt_gen[0].uodt_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:we_n_gen[0].uwe_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:ras_n_gen[0].uras_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:cas_n_gen[0].ucas_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad
pll_afi_clk => pll_afi_clk.IN2
pll_mem_clk => pll_mem_clk.IN2
pll_mem_clk_ddio => pll_mem_clk_ddio.IN1
pll_write_clk => pll_write_clk.IN1
muxsel => muxsel.IN2
datain_hi[0] => datain_hi[0].IN1
datain_hi[1] => datain_hi[1].IN1
datain_lo[0] => datain_lo[0].IN1
datain_lo[1] => datain_lo[1].IN1
enable => enable.IN1
pad <= altera_gpio_lite:uadc_pad.pad_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|altera_gpio_lite:uadc_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:reset_n_gen[0].ureset_n_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= <GND>
pad_out_b[0] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => gpio_one_bit.i_loop[0].nsleep_wire.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => pseudo_diff_output_buf.obuf_a.OE
oe => pseudo_diff_output_buf.obuf_a_bar.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> pseudo_diff_output_buf.obuf_a
pad_b <> pseudo_diff_output_buf.obuf_a_bar
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= diff_input_buf.diff_input_buf_without_nsleep.ibuf.OUT
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs
reset_n_afi_clk => ~NO_FANOUT~
pll_afi_clk => pll_afi_clk.IN27
pll_mem_clk_ddio => pll_mem_clk_ddio.IN4
pll_mem_clk => pll_mem_clk.IN27
pll_write_clk => pll_write_clk.IN2
enable_mem_clk[0] => enable_mem_clk[0].IN10
dq_capture_clk => dq_capture_clk.IN1
read_capture_clk_hr_dq <= altera_gpio_lite:dq_ddio_io.hr_clock
invert_hr_clock => invert_hr_clock.IN1
mem_dqs_n <> altera_gpio_lite:dqs_ddio_io.pad_io_b
rdata_hr[0] <= rdata_hr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[1] <= rdata_hr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[2] <= rdata_hr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[3] <= rdata_hr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[4] <= rdata_hr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[5] <= rdata_hr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[6] <= rdata_hr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[7] <= rdata_hr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[8] <= rdata_hr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[9] <= rdata_hr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[10] <= rdata_hr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[11] <= rdata_hr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[12] <= rdata_hr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[13] <= rdata_hr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[14] <= rdata_hr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[15] <= rdata_hr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[16] <= rdata_hr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[17] <= rdata_hr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[18] <= rdata_hr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[19] <= rdata_hr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[20] <= rdata_hr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[21] <= rdata_hr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[22] <= rdata_hr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[23] <= rdata_hr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[24] <= rdata_hr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[25] <= rdata_hr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[26] <= rdata_hr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[27] <= rdata_hr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[28] <= rdata_hr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[29] <= rdata_hr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[30] <= rdata_hr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[31] <= rdata_hr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
write_data_in[0] => output_path_gen[0].hr_data_t0.IN1
write_data_in[1] => output_path_gen[1].hr_data_t0.IN1
write_data_in[2] => output_path_gen[2].hr_data_t0.IN1
write_data_in[3] => output_path_gen[3].hr_data_t0.IN1
write_data_in[4] => output_path_gen[4].hr_data_t0.IN1
write_data_in[5] => output_path_gen[5].hr_data_t0.IN1
write_data_in[6] => output_path_gen[6].hr_data_t0.IN1
write_data_in[7] => output_path_gen[7].hr_data_t0.IN1
write_data_in[8] => output_path_gen[0].hr_data_t1.IN1
write_data_in[9] => output_path_gen[1].hr_data_t1.IN1
write_data_in[10] => output_path_gen[2].hr_data_t1.IN1
write_data_in[11] => output_path_gen[3].hr_data_t1.IN1
write_data_in[12] => output_path_gen[4].hr_data_t1.IN1
write_data_in[13] => output_path_gen[5].hr_data_t1.IN1
write_data_in[14] => output_path_gen[6].hr_data_t1.IN1
write_data_in[15] => output_path_gen[7].hr_data_t1.IN1
write_data_in[16] => output_path_gen[0].hr_data_t2.IN1
write_data_in[17] => output_path_gen[1].hr_data_t2.IN1
write_data_in[18] => output_path_gen[2].hr_data_t2.IN1
write_data_in[19] => output_path_gen[3].hr_data_t2.IN1
write_data_in[20] => output_path_gen[4].hr_data_t2.IN1
write_data_in[21] => output_path_gen[5].hr_data_t2.IN1
write_data_in[22] => output_path_gen[6].hr_data_t2.IN1
write_data_in[23] => output_path_gen[7].hr_data_t2.IN1
write_data_in[24] => output_path_gen[0].hr_data_t3.IN1
write_data_in[25] => output_path_gen[1].hr_data_t3.IN1
write_data_in[26] => output_path_gen[2].hr_data_t3.IN1
write_data_in[27] => output_path_gen[3].hr_data_t3.IN1
write_data_in[28] => output_path_gen[4].hr_data_t3.IN1
write_data_in[29] => output_path_gen[5].hr_data_t3.IN1
write_data_in[30] => output_path_gen[6].hr_data_t3.IN1
write_data_in[31] => output_path_gen[7].hr_data_t3.IN1
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
extra_write_data_in[0] => extra_output_pad_gen[0].hr_data_t0.IN1
extra_write_data_in[1] => extra_output_pad_gen[0].hr_data_t1.IN1
extra_write_data_in[2] => extra_output_pad_gen[0].hr_data_t2.IN1
extra_write_data_in[3] => extra_output_pad_gen[0].hr_data_t3.IN1
extra_write_data_out[0] <= altera_gpio_lite:extra_ddio_out.pad_out
phy_mem_dq[0] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[1] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[2] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[3] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[4] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[5] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[6] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[7] <> altera_gpio_lite:dq_ddio_io.pad_io
mem_dqs <> altera_gpio_lite:dqs_ddio_io.pad_io


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io
inclock => inclock.IN8
outclock => outclock.IN8
inclocken => inclocken.IN8
outclocken => outclocken.IN8
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
oe[1] => gpio_one_bit.i_loop[1].oe_wire.IN1
oe[2] => gpio_one_bit.i_loop[2].oe_wire.IN1
oe[3] => gpio_one_bit.i_loop[3].oe_wire.IN1
oe[4] => gpio_one_bit.i_loop[4].oe_wire.IN1
oe[5] => gpio_one_bit.i_loop[5].oe_wire.IN1
oe[6] => gpio_one_bit.i_loop[6].oe_wire.IN1
oe[7] => gpio_one_bit.i_loop[7].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[2].IN1
din[2] => din_reordered[4].IN1
din[3] => din_reordered[6].IN1
din[4] => din_reordered[8].IN1
din[5] => din_reordered[10].IN1
din[6] => din_reordered[12].IN1
din[7] => din_reordered[14].IN1
din[8] => din_reordered[1].IN1
din[9] => din_reordered[3].IN1
din[10] => din_reordered[5].IN1
din[11] => din_reordered[7].IN1
din[12] => din_reordered[9].IN1
din[13] => din_reordered[11].IN1
din[14] => din_reordered[13].IN1
din[15] => din_reordered[15].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[4] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.dout
dout[5] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.dout
dout[6] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.dout
dout[7] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.dout
dout[8] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[9] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[10] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[11] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[12] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.dout
dout[13] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.dout
dout[14] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.dout
dout[15] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad
pad_io[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad
pad_io[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad
pad_io[4] <> altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.pad
pad_io[5] <> altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.pad
pad_io[6] <> altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.pad
pad_io[7] <> altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad_b
pad_io_b[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad_b
pad_io_b[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad_b
pad_io_b[4] <> altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.pad_b
pad_io_b[5] <> altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.pad_b
pad_io_b[6] <> altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.pad_b
pad_io_b[7] <> altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in[1] => ~NO_FANOUT~
pad_in[2] => ~NO_FANOUT~
pad_in[3] => ~NO_FANOUT~
pad_in[4] => ~NO_FANOUT~
pad_in[5] => ~NO_FANOUT~
pad_in[6] => ~NO_FANOUT~
pad_in[7] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_in_b[1] => ~NO_FANOUT~
pad_in_b[2] => ~NO_FANOUT~
pad_in_b[3] => ~NO_FANOUT~
pad_in_b[4] => ~NO_FANOUT~
pad_in_b[5] => ~NO_FANOUT~
pad_in_b[6] => ~NO_FANOUT~
pad_in_b[7] => ~NO_FANOUT~
pad_out[0] <= <GND>
pad_out[1] <= <GND>
pad_out[2] <= <GND>
pad_out[3] <= <GND>
pad_out[4] <= <GND>
pad_out[5] <= <GND>
pad_out[6] <= <GND>
pad_out[7] <= <GND>
pad_out_b[0] <= <GND>
pad_out_b[1] <= <GND>
pad_out_b[2] <= <GND>
pad_out_b[3] <= <GND>
pad_out_b[4] <= <GND>
pad_out_b[5] <= <GND>
pad_out_b[6] <= <GND>
pad_out_b[7] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN8
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
fr_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.fr_clock
fr_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.fr_clock
fr_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.fr_clock
fr_clock[4] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.fr_clock
fr_clock[5] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.fr_clock
fr_clock[6] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.fr_clock
fr_clock[7] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.fr_clock
invert_hr_clock => clock_divider_invert_hr_clock.io_clkdiv.PHASEINVERTCTRL
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
mimic_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.mimic_clock
mimic_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.mimic_clock
mimic_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.mimic_clock
mimic_clock[4] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.mimic_clock
mimic_clock[5] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.mimic_clock
mimic_clock[6] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.mimic_clock
mimic_clock[7] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.mimic_clock
nsleep[0] => gpio_one_bit.i_loop[0].nsleep_wire.IN1
nsleep[1] => gpio_one_bit.i_loop[1].nsleep_wire.IN1
nsleep[2] => gpio_one_bit.i_loop[2].nsleep_wire.IN1
nsleep[3] => gpio_one_bit.i_loop[3].nsleep_wire.IN1
nsleep[4] => gpio_one_bit.i_loop[4].nsleep_wire.IN1
nsleep[5] => gpio_one_bit.i_loop[5].nsleep_wire.IN1
nsleep[6] => gpio_one_bit.i_loop[6].nsleep_wire.IN1
nsleep[7] => gpio_one_bit.i_loop[7].nsleep_wire.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:dqs_en.hr_to_fr_os_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= <GND>
pad_out_b[0] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => gpio_one_bit.i_loop[0].nsleep_wire.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_ddr.fr_oe_data_ddio.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad <> pseudo_diff_output_buf.obuf_a
pad_b <> pseudo_diff_output_buf.obuf_a_bar
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => diff_input_buf.diff_input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs
reset_n_afi_clk => ~NO_FANOUT~
pll_afi_clk => pll_afi_clk.IN27
pll_mem_clk_ddio => pll_mem_clk_ddio.IN4
pll_mem_clk => pll_mem_clk.IN27
pll_write_clk => pll_write_clk.IN2
enable_mem_clk[0] => enable_mem_clk[0].IN10
dq_capture_clk => dq_capture_clk.IN1
read_capture_clk_hr_dq <= altera_gpio_lite:dq_ddio_io.hr_clock
invert_hr_clock => invert_hr_clock.IN1
mem_dqs_n <> altera_gpio_lite:dqs_ddio_io.pad_io_b
rdata_hr[0] <= rdata_hr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[1] <= rdata_hr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[2] <= rdata_hr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[3] <= rdata_hr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[4] <= rdata_hr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[5] <= rdata_hr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[6] <= rdata_hr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[7] <= rdata_hr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[8] <= rdata_hr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[9] <= rdata_hr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[10] <= rdata_hr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[11] <= rdata_hr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[12] <= rdata_hr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[13] <= rdata_hr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[14] <= rdata_hr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[15] <= rdata_hr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[16] <= rdata_hr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[17] <= rdata_hr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[18] <= rdata_hr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[19] <= rdata_hr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[20] <= rdata_hr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[21] <= rdata_hr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[22] <= rdata_hr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[23] <= rdata_hr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[24] <= rdata_hr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[25] <= rdata_hr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[26] <= rdata_hr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[27] <= rdata_hr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[28] <= rdata_hr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[29] <= rdata_hr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[30] <= rdata_hr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_hr[31] <= rdata_hr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
write_data_in[0] => output_path_gen[0].hr_data_t0.IN1
write_data_in[1] => output_path_gen[1].hr_data_t0.IN1
write_data_in[2] => output_path_gen[2].hr_data_t0.IN1
write_data_in[3] => output_path_gen[3].hr_data_t0.IN1
write_data_in[4] => output_path_gen[4].hr_data_t0.IN1
write_data_in[5] => output_path_gen[5].hr_data_t0.IN1
write_data_in[6] => output_path_gen[6].hr_data_t0.IN1
write_data_in[7] => output_path_gen[7].hr_data_t0.IN1
write_data_in[8] => output_path_gen[0].hr_data_t1.IN1
write_data_in[9] => output_path_gen[1].hr_data_t1.IN1
write_data_in[10] => output_path_gen[2].hr_data_t1.IN1
write_data_in[11] => output_path_gen[3].hr_data_t1.IN1
write_data_in[12] => output_path_gen[4].hr_data_t1.IN1
write_data_in[13] => output_path_gen[5].hr_data_t1.IN1
write_data_in[14] => output_path_gen[6].hr_data_t1.IN1
write_data_in[15] => output_path_gen[7].hr_data_t1.IN1
write_data_in[16] => output_path_gen[0].hr_data_t2.IN1
write_data_in[17] => output_path_gen[1].hr_data_t2.IN1
write_data_in[18] => output_path_gen[2].hr_data_t2.IN1
write_data_in[19] => output_path_gen[3].hr_data_t2.IN1
write_data_in[20] => output_path_gen[4].hr_data_t2.IN1
write_data_in[21] => output_path_gen[5].hr_data_t2.IN1
write_data_in[22] => output_path_gen[6].hr_data_t2.IN1
write_data_in[23] => output_path_gen[7].hr_data_t2.IN1
write_data_in[24] => output_path_gen[0].hr_data_t3.IN1
write_data_in[25] => output_path_gen[1].hr_data_t3.IN1
write_data_in[26] => output_path_gen[2].hr_data_t3.IN1
write_data_in[27] => output_path_gen[3].hr_data_t3.IN1
write_data_in[28] => output_path_gen[4].hr_data_t3.IN1
write_data_in[29] => output_path_gen[5].hr_data_t3.IN1
write_data_in[30] => output_path_gen[6].hr_data_t3.IN1
write_data_in[31] => output_path_gen[7].hr_data_t3.IN1
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
extra_write_data_in[0] => extra_output_pad_gen[0].hr_data_t0.IN1
extra_write_data_in[1] => extra_output_pad_gen[0].hr_data_t1.IN1
extra_write_data_in[2] => extra_output_pad_gen[0].hr_data_t2.IN1
extra_write_data_in[3] => extra_output_pad_gen[0].hr_data_t3.IN1
extra_write_data_out[0] <= altera_gpio_lite:extra_ddio_out.pad_out
phy_mem_dq[0] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[1] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[2] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[3] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[4] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[5] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[6] <> altera_gpio_lite:dq_ddio_io.pad_io
phy_mem_dq[7] <> altera_gpio_lite:dq_ddio_io.pad_io
mem_dqs <> altera_gpio_lite:dqs_ddio_io.pad_io


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[0].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[1].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[2].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[3].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[4].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[5].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[6].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:output_path_gen[7].hr_to_fr_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io
inclock => inclock.IN8
outclock => outclock.IN8
inclocken => inclocken.IN8
outclocken => outclocken.IN8
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
oe[1] => gpio_one_bit.i_loop[1].oe_wire.IN1
oe[2] => gpio_one_bit.i_loop[2].oe_wire.IN1
oe[3] => gpio_one_bit.i_loop[3].oe_wire.IN1
oe[4] => gpio_one_bit.i_loop[4].oe_wire.IN1
oe[5] => gpio_one_bit.i_loop[5].oe_wire.IN1
oe[6] => gpio_one_bit.i_loop[6].oe_wire.IN1
oe[7] => gpio_one_bit.i_loop[7].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[2].IN1
din[2] => din_reordered[4].IN1
din[3] => din_reordered[6].IN1
din[4] => din_reordered[8].IN1
din[5] => din_reordered[10].IN1
din[6] => din_reordered[12].IN1
din[7] => din_reordered[14].IN1
din[8] => din_reordered[1].IN1
din[9] => din_reordered[3].IN1
din[10] => din_reordered[5].IN1
din[11] => din_reordered[7].IN1
din[12] => din_reordered[9].IN1
din[13] => din_reordered[11].IN1
din[14] => din_reordered[13].IN1
din[15] => din_reordered[15].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[4] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.dout
dout[5] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.dout
dout[6] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.dout
dout[7] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.dout
dout[8] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[9] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[10] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[11] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[12] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.dout
dout[13] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.dout
dout[14] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.dout
dout[15] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad
pad_io[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad
pad_io[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad
pad_io[4] <> altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.pad
pad_io[5] <> altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.pad
pad_io[6] <> altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.pad
pad_io[7] <> altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad_b
pad_io_b[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad_b
pad_io_b[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad_b
pad_io_b[4] <> altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.pad_b
pad_io_b[5] <> altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.pad_b
pad_io_b[6] <> altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.pad_b
pad_io_b[7] <> altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in[1] => ~NO_FANOUT~
pad_in[2] => ~NO_FANOUT~
pad_in[3] => ~NO_FANOUT~
pad_in[4] => ~NO_FANOUT~
pad_in[5] => ~NO_FANOUT~
pad_in[6] => ~NO_FANOUT~
pad_in[7] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_in_b[1] => ~NO_FANOUT~
pad_in_b[2] => ~NO_FANOUT~
pad_in_b[3] => ~NO_FANOUT~
pad_in_b[4] => ~NO_FANOUT~
pad_in_b[5] => ~NO_FANOUT~
pad_in_b[6] => ~NO_FANOUT~
pad_in_b[7] => ~NO_FANOUT~
pad_out[0] <= <GND>
pad_out[1] <= <GND>
pad_out[2] <= <GND>
pad_out[3] <= <GND>
pad_out[4] <= <GND>
pad_out[5] <= <GND>
pad_out[6] <= <GND>
pad_out[7] <= <GND>
pad_out_b[0] <= <GND>
pad_out_b[1] <= <GND>
pad_out_b[2] <= <GND>
pad_out_b[3] <= <GND>
pad_out_b[4] <= <GND>
pad_out_b[5] <= <GND>
pad_out_b[6] <= <GND>
pad_out_b[7] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN8
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
fr_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.fr_clock
fr_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.fr_clock
fr_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.fr_clock
fr_clock[4] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.fr_clock
fr_clock[5] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.fr_clock
fr_clock[6] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.fr_clock
fr_clock[7] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.fr_clock
invert_hr_clock => clock_divider_invert_hr_clock.io_clkdiv.PHASEINVERTCTRL
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
mimic_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.mimic_clock
mimic_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.mimic_clock
mimic_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.mimic_clock
mimic_clock[4] <= altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i.mimic_clock
mimic_clock[5] <= altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i.mimic_clock
mimic_clock[6] <= altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i.mimic_clock
mimic_clock[7] <= altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i.mimic_clock
nsleep[0] => gpio_one_bit.i_loop[0].nsleep_wire.IN1
nsleep[1] => gpio_one_bit.i_loop[1].nsleep_wire.IN1
nsleep[2] => gpio_one_bit.i_loop[2].nsleep_wire.IN1
nsleep[3] => gpio_one_bit.i_loop[3].nsleep_wire.IN1
nsleep[4] => gpio_one_bit.i_loop[4].nsleep_wire.IN1
nsleep[5] => gpio_one_bit.i_loop[5].nsleep_wire.IN1
nsleep[6] => gpio_one_bit.i_loop[6].nsleep_wire.IN1
nsleep[7] => gpio_one_bit.i_loop[7].nsleep_wire.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[4].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[5].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[6].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[7].altgpio_bit_i
inclock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLK
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_enhanced_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
phy_mem_clock => oe_path_enhanced_ddr.fr_oe_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_enhanced_ddr.fr_oe_data_ddio.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTLO
dout[1] <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.REGOUTHI
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.HALFRATERESYNCCLK
fr_clock <= in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio.CLKOUT
mimic_clock <= <GND>
nsleep => input_buf.input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:dqs_en.hr_to_fr_os_oe
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= <GND>
pad_out_b[0] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => gpio_one_bit.i_loop[0].nsleep_wire.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:dqs_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => out_path_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_ddr.fr_out_data_ddio.MUXSEL
outclock => oe_path_ddr.fr_oe_data_ddio.CLK
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => oe_path_ddr.fr_oe_data_ddio.OE
din[0] => out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad <> pseudo_diff_output_buf.obuf_a
pad_b <> pseudo_diff_output_buf.obuf_a_bar
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => diff_input_buf.diff_input_buf_with_nsleep.ibuf.NSLEEP


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_lo
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:extra_output_pad_gen[0].hr_to_fr_hi
hr_clk => datain_r[0].CLK
hr_clk => datain_f[0].CLK
fr_clk => dataout_r[0].CLK
datain_rise[0] => datain_r[0].DATAIN
datain_fall[0] => datain_f[0].DATAIN
muxsel => dataout_r.OUTPUTSELECT
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => gpio_one_bit.i_loop[0].oe_wire.IN1
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[1].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKHI
outclock => out_path_enhanced_ddr.fr_out_data_ddio.CLKLO
outclock => out_path_enhanced_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => out_path_enhanced_ddr.fr_out_data_ddio.PHY_MEM_CLOCK
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINHI
din[1] => out_path_enhanced_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|afi_mux_ddr3_ddrx:m0
clk => seq_mux_rst_n_r[0].CLK
clk => seq_mux_rst_n_r[1].CLK
clk => seq_mux_we_n_r[0].CLK
clk => seq_mux_we_n_r[1].CLK
clk => seq_mux_cas_n_r[0].CLK
clk => seq_mux_cas_n_r[1].CLK
clk => seq_mux_ras_n_r[0].CLK
clk => seq_mux_ras_n_r[1].CLK
clk => seq_mux_odt_r[0].CLK
clk => seq_mux_odt_r[1].CLK
clk => seq_mux_cke_r[0].CLK
clk => seq_mux_cke_r[1].CLK
clk => seq_mux_cs_n_r[0].CLK
clk => seq_mux_cs_n_r[1].CLK
clk => seq_mux_ba_r[0].CLK
clk => seq_mux_ba_r[1].CLK
clk => seq_mux_ba_r[2].CLK
clk => seq_mux_ba_r[3].CLK
clk => seq_mux_ba_r[4].CLK
clk => seq_mux_ba_r[5].CLK
clk => seq_mux_addr_r[0].CLK
clk => seq_mux_addr_r[1].CLK
clk => seq_mux_addr_r[2].CLK
clk => seq_mux_addr_r[3].CLK
clk => seq_mux_addr_r[4].CLK
clk => seq_mux_addr_r[5].CLK
clk => seq_mux_addr_r[6].CLK
clk => seq_mux_addr_r[7].CLK
clk => seq_mux_addr_r[8].CLK
clk => seq_mux_addr_r[9].CLK
clk => seq_mux_addr_r[10].CLK
clk => seq_mux_addr_r[11].CLK
clk => seq_mux_addr_r[12].CLK
clk => seq_mux_addr_r[13].CLK
clk => seq_mux_addr_r[14].CLK
clk => seq_mux_addr_r[15].CLK
clk => seq_mux_addr_r[16].CLK
clk => seq_mux_addr_r[17].CLK
clk => seq_mux_addr_r[18].CLK
clk => seq_mux_addr_r[19].CLK
clk => seq_mux_addr_r[20].CLK
clk => seq_mux_addr_r[21].CLK
clk => seq_mux_addr_r[22].CLK
clk => seq_mux_addr_r[23].CLK
clk => seq_mux_addr_r[24].CLK
clk => seq_mux_addr_r[25].CLK
clk => seq_mux_addr_r[26].CLK
clk => seq_mux_addr_r[27].CLK
clk => seq_mux_addr_r[28].CLK
clk => seq_mux_addr_r[29].CLK
clk => afi_rst_n_r[0].CLK
clk => afi_rst_n_r[1].CLK
clk => afi_we_n_r[0].CLK
clk => afi_we_n_r[1].CLK
clk => afi_cas_n_r[0].CLK
clk => afi_cas_n_r[1].CLK
clk => afi_ras_n_r[0].CLK
clk => afi_ras_n_r[1].CLK
clk => afi_odt_r[0].CLK
clk => afi_odt_r[1].CLK
clk => afi_cke_r[0].CLK
clk => afi_cke_r[1].CLK
clk => afi_cs_n_r[0].CLK
clk => afi_cs_n_r[1].CLK
clk => afi_ba_r[0].CLK
clk => afi_ba_r[1].CLK
clk => afi_ba_r[2].CLK
clk => afi_ba_r[3].CLK
clk => afi_ba_r[4].CLK
clk => afi_ba_r[5].CLK
clk => afi_addr_r[0].CLK
clk => afi_addr_r[1].CLK
clk => afi_addr_r[2].CLK
clk => afi_addr_r[3].CLK
clk => afi_addr_r[4].CLK
clk => afi_addr_r[5].CLK
clk => afi_addr_r[6].CLK
clk => afi_addr_r[7].CLK
clk => afi_addr_r[8].CLK
clk => afi_addr_r[9].CLK
clk => afi_addr_r[10].CLK
clk => afi_addr_r[11].CLK
clk => afi_addr_r[12].CLK
clk => afi_addr_r[13].CLK
clk => afi_addr_r[14].CLK
clk => afi_addr_r[15].CLK
clk => afi_addr_r[16].CLK
clk => afi_addr_r[17].CLK
clk => afi_addr_r[18].CLK
clk => afi_addr_r[19].CLK
clk => afi_addr_r[20].CLK
clk => afi_addr_r[21].CLK
clk => afi_addr_r[22].CLK
clk => afi_addr_r[23].CLK
clk => afi_addr_r[24].CLK
clk => afi_addr_r[25].CLK
clk => afi_addr_r[26].CLK
clk => afi_addr_r[27].CLK
clk => afi_addr_r[28].CLK
clk => afi_addr_r[29].CLK
mux_sel => afi_rdata_valid.OUTPUTSELECT
mux_sel => afi_rdata_valid.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_cs_n.OUTPUTSELECT
mux_sel => phy_mux_cs_n.OUTPUTSELECT
mux_sel => phy_mux_cke.OUTPUTSELECT
mux_sel => phy_mux_cke.OUTPUTSELECT
mux_sel => phy_mux_odt.OUTPUTSELECT
mux_sel => phy_mux_odt.OUTPUTSELECT
mux_sel => phy_mux_ras_n.OUTPUTSELECT
mux_sel => phy_mux_ras_n.OUTPUTSELECT
mux_sel => phy_mux_cas_n.OUTPUTSELECT
mux_sel => phy_mux_cas_n.OUTPUTSELECT
mux_sel => phy_mux_we_n.OUTPUTSELECT
mux_sel => phy_mux_we_n.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_rst_n.OUTPUTSELECT
mux_sel => phy_mux_rst_n.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_rdata_en.OUTPUTSELECT
mux_sel => phy_mux_rdata_en.OUTPUTSELECT
mux_sel => phy_mux_rdata_en_full.OUTPUTSELECT
mux_sel => phy_mux_rdata_en_full.OUTPUTSELECT
afi_addr[0] => afi_addr_r[0].DATAIN
afi_addr[1] => afi_addr_r[1].DATAIN
afi_addr[2] => afi_addr_r[2].DATAIN
afi_addr[3] => afi_addr_r[3].DATAIN
afi_addr[4] => afi_addr_r[4].DATAIN
afi_addr[5] => afi_addr_r[5].DATAIN
afi_addr[6] => afi_addr_r[6].DATAIN
afi_addr[7] => afi_addr_r[7].DATAIN
afi_addr[8] => afi_addr_r[8].DATAIN
afi_addr[9] => afi_addr_r[9].DATAIN
afi_addr[10] => afi_addr_r[10].DATAIN
afi_addr[11] => afi_addr_r[11].DATAIN
afi_addr[12] => afi_addr_r[12].DATAIN
afi_addr[13] => afi_addr_r[13].DATAIN
afi_addr[14] => afi_addr_r[14].DATAIN
afi_addr[15] => afi_addr_r[15].DATAIN
afi_addr[16] => afi_addr_r[16].DATAIN
afi_addr[17] => afi_addr_r[17].DATAIN
afi_addr[18] => afi_addr_r[18].DATAIN
afi_addr[19] => afi_addr_r[19].DATAIN
afi_addr[20] => afi_addr_r[20].DATAIN
afi_addr[21] => afi_addr_r[21].DATAIN
afi_addr[22] => afi_addr_r[22].DATAIN
afi_addr[23] => afi_addr_r[23].DATAIN
afi_addr[24] => afi_addr_r[24].DATAIN
afi_addr[25] => afi_addr_r[25].DATAIN
afi_addr[26] => afi_addr_r[26].DATAIN
afi_addr[27] => afi_addr_r[27].DATAIN
afi_addr[28] => afi_addr_r[28].DATAIN
afi_addr[29] => afi_addr_r[29].DATAIN
afi_ba[0] => afi_ba_r[0].DATAIN
afi_ba[1] => afi_ba_r[1].DATAIN
afi_ba[2] => afi_ba_r[2].DATAIN
afi_ba[3] => afi_ba_r[3].DATAIN
afi_ba[4] => afi_ba_r[4].DATAIN
afi_ba[5] => afi_ba_r[5].DATAIN
afi_cs_n[0] => afi_cs_n_r[0].DATAIN
afi_cs_n[1] => afi_cs_n_r[1].DATAIN
afi_cke[0] => afi_cke_r[0].DATAIN
afi_cke[1] => afi_cke_r[1].DATAIN
afi_odt[0] => afi_odt_r[0].DATAIN
afi_odt[1] => afi_odt_r[1].DATAIN
afi_ras_n[0] => afi_ras_n_r[0].DATAIN
afi_ras_n[1] => afi_ras_n_r[1].DATAIN
afi_cas_n[0] => afi_cas_n_r[0].DATAIN
afi_cas_n[1] => afi_cas_n_r[1].DATAIN
afi_we_n[0] => afi_we_n_r[0].DATAIN
afi_we_n[1] => afi_we_n_r[1].DATAIN
afi_dm[0] => phy_mux_dm.DATAA
afi_dm[1] => phy_mux_dm.DATAA
afi_dm[2] => phy_mux_dm.DATAA
afi_dm[3] => phy_mux_dm.DATAA
afi_dm[4] => phy_mux_dm.DATAA
afi_dm[5] => phy_mux_dm.DATAA
afi_dm[6] => phy_mux_dm.DATAA
afi_dm[7] => phy_mux_dm.DATAA
afi_wlat[0] <= phy_mux_wlat[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[1] <= phy_mux_wlat[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[2] <= phy_mux_wlat[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[3] <= phy_mux_wlat[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[4] <= phy_mux_wlat[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[5] <= phy_mux_wlat[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[0] <= phy_mux_rlat[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[1] <= phy_mux_rlat[1].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[2] <= phy_mux_rlat[2].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[3] <= phy_mux_rlat[3].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[4] <= phy_mux_rlat[4].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[5] <= phy_mux_rlat[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] => afi_rst_n_r[0].DATAIN
afi_rst_n[1] => afi_rst_n_r[1].DATAIN
afi_dqs_burst[0] => phy_mux_dqs_burst.DATAA
afi_dqs_burst[1] => phy_mux_dqs_burst.DATAA
afi_dqs_burst[2] => phy_mux_dqs_burst.DATAA
afi_dqs_burst[3] => phy_mux_dqs_burst.DATAA
afi_wdata[0] => phy_mux_wdata.DATAA
afi_wdata[1] => phy_mux_wdata.DATAA
afi_wdata[2] => phy_mux_wdata.DATAA
afi_wdata[3] => phy_mux_wdata.DATAA
afi_wdata[4] => phy_mux_wdata.DATAA
afi_wdata[5] => phy_mux_wdata.DATAA
afi_wdata[6] => phy_mux_wdata.DATAA
afi_wdata[7] => phy_mux_wdata.DATAA
afi_wdata[8] => phy_mux_wdata.DATAA
afi_wdata[9] => phy_mux_wdata.DATAA
afi_wdata[10] => phy_mux_wdata.DATAA
afi_wdata[11] => phy_mux_wdata.DATAA
afi_wdata[12] => phy_mux_wdata.DATAA
afi_wdata[13] => phy_mux_wdata.DATAA
afi_wdata[14] => phy_mux_wdata.DATAA
afi_wdata[15] => phy_mux_wdata.DATAA
afi_wdata[16] => phy_mux_wdata.DATAA
afi_wdata[17] => phy_mux_wdata.DATAA
afi_wdata[18] => phy_mux_wdata.DATAA
afi_wdata[19] => phy_mux_wdata.DATAA
afi_wdata[20] => phy_mux_wdata.DATAA
afi_wdata[21] => phy_mux_wdata.DATAA
afi_wdata[22] => phy_mux_wdata.DATAA
afi_wdata[23] => phy_mux_wdata.DATAA
afi_wdata[24] => phy_mux_wdata.DATAA
afi_wdata[25] => phy_mux_wdata.DATAA
afi_wdata[26] => phy_mux_wdata.DATAA
afi_wdata[27] => phy_mux_wdata.DATAA
afi_wdata[28] => phy_mux_wdata.DATAA
afi_wdata[29] => phy_mux_wdata.DATAA
afi_wdata[30] => phy_mux_wdata.DATAA
afi_wdata[31] => phy_mux_wdata.DATAA
afi_wdata[32] => phy_mux_wdata.DATAA
afi_wdata[33] => phy_mux_wdata.DATAA
afi_wdata[34] => phy_mux_wdata.DATAA
afi_wdata[35] => phy_mux_wdata.DATAA
afi_wdata[36] => phy_mux_wdata.DATAA
afi_wdata[37] => phy_mux_wdata.DATAA
afi_wdata[38] => phy_mux_wdata.DATAA
afi_wdata[39] => phy_mux_wdata.DATAA
afi_wdata[40] => phy_mux_wdata.DATAA
afi_wdata[41] => phy_mux_wdata.DATAA
afi_wdata[42] => phy_mux_wdata.DATAA
afi_wdata[43] => phy_mux_wdata.DATAA
afi_wdata[44] => phy_mux_wdata.DATAA
afi_wdata[45] => phy_mux_wdata.DATAA
afi_wdata[46] => phy_mux_wdata.DATAA
afi_wdata[47] => phy_mux_wdata.DATAA
afi_wdata[48] => phy_mux_wdata.DATAA
afi_wdata[49] => phy_mux_wdata.DATAA
afi_wdata[50] => phy_mux_wdata.DATAA
afi_wdata[51] => phy_mux_wdata.DATAA
afi_wdata[52] => phy_mux_wdata.DATAA
afi_wdata[53] => phy_mux_wdata.DATAA
afi_wdata[54] => phy_mux_wdata.DATAA
afi_wdata[55] => phy_mux_wdata.DATAA
afi_wdata[56] => phy_mux_wdata.DATAA
afi_wdata[57] => phy_mux_wdata.DATAA
afi_wdata[58] => phy_mux_wdata.DATAA
afi_wdata[59] => phy_mux_wdata.DATAA
afi_wdata[60] => phy_mux_wdata.DATAA
afi_wdata[61] => phy_mux_wdata.DATAA
afi_wdata[62] => phy_mux_wdata.DATAA
afi_wdata[63] => phy_mux_wdata.DATAA
afi_wdata_valid[0] => phy_mux_wdata_valid.DATAA
afi_wdata_valid[1] => phy_mux_wdata_valid.DATAA
afi_wdata_valid[2] => phy_mux_wdata_valid.DATAA
afi_wdata_valid[3] => phy_mux_wdata_valid.DATAA
afi_rdata_en[0] => phy_mux_rdata_en.DATAA
afi_rdata_en[1] => phy_mux_rdata_en.DATAA
afi_rdata_en_full[0] => phy_mux_rdata_en_full.DATAA
afi_rdata_en_full[1] => phy_mux_rdata_en_full.DATAA
afi_rdata[0] <= phy_mux_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[1] <= phy_mux_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[2] <= phy_mux_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[3] <= phy_mux_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[4] <= phy_mux_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[5] <= phy_mux_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[6] <= phy_mux_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[7] <= phy_mux_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[8] <= phy_mux_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[9] <= phy_mux_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[10] <= phy_mux_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[11] <= phy_mux_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[12] <= phy_mux_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[13] <= phy_mux_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[14] <= phy_mux_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[15] <= phy_mux_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[16] <= phy_mux_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[17] <= phy_mux_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[18] <= phy_mux_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[19] <= phy_mux_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[20] <= phy_mux_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[21] <= phy_mux_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[22] <= phy_mux_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[23] <= phy_mux_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[24] <= phy_mux_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[25] <= phy_mux_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[26] <= phy_mux_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[27] <= phy_mux_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[28] <= phy_mux_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[29] <= phy_mux_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[30] <= phy_mux_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[31] <= phy_mux_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[32] <= phy_mux_rdata[32].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[33] <= phy_mux_rdata[33].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[34] <= phy_mux_rdata[34].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[35] <= phy_mux_rdata[35].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[36] <= phy_mux_rdata[36].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[37] <= phy_mux_rdata[37].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[38] <= phy_mux_rdata[38].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[39] <= phy_mux_rdata[39].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[40] <= phy_mux_rdata[40].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[41] <= phy_mux_rdata[41].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[42] <= phy_mux_rdata[42].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[43] <= phy_mux_rdata[43].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[44] <= phy_mux_rdata[44].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[45] <= phy_mux_rdata[45].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[46] <= phy_mux_rdata[46].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[47] <= phy_mux_rdata[47].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[48] <= phy_mux_rdata[48].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[49] <= phy_mux_rdata[49].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[50] <= phy_mux_rdata[50].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[51] <= phy_mux_rdata[51].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[52] <= phy_mux_rdata[52].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[53] <= phy_mux_rdata[53].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[54] <= phy_mux_rdata[54].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[55] <= phy_mux_rdata[55].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[56] <= phy_mux_rdata[56].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[57] <= phy_mux_rdata[57].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[58] <= phy_mux_rdata[58].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[59] <= phy_mux_rdata[59].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[60] <= phy_mux_rdata[60].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[61] <= phy_mux_rdata[61].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[62] <= phy_mux_rdata[62].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[63] <= phy_mux_rdata[63].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata_valid[0] <= afi_rdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_rdata_valid[1] <= afi_rdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_cal_success <= phy_mux_cal_success.DB_MAX_OUTPUT_PORT_TYPE
afi_cal_fail <= phy_mux_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
seq_mux_addr[0] => seq_mux_addr_r[0].DATAIN
seq_mux_addr[1] => seq_mux_addr_r[1].DATAIN
seq_mux_addr[2] => seq_mux_addr_r[2].DATAIN
seq_mux_addr[3] => seq_mux_addr_r[3].DATAIN
seq_mux_addr[4] => seq_mux_addr_r[4].DATAIN
seq_mux_addr[5] => seq_mux_addr_r[5].DATAIN
seq_mux_addr[6] => seq_mux_addr_r[6].DATAIN
seq_mux_addr[7] => seq_mux_addr_r[7].DATAIN
seq_mux_addr[8] => seq_mux_addr_r[8].DATAIN
seq_mux_addr[9] => seq_mux_addr_r[9].DATAIN
seq_mux_addr[10] => seq_mux_addr_r[10].DATAIN
seq_mux_addr[11] => seq_mux_addr_r[11].DATAIN
seq_mux_addr[12] => seq_mux_addr_r[12].DATAIN
seq_mux_addr[13] => seq_mux_addr_r[13].DATAIN
seq_mux_addr[14] => seq_mux_addr_r[14].DATAIN
seq_mux_addr[15] => seq_mux_addr_r[15].DATAIN
seq_mux_addr[16] => seq_mux_addr_r[16].DATAIN
seq_mux_addr[17] => seq_mux_addr_r[17].DATAIN
seq_mux_addr[18] => seq_mux_addr_r[18].DATAIN
seq_mux_addr[19] => seq_mux_addr_r[19].DATAIN
seq_mux_addr[20] => seq_mux_addr_r[20].DATAIN
seq_mux_addr[21] => seq_mux_addr_r[21].DATAIN
seq_mux_addr[22] => seq_mux_addr_r[22].DATAIN
seq_mux_addr[23] => seq_mux_addr_r[23].DATAIN
seq_mux_addr[24] => seq_mux_addr_r[24].DATAIN
seq_mux_addr[25] => seq_mux_addr_r[25].DATAIN
seq_mux_addr[26] => seq_mux_addr_r[26].DATAIN
seq_mux_addr[27] => seq_mux_addr_r[27].DATAIN
seq_mux_addr[28] => seq_mux_addr_r[28].DATAIN
seq_mux_addr[29] => seq_mux_addr_r[29].DATAIN
seq_mux_ba[0] => seq_mux_ba_r[0].DATAIN
seq_mux_ba[1] => seq_mux_ba_r[1].DATAIN
seq_mux_ba[2] => seq_mux_ba_r[2].DATAIN
seq_mux_ba[3] => seq_mux_ba_r[3].DATAIN
seq_mux_ba[4] => seq_mux_ba_r[4].DATAIN
seq_mux_ba[5] => seq_mux_ba_r[5].DATAIN
seq_mux_cs_n[0] => seq_mux_cs_n_r[0].DATAIN
seq_mux_cs_n[1] => seq_mux_cs_n_r[1].DATAIN
seq_mux_cke[0] => seq_mux_cke_r[0].DATAIN
seq_mux_cke[1] => seq_mux_cke_r[1].DATAIN
seq_mux_odt[0] => seq_mux_odt_r[0].DATAIN
seq_mux_odt[1] => seq_mux_odt_r[1].DATAIN
seq_mux_ras_n[0] => seq_mux_ras_n_r[0].DATAIN
seq_mux_ras_n[1] => seq_mux_ras_n_r[1].DATAIN
seq_mux_cas_n[0] => seq_mux_cas_n_r[0].DATAIN
seq_mux_cas_n[1] => seq_mux_cas_n_r[1].DATAIN
seq_mux_we_n[0] => seq_mux_we_n_r[0].DATAIN
seq_mux_we_n[1] => seq_mux_we_n_r[1].DATAIN
seq_mux_dm[0] => phy_mux_dm.DATAB
seq_mux_dm[1] => phy_mux_dm.DATAB
seq_mux_dm[2] => phy_mux_dm.DATAB
seq_mux_dm[3] => phy_mux_dm.DATAB
seq_mux_dm[4] => phy_mux_dm.DATAB
seq_mux_dm[5] => phy_mux_dm.DATAB
seq_mux_dm[6] => phy_mux_dm.DATAB
seq_mux_dm[7] => phy_mux_dm.DATAB
seq_mux_rst_n[0] => seq_mux_rst_n_r[0].DATAIN
seq_mux_rst_n[1] => seq_mux_rst_n_r[1].DATAIN
seq_mux_dqs_burst[0] => phy_mux_dqs_burst.DATAB
seq_mux_dqs_burst[1] => phy_mux_dqs_burst.DATAB
seq_mux_dqs_burst[2] => phy_mux_dqs_burst.DATAB
seq_mux_dqs_burst[3] => phy_mux_dqs_burst.DATAB
seq_mux_wdata[0] => phy_mux_wdata.DATAB
seq_mux_wdata[1] => phy_mux_wdata.DATAB
seq_mux_wdata[2] => phy_mux_wdata.DATAB
seq_mux_wdata[3] => phy_mux_wdata.DATAB
seq_mux_wdata[4] => phy_mux_wdata.DATAB
seq_mux_wdata[5] => phy_mux_wdata.DATAB
seq_mux_wdata[6] => phy_mux_wdata.DATAB
seq_mux_wdata[7] => phy_mux_wdata.DATAB
seq_mux_wdata[8] => phy_mux_wdata.DATAB
seq_mux_wdata[9] => phy_mux_wdata.DATAB
seq_mux_wdata[10] => phy_mux_wdata.DATAB
seq_mux_wdata[11] => phy_mux_wdata.DATAB
seq_mux_wdata[12] => phy_mux_wdata.DATAB
seq_mux_wdata[13] => phy_mux_wdata.DATAB
seq_mux_wdata[14] => phy_mux_wdata.DATAB
seq_mux_wdata[15] => phy_mux_wdata.DATAB
seq_mux_wdata[16] => phy_mux_wdata.DATAB
seq_mux_wdata[17] => phy_mux_wdata.DATAB
seq_mux_wdata[18] => phy_mux_wdata.DATAB
seq_mux_wdata[19] => phy_mux_wdata.DATAB
seq_mux_wdata[20] => phy_mux_wdata.DATAB
seq_mux_wdata[21] => phy_mux_wdata.DATAB
seq_mux_wdata[22] => phy_mux_wdata.DATAB
seq_mux_wdata[23] => phy_mux_wdata.DATAB
seq_mux_wdata[24] => phy_mux_wdata.DATAB
seq_mux_wdata[25] => phy_mux_wdata.DATAB
seq_mux_wdata[26] => phy_mux_wdata.DATAB
seq_mux_wdata[27] => phy_mux_wdata.DATAB
seq_mux_wdata[28] => phy_mux_wdata.DATAB
seq_mux_wdata[29] => phy_mux_wdata.DATAB
seq_mux_wdata[30] => phy_mux_wdata.DATAB
seq_mux_wdata[31] => phy_mux_wdata.DATAB
seq_mux_wdata[32] => phy_mux_wdata.DATAB
seq_mux_wdata[33] => phy_mux_wdata.DATAB
seq_mux_wdata[34] => phy_mux_wdata.DATAB
seq_mux_wdata[35] => phy_mux_wdata.DATAB
seq_mux_wdata[36] => phy_mux_wdata.DATAB
seq_mux_wdata[37] => phy_mux_wdata.DATAB
seq_mux_wdata[38] => phy_mux_wdata.DATAB
seq_mux_wdata[39] => phy_mux_wdata.DATAB
seq_mux_wdata[40] => phy_mux_wdata.DATAB
seq_mux_wdata[41] => phy_mux_wdata.DATAB
seq_mux_wdata[42] => phy_mux_wdata.DATAB
seq_mux_wdata[43] => phy_mux_wdata.DATAB
seq_mux_wdata[44] => phy_mux_wdata.DATAB
seq_mux_wdata[45] => phy_mux_wdata.DATAB
seq_mux_wdata[46] => phy_mux_wdata.DATAB
seq_mux_wdata[47] => phy_mux_wdata.DATAB
seq_mux_wdata[48] => phy_mux_wdata.DATAB
seq_mux_wdata[49] => phy_mux_wdata.DATAB
seq_mux_wdata[50] => phy_mux_wdata.DATAB
seq_mux_wdata[51] => phy_mux_wdata.DATAB
seq_mux_wdata[52] => phy_mux_wdata.DATAB
seq_mux_wdata[53] => phy_mux_wdata.DATAB
seq_mux_wdata[54] => phy_mux_wdata.DATAB
seq_mux_wdata[55] => phy_mux_wdata.DATAB
seq_mux_wdata[56] => phy_mux_wdata.DATAB
seq_mux_wdata[57] => phy_mux_wdata.DATAB
seq_mux_wdata[58] => phy_mux_wdata.DATAB
seq_mux_wdata[59] => phy_mux_wdata.DATAB
seq_mux_wdata[60] => phy_mux_wdata.DATAB
seq_mux_wdata[61] => phy_mux_wdata.DATAB
seq_mux_wdata[62] => phy_mux_wdata.DATAB
seq_mux_wdata[63] => phy_mux_wdata.DATAB
seq_mux_wdata_valid[0] => phy_mux_wdata_valid.DATAB
seq_mux_wdata_valid[1] => phy_mux_wdata_valid.DATAB
seq_mux_wdata_valid[2] => phy_mux_wdata_valid.DATAB
seq_mux_wdata_valid[3] => phy_mux_wdata_valid.DATAB
seq_mux_rdata_en[0] => phy_mux_rdata_en.DATAB
seq_mux_rdata_en[1] => phy_mux_rdata_en.DATAB
seq_mux_rdata_en_full[0] => phy_mux_rdata_en_full.DATAB
seq_mux_rdata_en_full[1] => phy_mux_rdata_en_full.DATAB
seq_mux_rdata[0] <= phy_mux_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[1] <= phy_mux_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[2] <= phy_mux_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[3] <= phy_mux_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[4] <= phy_mux_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[5] <= phy_mux_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[6] <= phy_mux_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[7] <= phy_mux_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[8] <= phy_mux_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[9] <= phy_mux_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[10] <= phy_mux_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[11] <= phy_mux_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[12] <= phy_mux_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[13] <= phy_mux_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[14] <= phy_mux_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[15] <= phy_mux_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[16] <= phy_mux_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[17] <= phy_mux_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[18] <= phy_mux_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[19] <= phy_mux_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[20] <= phy_mux_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[21] <= phy_mux_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[22] <= phy_mux_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[23] <= phy_mux_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[24] <= phy_mux_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[25] <= phy_mux_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[26] <= phy_mux_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[27] <= phy_mux_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[28] <= phy_mux_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[29] <= phy_mux_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[30] <= phy_mux_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[31] <= phy_mux_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[32] <= phy_mux_rdata[32].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[33] <= phy_mux_rdata[33].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[34] <= phy_mux_rdata[34].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[35] <= phy_mux_rdata[35].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[36] <= phy_mux_rdata[36].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[37] <= phy_mux_rdata[37].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[38] <= phy_mux_rdata[38].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[39] <= phy_mux_rdata[39].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[40] <= phy_mux_rdata[40].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[41] <= phy_mux_rdata[41].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[42] <= phy_mux_rdata[42].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[43] <= phy_mux_rdata[43].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[44] <= phy_mux_rdata[44].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[45] <= phy_mux_rdata[45].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[46] <= phy_mux_rdata[46].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[47] <= phy_mux_rdata[47].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[48] <= phy_mux_rdata[48].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[49] <= phy_mux_rdata[49].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[50] <= phy_mux_rdata[50].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[51] <= phy_mux_rdata[51].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[52] <= phy_mux_rdata[52].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[53] <= phy_mux_rdata[53].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[54] <= phy_mux_rdata[54].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[55] <= phy_mux_rdata[55].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[56] <= phy_mux_rdata[56].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[57] <= phy_mux_rdata[57].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[58] <= phy_mux_rdata[58].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[59] <= phy_mux_rdata[59].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[60] <= phy_mux_rdata[60].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[61] <= phy_mux_rdata[61].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[62] <= phy_mux_rdata[62].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[63] <= phy_mux_rdata[63].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata_valid[0] <= phy_mux_rdata_valid[0].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata_valid[1] <= phy_mux_rdata_valid[1].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[0] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[1] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[2] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[3] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[4] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[5] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[6] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[7] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[8] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[9] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[10] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[11] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[12] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[13] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[14] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[15] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[16] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[17] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[18] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[19] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[20] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[21] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[22] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[23] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[24] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[25] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[26] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[27] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[28] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[29] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[0] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[1] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[2] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[3] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[4] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[5] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cs_n[0] <= phy_mux_cs_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cs_n[1] <= phy_mux_cs_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cke[0] <= phy_mux_cke.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cke[1] <= phy_mux_cke.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_odt[0] <= phy_mux_odt.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_odt[1] <= phy_mux_odt.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ras_n[0] <= phy_mux_ras_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ras_n[1] <= phy_mux_ras_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cas_n[0] <= phy_mux_cas_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cas_n[1] <= phy_mux_cas_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_we_n[0] <= phy_mux_we_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_we_n[1] <= phy_mux_we_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[0] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[1] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[2] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[3] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[4] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[5] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[6] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[7] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wlat[0] => afi_wlat[0].DATAIN
phy_mux_wlat[1] => afi_wlat[1].DATAIN
phy_mux_wlat[2] => afi_wlat[2].DATAIN
phy_mux_wlat[3] => afi_wlat[3].DATAIN
phy_mux_wlat[4] => afi_wlat[4].DATAIN
phy_mux_wlat[5] => afi_wlat[5].DATAIN
phy_mux_rlat[0] => afi_rlat[0].DATAIN
phy_mux_rlat[1] => afi_rlat[1].DATAIN
phy_mux_rlat[2] => afi_rlat[2].DATAIN
phy_mux_rlat[3] => afi_rlat[3].DATAIN
phy_mux_rlat[4] => afi_rlat[4].DATAIN
phy_mux_rlat[5] => afi_rlat[5].DATAIN
phy_mux_rst_n[0] <= phy_mux_rst_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rst_n[1] <= phy_mux_rst_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[0] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[1] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[2] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[3] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[0] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[1] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[2] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[3] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[4] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[5] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[6] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[7] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[8] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[9] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[10] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[11] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[12] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[13] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[14] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[15] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[16] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[17] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[18] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[19] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[20] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[21] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[22] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[23] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[24] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[25] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[26] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[27] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[28] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[29] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[30] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[31] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[32] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[33] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[34] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[35] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[36] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[37] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[38] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[39] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[40] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[41] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[42] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[43] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[44] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[45] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[46] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[47] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[48] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[49] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[50] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[51] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[52] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[53] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[54] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[55] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[56] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[57] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[58] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[59] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[60] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[61] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[62] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[63] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[0] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[1] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[2] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[3] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en[0] <= phy_mux_rdata_en.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en[1] <= phy_mux_rdata_en.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en_full[0] <= phy_mux_rdata_en_full.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en_full[1] <= phy_mux_rdata_en_full.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata[0] => seq_mux_rdata[0].DATAIN
phy_mux_rdata[0] => afi_rdata[0].DATAIN
phy_mux_rdata[1] => seq_mux_rdata[1].DATAIN
phy_mux_rdata[1] => afi_rdata[1].DATAIN
phy_mux_rdata[2] => seq_mux_rdata[2].DATAIN
phy_mux_rdata[2] => afi_rdata[2].DATAIN
phy_mux_rdata[3] => seq_mux_rdata[3].DATAIN
phy_mux_rdata[3] => afi_rdata[3].DATAIN
phy_mux_rdata[4] => seq_mux_rdata[4].DATAIN
phy_mux_rdata[4] => afi_rdata[4].DATAIN
phy_mux_rdata[5] => seq_mux_rdata[5].DATAIN
phy_mux_rdata[5] => afi_rdata[5].DATAIN
phy_mux_rdata[6] => seq_mux_rdata[6].DATAIN
phy_mux_rdata[6] => afi_rdata[6].DATAIN
phy_mux_rdata[7] => seq_mux_rdata[7].DATAIN
phy_mux_rdata[7] => afi_rdata[7].DATAIN
phy_mux_rdata[8] => seq_mux_rdata[8].DATAIN
phy_mux_rdata[8] => afi_rdata[8].DATAIN
phy_mux_rdata[9] => seq_mux_rdata[9].DATAIN
phy_mux_rdata[9] => afi_rdata[9].DATAIN
phy_mux_rdata[10] => seq_mux_rdata[10].DATAIN
phy_mux_rdata[10] => afi_rdata[10].DATAIN
phy_mux_rdata[11] => seq_mux_rdata[11].DATAIN
phy_mux_rdata[11] => afi_rdata[11].DATAIN
phy_mux_rdata[12] => seq_mux_rdata[12].DATAIN
phy_mux_rdata[12] => afi_rdata[12].DATAIN
phy_mux_rdata[13] => seq_mux_rdata[13].DATAIN
phy_mux_rdata[13] => afi_rdata[13].DATAIN
phy_mux_rdata[14] => seq_mux_rdata[14].DATAIN
phy_mux_rdata[14] => afi_rdata[14].DATAIN
phy_mux_rdata[15] => seq_mux_rdata[15].DATAIN
phy_mux_rdata[15] => afi_rdata[15].DATAIN
phy_mux_rdata[16] => seq_mux_rdata[16].DATAIN
phy_mux_rdata[16] => afi_rdata[16].DATAIN
phy_mux_rdata[17] => seq_mux_rdata[17].DATAIN
phy_mux_rdata[17] => afi_rdata[17].DATAIN
phy_mux_rdata[18] => seq_mux_rdata[18].DATAIN
phy_mux_rdata[18] => afi_rdata[18].DATAIN
phy_mux_rdata[19] => seq_mux_rdata[19].DATAIN
phy_mux_rdata[19] => afi_rdata[19].DATAIN
phy_mux_rdata[20] => seq_mux_rdata[20].DATAIN
phy_mux_rdata[20] => afi_rdata[20].DATAIN
phy_mux_rdata[21] => seq_mux_rdata[21].DATAIN
phy_mux_rdata[21] => afi_rdata[21].DATAIN
phy_mux_rdata[22] => seq_mux_rdata[22].DATAIN
phy_mux_rdata[22] => afi_rdata[22].DATAIN
phy_mux_rdata[23] => seq_mux_rdata[23].DATAIN
phy_mux_rdata[23] => afi_rdata[23].DATAIN
phy_mux_rdata[24] => seq_mux_rdata[24].DATAIN
phy_mux_rdata[24] => afi_rdata[24].DATAIN
phy_mux_rdata[25] => seq_mux_rdata[25].DATAIN
phy_mux_rdata[25] => afi_rdata[25].DATAIN
phy_mux_rdata[26] => seq_mux_rdata[26].DATAIN
phy_mux_rdata[26] => afi_rdata[26].DATAIN
phy_mux_rdata[27] => seq_mux_rdata[27].DATAIN
phy_mux_rdata[27] => afi_rdata[27].DATAIN
phy_mux_rdata[28] => seq_mux_rdata[28].DATAIN
phy_mux_rdata[28] => afi_rdata[28].DATAIN
phy_mux_rdata[29] => seq_mux_rdata[29].DATAIN
phy_mux_rdata[29] => afi_rdata[29].DATAIN
phy_mux_rdata[30] => seq_mux_rdata[30].DATAIN
phy_mux_rdata[30] => afi_rdata[30].DATAIN
phy_mux_rdata[31] => seq_mux_rdata[31].DATAIN
phy_mux_rdata[31] => afi_rdata[31].DATAIN
phy_mux_rdata[32] => seq_mux_rdata[32].DATAIN
phy_mux_rdata[32] => afi_rdata[32].DATAIN
phy_mux_rdata[33] => seq_mux_rdata[33].DATAIN
phy_mux_rdata[33] => afi_rdata[33].DATAIN
phy_mux_rdata[34] => seq_mux_rdata[34].DATAIN
phy_mux_rdata[34] => afi_rdata[34].DATAIN
phy_mux_rdata[35] => seq_mux_rdata[35].DATAIN
phy_mux_rdata[35] => afi_rdata[35].DATAIN
phy_mux_rdata[36] => seq_mux_rdata[36].DATAIN
phy_mux_rdata[36] => afi_rdata[36].DATAIN
phy_mux_rdata[37] => seq_mux_rdata[37].DATAIN
phy_mux_rdata[37] => afi_rdata[37].DATAIN
phy_mux_rdata[38] => seq_mux_rdata[38].DATAIN
phy_mux_rdata[38] => afi_rdata[38].DATAIN
phy_mux_rdata[39] => seq_mux_rdata[39].DATAIN
phy_mux_rdata[39] => afi_rdata[39].DATAIN
phy_mux_rdata[40] => seq_mux_rdata[40].DATAIN
phy_mux_rdata[40] => afi_rdata[40].DATAIN
phy_mux_rdata[41] => seq_mux_rdata[41].DATAIN
phy_mux_rdata[41] => afi_rdata[41].DATAIN
phy_mux_rdata[42] => seq_mux_rdata[42].DATAIN
phy_mux_rdata[42] => afi_rdata[42].DATAIN
phy_mux_rdata[43] => seq_mux_rdata[43].DATAIN
phy_mux_rdata[43] => afi_rdata[43].DATAIN
phy_mux_rdata[44] => seq_mux_rdata[44].DATAIN
phy_mux_rdata[44] => afi_rdata[44].DATAIN
phy_mux_rdata[45] => seq_mux_rdata[45].DATAIN
phy_mux_rdata[45] => afi_rdata[45].DATAIN
phy_mux_rdata[46] => seq_mux_rdata[46].DATAIN
phy_mux_rdata[46] => afi_rdata[46].DATAIN
phy_mux_rdata[47] => seq_mux_rdata[47].DATAIN
phy_mux_rdata[47] => afi_rdata[47].DATAIN
phy_mux_rdata[48] => seq_mux_rdata[48].DATAIN
phy_mux_rdata[48] => afi_rdata[48].DATAIN
phy_mux_rdata[49] => seq_mux_rdata[49].DATAIN
phy_mux_rdata[49] => afi_rdata[49].DATAIN
phy_mux_rdata[50] => seq_mux_rdata[50].DATAIN
phy_mux_rdata[50] => afi_rdata[50].DATAIN
phy_mux_rdata[51] => seq_mux_rdata[51].DATAIN
phy_mux_rdata[51] => afi_rdata[51].DATAIN
phy_mux_rdata[52] => seq_mux_rdata[52].DATAIN
phy_mux_rdata[52] => afi_rdata[52].DATAIN
phy_mux_rdata[53] => seq_mux_rdata[53].DATAIN
phy_mux_rdata[53] => afi_rdata[53].DATAIN
phy_mux_rdata[54] => seq_mux_rdata[54].DATAIN
phy_mux_rdata[54] => afi_rdata[54].DATAIN
phy_mux_rdata[55] => seq_mux_rdata[55].DATAIN
phy_mux_rdata[55] => afi_rdata[55].DATAIN
phy_mux_rdata[56] => seq_mux_rdata[56].DATAIN
phy_mux_rdata[56] => afi_rdata[56].DATAIN
phy_mux_rdata[57] => seq_mux_rdata[57].DATAIN
phy_mux_rdata[57] => afi_rdata[57].DATAIN
phy_mux_rdata[58] => seq_mux_rdata[58].DATAIN
phy_mux_rdata[58] => afi_rdata[58].DATAIN
phy_mux_rdata[59] => seq_mux_rdata[59].DATAIN
phy_mux_rdata[59] => afi_rdata[59].DATAIN
phy_mux_rdata[60] => seq_mux_rdata[60].DATAIN
phy_mux_rdata[60] => afi_rdata[60].DATAIN
phy_mux_rdata[61] => seq_mux_rdata[61].DATAIN
phy_mux_rdata[61] => afi_rdata[61].DATAIN
phy_mux_rdata[62] => seq_mux_rdata[62].DATAIN
phy_mux_rdata[62] => afi_rdata[62].DATAIN
phy_mux_rdata[63] => seq_mux_rdata[63].DATAIN
phy_mux_rdata[63] => afi_rdata[63].DATAIN
phy_mux_rdata_valid[0] => afi_rdata_valid.DATAA
phy_mux_rdata_valid[0] => seq_mux_rdata_valid[0].DATAIN
phy_mux_rdata_valid[1] => afi_rdata_valid.DATAA
phy_mux_rdata_valid[1] => seq_mux_rdata_valid[1].DATAIN
phy_mux_cal_success => afi_cal_success.DATAIN
phy_mux_cal_fail => afi_cal_fail.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0
avl_clk => avl_clk.IN6
avl_reset_n => avl_reset_n.IN1
pd_reset_n <= sequencer_m10:cpu_inst.pd_reset_n
pd_ack <= sequencer_m10:cpu_inst.pd_ack
pd_up => pd_up.IN1
pd_down => pd_down.IN1
phasecounterselect[0] <= sequencer_pll_mgr:sequencer_pll_mgr_inst.phasecounterselect
phasecounterselect[1] <= sequencer_pll_mgr:sequencer_pll_mgr_inst.phasecounterselect
phasecounterselect[2] <= sequencer_pll_mgr:sequencer_pll_mgr_inst.phasecounterselect
phasestep <= sequencer_pll_mgr:sequencer_pll_mgr_inst.phasestep
phaseupdown <= sequencer_pll_mgr:sequencer_pll_mgr_inst.phaseupdown
scanclk <= sequencer_pll_mgr:sequencer_pll_mgr_inst.scanclk
phasedone => phasedone.IN1
phy_clk => phy_clk.IN1
phy_reset_n => phy_reset_n.IN1
phy_read_latency_counter[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_afi_wlat[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[5] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_rlat[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[5] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_read_increment_vfifo_fr[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_fr
phy_read_increment_vfifo_fr[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_fr
phy_read_increment_vfifo_hr[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_hr
phy_read_increment_vfifo_hr[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_hr
phy_read_increment_vfifo_qr[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_qr
phy_read_increment_vfifo_qr[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_qr
phy_reset_mem_stable <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_reset_mem_stable
phy_cal_success <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_success
phy_cal_fail <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_fail
phy_cal_debug_info[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[5] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[6] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[7] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[8] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[9] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[10] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[11] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[12] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[13] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[14] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[15] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[16] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[17] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[18] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[19] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[20] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[21] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[22] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[23] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[24] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[25] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[26] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[27] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[28] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[29] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[30] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[31] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_read_fifo_reset[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_fifo_reset
phy_read_fifo_reset[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_fifo_reset
phy_vfifo_rd_en_override[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_vfifo_rd_en_override
phy_vfifo_rd_en_override[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_vfifo_rd_en_override
phy_read_fifo_q[0] => phy_read_fifo_q[0].IN1
phy_read_fifo_q[1] => phy_read_fifo_q[1].IN1
phy_read_fifo_q[2] => phy_read_fifo_q[2].IN1
phy_read_fifo_q[3] => phy_read_fifo_q[3].IN1
phy_read_fifo_q[4] => phy_read_fifo_q[4].IN1
phy_read_fifo_q[5] => phy_read_fifo_q[5].IN1
phy_read_fifo_q[6] => phy_read_fifo_q[6].IN1
phy_read_fifo_q[7] => phy_read_fifo_q[7].IN1
phy_read_fifo_q[8] => phy_read_fifo_q[8].IN1
phy_read_fifo_q[9] => phy_read_fifo_q[9].IN1
phy_read_fifo_q[10] => phy_read_fifo_q[10].IN1
phy_read_fifo_q[11] => phy_read_fifo_q[11].IN1
phy_read_fifo_q[12] => phy_read_fifo_q[12].IN1
phy_read_fifo_q[13] => phy_read_fifo_q[13].IN1
phy_read_fifo_q[14] => phy_read_fifo_q[14].IN1
phy_read_fifo_q[15] => phy_read_fifo_q[15].IN1
phy_read_fifo_q[16] => phy_read_fifo_q[16].IN1
phy_read_fifo_q[17] => phy_read_fifo_q[17].IN1
phy_read_fifo_q[18] => phy_read_fifo_q[18].IN1
phy_read_fifo_q[19] => phy_read_fifo_q[19].IN1
phy_read_fifo_q[20] => phy_read_fifo_q[20].IN1
phy_read_fifo_q[21] => phy_read_fifo_q[21].IN1
phy_read_fifo_q[22] => phy_read_fifo_q[22].IN1
phy_read_fifo_q[23] => phy_read_fifo_q[23].IN1
phy_read_fifo_q[24] => phy_read_fifo_q[24].IN1
phy_read_fifo_q[25] => phy_read_fifo_q[25].IN1
phy_read_fifo_q[26] => phy_read_fifo_q[26].IN1
phy_read_fifo_q[27] => phy_read_fifo_q[27].IN1
phy_read_fifo_q[28] => phy_read_fifo_q[28].IN1
phy_read_fifo_q[29] => phy_read_fifo_q[29].IN1
phy_read_fifo_q[30] => phy_read_fifo_q[30].IN1
phy_read_fifo_q[31] => phy_read_fifo_q[31].IN1
phy_read_fifo_q[32] => phy_read_fifo_q[32].IN1
phy_read_fifo_q[33] => phy_read_fifo_q[33].IN1
phy_read_fifo_q[34] => phy_read_fifo_q[34].IN1
phy_read_fifo_q[35] => phy_read_fifo_q[35].IN1
phy_read_fifo_q[36] => phy_read_fifo_q[36].IN1
phy_read_fifo_q[37] => phy_read_fifo_q[37].IN1
phy_read_fifo_q[38] => phy_read_fifo_q[38].IN1
phy_read_fifo_q[39] => phy_read_fifo_q[39].IN1
phy_read_fifo_q[40] => phy_read_fifo_q[40].IN1
phy_read_fifo_q[41] => phy_read_fifo_q[41].IN1
phy_read_fifo_q[42] => phy_read_fifo_q[42].IN1
phy_read_fifo_q[43] => phy_read_fifo_q[43].IN1
phy_read_fifo_q[44] => phy_read_fifo_q[44].IN1
phy_read_fifo_q[45] => phy_read_fifo_q[45].IN1
phy_read_fifo_q[46] => phy_read_fifo_q[46].IN1
phy_read_fifo_q[47] => phy_read_fifo_q[47].IN1
phy_read_fifo_q[48] => phy_read_fifo_q[48].IN1
phy_read_fifo_q[49] => phy_read_fifo_q[49].IN1
phy_read_fifo_q[50] => phy_read_fifo_q[50].IN1
phy_read_fifo_q[51] => phy_read_fifo_q[51].IN1
phy_read_fifo_q[52] => phy_read_fifo_q[52].IN1
phy_read_fifo_q[53] => phy_read_fifo_q[53].IN1
phy_read_fifo_q[54] => phy_read_fifo_q[54].IN1
phy_read_fifo_q[55] => phy_read_fifo_q[55].IN1
phy_read_fifo_q[56] => phy_read_fifo_q[56].IN1
phy_read_fifo_q[57] => phy_read_fifo_q[57].IN1
phy_read_fifo_q[58] => phy_read_fifo_q[58].IN1
phy_read_fifo_q[59] => phy_read_fifo_q[59].IN1
phy_read_fifo_q[60] => phy_read_fifo_q[60].IN1
phy_read_fifo_q[61] => phy_read_fifo_q[61].IN1
phy_read_fifo_q[62] => phy_read_fifo_q[62].IN1
phy_read_fifo_q[63] => phy_read_fifo_q[63].IN1
phy_write_fr_cycle_shifts[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_write_fr_cycle_shifts[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_write_fr_cycle_shifts[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_write_fr_cycle_shifts[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_mux_sel <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_mux_sel
calib_skip_steps[0] => calib_skip_steps[0].IN1
calib_skip_steps[1] => calib_skip_steps[1].IN1
calib_skip_steps[2] => calib_skip_steps[2].IN1
calib_skip_steps[3] => calib_skip_steps[3].IN1
calib_skip_steps[4] => calib_skip_steps[4].IN1
calib_skip_steps[5] => calib_skip_steps[5].IN1
calib_skip_steps[6] => calib_skip_steps[6].IN1
calib_skip_steps[7] => calib_skip_steps[7].IN1
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_addr[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[6] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[7] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[8] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[9] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[10] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[11] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[12] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[13] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[14] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[15] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[16] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[17] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[18] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[19] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[20] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[21] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[22] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[23] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[24] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[25] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[26] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[27] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[28] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[29] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_ba[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_cs_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cs_n
afi_cs_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cs_n
afi_cke[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cke
afi_cke[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cke
afi_odt[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_odt
afi_odt[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_odt
afi_ras_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ras_n
afi_ras_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ras_n
afi_cas_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cas_n
afi_cas_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cas_n
afi_we_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_we_n
afi_we_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_we_n
afi_dqs_burst[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_dqs_burst[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_dqs_burst[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_dqs_burst[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_rst_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rst_n
afi_rst_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rst_n
afi_wdata[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[6] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[7] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[8] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[9] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[10] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[11] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[12] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[13] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[14] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[15] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[16] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[17] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[18] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[19] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[20] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[21] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[22] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[23] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[24] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[25] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[26] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[27] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[28] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[29] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[30] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[31] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[32] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[33] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[34] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[35] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[36] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[37] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[38] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[39] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[40] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[41] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[42] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[43] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[44] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[45] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[46] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[47] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[48] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[49] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[50] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[51] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[52] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[53] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[54] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[55] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[56] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[57] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[58] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[59] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[60] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[61] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[62] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[63] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata_valid[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_wdata_valid[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_wdata_valid[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_wdata_valid[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_dm[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[6] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[7] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_rdata_en[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en
afi_rdata_en[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en
afi_rdata_en_full[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
afi_init_req => afi_init_req.IN1
afi_cal_req => afi_cal_req.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
clk => r_early_rst.CLK
clk => r_sync_rst.CLK
clk => r_sync_rst_dly.CLK
clk => r_sync_rst_chain[1].CLK
clk => r_sync_rst_chain[2].CLK
clk => r_sync_rst_chain[3].CLK
clk => r_sync_rst_chain[4].CLK
clk => r_sync_rst_chain[5].CLK
clk => r_sync_rst_chain[6].CLK
clk => r_sync_rst_chain[7].CLK
clk => r_sync_rst_chain[8].CLK
clk => r_sync_rst_chain[9].CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
clk => altera_reset_synchronizer_int_chain[2].CLK
rst => altera_reset_synchronizer_int_chain[0].DATAIN
clken_out <= r_early_rst.DB_MAX_OUTPUT_PORT_TYPE
reset_out <= r_sync_rst.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst
clk => cal_chk_count[0].CLK
clk => cal_chk_count[1].CLK
clk => cal_chk_count[2].CLK
clk => cal_chk_count[3].CLK
clk => cal_init_req.CLK
clk => lock_count[0].CLK
clk => lock_count[1].CLK
clk => lock_count[2].CLK
clk => lock_count[3].CLK
clk => pd_ack~reg0.CLK
clk => pd_reset_n~reg0.CLK
clk => pd_writedata[0].CLK
clk => pd_writedata[1].CLK
clk => pd_writedata[2].CLK
clk => pd_writedata[3].CLK
clk => pd_writedata[4].CLK
clk => pd_writedata[5].CLK
clk => pd_writedata[6].CLK
clk => pd_writedata[7].CLK
clk => pd_writedata[8].CLK
clk => pd_writedata[9].CLK
clk => pd_writedata[10].CLK
clk => pd_writedata[11].CLK
clk => pd_writedata[12].CLK
clk => pd_writedata[13].CLK
clk => pd_writedata[14].CLK
clk => pd_writedata[15].CLK
clk => pd_writedata[16].CLK
clk => pd_writedata[17].CLK
clk => pd_writedata[18].CLK
clk => pd_writedata[19].CLK
clk => pd_writedata[20].CLK
clk => pd_writedata[21].CLK
clk => pd_writedata[22].CLK
clk => pd_writedata[23].CLK
clk => pd_writedata[24].CLK
clk => pd_writedata[25].CLK
clk => pd_writedata[26].CLK
clk => pd_writedata[27].CLK
clk => pd_writedata[28].CLK
clk => pd_writedata[29].CLK
clk => pd_writedata[30].CLK
clk => pd_writedata[31].CLK
clk => pd_read.CLK
clk => pd_write.CLK
clk => pd_address[0].CLK
clk => pd_address[1].CLK
clk => pd_address[2].CLK
clk => pd_address[3].CLK
clk => pd_address[4].CLK
clk => pd_address[5].CLK
clk => pd_address[6].CLK
clk => pd_address[7].CLK
clk => pd_address[8].CLK
clk => pd_address[9].CLK
clk => pd_address[10].CLK
clk => pd_address[11].CLK
clk => pd_address[12].CLK
clk => pd_address[13].CLK
clk => pd_address[14].CLK
clk => pd_address[15].CLK
clk => pd_address[16].CLK
clk => pd_address[17].CLK
clk => pd_address[18].CLK
clk => pd_address[19].CLK
clk => pd_state[0].CLK
clk => pd_state[1].CLK
clk => pd_state[2].CLK
clk => pd_state[3].CLK
clk => pd_up_r.CLK
clk => pd_down_r.CLK
clk => user_mr_writedata[0].CLK
clk => user_mr_writedata[1].CLK
clk => user_mr_writedata[2].CLK
clk => user_mr_writedata[3].CLK
clk => user_mr_writedata[4].CLK
clk => user_mr_writedata[5].CLK
clk => user_mr_writedata[6].CLK
clk => user_mr_writedata[7].CLK
clk => user_mr_writedata[8].CLK
clk => user_mr_writedata[9].CLK
clk => user_mr_writedata[10].CLK
clk => user_mr_writedata[11].CLK
clk => user_mr_writedata[12].CLK
clk => user_mr_writedata[13].CLK
clk => user_mr_writedata[14].CLK
clk => user_mr_writedata[15].CLK
clk => user_mr_writedata[16].CLK
clk => user_mr_writedata[17].CLK
clk => user_mr_writedata[18].CLK
clk => user_mr_writedata[19].CLK
clk => user_mr_writedata[20].CLK
clk => user_mr_writedata[21].CLK
clk => user_mr_writedata[22].CLK
clk => user_mr_writedata[23].CLK
clk => user_mr_writedata[24].CLK
clk => user_mr_writedata[25].CLK
clk => user_mr_writedata[26].CLK
clk => user_mr_writedata[27].CLK
clk => user_mr_writedata[28].CLK
clk => user_mr_writedata[29].CLK
clk => user_mr_writedata[30].CLK
clk => user_mr_writedata[31].CLK
clk => user_mr_write.CLK
clk => user_mr_address[0].CLK
clk => user_mr_address[1].CLK
clk => user_mr_address[2].CLK
clk => user_mr_address[3].CLK
clk => user_mr_address[4].CLK
clk => user_mr_address[5].CLK
clk => user_mr_address[6].CLK
clk => user_mr_address[7].CLK
clk => user_mr_address[8].CLK
clk => user_mr_address[9].CLK
clk => user_mr_address[10].CLK
clk => user_mr_address[11].CLK
clk => user_mr_address[12].CLK
clk => user_mr_address[13].CLK
clk => user_mr_address[14].CLK
clk => user_mr_address[15].CLK
clk => user_mr_address[16].CLK
clk => user_mr_address[17].CLK
clk => user_mr_address[18].CLK
clk => user_mr_address[19].CLK
clk => user_mr_done.CLK
clk => user_mr_state[0].CLK
clk => user_mr_state[1].CLK
clk => user_mr_state[2].CLK
clk => user_mr_state[3].CLK
clk => count3[0].CLK
clk => count3[1].CLK
clk => count3[2].CLK
clk => count3[3].CLK
clk => count3[4].CLK
clk => count3[5].CLK
clk => count3[6].CLK
clk => count3[7].CLK
clk => count3[8].CLK
clk => write_writedata[0].CLK
clk => write_writedata[1].CLK
clk => write_writedata[2].CLK
clk => write_writedata[3].CLK
clk => write_writedata[4].CLK
clk => write_writedata[5].CLK
clk => write_writedata[6].CLK
clk => write_writedata[7].CLK
clk => write_writedata[8].CLK
clk => write_writedata[9].CLK
clk => write_writedata[10].CLK
clk => write_writedata[11].CLK
clk => write_writedata[12].CLK
clk => write_writedata[13].CLK
clk => write_writedata[14].CLK
clk => write_writedata[15].CLK
clk => write_writedata[16].CLK
clk => write_writedata[17].CLK
clk => write_writedata[18].CLK
clk => write_writedata[19].CLK
clk => write_writedata[20].CLK
clk => write_writedata[21].CLK
clk => write_writedata[22].CLK
clk => write_writedata[23].CLK
clk => write_writedata[24].CLK
clk => write_writedata[25].CLK
clk => write_writedata[26].CLK
clk => write_writedata[27].CLK
clk => write_writedata[28].CLK
clk => write_writedata[29].CLK
clk => write_writedata[30].CLK
clk => write_writedata[31].CLK
clk => write_write.CLK
clk => write_address[0].CLK
clk => write_address[1].CLK
clk => write_address[2].CLK
clk => write_address[3].CLK
clk => write_address[4].CLK
clk => write_address[5].CLK
clk => write_address[6].CLK
clk => write_address[7].CLK
clk => write_address[8].CLK
clk => write_address[9].CLK
clk => write_address[10].CLK
clk => write_address[11].CLK
clk => write_address[12].CLK
clk => write_address[13].CLK
clk => write_address[14].CLK
clk => write_address[15].CLK
clk => write_address[16].CLK
clk => write_address[17].CLK
clk => write_address[18].CLK
clk => write_address[19].CLK
clk => write_done.CLK
clk => write_state[0].CLK
clk => write_state[1].CLK
clk => write_state[2].CLK
clk => write_state[3].CLK
clk => write_state[4].CLK
clk => ddr3_init_writedata[0].CLK
clk => ddr3_init_writedata[1].CLK
clk => ddr3_init_writedata[2].CLK
clk => ddr3_init_writedata[3].CLK
clk => ddr3_init_writedata[4].CLK
clk => ddr3_init_writedata[5].CLK
clk => ddr3_init_writedata[6].CLK
clk => ddr3_init_writedata[7].CLK
clk => ddr3_init_writedata[8].CLK
clk => ddr3_init_writedata[9].CLK
clk => ddr3_init_writedata[10].CLK
clk => ddr3_init_writedata[11].CLK
clk => ddr3_init_writedata[12].CLK
clk => ddr3_init_writedata[13].CLK
clk => ddr3_init_writedata[14].CLK
clk => ddr3_init_writedata[15].CLK
clk => ddr3_init_writedata[16].CLK
clk => ddr3_init_writedata[17].CLK
clk => ddr3_init_writedata[18].CLK
clk => ddr3_init_writedata[19].CLK
clk => ddr3_init_writedata[20].CLK
clk => ddr3_init_writedata[21].CLK
clk => ddr3_init_writedata[22].CLK
clk => ddr3_init_writedata[23].CLK
clk => ddr3_init_writedata[24].CLK
clk => ddr3_init_writedata[25].CLK
clk => ddr3_init_writedata[26].CLK
clk => ddr3_init_writedata[27].CLK
clk => ddr3_init_writedata[28].CLK
clk => ddr3_init_writedata[29].CLK
clk => ddr3_init_writedata[30].CLK
clk => ddr3_init_writedata[31].CLK
clk => ddr3_init_write.CLK
clk => ddr3_init_address[0].CLK
clk => ddr3_init_address[1].CLK
clk => ddr3_init_address[2].CLK
clk => ddr3_init_address[3].CLK
clk => ddr3_init_address[4].CLK
clk => ddr3_init_address[5].CLK
clk => ddr3_init_address[6].CLK
clk => ddr3_init_address[7].CLK
clk => ddr3_init_address[8].CLK
clk => ddr3_init_address[9].CLK
clk => ddr3_init_address[10].CLK
clk => ddr3_init_address[11].CLK
clk => ddr3_init_address[12].CLK
clk => ddr3_init_address[13].CLK
clk => ddr3_init_address[14].CLK
clk => ddr3_init_address[15].CLK
clk => ddr3_init_address[16].CLK
clk => ddr3_init_address[17].CLK
clk => ddr3_init_address[18].CLK
clk => ddr3_init_address[19].CLK
clk => ddr3_init_done.CLK
clk => ddr3_init_state[0].CLK
clk => ddr3_init_state[1].CLK
clk => ddr3_init_state[2].CLK
clk => ddr3_init_state[3].CLK
clk => ddr3_init_state[4].CLK
clk => grp[0].CLK
clk => grp[1].CLK
clk => pd_start.CLK
clk => start_user_mr.CLK
clk => start_write.CLK
clk => start_ddr3_init.CLK
clk => latency_calib.CLK
clk => window_found.CLK
clk => finding_window.CLK
clk => reverse.CLK
clk => valid_phase[0].CLK
clk => valid_phase[1].CLK
clk => valid_phase[2].CLK
clk => valid_phase[3].CLK
clk => valid_phase[4].CLK
clk => valid_phase[5].CLK
clk => valid_phase[6].CLK
clk => valid_phase[7].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => vfifo[0].CLK
clk => vfifo[1].CLK
clk => vfifo[2].CLK
clk => data_mismatch.CLK
clk => best_comp_result[0].CLK
clk => best_comp_result[1].CLK
clk => best_comp_result[2].CLK
clk => best_comp_result[3].CLK
clk => best_comp_result[4].CLK
clk => best_comp_result[5].CLK
clk => best_comp_result[6].CLK
clk => best_comp_result[7].CLK
clk => best_comp_result[8].CLK
clk => best_comp_result[9].CLK
clk => best_comp_result[10].CLK
clk => best_comp_result[11].CLK
clk => best_comp_result[12].CLK
clk => best_comp_result[13].CLK
clk => best_comp_result[14].CLK
clk => best_comp_result[15].CLK
clk => best_comp_result[16].CLK
clk => best_comp_result[17].CLK
clk => best_comp_result[18].CLK
clk => best_comp_result[19].CLK
clk => best_comp_result[20].CLK
clk => best_comp_result[21].CLK
clk => best_comp_result[22].CLK
clk => best_comp_result[23].CLK
clk => readdata_reg[0].CLK
clk => readdata_reg[1].CLK
clk => readdata_reg[2].CLK
clk => readdata_reg[3].CLK
clk => readdata_reg[4].CLK
clk => readdata_reg[5].CLK
clk => readdata_reg[6].CLK
clk => readdata_reg[7].CLK
clk => readdata_reg[8].CLK
clk => readdata_reg[9].CLK
clk => readdata_reg[10].CLK
clk => readdata_reg[11].CLK
clk => readdata_reg[12].CLK
clk => readdata_reg[13].CLK
clk => readdata_reg[14].CLK
clk => readdata_reg[15].CLK
clk => readdata_reg[16].CLK
clk => readdata_reg[17].CLK
clk => readdata_reg[18].CLK
clk => readdata_reg[19].CLK
clk => readdata_reg[20].CLK
clk => readdata_reg[21].CLK
clk => readdata_reg[22].CLK
clk => readdata_reg[23].CLK
clk => main_read.CLK
clk => main_writedata[0].CLK
clk => main_writedata[1].CLK
clk => main_writedata[2].CLK
clk => main_writedata[3].CLK
clk => main_writedata[4].CLK
clk => main_writedata[5].CLK
clk => main_writedata[6].CLK
clk => main_writedata[7].CLK
clk => main_writedata[8].CLK
clk => main_writedata[9].CLK
clk => main_writedata[10].CLK
clk => main_writedata[11].CLK
clk => main_writedata[12].CLK
clk => main_writedata[13].CLK
clk => main_writedata[14].CLK
clk => main_writedata[15].CLK
clk => main_writedata[16].CLK
clk => main_writedata[17].CLK
clk => main_writedata[18].CLK
clk => main_writedata[19].CLK
clk => main_writedata[20].CLK
clk => main_writedata[21].CLK
clk => main_writedata[22].CLK
clk => main_writedata[23].CLK
clk => main_writedata[24].CLK
clk => main_writedata[25].CLK
clk => main_writedata[26].CLK
clk => main_writedata[27].CLK
clk => main_writedata[28].CLK
clk => main_writedata[29].CLK
clk => main_writedata[30].CLK
clk => main_writedata[31].CLK
clk => main_write.CLK
clk => main_address[0].CLK
clk => main_address[1].CLK
clk => main_address[2].CLK
clk => main_address[3].CLK
clk => main_address[4].CLK
clk => main_address[5].CLK
clk => main_address[6].CLK
clk => main_address[7].CLK
clk => main_address[8].CLK
clk => main_address[9].CLK
clk => main_address[10].CLK
clk => main_address[11].CLK
clk => main_address[12].CLK
clk => main_address[13].CLK
clk => main_address[14].CLK
clk => main_address[15].CLK
clk => main_address[16].CLK
clk => main_address[17].CLK
clk => main_address[18].CLK
clk => main_address[19].CLK
clk => seq_state[0].CLK
clk => seq_state[1].CLK
clk => seq_state[2].CLK
clk => seq_state[3].CLK
clk => seq_state[4].CLK
clk => seq_state[5].CLK
reset_n => grp[0].ACLR
reset_n => grp[1].ACLR
reset_n => pd_start.ACLR
reset_n => start_user_mr.ACLR
reset_n => start_write.ACLR
reset_n => start_ddr3_init.ACLR
reset_n => latency_calib.ACLR
reset_n => window_found.ACLR
reset_n => finding_window.ACLR
reset_n => reverse.ACLR
reset_n => valid_phase[0].ACLR
reset_n => valid_phase[1].ACLR
reset_n => valid_phase[2].ACLR
reset_n => valid_phase[3].ACLR
reset_n => valid_phase[4].ACLR
reset_n => valid_phase[5].ACLR
reset_n => valid_phase[6].ACLR
reset_n => valid_phase[7].ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => vfifo[0].ACLR
reset_n => vfifo[1].ACLR
reset_n => vfifo[2].ACLR
reset_n => data_mismatch.ACLR
reset_n => best_comp_result[0].ACLR
reset_n => best_comp_result[1].ACLR
reset_n => best_comp_result[2].ACLR
reset_n => best_comp_result[3].ACLR
reset_n => best_comp_result[4].ACLR
reset_n => best_comp_result[5].ACLR
reset_n => best_comp_result[6].ACLR
reset_n => best_comp_result[7].ACLR
reset_n => best_comp_result[8].ACLR
reset_n => best_comp_result[9].ACLR
reset_n => best_comp_result[10].ACLR
reset_n => best_comp_result[11].ACLR
reset_n => best_comp_result[12].ACLR
reset_n => best_comp_result[13].ACLR
reset_n => best_comp_result[14].ACLR
reset_n => best_comp_result[15].ACLR
reset_n => best_comp_result[16].ACLR
reset_n => best_comp_result[17].ACLR
reset_n => best_comp_result[18].ACLR
reset_n => best_comp_result[19].ACLR
reset_n => best_comp_result[20].ACLR
reset_n => best_comp_result[21].ACLR
reset_n => best_comp_result[22].ACLR
reset_n => best_comp_result[23].ACLR
reset_n => readdata_reg[0].ACLR
reset_n => readdata_reg[1].ACLR
reset_n => readdata_reg[2].ACLR
reset_n => readdata_reg[3].ACLR
reset_n => readdata_reg[4].ACLR
reset_n => readdata_reg[5].ACLR
reset_n => readdata_reg[6].ACLR
reset_n => readdata_reg[7].ACLR
reset_n => readdata_reg[8].ACLR
reset_n => readdata_reg[9].ACLR
reset_n => readdata_reg[10].ACLR
reset_n => readdata_reg[11].ACLR
reset_n => readdata_reg[12].ACLR
reset_n => readdata_reg[13].ACLR
reset_n => readdata_reg[14].ACLR
reset_n => readdata_reg[15].ACLR
reset_n => readdata_reg[16].ACLR
reset_n => readdata_reg[17].ACLR
reset_n => readdata_reg[18].ACLR
reset_n => readdata_reg[19].ACLR
reset_n => readdata_reg[20].ACLR
reset_n => readdata_reg[21].ACLR
reset_n => readdata_reg[22].ACLR
reset_n => readdata_reg[23].ACLR
reset_n => main_read.ACLR
reset_n => main_writedata[0].ACLR
reset_n => main_writedata[1].ACLR
reset_n => main_writedata[2].ACLR
reset_n => main_writedata[3].ACLR
reset_n => main_writedata[4].ACLR
reset_n => main_writedata[5].ACLR
reset_n => main_writedata[6].ACLR
reset_n => main_writedata[7].ACLR
reset_n => main_writedata[8].ACLR
reset_n => main_writedata[9].ACLR
reset_n => main_writedata[10].ACLR
reset_n => main_writedata[11].ACLR
reset_n => main_writedata[12].ACLR
reset_n => main_writedata[13].ACLR
reset_n => main_writedata[14].ACLR
reset_n => main_writedata[15].ACLR
reset_n => main_writedata[16].ACLR
reset_n => main_writedata[17].ACLR
reset_n => main_writedata[18].ACLR
reset_n => main_writedata[19].ACLR
reset_n => main_writedata[20].ACLR
reset_n => main_writedata[21].ACLR
reset_n => main_writedata[22].ACLR
reset_n => main_writedata[23].ACLR
reset_n => main_writedata[24].ACLR
reset_n => main_writedata[25].ACLR
reset_n => main_writedata[26].ACLR
reset_n => main_writedata[27].ACLR
reset_n => main_writedata[28].ACLR
reset_n => main_writedata[29].ACLR
reset_n => main_writedata[30].ACLR
reset_n => main_writedata[31].ACLR
reset_n => main_write.ACLR
reset_n => main_address[0].ACLR
reset_n => main_address[1].ACLR
reset_n => main_address[2].ACLR
reset_n => main_address[3].ACLR
reset_n => main_address[4].ACLR
reset_n => main_address[5].ACLR
reset_n => main_address[6].ACLR
reset_n => main_address[7].ACLR
reset_n => main_address[8].ACLR
reset_n => main_address[9].ACLR
reset_n => main_address[10].ACLR
reset_n => main_address[11].ACLR
reset_n => main_address[12].ACLR
reset_n => main_address[13].ACLR
reset_n => main_address[14].ACLR
reset_n => main_address[15].ACLR
reset_n => main_address[16].ACLR
reset_n => main_address[17].ACLR
reset_n => main_address[18].ACLR
reset_n => main_address[19].ACLR
reset_n => seq_state[0].ACLR
reset_n => seq_state[1].ACLR
reset_n => seq_state[2].ACLR
reset_n => seq_state[3].ACLR
reset_n => seq_state[4].ACLR
reset_n => seq_state[5].ACLR
reset_n => cal_chk_count[0].ACLR
reset_n => cal_chk_count[1].ACLR
reset_n => cal_chk_count[2].ACLR
reset_n => cal_chk_count[3].ACLR
reset_n => cal_init_req.ACLR
reset_n => lock_count[0].ACLR
reset_n => lock_count[1].ACLR
reset_n => lock_count[2].ACLR
reset_n => lock_count[3].ACLR
reset_n => pd_ack~reg0.ACLR
reset_n => pd_reset_n~reg0.ACLR
reset_n => pd_writedata[0].ACLR
reset_n => pd_writedata[1].ACLR
reset_n => pd_writedata[2].ACLR
reset_n => pd_writedata[3].ACLR
reset_n => pd_writedata[4].ACLR
reset_n => pd_writedata[5].ACLR
reset_n => pd_writedata[6].ACLR
reset_n => pd_writedata[7].ACLR
reset_n => pd_writedata[8].ACLR
reset_n => pd_writedata[9].ACLR
reset_n => pd_writedata[10].ACLR
reset_n => pd_writedata[11].ACLR
reset_n => pd_writedata[12].ACLR
reset_n => pd_writedata[13].ACLR
reset_n => pd_writedata[14].ACLR
reset_n => pd_writedata[15].ACLR
reset_n => pd_writedata[16].ACLR
reset_n => pd_writedata[17].ACLR
reset_n => pd_writedata[18].ACLR
reset_n => pd_writedata[19].ACLR
reset_n => pd_writedata[20].ACLR
reset_n => pd_writedata[21].ACLR
reset_n => pd_writedata[22].ACLR
reset_n => pd_writedata[23].ACLR
reset_n => pd_writedata[24].ACLR
reset_n => pd_writedata[25].ACLR
reset_n => pd_writedata[26].ACLR
reset_n => pd_writedata[27].ACLR
reset_n => pd_writedata[28].ACLR
reset_n => pd_writedata[29].ACLR
reset_n => pd_writedata[30].ACLR
reset_n => pd_writedata[31].ACLR
reset_n => pd_read.ACLR
reset_n => pd_write.ACLR
reset_n => pd_address[0].ACLR
reset_n => pd_address[1].ACLR
reset_n => pd_address[2].ACLR
reset_n => pd_address[3].ACLR
reset_n => pd_address[4].ACLR
reset_n => pd_address[5].ACLR
reset_n => pd_address[6].ACLR
reset_n => pd_address[7].ACLR
reset_n => pd_address[8].ACLR
reset_n => pd_address[9].ACLR
reset_n => pd_address[10].ACLR
reset_n => pd_address[11].ACLR
reset_n => pd_address[12].ACLR
reset_n => pd_address[13].ACLR
reset_n => pd_address[14].ACLR
reset_n => pd_address[15].ACLR
reset_n => pd_address[16].ACLR
reset_n => pd_address[17].ACLR
reset_n => pd_address[18].ACLR
reset_n => pd_address[19].ACLR
reset_n => pd_state[0].ACLR
reset_n => pd_state[1].ACLR
reset_n => pd_state[2].ACLR
reset_n => pd_state[3].ACLR
reset_n => ddr3_init_writedata[0].ACLR
reset_n => ddr3_init_writedata[1].ACLR
reset_n => ddr3_init_writedata[2].ACLR
reset_n => ddr3_init_writedata[3].ACLR
reset_n => ddr3_init_writedata[4].ACLR
reset_n => ddr3_init_writedata[5].ACLR
reset_n => ddr3_init_writedata[6].ACLR
reset_n => ddr3_init_writedata[7].ACLR
reset_n => ddr3_init_writedata[8].ACLR
reset_n => ddr3_init_writedata[9].ACLR
reset_n => ddr3_init_writedata[10].ACLR
reset_n => ddr3_init_writedata[11].ACLR
reset_n => ddr3_init_writedata[12].ACLR
reset_n => ddr3_init_writedata[13].ACLR
reset_n => ddr3_init_writedata[14].ACLR
reset_n => ddr3_init_writedata[15].ACLR
reset_n => ddr3_init_writedata[16].ACLR
reset_n => ddr3_init_writedata[17].ACLR
reset_n => ddr3_init_writedata[18].ACLR
reset_n => ddr3_init_writedata[19].ACLR
reset_n => ddr3_init_writedata[20].ACLR
reset_n => ddr3_init_writedata[21].ACLR
reset_n => ddr3_init_writedata[22].ACLR
reset_n => ddr3_init_writedata[23].ACLR
reset_n => ddr3_init_writedata[24].ACLR
reset_n => ddr3_init_writedata[25].ACLR
reset_n => ddr3_init_writedata[26].ACLR
reset_n => ddr3_init_writedata[27].ACLR
reset_n => ddr3_init_writedata[28].ACLR
reset_n => ddr3_init_writedata[29].ACLR
reset_n => ddr3_init_writedata[30].ACLR
reset_n => ddr3_init_writedata[31].ACLR
reset_n => ddr3_init_write.ACLR
reset_n => ddr3_init_address[0].ACLR
reset_n => ddr3_init_address[1].ACLR
reset_n => ddr3_init_address[2].ACLR
reset_n => ddr3_init_address[3].ACLR
reset_n => ddr3_init_address[4].ACLR
reset_n => ddr3_init_address[5].ACLR
reset_n => ddr3_init_address[6].ACLR
reset_n => ddr3_init_address[7].ACLR
reset_n => ddr3_init_address[8].ACLR
reset_n => ddr3_init_address[9].ACLR
reset_n => ddr3_init_address[10].ACLR
reset_n => ddr3_init_address[11].ACLR
reset_n => ddr3_init_address[12].ACLR
reset_n => ddr3_init_address[13].ACLR
reset_n => ddr3_init_address[14].ACLR
reset_n => ddr3_init_address[15].ACLR
reset_n => ddr3_init_address[16].ACLR
reset_n => ddr3_init_address[17].ACLR
reset_n => ddr3_init_address[18].ACLR
reset_n => ddr3_init_address[19].ACLR
reset_n => ddr3_init_done.ACLR
reset_n => ddr3_init_state[0].ACLR
reset_n => ddr3_init_state[1].ACLR
reset_n => ddr3_init_state[2].ACLR
reset_n => ddr3_init_state[3].ACLR
reset_n => ddr3_init_state[4].ACLR
reset_n => count3[0].ACLR
reset_n => count3[1].ACLR
reset_n => count3[2].ACLR
reset_n => count3[3].ACLR
reset_n => count3[4].ACLR
reset_n => count3[5].ACLR
reset_n => count3[6].ACLR
reset_n => count3[7].ACLR
reset_n => count3[8].ACLR
reset_n => write_writedata[0].ACLR
reset_n => write_writedata[1].ACLR
reset_n => write_writedata[2].ACLR
reset_n => write_writedata[3].ACLR
reset_n => write_writedata[4].ACLR
reset_n => write_writedata[5].ACLR
reset_n => write_writedata[6].ACLR
reset_n => write_writedata[7].ACLR
reset_n => write_writedata[8].ACLR
reset_n => write_writedata[9].ACLR
reset_n => write_writedata[10].ACLR
reset_n => write_writedata[11].ACLR
reset_n => write_writedata[12].ACLR
reset_n => write_writedata[13].ACLR
reset_n => write_writedata[14].ACLR
reset_n => write_writedata[15].ACLR
reset_n => write_writedata[16].ACLR
reset_n => write_writedata[17].ACLR
reset_n => write_writedata[18].ACLR
reset_n => write_writedata[19].ACLR
reset_n => write_writedata[20].ACLR
reset_n => write_writedata[21].ACLR
reset_n => write_writedata[22].ACLR
reset_n => write_writedata[23].ACLR
reset_n => write_writedata[24].ACLR
reset_n => write_writedata[25].ACLR
reset_n => write_writedata[26].ACLR
reset_n => write_writedata[27].ACLR
reset_n => write_writedata[28].ACLR
reset_n => write_writedata[29].ACLR
reset_n => write_writedata[30].ACLR
reset_n => write_writedata[31].ACLR
reset_n => write_write.ACLR
reset_n => write_address[0].ACLR
reset_n => write_address[1].ACLR
reset_n => write_address[2].ACLR
reset_n => write_address[3].ACLR
reset_n => write_address[4].ACLR
reset_n => write_address[5].ACLR
reset_n => write_address[6].ACLR
reset_n => write_address[7].ACLR
reset_n => write_address[8].ACLR
reset_n => write_address[9].ACLR
reset_n => write_address[10].ACLR
reset_n => write_address[11].ACLR
reset_n => write_address[12].ACLR
reset_n => write_address[13].ACLR
reset_n => write_address[14].ACLR
reset_n => write_address[15].ACLR
reset_n => write_address[16].ACLR
reset_n => write_address[17].ACLR
reset_n => write_address[18].ACLR
reset_n => write_address[19].ACLR
reset_n => write_done.ACLR
reset_n => write_state[0].ACLR
reset_n => write_state[1].ACLR
reset_n => write_state[2].ACLR
reset_n => write_state[3].ACLR
reset_n => write_state[4].ACLR
reset_n => user_mr_writedata[0].ACLR
reset_n => user_mr_writedata[1].ACLR
reset_n => user_mr_writedata[2].ACLR
reset_n => user_mr_writedata[3].ACLR
reset_n => user_mr_writedata[4].ACLR
reset_n => user_mr_writedata[5].ACLR
reset_n => user_mr_writedata[6].ACLR
reset_n => user_mr_writedata[7].ACLR
reset_n => user_mr_writedata[8].ACLR
reset_n => user_mr_writedata[9].ACLR
reset_n => user_mr_writedata[10].ACLR
reset_n => user_mr_writedata[11].ACLR
reset_n => user_mr_writedata[12].ACLR
reset_n => user_mr_writedata[13].ACLR
reset_n => user_mr_writedata[14].ACLR
reset_n => user_mr_writedata[15].ACLR
reset_n => user_mr_writedata[16].ACLR
reset_n => user_mr_writedata[17].ACLR
reset_n => user_mr_writedata[18].ACLR
reset_n => user_mr_writedata[19].ACLR
reset_n => user_mr_writedata[20].ACLR
reset_n => user_mr_writedata[21].ACLR
reset_n => user_mr_writedata[22].ACLR
reset_n => user_mr_writedata[23].ACLR
reset_n => user_mr_writedata[24].ACLR
reset_n => user_mr_writedata[25].ACLR
reset_n => user_mr_writedata[26].ACLR
reset_n => user_mr_writedata[27].ACLR
reset_n => user_mr_writedata[28].ACLR
reset_n => user_mr_writedata[29].ACLR
reset_n => user_mr_writedata[30].ACLR
reset_n => user_mr_writedata[31].ACLR
reset_n => user_mr_write.ACLR
reset_n => user_mr_address[0].ACLR
reset_n => user_mr_address[1].ACLR
reset_n => user_mr_address[2].ACLR
reset_n => user_mr_address[3].ACLR
reset_n => user_mr_address[4].ACLR
reset_n => user_mr_address[5].ACLR
reset_n => user_mr_address[6].ACLR
reset_n => user_mr_address[7].ACLR
reset_n => user_mr_address[8].ACLR
reset_n => user_mr_address[9].ACLR
reset_n => user_mr_address[10].ACLR
reset_n => user_mr_address[11].ACLR
reset_n => user_mr_address[12].ACLR
reset_n => user_mr_address[13].ACLR
reset_n => user_mr_address[14].ACLR
reset_n => user_mr_address[15].ACLR
reset_n => user_mr_address[16].ACLR
reset_n => user_mr_address[17].ACLR
reset_n => user_mr_address[18].ACLR
reset_n => user_mr_address[19].ACLR
reset_n => user_mr_done.ACLR
reset_n => user_mr_state[0].ACLR
reset_n => user_mr_state[1].ACLR
reset_n => user_mr_state[2].ACLR
reset_n => user_mr_state[3].ACLR
reset_n => pd_up_r.ACLR
reset_n => pd_down_r.ACLR
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
read <= read.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] => readdata_reg.DATAB
readdata[0] => readdata_reg.DATAA
readdata[0] => readdata_reg.DATAB
readdata[0] => cal_init_req.OUTPUTSELECT
readdata[0] => lock_count.OUTPUTSELECT
readdata[0] => lock_count.OUTPUTSELECT
readdata[0] => lock_count.OUTPUTSELECT
readdata[0] => lock_count.OUTPUTSELECT
readdata[0] => pd_state.DATAB
readdata[1] => readdata_reg.DATAB
readdata[1] => readdata_reg.DATAA
readdata[1] => readdata_reg.DATAB
readdata[2] => readdata_reg.DATAB
readdata[2] => readdata_reg.DATAA
readdata[2] => readdata_reg.DATAB
readdata[3] => readdata_reg.DATAB
readdata[3] => readdata_reg.DATAA
readdata[3] => readdata_reg.DATAB
readdata[4] => readdata_reg.DATAB
readdata[4] => readdata_reg.DATAA
readdata[4] => readdata_reg.DATAB
readdata[5] => readdata_reg.DATAB
readdata[5] => readdata_reg.DATAA
readdata[5] => readdata_reg.DATAB
readdata[6] => readdata_reg.DATAB
readdata[6] => readdata_reg.DATAA
readdata[6] => readdata_reg.DATAB
readdata[7] => readdata_reg.DATAB
readdata[7] => readdata_reg.DATAA
readdata[7] => readdata_reg.DATAB
readdata[8] => ~NO_FANOUT~
readdata[9] => ~NO_FANOUT~
readdata[10] => ~NO_FANOUT~
readdata[11] => ~NO_FANOUT~
readdata[12] => ~NO_FANOUT~
readdata[13] => ~NO_FANOUT~
readdata[14] => ~NO_FANOUT~
readdata[15] => ~NO_FANOUT~
readdata[16] => ~NO_FANOUT~
readdata[17] => ~NO_FANOUT~
readdata[18] => ~NO_FANOUT~
readdata[19] => ~NO_FANOUT~
readdata[20] => ~NO_FANOUT~
readdata[21] => ~NO_FANOUT~
readdata[22] => ~NO_FANOUT~
readdata[23] => ~NO_FANOUT~
readdata[24] => ~NO_FANOUT~
readdata[25] => ~NO_FANOUT~
readdata[26] => ~NO_FANOUT~
readdata[27] => ~NO_FANOUT~
readdata[28] => ~NO_FANOUT~
readdata[29] => ~NO_FANOUT~
readdata[30] => ~NO_FANOUT~
readdata[31] => ~NO_FANOUT~
waitrequest => wr_and_not_waitrequest.IN1
waitrequest => always0.IN1
waitrequest => ddr3_init_write_task_rw.IN1
waitrequest => write_write_task_rw.IN1
waitrequest => user_mr_write_task_rw.IN1
waitrequest => always5.IN1
waitrequest => pd_write_task_tracking_clock.IN1
pd_reset_n <= pd_reset_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
pd_ack <= pd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
pd_up => pd_state.OUTPUTSELECT
pd_up => always5.IN1
pd_up => pd_write.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_write.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_address.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_writedata.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_state.OUTPUTSELECT
pd_up => pd_up_r.DATAIN
pd_down => pd_state.OUTPUTSELECT
pd_down => always5.IN1
pd_down => pd_write.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_write.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_address.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_writedata.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_state.OUTPUTSELECT
pd_down => pd_down_r.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst
avl_clk => int_writedata[0].CLK
avl_clk => int_address[0].CLK
avl_clk => int_address[1].CLK
avl_clk => int_address[2].CLK
avl_clk => int_address[3].CLK
avl_clk => int_address[4].CLK
avl_clk => int_address[5].CLK
avl_clk => int_address[6].CLK
avl_clk => int_address[7].CLK
avl_clk => int_address[8].CLK
avl_clk => int_address[9].CLK
avl_clk => int_address[10].CLK
avl_clk => int_address[11].CLK
avl_clk => int_address[12].CLK
avl_clk => phaseupdown~reg0.CLK
avl_clk => phasestep~reg0.CLK
avl_clk => phasecounterselect[0]~reg0.CLK
avl_clk => phasecounterselect[1]~reg0.CLK
avl_clk => phasecounterselect[2]~reg0.CLK
avl_clk => mem_array[0][0].CLK
avl_clk => mem_array[0][1].CLK
avl_clk => mem_array[0][2].CLK
avl_clk => mem_array[0][3].CLK
avl_clk => mem_array[0][4].CLK
avl_clk => mem_array[0][5].CLK
avl_clk => mem_array[0][6].CLK
avl_clk => mem_array[0][7].CLK
avl_clk => mem_array[0][8].CLK
avl_clk => mem_array[0][9].CLK
avl_clk => mem_array[0][10].CLK
avl_clk => mem_array[0][11].CLK
avl_clk => mem_array[0][12].CLK
avl_clk => mem_array[0][13].CLK
avl_clk => mem_array[0][14].CLK
avl_clk => mem_array[0][15].CLK
avl_clk => mem_array[1][0].CLK
avl_clk => mem_array[1][1].CLK
avl_clk => mem_array[1][2].CLK
avl_clk => mem_array[1][3].CLK
avl_clk => mem_array[1][4].CLK
avl_clk => mem_array[1][5].CLK
avl_clk => mem_array[1][6].CLK
avl_clk => mem_array[1][7].CLK
avl_clk => mem_array[1][8].CLK
avl_clk => mem_array[1][9].CLK
avl_clk => mem_array[1][10].CLK
avl_clk => mem_array[1][11].CLK
avl_clk => mem_array[1][12].CLK
avl_clk => mem_array[1][13].CLK
avl_clk => mem_array[1][14].CLK
avl_clk => mem_array[1][15].CLK
avl_clk => int_waitrequest.CLK
avl_clk => avl_readdata[0]~reg0.CLK
avl_clk => avl_readdata[1]~reg0.CLK
avl_clk => avl_readdata[2]~reg0.CLK
avl_clk => avl_readdata[3]~reg0.CLK
avl_clk => avl_readdata[4]~reg0.CLK
avl_clk => avl_readdata[5]~reg0.CLK
avl_clk => avl_readdata[6]~reg0.CLK
avl_clk => avl_readdata[7]~reg0.CLK
avl_clk => avl_readdata[8]~reg0.CLK
avl_clk => avl_readdata[9]~reg0.CLK
avl_clk => avl_readdata[10]~reg0.CLK
avl_clk => avl_readdata[11]~reg0.CLK
avl_clk => avl_readdata[12]~reg0.CLK
avl_clk => avl_readdata[13]~reg0.CLK
avl_clk => avl_readdata[14]~reg0.CLK
avl_clk => avl_readdata[15]~reg0.CLK
avl_clk => avl_readdata[16]~reg0.CLK
avl_clk => avl_readdata[17]~reg0.CLK
avl_clk => avl_readdata[18]~reg0.CLK
avl_clk => avl_readdata[19]~reg0.CLK
avl_clk => avl_readdata[20]~reg0.CLK
avl_clk => avl_readdata[21]~reg0.CLK
avl_clk => avl_readdata[22]~reg0.CLK
avl_clk => avl_readdata[23]~reg0.CLK
avl_clk => avl_readdata[24]~reg0.CLK
avl_clk => avl_readdata[25]~reg0.CLK
avl_clk => avl_readdata[26]~reg0.CLK
avl_clk => avl_readdata[27]~reg0.CLK
avl_clk => avl_readdata[28]~reg0.CLK
avl_clk => avl_readdata[29]~reg0.CLK
avl_clk => avl_readdata[30]~reg0.CLK
avl_clk => avl_readdata[31]~reg0.CLK
avl_clk => scanclk.DATAIN
avl_clk => state~7.DATAIN
avl_reset_n => phaseupdown~reg0.ACLR
avl_reset_n => phasestep~reg0.ACLR
avl_reset_n => phasecounterselect[0]~reg0.ACLR
avl_reset_n => phasecounterselect[1]~reg0.ACLR
avl_reset_n => phasecounterselect[2]~reg0.ACLR
avl_reset_n => mem_array[0][0].ACLR
avl_reset_n => mem_array[0][1].ACLR
avl_reset_n => mem_array[0][2].ACLR
avl_reset_n => mem_array[0][3].ACLR
avl_reset_n => mem_array[0][4].ACLR
avl_reset_n => mem_array[0][5].ACLR
avl_reset_n => mem_array[0][6].ACLR
avl_reset_n => mem_array[0][7].ACLR
avl_reset_n => mem_array[0][8].ACLR
avl_reset_n => mem_array[0][9].ACLR
avl_reset_n => mem_array[0][10].ACLR
avl_reset_n => mem_array[0][11].ACLR
avl_reset_n => mem_array[0][12].ACLR
avl_reset_n => mem_array[0][13].ACLR
avl_reset_n => mem_array[0][14].ACLR
avl_reset_n => mem_array[0][15].ACLR
avl_reset_n => mem_array[1][0].ACLR
avl_reset_n => mem_array[1][1].ACLR
avl_reset_n => mem_array[1][2].ACLR
avl_reset_n => mem_array[1][3].ACLR
avl_reset_n => mem_array[1][4].ACLR
avl_reset_n => mem_array[1][5].ACLR
avl_reset_n => mem_array[1][6].ACLR
avl_reset_n => mem_array[1][7].ACLR
avl_reset_n => mem_array[1][8].ACLR
avl_reset_n => mem_array[1][9].ACLR
avl_reset_n => mem_array[1][10].ACLR
avl_reset_n => mem_array[1][11].ACLR
avl_reset_n => mem_array[1][12].ACLR
avl_reset_n => mem_array[1][13].ACLR
avl_reset_n => mem_array[1][14].ACLR
avl_reset_n => mem_array[1][15].ACLR
avl_reset_n => int_waitrequest.ACLR
avl_reset_n => avl_readdata[0]~reg0.ACLR
avl_reset_n => avl_readdata[1]~reg0.ACLR
avl_reset_n => avl_readdata[2]~reg0.ACLR
avl_reset_n => avl_readdata[3]~reg0.ACLR
avl_reset_n => avl_readdata[4]~reg0.ACLR
avl_reset_n => avl_readdata[5]~reg0.ACLR
avl_reset_n => avl_readdata[6]~reg0.ACLR
avl_reset_n => avl_readdata[7]~reg0.ACLR
avl_reset_n => avl_readdata[8]~reg0.ACLR
avl_reset_n => avl_readdata[9]~reg0.ACLR
avl_reset_n => avl_readdata[10]~reg0.ACLR
avl_reset_n => avl_readdata[11]~reg0.ACLR
avl_reset_n => avl_readdata[12]~reg0.ACLR
avl_reset_n => avl_readdata[13]~reg0.ACLR
avl_reset_n => avl_readdata[14]~reg0.ACLR
avl_reset_n => avl_readdata[15]~reg0.ACLR
avl_reset_n => avl_readdata[16]~reg0.ACLR
avl_reset_n => avl_readdata[17]~reg0.ACLR
avl_reset_n => avl_readdata[18]~reg0.ACLR
avl_reset_n => avl_readdata[19]~reg0.ACLR
avl_reset_n => avl_readdata[20]~reg0.ACLR
avl_reset_n => avl_readdata[21]~reg0.ACLR
avl_reset_n => avl_readdata[22]~reg0.ACLR
avl_reset_n => avl_readdata[23]~reg0.ACLR
avl_reset_n => avl_readdata[24]~reg0.ACLR
avl_reset_n => avl_readdata[25]~reg0.ACLR
avl_reset_n => avl_readdata[26]~reg0.ACLR
avl_reset_n => avl_readdata[27]~reg0.ACLR
avl_reset_n => avl_readdata[28]~reg0.ACLR
avl_reset_n => avl_readdata[29]~reg0.ACLR
avl_reset_n => avl_readdata[30]~reg0.ACLR
avl_reset_n => avl_readdata[31]~reg0.ACLR
avl_reset_n => int_writedata[0].ACLR
avl_reset_n => int_address[0].ACLR
avl_reset_n => int_address[1].ACLR
avl_reset_n => int_address[2].ACLR
avl_reset_n => int_address[3].ACLR
avl_reset_n => int_address[4].ACLR
avl_reset_n => int_address[5].ACLR
avl_reset_n => int_address[6].ACLR
avl_reset_n => int_address[7].ACLR
avl_reset_n => int_address[8].ACLR
avl_reset_n => int_address[9].ACLR
avl_reset_n => int_address[10].ACLR
avl_reset_n => int_address[11].ACLR
avl_reset_n => int_address[12].ACLR
avl_reset_n => state~9.DATAIN
avl_address[0] => int_address[0].DATAIN
avl_address[1] => int_address[1].DATAIN
avl_address[2] => int_address[2].DATAIN
avl_address[3] => int_address[3].DATAIN
avl_address[4] => int_address[4].DATAIN
avl_address[5] => int_address[5].DATAIN
avl_address[6] => int_address[6].DATAIN
avl_address[7] => int_address[7].DATAIN
avl_address[8] => int_address[8].DATAIN
avl_address[9] => int_address[9].DATAIN
avl_address[10] => int_address[10].DATAIN
avl_address[11] => int_address[11].DATAIN
avl_address[12] => int_address[12].DATAIN
avl_write => avl_waitrequest.IN0
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => int_waitrequest.OUTPUTSELECT
avl_writedata[0] => int_writedata[0].DATAIN
avl_writedata[1] => ~NO_FANOUT~
avl_writedata[2] => ~NO_FANOUT~
avl_writedata[3] => ~NO_FANOUT~
avl_writedata[4] => ~NO_FANOUT~
avl_writedata[5] => ~NO_FANOUT~
avl_writedata[6] => ~NO_FANOUT~
avl_writedata[7] => ~NO_FANOUT~
avl_writedata[8] => ~NO_FANOUT~
avl_writedata[9] => ~NO_FANOUT~
avl_writedata[10] => ~NO_FANOUT~
avl_writedata[11] => ~NO_FANOUT~
avl_writedata[12] => ~NO_FANOUT~
avl_writedata[13] => ~NO_FANOUT~
avl_writedata[14] => ~NO_FANOUT~
avl_writedata[15] => ~NO_FANOUT~
avl_writedata[16] => ~NO_FANOUT~
avl_writedata[17] => ~NO_FANOUT~
avl_writedata[18] => ~NO_FANOUT~
avl_writedata[19] => ~NO_FANOUT~
avl_writedata[20] => ~NO_FANOUT~
avl_writedata[21] => ~NO_FANOUT~
avl_writedata[22] => ~NO_FANOUT~
avl_writedata[23] => ~NO_FANOUT~
avl_writedata[24] => ~NO_FANOUT~
avl_writedata[25] => ~NO_FANOUT~
avl_writedata[26] => ~NO_FANOUT~
avl_writedata[27] => ~NO_FANOUT~
avl_writedata[28] => ~NO_FANOUT~
avl_writedata[29] => ~NO_FANOUT~
avl_writedata[30] => ~NO_FANOUT~
avl_writedata[31] => ~NO_FANOUT~
avl_read => avl_waitrequest.IN1
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => int_waitrequest.DATAA
avl_readdata[0] <= avl_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_waitrequest <= avl_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] <= phasecounterselect[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[1] <= phasecounterselect[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[2] <= phasecounterselect[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phasestep <= phasestep~reg0.DB_MAX_OUTPUT_PORT_TYPE
phaseupdown <= phaseupdown~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanclk <= avl_clk.DB_MAX_OUTPUT_PORT_TYPE
phasedone => ~NO_FANOUT~
afi_init_req => avl_readdata.IN0
afi_cal_req => avl_readdata.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst
avl_clk => rfile[7][0].CLK
avl_clk => rfile[7][1].CLK
avl_clk => rfile[7][2].CLK
avl_clk => rfile[7][3].CLK
avl_clk => rfile[7][4].CLK
avl_clk => rfile[7][5].CLK
avl_clk => rfile[6][0].CLK
avl_clk => rfile[6][1].CLK
avl_clk => rfile[6][2].CLK
avl_clk => rfile[6][3].CLK
avl_clk => rfile[6][4].CLK
avl_clk => rfile[6][5].CLK
avl_clk => rfile[5][0].CLK
avl_clk => rfile[4][0].CLK
avl_clk => rfile[4][1].CLK
avl_clk => rfile[4][2].CLK
avl_clk => rfile[4][3].CLK
avl_clk => rfile[4][4].CLK
avl_clk => rfile[4][5].CLK
avl_clk => rfile[4][6].CLK
avl_clk => rfile[4][7].CLK
avl_clk => rfile[4][8].CLK
avl_clk => rfile[4][9].CLK
avl_clk => rfile[4][10].CLK
avl_clk => rfile[4][11].CLK
avl_clk => rfile[4][12].CLK
avl_clk => rfile[4][13].CLK
avl_clk => rfile[4][14].CLK
avl_clk => rfile[4][15].CLK
avl_clk => rfile[4][16].CLK
avl_clk => rfile[4][17].CLK
avl_clk => rfile[4][18].CLK
avl_clk => rfile[4][19].CLK
avl_clk => rfile[4][20].CLK
avl_clk => rfile[4][21].CLK
avl_clk => rfile[4][22].CLK
avl_clk => rfile[4][23].CLK
avl_clk => rfile[4][24].CLK
avl_clk => rfile[4][25].CLK
avl_clk => rfile[4][26].CLK
avl_clk => rfile[4][27].CLK
avl_clk => rfile[4][28].CLK
avl_clk => rfile[4][29].CLK
avl_clk => rfile[4][30].CLK
avl_clk => rfile[4][31].CLK
avl_clk => rfile[3][0].CLK
avl_clk => rfile[3][1].CLK
avl_clk => rfile[2][0].CLK
avl_clk => rfile[1][0].CLK
avl_clk => rfile[0][0].CLK
avl_clk => rfile[0][1].CLK
avl_clk => rfile[0][2].CLK
avl_clk => rfile[0][3].CLK
avl_clk => rfile[0][4].CLK
avl_clk => avl_read_fifo_reset.CLK
avl_clk => avl_read_increment_vfifo_qr[0].CLK
avl_clk => avl_read_increment_vfifo_qr[1].CLK
avl_clk => avl_read_increment_vfifo_hr[0].CLK
avl_clk => avl_read_increment_vfifo_hr[1].CLK
avl_clk => avl_read_increment_vfifo_fr[0].CLK
avl_clk => avl_read_increment_vfifo_fr[1].CLK
avl_clk => avl_issue_wr.CLK
avl_clk => avl_rfile_wr.CLK
avl_clk => avl_readdata_r[0].CLK
avl_clk => avl_readdata_r[1].CLK
avl_clk => avl_readdata_r[2].CLK
avl_clk => avl_readdata_r[3].CLK
avl_clk => avl_readdata_r[4].CLK
avl_clk => avl_readdata_r[5].CLK
avl_clk => avl_readdata_r[6].CLK
avl_clk => avl_readdata_r[7].CLK
avl_clk => avl_readdata_r[8].CLK
avl_clk => avl_readdata_r[9].CLK
avl_clk => avl_readdata_r[10].CLK
avl_clk => avl_readdata_r[11].CLK
avl_clk => avl_readdata_r[12].CLK
avl_clk => avl_readdata_r[13].CLK
avl_clk => avl_readdata_r[14].CLK
avl_clk => avl_readdata_r[15].CLK
avl_clk => avl_readdata_r[16].CLK
avl_clk => avl_readdata_r[17].CLK
avl_clk => avl_readdata_r[18].CLK
avl_clk => avl_readdata_r[19].CLK
avl_clk => avl_readdata_r[20].CLK
avl_clk => avl_readdata_r[21].CLK
avl_clk => avl_readdata_r[22].CLK
avl_clk => avl_readdata_r[23].CLK
avl_clk => avl_readdata_r[24].CLK
avl_clk => avl_readdata_r[25].CLK
avl_clk => avl_readdata_r[26].CLK
avl_clk => avl_readdata_r[27].CLK
avl_clk => avl_readdata_r[28].CLK
avl_clk => avl_readdata_r[29].CLK
avl_clk => avl_readdata_r[30].CLK
avl_clk => avl_readdata_r[31].CLK
avl_clk => state_avl_curr~4.DATAIN
avl_reset_n => rfile[7][0].ACLR
avl_reset_n => rfile[7][1].ACLR
avl_reset_n => rfile[7][2].ACLR
avl_reset_n => rfile[7][3].ACLR
avl_reset_n => rfile[7][4].ACLR
avl_reset_n => rfile[7][5].ACLR
avl_reset_n => rfile[6][0].ACLR
avl_reset_n => rfile[6][1].ACLR
avl_reset_n => rfile[6][2].ACLR
avl_reset_n => rfile[6][3].ACLR
avl_reset_n => rfile[6][4].ACLR
avl_reset_n => rfile[6][5].ACLR
avl_reset_n => rfile[5][0].ACLR
avl_reset_n => rfile[4][0].ACLR
avl_reset_n => rfile[4][1].ACLR
avl_reset_n => rfile[4][2].ACLR
avl_reset_n => rfile[4][3].ACLR
avl_reset_n => rfile[4][4].ACLR
avl_reset_n => rfile[4][5].ACLR
avl_reset_n => rfile[4][6].ACLR
avl_reset_n => rfile[4][7].ACLR
avl_reset_n => rfile[4][8].ACLR
avl_reset_n => rfile[4][9].ACLR
avl_reset_n => rfile[4][10].ACLR
avl_reset_n => rfile[4][11].ACLR
avl_reset_n => rfile[4][12].ACLR
avl_reset_n => rfile[4][13].ACLR
avl_reset_n => rfile[4][14].ACLR
avl_reset_n => rfile[4][15].ACLR
avl_reset_n => rfile[4][16].ACLR
avl_reset_n => rfile[4][17].ACLR
avl_reset_n => rfile[4][18].ACLR
avl_reset_n => rfile[4][19].ACLR
avl_reset_n => rfile[4][20].ACLR
avl_reset_n => rfile[4][21].ACLR
avl_reset_n => rfile[4][22].ACLR
avl_reset_n => rfile[4][23].ACLR
avl_reset_n => rfile[4][24].ACLR
avl_reset_n => rfile[4][25].ACLR
avl_reset_n => rfile[4][26].ACLR
avl_reset_n => rfile[4][27].ACLR
avl_reset_n => rfile[4][28].ACLR
avl_reset_n => rfile[4][29].ACLR
avl_reset_n => rfile[4][30].ACLR
avl_reset_n => rfile[4][31].ACLR
avl_reset_n => rfile[3][0].ACLR
avl_reset_n => rfile[3][1].ACLR
avl_reset_n => rfile[2][0].PRESET
avl_reset_n => rfile[1][0].ACLR
avl_reset_n => rfile[0][0].ACLR
avl_reset_n => rfile[0][1].ACLR
avl_reset_n => rfile[0][2].ACLR
avl_reset_n => rfile[0][3].ACLR
avl_reset_n => rfile[0][4].ACLR
avl_reset_n => avl_read_fifo_reset.ACLR
avl_reset_n => avl_read_increment_vfifo_qr[0].ACLR
avl_reset_n => avl_read_increment_vfifo_qr[1].ACLR
avl_reset_n => avl_read_increment_vfifo_hr[0].ACLR
avl_reset_n => avl_read_increment_vfifo_hr[1].ACLR
avl_reset_n => avl_read_increment_vfifo_fr[0].ACLR
avl_reset_n => avl_read_increment_vfifo_fr[1].ACLR
avl_reset_n => avl_issue_wr.ACLR
avl_reset_n => avl_rfile_wr.ACLR
avl_reset_n => avl_readdata_r[0].ACLR
avl_reset_n => avl_readdata_r[1].ACLR
avl_reset_n => avl_readdata_r[2].ACLR
avl_reset_n => avl_readdata_r[3].ACLR
avl_reset_n => avl_readdata_r[4].ACLR
avl_reset_n => avl_readdata_r[5].ACLR
avl_reset_n => avl_readdata_r[6].ACLR
avl_reset_n => avl_readdata_r[7].ACLR
avl_reset_n => avl_readdata_r[8].ACLR
avl_reset_n => avl_readdata_r[9].ACLR
avl_reset_n => avl_readdata_r[10].ACLR
avl_reset_n => avl_readdata_r[11].ACLR
avl_reset_n => avl_readdata_r[12].ACLR
avl_reset_n => avl_readdata_r[13].ACLR
avl_reset_n => avl_readdata_r[14].ACLR
avl_reset_n => avl_readdata_r[15].ACLR
avl_reset_n => avl_readdata_r[16].ACLR
avl_reset_n => avl_readdata_r[17].ACLR
avl_reset_n => avl_readdata_r[18].ACLR
avl_reset_n => avl_readdata_r[19].ACLR
avl_reset_n => avl_readdata_r[20].ACLR
avl_reset_n => avl_readdata_r[21].ACLR
avl_reset_n => avl_readdata_r[22].ACLR
avl_reset_n => avl_readdata_r[23].ACLR
avl_reset_n => avl_readdata_r[24].ACLR
avl_reset_n => avl_readdata_r[25].ACLR
avl_reset_n => avl_readdata_r[26].ACLR
avl_reset_n => avl_readdata_r[27].ACLR
avl_reset_n => avl_readdata_r[28].ACLR
avl_reset_n => avl_readdata_r[29].ACLR
avl_reset_n => avl_readdata_r[30].ACLR
avl_reset_n => avl_readdata_r[31].ACLR
avl_reset_n => always2.IN1
avl_reset_n => state_avl_curr~6.DATAIN
avl_address[0] => Decoder0.IN3
avl_address[0] => Mux0.IN12
avl_address[0] => Mux1.IN12
avl_address[0] => Mux2.IN12
avl_address[0] => Mux3.IN12
avl_address[0] => Mux4.IN12
avl_address[0] => Decoder2.IN2
avl_address[0] => Mux5.IN4
avl_address[0] => Mux6.IN4
avl_address[0] => Mux7.IN4
avl_address[0] => Mux8.IN4
avl_address[1] => Decoder0.IN2
avl_address[1] => Mux0.IN11
avl_address[1] => Mux1.IN11
avl_address[1] => Mux2.IN11
avl_address[1] => Mux3.IN11
avl_address[1] => Mux4.IN11
avl_address[1] => Decoder2.IN1
avl_address[1] => Mux5.IN3
avl_address[1] => Mux6.IN3
avl_address[1] => Mux7.IN3
avl_address[1] => Mux8.IN3
avl_address[2] => Decoder0.IN1
avl_address[2] => Mux0.IN10
avl_address[2] => Mux1.IN10
avl_address[2] => Mux2.IN10
avl_address[2] => Mux3.IN10
avl_address[2] => Mux4.IN10
avl_address[2] => Decoder2.IN0
avl_address[2] => Mux5.IN2
avl_address[2] => Mux6.IN2
avl_address[2] => Mux7.IN2
avl_address[2] => Mux8.IN2
avl_address[3] => Decoder0.IN0
avl_address[3] => Mux0.IN9
avl_address[3] => Mux1.IN9
avl_address[3] => Mux2.IN9
avl_address[3] => Mux3.IN9
avl_address[3] => Mux4.IN9
avl_address[4] => ~NO_FANOUT~
avl_address[5] => ~NO_FANOUT~
avl_address[6] => ~NO_FANOUT~
avl_address[7] => ~NO_FANOUT~
avl_address[8] => ~NO_FANOUT~
avl_address[9] => ~NO_FANOUT~
avl_address[10] => ~NO_FANOUT~
avl_address[11] => ~NO_FANOUT~
avl_address[12] => sel_rfile_wr.IN0
avl_address[12] => sel_rfile_rd.IN0
avl_address[12] => sel_issue_wr.IN0
avl_address[12] => sel_issue_rd.IN0
avl_write => sel_rfile_wr.IN1
avl_write => sel_issue_wr.IN1
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => Decoder1.IN0
avl_writedata[0] => Equal0.IN7
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => LessThan0.IN62
avl_writedata[1] => Equal0.IN6
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => LessThan0.IN61
avl_writedata[2] => Equal0.IN5
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => LessThan0.IN60
avl_writedata[3] => Equal0.IN4
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => LessThan0.IN59
avl_writedata[4] => Equal0.IN3
avl_writedata[5] => rfile.DATAB
avl_writedata[5] => rfile.DATAB
avl_writedata[5] => rfile.DATAB
avl_writedata[5] => LessThan0.IN58
avl_writedata[5] => Equal0.IN2
avl_writedata[6] => rfile.DATAB
avl_writedata[6] => LessThan0.IN57
avl_writedata[6] => Equal0.IN1
avl_writedata[7] => rfile.DATAB
avl_writedata[7] => LessThan0.IN56
avl_writedata[7] => Equal0.IN0
avl_writedata[8] => rfile.DATAB
avl_writedata[8] => LessThan0.IN55
avl_writedata[8] => Equal0.IN31
avl_writedata[9] => rfile.DATAB
avl_writedata[9] => LessThan0.IN54
avl_writedata[9] => Equal0.IN30
avl_writedata[10] => rfile.DATAB
avl_writedata[10] => LessThan0.IN53
avl_writedata[10] => Equal0.IN29
avl_writedata[11] => rfile.DATAB
avl_writedata[11] => LessThan0.IN52
avl_writedata[11] => Equal0.IN28
avl_writedata[12] => rfile.DATAB
avl_writedata[12] => LessThan0.IN51
avl_writedata[12] => Equal0.IN27
avl_writedata[13] => rfile.DATAB
avl_writedata[13] => LessThan0.IN50
avl_writedata[13] => Equal0.IN26
avl_writedata[14] => rfile.DATAB
avl_writedata[14] => LessThan0.IN49
avl_writedata[14] => Equal0.IN25
avl_writedata[15] => rfile.DATAB
avl_writedata[15] => LessThan0.IN48
avl_writedata[15] => Equal0.IN24
avl_writedata[16] => rfile.DATAB
avl_writedata[16] => LessThan0.IN47
avl_writedata[16] => Equal0.IN23
avl_writedata[17] => rfile.DATAB
avl_writedata[17] => LessThan0.IN46
avl_writedata[17] => Equal0.IN22
avl_writedata[18] => rfile.DATAB
avl_writedata[18] => LessThan0.IN45
avl_writedata[18] => Equal0.IN21
avl_writedata[19] => rfile.DATAB
avl_writedata[19] => LessThan0.IN44
avl_writedata[19] => Equal0.IN20
avl_writedata[20] => rfile.DATAB
avl_writedata[20] => LessThan0.IN43
avl_writedata[20] => Equal0.IN19
avl_writedata[21] => rfile.DATAB
avl_writedata[21] => LessThan0.IN42
avl_writedata[21] => Equal0.IN18
avl_writedata[22] => rfile.DATAB
avl_writedata[22] => LessThan0.IN41
avl_writedata[22] => Equal0.IN17
avl_writedata[23] => rfile.DATAB
avl_writedata[23] => LessThan0.IN40
avl_writedata[23] => Equal0.IN16
avl_writedata[24] => rfile.DATAB
avl_writedata[24] => LessThan0.IN39
avl_writedata[24] => Equal0.IN15
avl_writedata[25] => rfile.DATAB
avl_writedata[25] => LessThan0.IN38
avl_writedata[25] => Equal0.IN14
avl_writedata[26] => rfile.DATAB
avl_writedata[26] => LessThan0.IN37
avl_writedata[26] => Equal0.IN13
avl_writedata[27] => rfile.DATAB
avl_writedata[27] => LessThan0.IN36
avl_writedata[27] => Equal0.IN12
avl_writedata[28] => rfile.DATAB
avl_writedata[28] => LessThan0.IN35
avl_writedata[28] => Equal0.IN11
avl_writedata[29] => rfile.DATAB
avl_writedata[29] => LessThan0.IN34
avl_writedata[29] => Equal0.IN10
avl_writedata[30] => rfile.DATAB
avl_writedata[30] => LessThan0.IN33
avl_writedata[30] => Equal0.IN9
avl_writedata[31] => rfile.DATAB
avl_writedata[31] => LessThan0.IN32
avl_writedata[31] => Equal0.IN8
avl_read => sel_rfile_rd.IN1
avl_read => sel_issue_rd.IN1
avl_readdata[0] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_waitrequest <= always2.DB_MAX_OUTPUT_PORT_TYPE
phy_clk => phy_read_latency_counter[0]~reg0.CLK
phy_clk => phy_read_latency_counter[1]~reg0.CLK
phy_clk => phy_read_latency_counter[2]~reg0.CLK
phy_clk => phy_read_latency_counter[3]~reg0.CLK
phy_clk => phy_read_latency_counter[4]~reg0.CLK
phy_clk => phy_afi_wlat[0]~reg0.CLK
phy_clk => phy_afi_wlat[1]~reg0.CLK
phy_clk => phy_afi_wlat[2]~reg0.CLK
phy_clk => phy_afi_wlat[3]~reg0.CLK
phy_clk => phy_afi_wlat[4]~reg0.CLK
phy_clk => phy_afi_wlat[5]~reg0.CLK
phy_clk => phy_afi_rlat[0]~reg0.CLK
phy_clk => phy_afi_rlat[1]~reg0.CLK
phy_clk => phy_afi_rlat[2]~reg0.CLK
phy_clk => phy_afi_rlat[3]~reg0.CLK
phy_clk => phy_afi_rlat[4]~reg0.CLK
phy_clk => phy_afi_rlat[5]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[0]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[1]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[2]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[3]~reg0.CLK
phy_clk => phy_vfifo_rd_en_override[0]~reg0.CLK
phy_clk => phy_vfifo_rd_en_override[1]~reg0.CLK
phy_clk => phy_cal_debug_info[0]~reg0.CLK
phy_clk => phy_cal_debug_info[1]~reg0.CLK
phy_clk => phy_cal_debug_info[2]~reg0.CLK
phy_clk => phy_cal_debug_info[3]~reg0.CLK
phy_clk => phy_cal_debug_info[4]~reg0.CLK
phy_clk => phy_cal_debug_info[5]~reg0.CLK
phy_clk => phy_cal_debug_info[6]~reg0.CLK
phy_clk => phy_cal_debug_info[7]~reg0.CLK
phy_clk => phy_cal_debug_info[8]~reg0.CLK
phy_clk => phy_cal_debug_info[9]~reg0.CLK
phy_clk => phy_cal_debug_info[10]~reg0.CLK
phy_clk => phy_cal_debug_info[11]~reg0.CLK
phy_clk => phy_cal_debug_info[12]~reg0.CLK
phy_clk => phy_cal_debug_info[13]~reg0.CLK
phy_clk => phy_cal_debug_info[14]~reg0.CLK
phy_clk => phy_cal_debug_info[15]~reg0.CLK
phy_clk => phy_cal_debug_info[16]~reg0.CLK
phy_clk => phy_cal_debug_info[17]~reg0.CLK
phy_clk => phy_cal_debug_info[18]~reg0.CLK
phy_clk => phy_cal_debug_info[19]~reg0.CLK
phy_clk => phy_cal_debug_info[20]~reg0.CLK
phy_clk => phy_cal_debug_info[21]~reg0.CLK
phy_clk => phy_cal_debug_info[22]~reg0.CLK
phy_clk => phy_cal_debug_info[23]~reg0.CLK
phy_clk => phy_cal_debug_info[24]~reg0.CLK
phy_clk => phy_cal_debug_info[25]~reg0.CLK
phy_clk => phy_cal_debug_info[26]~reg0.CLK
phy_clk => phy_cal_debug_info[27]~reg0.CLK
phy_clk => phy_cal_debug_info[28]~reg0.CLK
phy_clk => phy_cal_debug_info[29]~reg0.CLK
phy_clk => phy_cal_debug_info[30]~reg0.CLK
phy_clk => phy_cal_debug_info[31]~reg0.CLK
phy_clk => phy_cal_fail~reg0.CLK
phy_clk => phy_cal_success~reg0.CLK
phy_clk => phy_mux_sel~reg0.CLK
phy_clk => phy_reset_mem_stable~reg0.CLK
phy_clk => phy_read_fifo_reset[0]~reg0.CLK
phy_clk => phy_read_fifo_reset[1]~reg0.CLK
phy_clk => phy_read_increment_vfifo_qr[0]~reg0.CLK
phy_clk => phy_read_increment_vfifo_qr[1]~reg0.CLK
phy_clk => phy_read_increment_vfifo_hr[0]~reg0.CLK
phy_clk => phy_read_increment_vfifo_hr[1]~reg0.CLK
phy_clk => phy_read_increment_vfifo_fr_pre_combined[0].CLK
phy_clk => phy_read_increment_vfifo_fr_pre_combined[1].CLK
phy_clk => phy_done.CLK
phy_clk => state_phy_curr~3.DATAIN
phy_reset_n => phy_read_latency_counter[0]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[1]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[2]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[3]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[4]~reg0.ACLR
phy_reset_n => phy_afi_wlat[0]~reg0.ACLR
phy_reset_n => phy_afi_wlat[1]~reg0.ACLR
phy_reset_n => phy_afi_wlat[2]~reg0.ACLR
phy_reset_n => phy_afi_wlat[3]~reg0.ACLR
phy_reset_n => phy_afi_wlat[4]~reg0.ACLR
phy_reset_n => phy_afi_wlat[5]~reg0.ACLR
phy_reset_n => phy_afi_rlat[0]~reg0.ACLR
phy_reset_n => phy_afi_rlat[1]~reg0.ACLR
phy_reset_n => phy_afi_rlat[2]~reg0.ACLR
phy_reset_n => phy_afi_rlat[3]~reg0.ACLR
phy_reset_n => phy_afi_rlat[4]~reg0.ACLR
phy_reset_n => phy_afi_rlat[5]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[0]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[1]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[2]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[3]~reg0.ACLR
phy_reset_n => phy_vfifo_rd_en_override[0]~reg0.ACLR
phy_reset_n => phy_vfifo_rd_en_override[1]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[0]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[1]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[2]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[3]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[4]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[5]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[6]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[7]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[8]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[9]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[10]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[11]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[12]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[13]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[14]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[15]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[16]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[17]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[18]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[19]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[20]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[21]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[22]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[23]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[24]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[25]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[26]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[27]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[28]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[29]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[30]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[31]~reg0.ACLR
phy_reset_n => phy_cal_fail~reg0.ACLR
phy_reset_n => phy_cal_success~reg0.ACLR
phy_reset_n => phy_mux_sel~reg0.PRESET
phy_reset_n => phy_reset_mem_stable~reg0.ACLR
phy_reset_n => phy_read_fifo_reset[0]~reg0.ACLR
phy_reset_n => phy_read_fifo_reset[1]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_qr[0]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_qr[1]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_hr[0]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_hr[1]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_fr_pre_combined[0].ACLR
phy_reset_n => phy_read_increment_vfifo_fr_pre_combined[1].ACLR
phy_reset_n => phy_done.ACLR
phy_reset_n => state_phy_curr~5.DATAIN
phy_read_latency_counter[0] <= phy_read_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[1] <= phy_read_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[2] <= phy_read_latency_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[3] <= phy_read_latency_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[4] <= phy_read_latency_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_fr[0] <= phy_read_increment_vfifo_fr[0].DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_fr[1] <= phy_read_increment_vfifo_fr[1].DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_hr[0] <= phy_read_increment_vfifo_hr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_hr[1] <= phy_read_increment_vfifo_hr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_qr[0] <= phy_read_increment_vfifo_qr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_qr[1] <= phy_read_increment_vfifo_qr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_reset_mem_stable <= phy_reset_mem_stable~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[0] <= phy_afi_wlat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[1] <= phy_afi_wlat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[2] <= phy_afi_wlat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[3] <= phy_afi_wlat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[4] <= phy_afi_wlat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[5] <= phy_afi_wlat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[0] <= phy_afi_rlat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[1] <= phy_afi_rlat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[2] <= phy_afi_rlat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[3] <= phy_afi_rlat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[4] <= phy_afi_rlat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[5] <= phy_afi_rlat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_sel <= phy_mux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_success <= phy_cal_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_fail <= phy_cal_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[0] <= phy_cal_debug_info[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[1] <= phy_cal_debug_info[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[2] <= phy_cal_debug_info[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[3] <= phy_cal_debug_info[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[4] <= phy_cal_debug_info[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[5] <= phy_cal_debug_info[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[6] <= phy_cal_debug_info[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[7] <= phy_cal_debug_info[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[8] <= phy_cal_debug_info[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[9] <= phy_cal_debug_info[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[10] <= phy_cal_debug_info[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[11] <= phy_cal_debug_info[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[12] <= phy_cal_debug_info[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[13] <= phy_cal_debug_info[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[14] <= phy_cal_debug_info[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[15] <= phy_cal_debug_info[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[16] <= phy_cal_debug_info[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[17] <= phy_cal_debug_info[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[18] <= phy_cal_debug_info[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[19] <= phy_cal_debug_info[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[20] <= phy_cal_debug_info[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[21] <= phy_cal_debug_info[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[22] <= phy_cal_debug_info[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[23] <= phy_cal_debug_info[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[24] <= phy_cal_debug_info[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[25] <= phy_cal_debug_info[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[26] <= phy_cal_debug_info[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[27] <= phy_cal_debug_info[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[28] <= phy_cal_debug_info[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[29] <= phy_cal_debug_info[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[30] <= phy_cal_debug_info[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[31] <= phy_cal_debug_info[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_fifo_reset[0] <= phy_read_fifo_reset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_fifo_reset[1] <= phy_read_fifo_reset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_vfifo_rd_en_override[0] <= phy_vfifo_rd_en_override[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_vfifo_rd_en_override[1] <= phy_vfifo_rd_en_override[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_fifo_q[0] => ~NO_FANOUT~
phy_read_fifo_q[1] => ~NO_FANOUT~
phy_read_fifo_q[2] => ~NO_FANOUT~
phy_read_fifo_q[3] => ~NO_FANOUT~
phy_read_fifo_q[4] => ~NO_FANOUT~
phy_read_fifo_q[5] => ~NO_FANOUT~
phy_read_fifo_q[6] => ~NO_FANOUT~
phy_read_fifo_q[7] => ~NO_FANOUT~
phy_read_fifo_q[8] => ~NO_FANOUT~
phy_read_fifo_q[9] => ~NO_FANOUT~
phy_read_fifo_q[10] => ~NO_FANOUT~
phy_read_fifo_q[11] => ~NO_FANOUT~
phy_read_fifo_q[12] => ~NO_FANOUT~
phy_read_fifo_q[13] => ~NO_FANOUT~
phy_read_fifo_q[14] => ~NO_FANOUT~
phy_read_fifo_q[15] => ~NO_FANOUT~
phy_read_fifo_q[16] => ~NO_FANOUT~
phy_read_fifo_q[17] => ~NO_FANOUT~
phy_read_fifo_q[18] => ~NO_FANOUT~
phy_read_fifo_q[19] => ~NO_FANOUT~
phy_read_fifo_q[20] => ~NO_FANOUT~
phy_read_fifo_q[21] => ~NO_FANOUT~
phy_read_fifo_q[22] => ~NO_FANOUT~
phy_read_fifo_q[23] => ~NO_FANOUT~
phy_read_fifo_q[24] => ~NO_FANOUT~
phy_read_fifo_q[25] => ~NO_FANOUT~
phy_read_fifo_q[26] => ~NO_FANOUT~
phy_read_fifo_q[27] => ~NO_FANOUT~
phy_read_fifo_q[28] => ~NO_FANOUT~
phy_read_fifo_q[29] => ~NO_FANOUT~
phy_read_fifo_q[30] => ~NO_FANOUT~
phy_read_fifo_q[31] => ~NO_FANOUT~
phy_read_fifo_q[32] => ~NO_FANOUT~
phy_read_fifo_q[33] => ~NO_FANOUT~
phy_read_fifo_q[34] => ~NO_FANOUT~
phy_read_fifo_q[35] => ~NO_FANOUT~
phy_read_fifo_q[36] => ~NO_FANOUT~
phy_read_fifo_q[37] => ~NO_FANOUT~
phy_read_fifo_q[38] => ~NO_FANOUT~
phy_read_fifo_q[39] => ~NO_FANOUT~
phy_read_fifo_q[40] => ~NO_FANOUT~
phy_read_fifo_q[41] => ~NO_FANOUT~
phy_read_fifo_q[42] => ~NO_FANOUT~
phy_read_fifo_q[43] => ~NO_FANOUT~
phy_read_fifo_q[44] => ~NO_FANOUT~
phy_read_fifo_q[45] => ~NO_FANOUT~
phy_read_fifo_q[46] => ~NO_FANOUT~
phy_read_fifo_q[47] => ~NO_FANOUT~
phy_read_fifo_q[48] => ~NO_FANOUT~
phy_read_fifo_q[49] => ~NO_FANOUT~
phy_read_fifo_q[50] => ~NO_FANOUT~
phy_read_fifo_q[51] => ~NO_FANOUT~
phy_read_fifo_q[52] => ~NO_FANOUT~
phy_read_fifo_q[53] => ~NO_FANOUT~
phy_read_fifo_q[54] => ~NO_FANOUT~
phy_read_fifo_q[55] => ~NO_FANOUT~
phy_read_fifo_q[56] => ~NO_FANOUT~
phy_read_fifo_q[57] => ~NO_FANOUT~
phy_read_fifo_q[58] => ~NO_FANOUT~
phy_read_fifo_q[59] => ~NO_FANOUT~
phy_read_fifo_q[60] => ~NO_FANOUT~
phy_read_fifo_q[61] => ~NO_FANOUT~
phy_read_fifo_q[62] => ~NO_FANOUT~
phy_read_fifo_q[63] => ~NO_FANOUT~
phy_write_fr_cycle_shifts[0] <= phy_write_fr_cycle_shifts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_write_fr_cycle_shifts[1] <= phy_write_fr_cycle_shifts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_write_fr_cycle_shifts[2] <= phy_write_fr_cycle_shifts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_write_fr_cycle_shifts[3] <= phy_write_fr_cycle_shifts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[0] => ~NO_FANOUT~
calib_skip_steps[1] => ~NO_FANOUT~
calib_skip_steps[2] => ~NO_FANOUT~
calib_skip_steps[3] => ~NO_FANOUT~
calib_skip_steps[4] => ~NO_FANOUT~
calib_skip_steps[5] => ~NO_FANOUT~
calib_skip_steps[6] => ~NO_FANOUT~
calib_skip_steps[7] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst
avl_clk => avl_clk.IN1
avl_reset_n => avl_reset_n.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_write => avl_write.IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_read => avl_read.IN1
avl_readdata[0] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[1] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[2] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[3] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[4] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[5] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[6] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[7] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[8] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[9] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[10] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[11] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[12] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[13] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[14] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[15] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[16] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[17] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[18] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[19] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[20] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[21] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[22] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[23] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[24] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[25] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[26] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[27] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[28] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[29] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[30] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[31] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_waitrequest <= rw_manager_generic:rw_mgr_inst.avl_waitrequest
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_addr[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[4] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[5] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[6] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[7] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[8] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[9] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[10] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[11] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[12] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[13] <= <GND>
afi_addr[14] <= <GND>
afi_addr[15] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[16] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[17] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[18] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[19] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[20] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[21] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[22] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[23] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[24] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[25] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[26] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[27] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[28] <= <GND>
afi_addr[29] <= <GND>
afi_ba[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[4] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[5] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cs_n[0] <= rw_manager_generic:rw_mgr_inst.ac_masked_bus
afi_cs_n[1] <= rw_manager_generic:rw_mgr_inst.ac_masked_bus
afi_cke[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cke[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_odt[0] <= rw_manager_generic:rw_mgr_inst.afi_odt
afi_odt[1] <= rw_manager_generic:rw_mgr_inst.afi_odt
afi_ras_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ras_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cas_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cas_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_we_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_we_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rst_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rst_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata[0] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[1] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[2] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[3] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[4] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[5] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[6] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[7] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[8] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[9] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[10] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[11] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[12] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[13] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[14] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[15] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[16] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[17] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[18] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[19] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[20] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[21] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[22] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[23] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[24] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[25] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[26] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[27] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[28] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[29] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[30] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[31] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[32] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[33] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[34] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[35] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[36] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[37] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[38] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[39] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[40] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[41] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[42] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[43] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[44] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[45] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[46] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[47] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[48] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[49] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[50] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[51] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[52] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[53] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[54] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[55] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[56] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[57] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[58] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[59] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[60] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[61] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[62] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[63] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata_valid[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata_valid[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata_valid[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata_valid[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dm[0] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[1] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[2] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[3] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[4] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[5] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[6] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[7] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_rdata_en[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata_en[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata_en_full[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata_en_full[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => ~NO_FANOUT~
afi_wrank[0] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_wrank[1] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_wrank[2] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_wrank[3] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_rrank[0] <= rw_manager_generic:rw_mgr_inst.afi_rrank
afi_rrank[1] <= rw_manager_generic:rw_mgr_inst.afi_rrank
afi_rrank[2] <= rw_manager_generic:rw_mgr_inst.afi_rrank
afi_rrank[3] <= rw_manager_generic:rw_mgr_inst.afi_rrank
csr_clk => csr_clk.IN1
csr_ena => csr_ena.IN1
csr_dout_phy => csr_dout_phy.IN1
csr_dout <= rw_manager_generic:rw_mgr_inst.csr_dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst
avl_clk => avl_clk.IN1
avl_reset_n => avl_reset_n.IN1
avl_address[0] => avl_address_avl[0].DATAIN
avl_address[1] => avl_address_avl[1].DATAIN
avl_address[2] => avl_address_avl[2].DATAIN
avl_address[3] => avl_address_avl[3].DATAIN
avl_address[4] => avl_address_avl[4].DATAIN
avl_address[5] => avl_address_avl[5].DATAIN
avl_address[6] => avl_address_avl[6].DATAIN
avl_address[7] => avl_address_avl[7].DATAIN
avl_address[8] => avl_address_avl[8].DATAIN
avl_address[9] => avl_address_avl[9].DATAIN
avl_address[10] => avl_address_avl[10].DATAIN
avl_address[11] => avl_address_avl[11].DATAIN
avl_address[12] => avl_address_avl[12].DATAIN
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => always2.IN0
avl_write => avl_wr_r.DATAIN
avl_writedata[0] => avl_writedata_avl[0].DATAIN
avl_writedata[1] => avl_writedata_avl[1].DATAIN
avl_writedata[2] => avl_writedata_avl[2].DATAIN
avl_writedata[3] => avl_writedata_avl[3].DATAIN
avl_writedata[4] => avl_writedata_avl[4].DATAIN
avl_writedata[5] => avl_writedata_avl[5].DATAIN
avl_writedata[6] => avl_writedata_avl[6].DATAIN
avl_writedata[7] => avl_writedata_avl[7].DATAIN
avl_writedata[8] => avl_writedata_avl[8].DATAIN
avl_writedata[9] => avl_writedata_avl[9].DATAIN
avl_writedata[10] => avl_writedata_avl[10].DATAIN
avl_writedata[11] => avl_writedata_avl[11].DATAIN
avl_writedata[12] => avl_writedata_avl[12].DATAIN
avl_writedata[13] => avl_writedata_avl[13].DATAIN
avl_writedata[14] => avl_writedata_avl[14].DATAIN
avl_writedata[15] => avl_writedata_avl[15].DATAIN
avl_writedata[16] => avl_writedata_avl[16].DATAIN
avl_writedata[17] => avl_writedata_avl[17].DATAIN
avl_writedata[18] => avl_writedata_avl[18].DATAIN
avl_writedata[19] => avl_writedata_avl[19].DATAIN
avl_writedata[20] => avl_writedata_avl[20].DATAIN
avl_writedata[21] => avl_writedata_avl[21].DATAIN
avl_writedata[22] => avl_writedata_avl[22].DATAIN
avl_writedata[23] => avl_writedata_avl[23].DATAIN
avl_writedata[24] => avl_writedata_avl[24].DATAIN
avl_writedata[25] => avl_writedata_avl[25].DATAIN
avl_writedata[26] => avl_writedata_avl[26].DATAIN
avl_writedata[27] => avl_writedata_avl[27].DATAIN
avl_writedata[28] => avl_writedata_avl[28].DATAIN
avl_writedata[29] => avl_writedata_avl[29].DATAIN
avl_writedata[30] => avl_writedata_avl[30].DATAIN
avl_writedata[31] => avl_writedata_avl[31].DATAIN
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => always2.IN1
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_rd_r.DATAIN
avl_readdata[0] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_waitrequest <= always2.DB_MAX_OUTPUT_PORT_TYPE
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_wdata[0] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[1] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[2] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[3] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[4] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[5] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[6] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[7] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[8] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[9] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[10] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[11] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[12] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[13] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[14] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[15] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[16] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[17] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[18] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[19] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[20] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[21] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[22] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[23] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[24] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[25] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[26] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[27] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[28] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[29] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[30] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[31] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[32] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[33] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[34] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[35] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[36] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[37] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[38] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[39] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[40] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[41] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[42] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[43] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[44] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[45] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[46] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[47] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[48] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[49] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[50] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[51] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[52] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[53] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[54] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[55] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[56] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[57] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[58] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[59] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[60] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[61] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[62] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[63] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_dm[0] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[1] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[2] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[3] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[4] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[5] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[6] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[7] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_odt[0] <= rw_manager_core:rw_mgr_core_inst.afi_odt
afi_odt[1] <= rw_manager_core:rw_mgr_core_inst.afi_odt
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid => afi_rdata_valid.IN1
afi_wrank[0] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_wrank[1] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_wrank[2] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_wrank[3] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_rrank[0] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
afi_rrank[1] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
afi_rrank[2] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
afi_rrank[3] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
ac_masked_bus[0] <= rw_manager_core:rw_mgr_core_inst.ac_masked_bus
ac_masked_bus[1] <= rw_manager_core:rw_mgr_core_inst.ac_masked_bus
ac_bus[0] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[1] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[2] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[3] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[4] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[5] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[6] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[7] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[8] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[9] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[10] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[11] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[12] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[13] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[14] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[15] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[16] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[17] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[18] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[19] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[20] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[21] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[22] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[23] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[24] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[25] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[26] <= rw_manager_core:rw_mgr_core_inst.ac_bus
csr_clk => csr_clk.IN1
csr_ena => csr_ena.IN1
csr_dout_phy => csr_dout_phy.IN1
csr_dout <= rw_manager_core:rw_mgr_core_inst.csr_dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst
avl_clk => ~NO_FANOUT~
avl_reset_n => ~NO_FANOUT~
avl_address[0] => avl_address_afi[0].DATAIN
avl_address[1] => avl_address_afi[1].DATAIN
avl_address[2] => avl_address_afi[2].DATAIN
avl_address[3] => avl_address_afi[3].DATAIN
avl_address[4] => avl_address_afi[4].DATAIN
avl_address[5] => avl_address_afi[5].DATAIN
avl_address[6] => avl_address_afi[6].DATAIN
avl_address[7] => avl_address_afi[7].DATAIN
avl_address[8] => avl_address_afi[8].DATAIN
avl_address[9] => avl_address_afi[9].DATAIN
avl_address[10] => avl_address_afi[10].DATAIN
avl_address[11] => avl_address_afi[11].DATAIN
avl_address[12] => avl_address_afi[12].DATAIN
avl_readdata[0] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[0] => avl_writedata_afi[0].DATAIN
avl_writedata[1] => avl_writedata_afi[1].DATAIN
avl_writedata[2] => avl_writedata_afi[2].DATAIN
avl_writedata[3] => avl_writedata_afi[3].DATAIN
avl_writedata[4] => avl_writedata_afi[4].DATAIN
avl_writedata[5] => avl_writedata_afi[5].DATAIN
avl_writedata[6] => avl_writedata_afi[6].DATAIN
avl_writedata[7] => avl_writedata_afi[7].DATAIN
avl_writedata[8] => avl_writedata_afi[8].DATAIN
avl_writedata[9] => ~NO_FANOUT~
avl_writedata[10] => ~NO_FANOUT~
avl_writedata[11] => ~NO_FANOUT~
avl_writedata[12] => ~NO_FANOUT~
avl_writedata[13] => ~NO_FANOUT~
avl_writedata[14] => ~NO_FANOUT~
avl_writedata[15] => ~NO_FANOUT~
avl_writedata[16] => avl_writedata_afi[16].DATAIN
avl_writedata[17] => ~NO_FANOUT~
avl_writedata[18] => ~NO_FANOUT~
avl_writedata[19] => ~NO_FANOUT~
avl_writedata[20] => ~NO_FANOUT~
avl_writedata[21] => ~NO_FANOUT~
avl_writedata[22] => ~NO_FANOUT~
avl_writedata[23] => ~NO_FANOUT~
avl_writedata[24] => ~NO_FANOUT~
avl_writedata[25] => ~NO_FANOUT~
avl_writedata[26] => ~NO_FANOUT~
avl_writedata[27] => ~NO_FANOUT~
avl_writedata[28] => ~NO_FANOUT~
avl_writedata[29] => ~NO_FANOUT~
avl_writedata[30] => ~NO_FANOUT~
avl_writedata[31] => ~NO_FANOUT~
afi_clk => afi_clk.IN6
afi_reset_n => comb.IN1
afi_reset_n => dm_data_r[0].ACLR
afi_reset_n => dm_data_r[1].ACLR
afi_reset_n => dm_data_r[2].ACLR
afi_reset_n => dm_data_r[3].ACLR
afi_reset_n => do_data_r[0].ACLR
afi_reset_n => do_data_r[1].ACLR
afi_reset_n => do_data_r[2].ACLR
afi_reset_n => do_data_r[3].ACLR
afi_reset_n => do_data_r[4].ACLR
afi_reset_n => do_data_r[5].ACLR
afi_reset_n => do_data_r[6].ACLR
afi_reset_n => do_data_r[7].ACLR
afi_reset_n => do_data_r[8].ACLR
afi_reset_n => do_data_r[9].ACLR
afi_reset_n => do_data_r[10].ACLR
afi_reset_n => do_data_r[11].ACLR
afi_reset_n => do_data_r[12].ACLR
afi_reset_n => do_data_r[13].ACLR
afi_reset_n => do_data_r[14].ACLR
afi_reset_n => do_data_r[15].ACLR
afi_reset_n => do_data_r[16].ACLR
afi_reset_n => do_data_r[17].ACLR
afi_reset_n => do_data_r[18].ACLR
afi_reset_n => do_data_r[19].ACLR
afi_reset_n => do_data_r[20].ACLR
afi_reset_n => do_data_r[21].ACLR
afi_reset_n => do_data_r[22].ACLR
afi_reset_n => do_data_r[23].ACLR
afi_reset_n => do_data_r[24].ACLR
afi_reset_n => do_data_r[25].ACLR
afi_reset_n => do_data_r[26].ACLR
afi_reset_n => do_data_r[27].ACLR
afi_reset_n => do_data_r[28].ACLR
afi_reset_n => do_data_r[29].ACLR
afi_reset_n => do_data_r[30].ACLR
afi_reset_n => do_data_r[31].ACLR
afi_reset_n => r_wn_r.ACLR
afi_reset_n => cmd_write_afi.ACLR
afi_reset_n => cmd_read_afi.ACLR
afi_reset_n => avl_address_afi[0].ACLR
afi_reset_n => avl_address_afi[1].ACLR
afi_reset_n => avl_address_afi[2].ACLR
afi_reset_n => avl_address_afi[3].ACLR
afi_reset_n => avl_address_afi[4].ACLR
afi_reset_n => avl_address_afi[5].ACLR
afi_reset_n => avl_address_afi[6].ACLR
afi_reset_n => avl_address_afi[7].ACLR
afi_reset_n => avl_address_afi[8].ACLR
afi_reset_n => avl_address_afi[9].ACLR
afi_reset_n => avl_address_afi[10].ACLR
afi_reset_n => avl_address_afi[11].ACLR
afi_reset_n => avl_address_afi[12].ACLR
afi_reset_n => avl_writedata_afi[0].ACLR
afi_reset_n => avl_writedata_afi[1].ACLR
afi_reset_n => avl_writedata_afi[2].ACLR
afi_reset_n => avl_writedata_afi[3].ACLR
afi_reset_n => avl_writedata_afi[4].ACLR
afi_reset_n => avl_writedata_afi[5].ACLR
afi_reset_n => avl_writedata_afi[6].ACLR
afi_reset_n => avl_writedata_afi[7].ACLR
afi_reset_n => avl_writedata_afi[8].ACLR
afi_reset_n => avl_writedata_afi[16].ACLR
afi_reset_n => di_buffer_clear.PRESET
afi_reset_n => cmd_reset_r.ACLR
afi_reset_n => active_rank[0].ACLR
afi_reset_n => odt_1_mask[0].ACLR
afi_reset_n => odt_0_mask[0].ACLR
afi_reset_n => cs_mask[0].ACLR
afi_reset_n => cs_mask[1].ACLR
afi_reset_n => cs_mask[2].ACLR
afi_reset_n => cs_mask[3].ACLR
afi_reset_n => cs_mask[4].ACLR
afi_reset_n => cs_mask[5].ACLR
afi_reset_n => cs_mask[6].ACLR
afi_reset_n => cs_mask[7].ACLR
afi_reset_n => PC[0].ACLR
afi_reset_n => PC[1].ACLR
afi_reset_n => PC[2].ACLR
afi_reset_n => PC[3].ACLR
afi_reset_n => PC[4].ACLR
afi_reset_n => PC[5].ACLR
afi_reset_n => PC[6].ACLR
afi_reset_n => di_buffer_write_address[0].ACLR
afi_reset_n => di_buffer_write_address[1].ACLR
afi_reset_n => loopback_mode.ACLR
afi_reset_n => group_mode.ACLR
afi_reset_n => afi_rdata_valid_r.ACLR
afi_reset_n => DI_mux_r[0].ACLR
afi_reset_n => DI_mux_r[1].ACLR
afi_reset_n => DI_mux_r[2].ACLR
afi_reset_n => DI_mux_r[3].ACLR
afi_reset_n => DI_mux_r[4].ACLR
afi_reset_n => DI_mux_r[5].ACLR
afi_reset_n => DI_mux_r[6].ACLR
afi_reset_n => DI_mux_r[7].ACLR
afi_reset_n => DI_mux_r[8].ACLR
afi_reset_n => DI_mux_r[9].ACLR
afi_reset_n => DI_mux_r[10].ACLR
afi_reset_n => DI_mux_r[11].ACLR
afi_reset_n => DI_mux_r[12].ACLR
afi_reset_n => DI_mux_r[13].ACLR
afi_reset_n => DI_mux_r[14].ACLR
afi_reset_n => DI_mux_r[15].ACLR
afi_reset_n => DI_mux_r[16].ACLR
afi_reset_n => DI_mux_r[17].ACLR
afi_reset_n => DI_mux_r[18].ACLR
afi_reset_n => DI_mux_r[19].ACLR
afi_reset_n => DI_mux_r[20].ACLR
afi_reset_n => DI_mux_r[21].ACLR
afi_reset_n => DI_mux_r[22].ACLR
afi_reset_n => DI_mux_r[23].ACLR
afi_reset_n => DI_mux_r[24].ACLR
afi_reset_n => DI_mux_r[25].ACLR
afi_reset_n => DI_mux_r[26].ACLR
afi_reset_n => DI_mux_r[27].ACLR
afi_reset_n => DI_mux_r[28].ACLR
afi_reset_n => DI_mux_r[29].ACLR
afi_reset_n => DI_mux_r[30].ACLR
afi_reset_n => DI_mux_r[31].ACLR
afi_reset_n => state~5.DATAIN
afi_wdata[0] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[1] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[2] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[3] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[4] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[5] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[6] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[7] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[8] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[9] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[10] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[11] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[12] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[13] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[14] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[15] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[16] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[17] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[18] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[19] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[20] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[21] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[22] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[23] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[24] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[25] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[26] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[27] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[28] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[29] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[30] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[31] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[32] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[33] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[34] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[35] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[36] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[37] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[38] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[39] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[40] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[41] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[42] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[43] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[44] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[45] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[46] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[47] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[48] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[49] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[50] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[51] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[52] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[53] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[54] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[55] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[56] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[57] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[58] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[59] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[60] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[61] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[62] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[63] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_dm[0] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[1] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[2] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[3] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[4] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[5] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[6] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[7] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid => afi_rdata_valid_r.DATAIN
afi_rrank[0] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[1] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[2] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[3] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[0] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[1] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[2] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[3] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_odt[0] <= afi_odt.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= afi_odt.DB_MAX_OUTPUT_PORT_TYPE
ac_masked_bus[0] <= ac_masked_bus.DB_MAX_OUTPUT_PORT_TYPE
ac_masked_bus[1] <= ac_masked_bus.DB_MAX_OUTPUT_PORT_TYPE
ac_bus[0] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[1] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[2] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[3] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[4] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[5] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[6] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[7] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[8] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[9] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[10] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[11] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[12] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[13] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[14] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[15] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[16] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[17] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[18] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[19] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[20] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[21] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[22] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[23] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[24] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[25] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
ac_bus[26] <= rw_manager_m10_ac_ROM:ac_ROM_i.q
cmd_read => state.OUTPUTSELECT
cmd_read => state.OUTPUTSELECT
cmd_read => state.OUTPUTSELECT
cmd_read => state.OUTPUTSELECT
cmd_read => cmd_read_afi.DATAIN
cmd_write => cmd_write_afi.DATAIN
cmd_done <= cmd_done.DB_MAX_OUTPUT_PORT_TYPE
csr_clk => ~NO_FANOUT~
csr_ena => ~NO_FANOUT~
csr_dout_phy => ~NO_FANOUT~
csr_dout <= <GND>
cs_mask_export[0] <= cs_mask[0].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[1] <= cs_mask[1].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[2] <= cs_mask[2].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[3] <= cs_mask[3].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[4] <= cs_mask[4].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[5] <= cs_mask[5].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[6] <= cs_mask[6].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[7] <= cs_mask[7].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_1_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_cntr_0_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_1_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_m10_inst_ROM:inst_ROM_i
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
rdaddress[0] => Ram0.RADDR
rdaddress[1] => Ram0.RADDR1
rdaddress[2] => Ram0.RADDR2
rdaddress[3] => Ram0.RADDR3
rdaddress[4] => Ram0.RADDR4
rdaddress[5] => Ram0.RADDR5
rdaddress[6] => Ram0.RADDR6
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_m10_ac_ROM:ac_ROM_i
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clock => q[25]~reg0.CLK
clock => q[26]~reg0.CLK
clock => q[27]~reg0.CLK
clock => q[28]~reg0.CLK
clock => q[29]~reg0.CLK
clock => q[30]~reg0.CLK
clock => q[31]~reg0.CLK
clock => rdaddress_r[0].CLK
clock => rdaddress_r[1].CLK
clock => rdaddress_r[2].CLK
clock => rdaddress_r[3].CLK
clock => rdaddress_r[4].CLK
clock => rdaddress_r[5].CLK
rdaddress[0] => rdaddress_r[0].DATAIN
rdaddress[1] => rdaddress_r[1].DATAIN
rdaddress[2] => rdaddress_r[2].DATAIN
rdaddress[3] => rdaddress_r[3].DATAIN
rdaddress[4] => rdaddress_r[4].DATAIN
rdaddress[5] => rdaddress_r[5].DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress_tmp[0].IN1
rdaddress[1] => rdaddress_tmp[1].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wren => wren_gated.IN1
q[0] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[1] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[2] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[3] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[4] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[5] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[6] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[7] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[8] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[9] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[10] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[11] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[12] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[13] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[14] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[15] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[16] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[17] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[18] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[19] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[20] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[21] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[22] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[23] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[24] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[25] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[26] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[27] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[28] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[29] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[30] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[31] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
clear => clear.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
clear => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component
wren_a => altsyncram_uok1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uok1:auto_generated.data_a[0]
data_a[1] => altsyncram_uok1:auto_generated.data_a[1]
data_a[2] => altsyncram_uok1:auto_generated.data_a[2]
data_a[3] => altsyncram_uok1:auto_generated.data_a[3]
data_a[4] => altsyncram_uok1:auto_generated.data_a[4]
data_a[5] => altsyncram_uok1:auto_generated.data_a[5]
data_a[6] => altsyncram_uok1:auto_generated.data_a[6]
data_a[7] => altsyncram_uok1:auto_generated.data_a[7]
data_a[8] => altsyncram_uok1:auto_generated.data_a[8]
data_a[9] => altsyncram_uok1:auto_generated.data_a[9]
data_a[10] => altsyncram_uok1:auto_generated.data_a[10]
data_a[11] => altsyncram_uok1:auto_generated.data_a[11]
data_a[12] => altsyncram_uok1:auto_generated.data_a[12]
data_a[13] => altsyncram_uok1:auto_generated.data_a[13]
data_a[14] => altsyncram_uok1:auto_generated.data_a[14]
data_a[15] => altsyncram_uok1:auto_generated.data_a[15]
data_a[16] => altsyncram_uok1:auto_generated.data_a[16]
data_a[17] => altsyncram_uok1:auto_generated.data_a[17]
data_a[18] => altsyncram_uok1:auto_generated.data_a[18]
data_a[19] => altsyncram_uok1:auto_generated.data_a[19]
data_a[20] => altsyncram_uok1:auto_generated.data_a[20]
data_a[21] => altsyncram_uok1:auto_generated.data_a[21]
data_a[22] => altsyncram_uok1:auto_generated.data_a[22]
data_a[23] => altsyncram_uok1:auto_generated.data_a[23]
data_a[24] => altsyncram_uok1:auto_generated.data_a[24]
data_a[25] => altsyncram_uok1:auto_generated.data_a[25]
data_a[26] => altsyncram_uok1:auto_generated.data_a[26]
data_a[27] => altsyncram_uok1:auto_generated.data_a[27]
data_a[28] => altsyncram_uok1:auto_generated.data_a[28]
data_a[29] => altsyncram_uok1:auto_generated.data_a[29]
data_a[30] => altsyncram_uok1:auto_generated.data_a[30]
data_a[31] => altsyncram_uok1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_uok1:auto_generated.address_a[0]
address_a[1] => altsyncram_uok1:auto_generated.address_a[1]
address_b[0] => altsyncram_uok1:auto_generated.address_b[0]
address_b[1] => altsyncram_uok1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uok1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_uok1:auto_generated.q_b[0]
q_b[1] <= altsyncram_uok1:auto_generated.q_b[1]
q_b[2] <= altsyncram_uok1:auto_generated.q_b[2]
q_b[3] <= altsyncram_uok1:auto_generated.q_b[3]
q_b[4] <= altsyncram_uok1:auto_generated.q_b[4]
q_b[5] <= altsyncram_uok1:auto_generated.q_b[5]
q_b[6] <= altsyncram_uok1:auto_generated.q_b[6]
q_b[7] <= altsyncram_uok1:auto_generated.q_b[7]
q_b[8] <= altsyncram_uok1:auto_generated.q_b[8]
q_b[9] <= altsyncram_uok1:auto_generated.q_b[9]
q_b[10] <= altsyncram_uok1:auto_generated.q_b[10]
q_b[11] <= altsyncram_uok1:auto_generated.q_b[11]
q_b[12] <= altsyncram_uok1:auto_generated.q_b[12]
q_b[13] <= altsyncram_uok1:auto_generated.q_b[13]
q_b[14] <= altsyncram_uok1:auto_generated.q_b[14]
q_b[15] <= altsyncram_uok1:auto_generated.q_b[15]
q_b[16] <= altsyncram_uok1:auto_generated.q_b[16]
q_b[17] <= altsyncram_uok1:auto_generated.q_b[17]
q_b[18] <= altsyncram_uok1:auto_generated.q_b[18]
q_b[19] <= altsyncram_uok1:auto_generated.q_b[19]
q_b[20] <= altsyncram_uok1:auto_generated.q_b[20]
q_b[21] <= altsyncram_uok1:auto_generated.q_b[21]
q_b[22] <= altsyncram_uok1:auto_generated.q_b[22]
q_b[23] <= altsyncram_uok1:auto_generated.q_b[23]
q_b[24] <= altsyncram_uok1:auto_generated.q_b[24]
q_b[25] <= altsyncram_uok1:auto_generated.q_b[25]
q_b[26] <= altsyncram_uok1:auto_generated.q_b[26]
q_b[27] <= altsyncram_uok1:auto_generated.q_b[27]
q_b[28] <= altsyncram_uok1:auto_generated.q_b[28]
q_b[29] <= altsyncram_uok1:auto_generated.q_b[29]
q_b[30] <= altsyncram_uok1:auto_generated.q_b[30]
q_b[31] <= altsyncram_uok1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i
ck => ck.IN4
reset_n => reset_n.IN4
do_lfsr => do_lfsr_r.DATAIN
dm_lfsr => dm_lfsr_r.DATAIN
do_lfsr_step => do_lfsr_step.IN1
dm_lfsr_step => dm_lfsr_step.IN1
do_code[0] => do_code[0].IN1
do_code[1] => do_code[1].IN1
do_code[2] => do_code[2].IN1
do_code[3] => do_code[3].IN1
dm_code[0] => dm_code[0].IN1
dm_code[1] => dm_code[1].IN1
dm_code[2] => dm_code[2].IN1
do_data[0] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[1] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[2] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[3] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[4] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[5] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[6] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[7] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[8] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[9] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[10] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[11] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[12] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[13] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[14] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[15] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[16] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[17] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[18] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[19] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[20] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[21] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[22] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[23] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[24] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[25] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[26] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[27] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[28] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[29] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[30] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[31] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[0] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[1] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[2] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[3] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
ck => code_R[3].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
reset_n => code_R[3].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
code[3] => code_R[3].DATAIN
pattern[0] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[4] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[5] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[6] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[7] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[8] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[9] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[10] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[11] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[12] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[13] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[14] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[15] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[16] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[17] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[18] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[19] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[20] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[21] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[22] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[23] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[24] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[25] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[26] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[27] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[28] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[29] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[30] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[31] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
pattern[0] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= code_R[1].DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
clk => word[12]~reg0.CLK
clk => word[13]~reg0.CLK
clk => word[14]~reg0.CLK
clk => word[15]~reg0.CLK
clk => word[16]~reg0.CLK
clk => word[17]~reg0.CLK
clk => word[18]~reg0.CLK
clk => word[19]~reg0.CLK
clk => word[20]~reg0.CLK
clk => word[21]~reg0.CLK
clk => word[22]~reg0.CLK
clk => word[23]~reg0.CLK
clk => word[24]~reg0.CLK
clk => word[25]~reg0.CLK
clk => word[26]~reg0.CLK
clk => word[27]~reg0.CLK
clk => word[28]~reg0.CLK
clk => word[29]~reg0.CLK
clk => word[30]~reg0.CLK
clk => word[31]~reg0.CLK
clk => word[32]~reg0.CLK
clk => word[33]~reg0.CLK
clk => word[34]~reg0.CLK
clk => word[35]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.ACLR
nrst => word[2]~reg0.PRESET
nrst => word[3]~reg0.ACLR
nrst => word[4]~reg0.PRESET
nrst => word[5]~reg0.ACLR
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
nrst => word[12]~reg0.ACLR
nrst => word[13]~reg0.PRESET
nrst => word[14]~reg0.ACLR
nrst => word[15]~reg0.PRESET
nrst => word[16]~reg0.ACLR
nrst => word[17]~reg0.ACLR
nrst => word[18]~reg0.ACLR
nrst => word[19]~reg0.ACLR
nrst => word[20]~reg0.PRESET
nrst => word[21]~reg0.PRESET
nrst => word[22]~reg0.PRESET
nrst => word[23]~reg0.PRESET
nrst => word[24]~reg0.ACLR
nrst => word[25]~reg0.ACLR
nrst => word[26]~reg0.ACLR
nrst => word[27]~reg0.ACLR
nrst => word[28]~reg0.PRESET
nrst => word[29]~reg0.PRESET
nrst => word[30]~reg0.PRESET
nrst => word[31]~reg0.PRESET
nrst => word[32]~reg0.ACLR
nrst => word[33]~reg0.ACLR
nrst => word[34]~reg0.ACLR
nrst => word[35]~reg0.ACLR
ena => word[0]~reg0.ENA
ena => word[35]~reg0.ENA
ena => word[34]~reg0.ENA
ena => word[33]~reg0.ENA
ena => word[32]~reg0.ENA
ena => word[31]~reg0.ENA
ena => word[30]~reg0.ENA
ena => word[29]~reg0.ENA
ena => word[28]~reg0.ENA
ena => word[27]~reg0.ENA
ena => word[26]~reg0.ENA
ena => word[25]~reg0.ENA
ena => word[24]~reg0.ENA
ena => word[23]~reg0.ENA
ena => word[22]~reg0.ENA
ena => word[21]~reg0.ENA
ena => word[20]~reg0.ENA
ena => word[19]~reg0.ENA
ena => word[18]~reg0.ENA
ena => word[17]~reg0.ENA
ena => word[16]~reg0.ENA
ena => word[15]~reg0.ENA
ena => word[14]~reg0.ENA
ena => word[13]~reg0.ENA
ena => word[12]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[12] <= word[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[13] <= word[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[14] <= word[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[15] <= word[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[16] <= word[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[17] <= word[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[18] <= word[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[19] <= word[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[20] <= word[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[21] <= word[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[22] <= word[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[23] <= word[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[24] <= word[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[25] <= word[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[26] <= word[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[27] <= word[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[28] <= word[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[29] <= word[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[30] <= word[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[31] <= word[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[32] <= word[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[33] <= word[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[34] <= word[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[35] <= word[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.PRESET
nrst => word[2]~reg0.ACLR
nrst => word[3]~reg0.PRESET
nrst => word[4]~reg0.ACLR
nrst => word[5]~reg0.PRESET
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
ena => word[0]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i
ck => ck.IN3
reset_n => reset_n.IN2
check_do[0] => check_word_write[5].IN1
check_do[1] => check_word_write[6].IN1
check_do[2] => check_word_write[7].IN1
check_do[3] => check_word_write[8].IN1
check_dm[0] => check_word_write[2].IN1
check_dm[1] => check_word_write[3].IN1
check_dm[2] => check_word_write[4].IN1
check_do_lfsr => check_word_write[1].IN1
check_dm_lfsr => check_word_write[0].IN1
check_pattern_push => check_pattern_push.IN1
clear_error => clear_error.IN1
read_data[0] => read_data[0].IN1
read_data[1] => read_data[1].IN1
read_data[2] => read_data[2].IN1
read_data[3] => read_data[3].IN1
read_data[4] => read_data[4].IN1
read_data[5] => read_data[5].IN1
read_data[6] => read_data[6].IN1
read_data[7] => read_data[7].IN1
read_data[8] => read_data[8].IN1
read_data[9] => read_data[9].IN1
read_data[10] => read_data[10].IN1
read_data[11] => read_data[11].IN1
read_data[12] => read_data[12].IN1
read_data[13] => read_data[13].IN1
read_data[14] => read_data[14].IN1
read_data[15] => read_data[15].IN1
read_data[16] => read_data[16].IN1
read_data[17] => read_data[17].IN1
read_data[18] => read_data[18].IN1
read_data[19] => read_data[19].IN1
read_data[20] => read_data[20].IN1
read_data[21] => read_data[21].IN1
read_data[22] => read_data[22].IN1
read_data[23] => read_data[23].IN1
read_data[24] => read_data[24].IN1
read_data[25] => read_data[25].IN1
read_data[26] => read_data[26].IN1
read_data[27] => read_data[27].IN1
read_data[28] => read_data[28].IN1
read_data[29] => read_data[29].IN1
read_data[30] => read_data[30].IN1
read_data[31] => read_data[31].IN1
read_data_valid => read_data_valid.IN1
error_word[0] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[1] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[2] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[3] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[4] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[5] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[6] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[7] <= rw_manager_bitcheck:bitcheck_i.error_word
enable_ap_mode => h_do_data.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i
ck => enable_r.CLK
ck => read_data_r[0].CLK
ck => read_data_r[1].CLK
ck => read_data_r[2].CLK
ck => read_data_r[3].CLK
ck => read_data_r[4].CLK
ck => read_data_r[5].CLK
ck => read_data_r[6].CLK
ck => read_data_r[7].CLK
ck => read_data_r[8].CLK
ck => read_data_r[9].CLK
ck => read_data_r[10].CLK
ck => read_data_r[11].CLK
ck => read_data_r[12].CLK
ck => read_data_r[13].CLK
ck => read_data_r[14].CLK
ck => read_data_r[15].CLK
ck => read_data_r[16].CLK
ck => read_data_r[17].CLK
ck => read_data_r[18].CLK
ck => read_data_r[19].CLK
ck => read_data_r[20].CLK
ck => read_data_r[21].CLK
ck => read_data_r[22].CLK
ck => read_data_r[23].CLK
ck => read_data_r[24].CLK
ck => read_data_r[25].CLK
ck => read_data_r[26].CLK
ck => read_data_r[27].CLK
ck => read_data_r[28].CLK
ck => read_data_r[29].CLK
ck => read_data_r[30].CLK
ck => read_data_r[31].CLK
ck => error_word[0]~reg0.CLK
ck => error_word[1]~reg0.CLK
ck => error_word[2]~reg0.CLK
ck => error_word[3]~reg0.CLK
ck => error_word[4]~reg0.CLK
ck => error_word[5]~reg0.CLK
ck => error_word[6]~reg0.CLK
ck => error_word[7]~reg0.CLK
reset_n => enable_r.ACLR
reset_n => read_data_r[0].ACLR
reset_n => read_data_r[1].ACLR
reset_n => read_data_r[2].ACLR
reset_n => read_data_r[3].ACLR
reset_n => read_data_r[4].ACLR
reset_n => read_data_r[5].ACLR
reset_n => read_data_r[6].ACLR
reset_n => read_data_r[7].ACLR
reset_n => read_data_r[8].ACLR
reset_n => read_data_r[9].ACLR
reset_n => read_data_r[10].ACLR
reset_n => read_data_r[11].ACLR
reset_n => read_data_r[12].ACLR
reset_n => read_data_r[13].ACLR
reset_n => read_data_r[14].ACLR
reset_n => read_data_r[15].ACLR
reset_n => read_data_r[16].ACLR
reset_n => read_data_r[17].ACLR
reset_n => read_data_r[18].ACLR
reset_n => read_data_r[19].ACLR
reset_n => read_data_r[20].ACLR
reset_n => read_data_r[21].ACLR
reset_n => read_data_r[22].ACLR
reset_n => read_data_r[23].ACLR
reset_n => read_data_r[24].ACLR
reset_n => read_data_r[25].ACLR
reset_n => read_data_r[26].ACLR
reset_n => read_data_r[27].ACLR
reset_n => read_data_r[28].ACLR
reset_n => read_data_r[29].ACLR
reset_n => read_data_r[30].ACLR
reset_n => read_data_r[31].ACLR
reset_n => error_word[0]~reg0.ACLR
reset_n => error_word[1]~reg0.ACLR
reset_n => error_word[2]~reg0.ACLR
reset_n => error_word[3]~reg0.ACLR
reset_n => error_word[4]~reg0.ACLR
reset_n => error_word[5]~reg0.ACLR
reset_n => error_word[6]~reg0.ACLR
reset_n => error_word[7]~reg0.ACLR
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
enable => enable_r.DATAIN
read_data[0] => read_data_r[0].DATAIN
read_data[1] => read_data_r[1].DATAIN
read_data[2] => read_data_r[2].DATAIN
read_data[3] => read_data_r[3].DATAIN
read_data[4] => read_data_r[4].DATAIN
read_data[5] => read_data_r[5].DATAIN
read_data[6] => read_data_r[6].DATAIN
read_data[7] => read_data_r[7].DATAIN
read_data[8] => read_data_r[8].DATAIN
read_data[9] => read_data_r[9].DATAIN
read_data[10] => read_data_r[10].DATAIN
read_data[11] => read_data_r[11].DATAIN
read_data[12] => read_data_r[12].DATAIN
read_data[13] => read_data_r[13].DATAIN
read_data[14] => read_data_r[14].DATAIN
read_data[15] => read_data_r[15].DATAIN
read_data[16] => read_data_r[16].DATAIN
read_data[17] => read_data_r[17].DATAIN
read_data[18] => read_data_r[18].DATAIN
read_data[19] => read_data_r[19].DATAIN
read_data[20] => read_data_r[20].DATAIN
read_data[21] => read_data_r[21].DATAIN
read_data[22] => read_data_r[22].DATAIN
read_data[23] => read_data_r[23].DATAIN
read_data[24] => read_data_r[24].DATAIN
read_data[25] => read_data_r[25].DATAIN
read_data[26] => read_data_r[26].DATAIN
read_data[27] => read_data_r[27].DATAIN
read_data[28] => read_data_r[28].DATAIN
read_data[29] => read_data_r[29].DATAIN
read_data[30] => read_data_r[30].DATAIN
read_data[31] => read_data_r[31].DATAIN
reference_data[0] => error_compute.IN1
reference_data[1] => error_compute.IN1
reference_data[2] => error_compute.IN1
reference_data[3] => error_compute.IN1
reference_data[4] => error_compute.IN1
reference_data[5] => error_compute.IN1
reference_data[6] => error_compute.IN1
reference_data[7] => error_compute.IN1
reference_data[8] => error_compute.IN1
reference_data[9] => error_compute.IN1
reference_data[10] => error_compute.IN1
reference_data[11] => error_compute.IN1
reference_data[12] => error_compute.IN1
reference_data[13] => error_compute.IN1
reference_data[14] => error_compute.IN1
reference_data[15] => error_compute.IN1
reference_data[16] => error_compute.IN1
reference_data[17] => error_compute.IN1
reference_data[18] => error_compute.IN1
reference_data[19] => error_compute.IN1
reference_data[20] => error_compute.IN1
reference_data[21] => error_compute.IN1
reference_data[22] => error_compute.IN1
reference_data[23] => error_compute.IN1
reference_data[24] => error_compute.IN1
reference_data[25] => error_compute.IN1
reference_data[26] => error_compute.IN1
reference_data[27] => error_compute.IN1
reference_data[28] => error_compute.IN1
reference_data[29] => error_compute.IN1
reference_data[30] => error_compute.IN1
reference_data[31] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
error_word[0] <= error_word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[1] <= error_word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[2] <= error_word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[3] <= error_word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[4] <= error_word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[5] <= error_word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[6] <= error_word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[7] <= error_word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i
ck => ck.IN4
reset_n => reset_n.IN4
do_lfsr => do_lfsr_r.DATAIN
dm_lfsr => dm_lfsr_r.DATAIN
do_lfsr_step => do_lfsr_step.IN1
dm_lfsr_step => dm_lfsr_step.IN1
do_code[0] => do_code[0].IN1
do_code[1] => do_code[1].IN1
do_code[2] => do_code[2].IN1
do_code[3] => do_code[3].IN1
dm_code[0] => dm_code[0].IN1
dm_code[1] => dm_code[1].IN1
dm_code[2] => dm_code[2].IN1
do_data[0] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[1] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[2] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[3] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[4] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[5] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[6] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[7] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[8] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[9] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[10] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[11] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[12] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[13] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[14] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[15] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[16] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[17] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[18] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[19] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[20] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[21] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[22] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[23] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[24] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[25] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[26] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[27] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[28] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[29] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[30] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[31] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[0] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[1] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[2] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[3] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
ck => code_R[3].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
reset_n => code_R[3].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
code[3] => code_R[3].DATAIN
pattern[0] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[4] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[5] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[6] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[7] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[8] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[9] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[10] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[11] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[12] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[13] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[14] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[15] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[16] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[17] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[18] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[19] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[20] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[21] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[22] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[23] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[24] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[25] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[26] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[27] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[28] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[29] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[30] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[31] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
pattern[0] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= code_R[1].DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
clk => word[12]~reg0.CLK
clk => word[13]~reg0.CLK
clk => word[14]~reg0.CLK
clk => word[15]~reg0.CLK
clk => word[16]~reg0.CLK
clk => word[17]~reg0.CLK
clk => word[18]~reg0.CLK
clk => word[19]~reg0.CLK
clk => word[20]~reg0.CLK
clk => word[21]~reg0.CLK
clk => word[22]~reg0.CLK
clk => word[23]~reg0.CLK
clk => word[24]~reg0.CLK
clk => word[25]~reg0.CLK
clk => word[26]~reg0.CLK
clk => word[27]~reg0.CLK
clk => word[28]~reg0.CLK
clk => word[29]~reg0.CLK
clk => word[30]~reg0.CLK
clk => word[31]~reg0.CLK
clk => word[32]~reg0.CLK
clk => word[33]~reg0.CLK
clk => word[34]~reg0.CLK
clk => word[35]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.ACLR
nrst => word[2]~reg0.PRESET
nrst => word[3]~reg0.ACLR
nrst => word[4]~reg0.PRESET
nrst => word[5]~reg0.ACLR
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
nrst => word[12]~reg0.ACLR
nrst => word[13]~reg0.PRESET
nrst => word[14]~reg0.ACLR
nrst => word[15]~reg0.PRESET
nrst => word[16]~reg0.ACLR
nrst => word[17]~reg0.ACLR
nrst => word[18]~reg0.ACLR
nrst => word[19]~reg0.ACLR
nrst => word[20]~reg0.PRESET
nrst => word[21]~reg0.PRESET
nrst => word[22]~reg0.PRESET
nrst => word[23]~reg0.PRESET
nrst => word[24]~reg0.ACLR
nrst => word[25]~reg0.ACLR
nrst => word[26]~reg0.ACLR
nrst => word[27]~reg0.ACLR
nrst => word[28]~reg0.PRESET
nrst => word[29]~reg0.PRESET
nrst => word[30]~reg0.PRESET
nrst => word[31]~reg0.PRESET
nrst => word[32]~reg0.ACLR
nrst => word[33]~reg0.ACLR
nrst => word[34]~reg0.ACLR
nrst => word[35]~reg0.ACLR
ena => word[0]~reg0.ENA
ena => word[35]~reg0.ENA
ena => word[34]~reg0.ENA
ena => word[33]~reg0.ENA
ena => word[32]~reg0.ENA
ena => word[31]~reg0.ENA
ena => word[30]~reg0.ENA
ena => word[29]~reg0.ENA
ena => word[28]~reg0.ENA
ena => word[27]~reg0.ENA
ena => word[26]~reg0.ENA
ena => word[25]~reg0.ENA
ena => word[24]~reg0.ENA
ena => word[23]~reg0.ENA
ena => word[22]~reg0.ENA
ena => word[21]~reg0.ENA
ena => word[20]~reg0.ENA
ena => word[19]~reg0.ENA
ena => word[18]~reg0.ENA
ena => word[17]~reg0.ENA
ena => word[16]~reg0.ENA
ena => word[15]~reg0.ENA
ena => word[14]~reg0.ENA
ena => word[13]~reg0.ENA
ena => word[12]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[12] <= word[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[13] <= word[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[14] <= word[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[15] <= word[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[16] <= word[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[17] <= word[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[18] <= word[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[19] <= word[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[20] <= word[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[21] <= word[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[22] <= word[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[23] <= word[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[24] <= word[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[25] <= word[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[26] <= word[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[27] <= word[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[28] <= word[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[29] <= word[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[30] <= word[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[31] <= word[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[32] <= word[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[33] <= word[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[34] <= word[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[35] <= word[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.PRESET
nrst => word[2]~reg0.ACLR
nrst => word[3]~reg0.PRESET
nrst => word[4]~reg0.ACLR
nrst => word[5]~reg0.PRESET
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
ena => word[0]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component
wren_a => altsyncram_epk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_epk1:auto_generated.data_a[0]
data_a[1] => altsyncram_epk1:auto_generated.data_a[1]
data_a[2] => altsyncram_epk1:auto_generated.data_a[2]
data_a[3] => altsyncram_epk1:auto_generated.data_a[3]
data_a[4] => altsyncram_epk1:auto_generated.data_a[4]
data_a[5] => altsyncram_epk1:auto_generated.data_a[5]
data_a[6] => altsyncram_epk1:auto_generated.data_a[6]
data_a[7] => altsyncram_epk1:auto_generated.data_a[7]
data_a[8] => altsyncram_epk1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_epk1:auto_generated.address_a[0]
address_a[1] => altsyncram_epk1:auto_generated.address_a[1]
address_a[2] => altsyncram_epk1:auto_generated.address_a[2]
address_a[3] => altsyncram_epk1:auto_generated.address_a[3]
address_a[4] => altsyncram_epk1:auto_generated.address_a[4]
address_b[0] => altsyncram_epk1:auto_generated.address_b[0]
address_b[1] => altsyncram_epk1:auto_generated.address_b[1]
address_b[2] => altsyncram_epk1:auto_generated.address_b[2]
address_b[3] => altsyncram_epk1:auto_generated.address_b[3]
address_b[4] => altsyncram_epk1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_epk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_epk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_epk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_epk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_epk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_epk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_epk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_epk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_epk1:auto_generated.q_b[7]
q_b[8] <= altsyncram_epk1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_data_broadcast:data_broadcast_i
dq_data_in[0] => dq_data_out[8].DATAIN
dq_data_in[0] => dq_data_out[0].DATAIN
dq_data_in[1] => dq_data_out[9].DATAIN
dq_data_in[1] => dq_data_out[1].DATAIN
dq_data_in[2] => dq_data_out[10].DATAIN
dq_data_in[2] => dq_data_out[2].DATAIN
dq_data_in[3] => dq_data_out[11].DATAIN
dq_data_in[3] => dq_data_out[3].DATAIN
dq_data_in[4] => dq_data_out[12].DATAIN
dq_data_in[4] => dq_data_out[4].DATAIN
dq_data_in[5] => dq_data_out[13].DATAIN
dq_data_in[5] => dq_data_out[5].DATAIN
dq_data_in[6] => dq_data_out[14].DATAIN
dq_data_in[6] => dq_data_out[6].DATAIN
dq_data_in[7] => dq_data_out[15].DATAIN
dq_data_in[7] => dq_data_out[7].DATAIN
dq_data_in[8] => dq_data_out[24].DATAIN
dq_data_in[8] => dq_data_out[16].DATAIN
dq_data_in[9] => dq_data_out[25].DATAIN
dq_data_in[9] => dq_data_out[17].DATAIN
dq_data_in[10] => dq_data_out[26].DATAIN
dq_data_in[10] => dq_data_out[18].DATAIN
dq_data_in[11] => dq_data_out[27].DATAIN
dq_data_in[11] => dq_data_out[19].DATAIN
dq_data_in[12] => dq_data_out[28].DATAIN
dq_data_in[12] => dq_data_out[20].DATAIN
dq_data_in[13] => dq_data_out[29].DATAIN
dq_data_in[13] => dq_data_out[21].DATAIN
dq_data_in[14] => dq_data_out[30].DATAIN
dq_data_in[14] => dq_data_out[22].DATAIN
dq_data_in[15] => dq_data_out[31].DATAIN
dq_data_in[15] => dq_data_out[23].DATAIN
dq_data_in[16] => dq_data_out[40].DATAIN
dq_data_in[16] => dq_data_out[32].DATAIN
dq_data_in[17] => dq_data_out[41].DATAIN
dq_data_in[17] => dq_data_out[33].DATAIN
dq_data_in[18] => dq_data_out[42].DATAIN
dq_data_in[18] => dq_data_out[34].DATAIN
dq_data_in[19] => dq_data_out[43].DATAIN
dq_data_in[19] => dq_data_out[35].DATAIN
dq_data_in[20] => dq_data_out[44].DATAIN
dq_data_in[20] => dq_data_out[36].DATAIN
dq_data_in[21] => dq_data_out[45].DATAIN
dq_data_in[21] => dq_data_out[37].DATAIN
dq_data_in[22] => dq_data_out[46].DATAIN
dq_data_in[22] => dq_data_out[38].DATAIN
dq_data_in[23] => dq_data_out[47].DATAIN
dq_data_in[23] => dq_data_out[39].DATAIN
dq_data_in[24] => dq_data_out[56].DATAIN
dq_data_in[24] => dq_data_out[48].DATAIN
dq_data_in[25] => dq_data_out[57].DATAIN
dq_data_in[25] => dq_data_out[49].DATAIN
dq_data_in[26] => dq_data_out[58].DATAIN
dq_data_in[26] => dq_data_out[50].DATAIN
dq_data_in[27] => dq_data_out[59].DATAIN
dq_data_in[27] => dq_data_out[51].DATAIN
dq_data_in[28] => dq_data_out[60].DATAIN
dq_data_in[28] => dq_data_out[52].DATAIN
dq_data_in[29] => dq_data_out[61].DATAIN
dq_data_in[29] => dq_data_out[53].DATAIN
dq_data_in[30] => dq_data_out[62].DATAIN
dq_data_in[30] => dq_data_out[54].DATAIN
dq_data_in[31] => dq_data_out[63].DATAIN
dq_data_in[31] => dq_data_out[55].DATAIN
dm_data_in[0] => dm_data_out[1].DATAIN
dm_data_in[0] => dm_data_out[0].DATAIN
dm_data_in[1] => dm_data_out[3].DATAIN
dm_data_in[1] => dm_data_out[2].DATAIN
dm_data_in[2] => dm_data_out[5].DATAIN
dm_data_in[2] => dm_data_out[4].DATAIN
dm_data_in[3] => dm_data_out[7].DATAIN
dm_data_in[3] => dm_data_out[6].DATAIN
dq_data_out[0] <= dq_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[1] <= dq_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[2] <= dq_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[3] <= dq_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[4] <= dq_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[5] <= dq_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[6] <= dq_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[7] <= dq_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[8] <= dq_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[9] <= dq_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[10] <= dq_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[11] <= dq_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[12] <= dq_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[13] <= dq_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[14] <= dq_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[15] <= dq_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[16] <= dq_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[17] <= dq_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[18] <= dq_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[19] <= dq_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[20] <= dq_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[21] <= dq_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[22] <= dq_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[23] <= dq_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[24] <= dq_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[25] <= dq_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[26] <= dq_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[27] <= dq_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[28] <= dq_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[29] <= dq_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[30] <= dq_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[31] <= dq_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[32] <= dq_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[33] <= dq_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[34] <= dq_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[35] <= dq_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[36] <= dq_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[37] <= dq_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[38] <= dq_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[39] <= dq_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[40] <= dq_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[41] <= dq_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[42] <= dq_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[43] <= dq_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[44] <= dq_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[45] <= dq_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[46] <= dq_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[47] <= dq_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[48] <= dq_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[49] <= dq_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[50] <= dq_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[51] <= dq_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[52] <= dq_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[53] <= dq_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[54] <= dq_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[55] <= dq_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[56] <= dq_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[57] <= dq_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[58] <= dq_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[59] <= dq_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[60] <= dq_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[61] <= dq_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[62] <= dq_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[63] <= dq_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[0] <= dm_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[1] <= dm_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[2] <= dm_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[3] <= dm_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[4] <= dm_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[5] <= dm_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[6] <= dm_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[7] <= dm_data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i
ck => cntr_shadow[3][0].CLK
ck => cntr_shadow[3][1].CLK
ck => cntr_shadow[3][2].CLK
ck => cntr_shadow[3][3].CLK
ck => cntr_shadow[3][4].CLK
ck => cntr_shadow[3][5].CLK
ck => cntr_shadow[3][6].CLK
ck => cntr_shadow[3][7].CLK
ck => cntr_shadow[2][0].CLK
ck => cntr_shadow[2][1].CLK
ck => cntr_shadow[2][2].CLK
ck => cntr_shadow[2][3].CLK
ck => cntr_shadow[2][4].CLK
ck => cntr_shadow[2][5].CLK
ck => cntr_shadow[2][6].CLK
ck => cntr_shadow[2][7].CLK
ck => cntr_shadow[1][0].CLK
ck => cntr_shadow[1][1].CLK
ck => cntr_shadow[1][2].CLK
ck => cntr_shadow[1][3].CLK
ck => cntr_shadow[1][4].CLK
ck => cntr_shadow[1][5].CLK
ck => cntr_shadow[1][6].CLK
ck => cntr_shadow[1][7].CLK
ck => cntr_shadow[0][0].CLK
ck => cntr_shadow[0][1].CLK
ck => cntr_shadow[0][2].CLK
ck => cntr_shadow[0][3].CLK
ck => cntr_shadow[0][4].CLK
ck => cntr_shadow[0][5].CLK
ck => cntr_shadow[0][6].CLK
ck => cntr_shadow[0][7].CLK
ck => jump_pointers[3][0].CLK
ck => jump_pointers[3][1].CLK
ck => jump_pointers[3][2].CLK
ck => jump_pointers[3][3].CLK
ck => jump_pointers[3][4].CLK
ck => jump_pointers[3][5].CLK
ck => jump_pointers[3][6].CLK
ck => jump_pointers[3][7].CLK
ck => jump_pointers[2][0].CLK
ck => jump_pointers[2][1].CLK
ck => jump_pointers[2][2].CLK
ck => jump_pointers[2][3].CLK
ck => jump_pointers[2][4].CLK
ck => jump_pointers[2][5].CLK
ck => jump_pointers[2][6].CLK
ck => jump_pointers[2][7].CLK
ck => jump_pointers[1][0].CLK
ck => jump_pointers[1][1].CLK
ck => jump_pointers[1][2].CLK
ck => jump_pointers[1][3].CLK
ck => jump_pointers[1][4].CLK
ck => jump_pointers[1][5].CLK
ck => jump_pointers[1][6].CLK
ck => jump_pointers[1][7].CLK
ck => jump_pointers[0][0].CLK
ck => jump_pointers[0][1].CLK
ck => jump_pointers[0][2].CLK
ck => jump_pointers[0][3].CLK
ck => jump_pointers[0][4].CLK
ck => jump_pointers[0][5].CLK
ck => jump_pointers[0][6].CLK
ck => jump_pointers[0][7].CLK
ck => cntr[3][0].CLK
ck => cntr[3][1].CLK
ck => cntr[3][2].CLK
ck => cntr[3][3].CLK
ck => cntr[3][4].CLK
ck => cntr[3][5].CLK
ck => cntr[3][6].CLK
ck => cntr[3][7].CLK
ck => cntr[2][0].CLK
ck => cntr[2][1].CLK
ck => cntr[2][2].CLK
ck => cntr[2][3].CLK
ck => cntr[2][4].CLK
ck => cntr[2][5].CLK
ck => cntr[2][6].CLK
ck => cntr[2][7].CLK
ck => cntr[1][0].CLK
ck => cntr[1][1].CLK
ck => cntr[1][2].CLK
ck => cntr[1][3].CLK
ck => cntr[1][4].CLK
ck => cntr[1][5].CLK
ck => cntr[1][6].CLK
ck => cntr[1][7].CLK
ck => cntr[0][0].CLK
ck => cntr[0][1].CLK
ck => cntr[0][2].CLK
ck => cntr[0][3].CLK
ck => cntr[0][4].CLK
ck => cntr[0][5].CLK
ck => cntr[0][6].CLK
ck => cntr[0][7].CLK
reset_n => cntr_shadow[3][0].ACLR
reset_n => cntr_shadow[3][1].ACLR
reset_n => cntr_shadow[3][2].ACLR
reset_n => cntr_shadow[3][3].ACLR
reset_n => cntr_shadow[3][4].ACLR
reset_n => cntr_shadow[3][5].ACLR
reset_n => cntr_shadow[3][6].ACLR
reset_n => cntr_shadow[3][7].ACLR
reset_n => cntr_shadow[2][0].ACLR
reset_n => cntr_shadow[2][1].ACLR
reset_n => cntr_shadow[2][2].ACLR
reset_n => cntr_shadow[2][3].ACLR
reset_n => cntr_shadow[2][4].ACLR
reset_n => cntr_shadow[2][5].ACLR
reset_n => cntr_shadow[2][6].ACLR
reset_n => cntr_shadow[2][7].ACLR
reset_n => cntr_shadow[1][0].ACLR
reset_n => cntr_shadow[1][1].ACLR
reset_n => cntr_shadow[1][2].ACLR
reset_n => cntr_shadow[1][3].ACLR
reset_n => cntr_shadow[1][4].ACLR
reset_n => cntr_shadow[1][5].ACLR
reset_n => cntr_shadow[1][6].ACLR
reset_n => cntr_shadow[1][7].ACLR
reset_n => cntr_shadow[0][0].ACLR
reset_n => cntr_shadow[0][1].ACLR
reset_n => cntr_shadow[0][2].ACLR
reset_n => cntr_shadow[0][3].ACLR
reset_n => cntr_shadow[0][4].ACLR
reset_n => cntr_shadow[0][5].ACLR
reset_n => cntr_shadow[0][6].ACLR
reset_n => cntr_shadow[0][7].ACLR
reset_n => jump_pointers[3][0].ACLR
reset_n => jump_pointers[3][1].ACLR
reset_n => jump_pointers[3][2].ACLR
reset_n => jump_pointers[3][3].ACLR
reset_n => jump_pointers[3][4].ACLR
reset_n => jump_pointers[3][5].ACLR
reset_n => jump_pointers[3][6].ACLR
reset_n => jump_pointers[3][7].ACLR
reset_n => jump_pointers[2][0].ACLR
reset_n => jump_pointers[2][1].ACLR
reset_n => jump_pointers[2][2].ACLR
reset_n => jump_pointers[2][3].ACLR
reset_n => jump_pointers[2][4].ACLR
reset_n => jump_pointers[2][5].ACLR
reset_n => jump_pointers[2][6].ACLR
reset_n => jump_pointers[2][7].ACLR
reset_n => jump_pointers[1][0].ACLR
reset_n => jump_pointers[1][1].ACLR
reset_n => jump_pointers[1][2].ACLR
reset_n => jump_pointers[1][3].ACLR
reset_n => jump_pointers[1][4].ACLR
reset_n => jump_pointers[1][5].ACLR
reset_n => jump_pointers[1][6].ACLR
reset_n => jump_pointers[1][7].ACLR
reset_n => jump_pointers[0][0].ACLR
reset_n => jump_pointers[0][1].ACLR
reset_n => jump_pointers[0][2].ACLR
reset_n => jump_pointers[0][3].ACLR
reset_n => jump_pointers[0][4].ACLR
reset_n => jump_pointers[0][5].ACLR
reset_n => jump_pointers[0][6].ACLR
reset_n => jump_pointers[0][7].ACLR
reset_n => cntr[3][0].ACLR
reset_n => cntr[3][1].ACLR
reset_n => cntr[3][2].ACLR
reset_n => cntr[3][3].ACLR
reset_n => cntr[3][4].ACLR
reset_n => cntr[3][5].ACLR
reset_n => cntr[3][6].ACLR
reset_n => cntr[3][7].ACLR
reset_n => cntr[0][0].ACLR
reset_n => cntr[0][1].ACLR
reset_n => cntr[0][2].ACLR
reset_n => cntr[0][3].ACLR
reset_n => cntr[0][4].ACLR
reset_n => cntr[0][5].ACLR
reset_n => cntr[0][6].ACLR
reset_n => cntr[0][7].ACLR
reset_n => cntr[1][0].ACLR
reset_n => cntr[1][1].ACLR
reset_n => cntr[1][2].ACLR
reset_n => cntr[1][3].ACLR
reset_n => cntr[1][4].ACLR
reset_n => cntr[1][5].ACLR
reset_n => cntr[1][6].ACLR
reset_n => cntr[1][7].ACLR
reset_n => cntr[2][0].ACLR
reset_n => cntr[2][1].ACLR
reset_n => cntr[2][2].ACLR
reset_n => cntr[2][3].ACLR
reset_n => cntr[2][4].ACLR
reset_n => cntr[2][5].ACLR
reset_n => cntr[2][6].ACLR
reset_n => cntr[2][7].ACLR
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_load => always0.IN1
cntr_load => always1.IN1
cntr_load => always2.IN1
cntr_load => always3.IN1
cntr_load => cntr_shadow[3][0].ENA
cntr_load => cntr_shadow[0][7].ENA
cntr_load => cntr_shadow[0][6].ENA
cntr_load => cntr_shadow[0][5].ENA
cntr_load => cntr_shadow[0][4].ENA
cntr_load => cntr_shadow[0][3].ENA
cntr_load => cntr_shadow[0][2].ENA
cntr_load => cntr_shadow[0][1].ENA
cntr_load => cntr_shadow[0][0].ENA
cntr_load => cntr_shadow[1][7].ENA
cntr_load => cntr_shadow[1][6].ENA
cntr_load => cntr_shadow[1][5].ENA
cntr_load => cntr_shadow[1][4].ENA
cntr_load => cntr_shadow[1][3].ENA
cntr_load => cntr_shadow[1][2].ENA
cntr_load => cntr_shadow[1][1].ENA
cntr_load => cntr_shadow[1][0].ENA
cntr_load => cntr_shadow[2][7].ENA
cntr_load => cntr_shadow[2][6].ENA
cntr_load => cntr_shadow[2][5].ENA
cntr_load => cntr_shadow[2][4].ENA
cntr_load => cntr_shadow[2][3].ENA
cntr_load => cntr_shadow[2][2].ENA
cntr_load => cntr_shadow[2][1].ENA
cntr_load => cntr_shadow[2][0].ENA
cntr_load => cntr_shadow[3][7].ENA
cntr_load => cntr_shadow[3][6].ENA
cntr_load => cntr_shadow[3][5].ENA
cntr_load => cntr_shadow[3][4].ENA
cntr_load => cntr_shadow[3][3].ENA
cntr_load => cntr_shadow[3][2].ENA
cntr_load => cntr_shadow[3][1].ENA
reg_select[0] => Mux0.IN1
reg_select[0] => Mux1.IN1
reg_select[0] => Mux2.IN1
reg_select[0] => Mux3.IN1
reg_select[0] => Mux4.IN1
reg_select[0] => Mux5.IN1
reg_select[0] => Mux6.IN1
reg_select[0] => Mux7.IN1
reg_select[0] => Mux8.IN1
reg_select[0] => Equal2.IN31
reg_select[0] => Equal5.IN0
reg_select[0] => Equal8.IN31
reg_select[0] => Equal11.IN1
reg_select[1] => Mux0.IN0
reg_select[1] => Mux1.IN0
reg_select[1] => Mux2.IN0
reg_select[1] => Mux3.IN0
reg_select[1] => Mux4.IN0
reg_select[1] => Mux5.IN0
reg_select[1] => Mux6.IN0
reg_select[1] => Mux7.IN0
reg_select[1] => Mux8.IN0
reg_select[1] => Equal2.IN30
reg_select[1] => Equal5.IN31
reg_select[1] => Equal8.IN0
reg_select[1] => Equal11.IN0
reg_load_select[0] => Equal1.IN31
reg_load_select[0] => Equal4.IN0
reg_load_select[0] => Equal7.IN31
reg_load_select[0] => Equal10.IN1
reg_load_select[0] => Equal12.IN1
reg_load_select[0] => Equal13.IN0
reg_load_select[0] => Equal14.IN1
reg_load_select[0] => Equal15.IN1
reg_load_select[1] => Equal1.IN30
reg_load_select[1] => Equal4.IN31
reg_load_select[1] => Equal7.IN0
reg_load_select[1] => Equal10.IN0
reg_load_select[1] => Equal12.IN0
reg_load_select[1] => Equal13.IN1
reg_load_select[1] => Equal14.IN0
reg_load_select[1] => Equal15.IN0
jump_value[0] => jump_pointers.DATAB
jump_value[0] => jump_pointers.DATAB
jump_value[0] => jump_pointers.DATAB
jump_value[0] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_load => jump_pointers[0][7].ENA
jump_load => jump_pointers[0][6].ENA
jump_load => jump_pointers[0][5].ENA
jump_load => jump_pointers[0][4].ENA
jump_load => jump_pointers[0][3].ENA
jump_load => jump_pointers[0][2].ENA
jump_load => jump_pointers[0][1].ENA
jump_load => jump_pointers[0][0].ENA
jump_load => jump_pointers[1][7].ENA
jump_load => jump_pointers[1][6].ENA
jump_load => jump_pointers[1][5].ENA
jump_load => jump_pointers[1][4].ENA
jump_load => jump_pointers[1][3].ENA
jump_load => jump_pointers[1][2].ENA
jump_load => jump_pointers[1][1].ENA
jump_load => jump_pointers[1][0].ENA
jump_load => jump_pointers[2][7].ENA
jump_load => jump_pointers[2][6].ENA
jump_load => jump_pointers[2][5].ENA
jump_load => jump_pointers[2][4].ENA
jump_load => jump_pointers[2][3].ENA
jump_load => jump_pointers[2][2].ENA
jump_load => jump_pointers[2][1].ENA
jump_load => jump_pointers[2][0].ENA
jump_load => jump_pointers[3][7].ENA
jump_load => jump_pointers[3][6].ENA
jump_load => jump_pointers[3][5].ENA
jump_load => jump_pointers[3][4].ENA
jump_load => jump_pointers[3][3].ENA
jump_load => jump_pointers[3][2].ENA
jump_load => jump_pointers[3][1].ENA
jump_load => jump_pointers[3][0].ENA
jump_check => jump_taken.IN1
jump_check => always0.IN1
jump_check => always1.IN1
jump_check => always2.IN1
jump_check => always3.IN1
jump_taken <= jump_taken.DB_MAX_OUTPUT_PORT_TYPE
jump_address[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
jump_address[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
jump_address[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
jump_address[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
jump_address[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
jump_address[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
jump_address[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
jump_address[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cntr_3[0] <= cntr[3][0].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[1] <= cntr[3][1].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[2] <= cntr[3][2].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[3] <= cntr[3][3].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[4] <= cntr[3][4].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[5] <= cntr[3][5].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[6] <= cntr[3][6].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[7] <= cntr[3][7].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[0] <= jump_pointers[0][0].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[1] <= jump_pointers[0][1].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[2] <= jump_pointers[0][2].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[3] <= jump_pointers[0][3].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[4] <= jump_pointers[0][4].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[5] <= jump_pointers[0][5].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[6] <= jump_pointers[0][6].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[7] <= jump_pointers[0][7].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[0] <= jump_pointers[1][0].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[1] <= jump_pointers[1][1].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[2] <= jump_pointers[1][2].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[3] <= jump_pointers[1][3].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[4] <= jump_pointers[1][4].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[5] <= jump_pointers[1][5].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[6] <= jump_pointers[1][6].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[7] <= jump_pointers[1][7].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[0] <= cntr[0][0].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[1] <= cntr[0][1].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[2] <= cntr[0][2].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[3] <= cntr[0][3].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[4] <= cntr[0][4].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[5] <= cntr[0][5].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[6] <= cntr[0][6].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[7] <= cntr[0][7].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[0] <= cntr[1][0].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[1] <= cntr[1][1].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[2] <= cntr[1][2].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[3] <= cntr[1][3].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[4] <= cntr[1][4].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[5] <= cntr[1][5].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[6] <= cntr[1][6].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[7] <= cntr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0
avl_clk_out_clk_clk => avl_clk_out_clk_clk.IN26
cpu_inst_reset_n_reset_bridge_in_reset_reset => ~NO_FANOUT~
sequencer_phy_mgr_inst_avl_reset_reset_bridge_in_reset_reset => sequencer_phy_mgr_inst_avl_reset_reset_bridge_in_reset_reset.IN26
cpu_inst_data_master_address[0] => cpu_inst_data_master_address[0].IN1
cpu_inst_data_master_address[1] => cpu_inst_data_master_address[1].IN1
cpu_inst_data_master_address[2] => cpu_inst_data_master_address[2].IN1
cpu_inst_data_master_address[3] => cpu_inst_data_master_address[3].IN1
cpu_inst_data_master_address[4] => cpu_inst_data_master_address[4].IN1
cpu_inst_data_master_address[5] => cpu_inst_data_master_address[5].IN1
cpu_inst_data_master_address[6] => cpu_inst_data_master_address[6].IN1
cpu_inst_data_master_address[7] => cpu_inst_data_master_address[7].IN1
cpu_inst_data_master_address[8] => cpu_inst_data_master_address[8].IN1
cpu_inst_data_master_address[9] => cpu_inst_data_master_address[9].IN1
cpu_inst_data_master_address[10] => cpu_inst_data_master_address[10].IN1
cpu_inst_data_master_address[11] => cpu_inst_data_master_address[11].IN1
cpu_inst_data_master_address[12] => cpu_inst_data_master_address[12].IN1
cpu_inst_data_master_address[13] => cpu_inst_data_master_address[13].IN1
cpu_inst_data_master_address[14] => cpu_inst_data_master_address[14].IN1
cpu_inst_data_master_address[15] => cpu_inst_data_master_address[15].IN1
cpu_inst_data_master_address[16] => cpu_inst_data_master_address[16].IN1
cpu_inst_data_master_address[17] => cpu_inst_data_master_address[17].IN1
cpu_inst_data_master_address[18] => cpu_inst_data_master_address[18].IN1
cpu_inst_data_master_address[19] => cpu_inst_data_master_address[19].IN1
cpu_inst_data_master_waitrequest <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_waitrequest
cpu_inst_data_master_read => cpu_inst_data_master_read.IN1
cpu_inst_data_master_readdata[0] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[1] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[2] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[3] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[4] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[5] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[6] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[7] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[8] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[9] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[10] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[11] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[12] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[13] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[14] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[15] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[16] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[17] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[18] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[19] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[20] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[21] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[22] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[23] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[24] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[25] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[26] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[27] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[28] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[29] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[30] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[31] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_write => cpu_inst_data_master_write.IN1
cpu_inst_data_master_writedata[0] => cpu_inst_data_master_writedata[0].IN1
cpu_inst_data_master_writedata[1] => cpu_inst_data_master_writedata[1].IN1
cpu_inst_data_master_writedata[2] => cpu_inst_data_master_writedata[2].IN1
cpu_inst_data_master_writedata[3] => cpu_inst_data_master_writedata[3].IN1
cpu_inst_data_master_writedata[4] => cpu_inst_data_master_writedata[4].IN1
cpu_inst_data_master_writedata[5] => cpu_inst_data_master_writedata[5].IN1
cpu_inst_data_master_writedata[6] => cpu_inst_data_master_writedata[6].IN1
cpu_inst_data_master_writedata[7] => cpu_inst_data_master_writedata[7].IN1
cpu_inst_data_master_writedata[8] => cpu_inst_data_master_writedata[8].IN1
cpu_inst_data_master_writedata[9] => cpu_inst_data_master_writedata[9].IN1
cpu_inst_data_master_writedata[10] => cpu_inst_data_master_writedata[10].IN1
cpu_inst_data_master_writedata[11] => cpu_inst_data_master_writedata[11].IN1
cpu_inst_data_master_writedata[12] => cpu_inst_data_master_writedata[12].IN1
cpu_inst_data_master_writedata[13] => cpu_inst_data_master_writedata[13].IN1
cpu_inst_data_master_writedata[14] => cpu_inst_data_master_writedata[14].IN1
cpu_inst_data_master_writedata[15] => cpu_inst_data_master_writedata[15].IN1
cpu_inst_data_master_writedata[16] => cpu_inst_data_master_writedata[16].IN1
cpu_inst_data_master_writedata[17] => cpu_inst_data_master_writedata[17].IN1
cpu_inst_data_master_writedata[18] => cpu_inst_data_master_writedata[18].IN1
cpu_inst_data_master_writedata[19] => cpu_inst_data_master_writedata[19].IN1
cpu_inst_data_master_writedata[20] => cpu_inst_data_master_writedata[20].IN1
cpu_inst_data_master_writedata[21] => cpu_inst_data_master_writedata[21].IN1
cpu_inst_data_master_writedata[22] => cpu_inst_data_master_writedata[22].IN1
cpu_inst_data_master_writedata[23] => cpu_inst_data_master_writedata[23].IN1
cpu_inst_data_master_writedata[24] => cpu_inst_data_master_writedata[24].IN1
cpu_inst_data_master_writedata[25] => cpu_inst_data_master_writedata[25].IN1
cpu_inst_data_master_writedata[26] => cpu_inst_data_master_writedata[26].IN1
cpu_inst_data_master_writedata[27] => cpu_inst_data_master_writedata[27].IN1
cpu_inst_data_master_writedata[28] => cpu_inst_data_master_writedata[28].IN1
cpu_inst_data_master_writedata[29] => cpu_inst_data_master_writedata[29].IN1
cpu_inst_data_master_writedata[30] => cpu_inst_data_master_writedata[30].IN1
cpu_inst_data_master_writedata[31] => cpu_inst_data_master_writedata[31].IN1
sequencer_phy_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_write
sequencer_phy_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_read
sequencer_phy_mgr_inst_avl_readdata[0] => sequencer_phy_mgr_inst_avl_readdata[0].IN1
sequencer_phy_mgr_inst_avl_readdata[1] => sequencer_phy_mgr_inst_avl_readdata[1].IN1
sequencer_phy_mgr_inst_avl_readdata[2] => sequencer_phy_mgr_inst_avl_readdata[2].IN1
sequencer_phy_mgr_inst_avl_readdata[3] => sequencer_phy_mgr_inst_avl_readdata[3].IN1
sequencer_phy_mgr_inst_avl_readdata[4] => sequencer_phy_mgr_inst_avl_readdata[4].IN1
sequencer_phy_mgr_inst_avl_readdata[5] => sequencer_phy_mgr_inst_avl_readdata[5].IN1
sequencer_phy_mgr_inst_avl_readdata[6] => sequencer_phy_mgr_inst_avl_readdata[6].IN1
sequencer_phy_mgr_inst_avl_readdata[7] => sequencer_phy_mgr_inst_avl_readdata[7].IN1
sequencer_phy_mgr_inst_avl_readdata[8] => sequencer_phy_mgr_inst_avl_readdata[8].IN1
sequencer_phy_mgr_inst_avl_readdata[9] => sequencer_phy_mgr_inst_avl_readdata[9].IN1
sequencer_phy_mgr_inst_avl_readdata[10] => sequencer_phy_mgr_inst_avl_readdata[10].IN1
sequencer_phy_mgr_inst_avl_readdata[11] => sequencer_phy_mgr_inst_avl_readdata[11].IN1
sequencer_phy_mgr_inst_avl_readdata[12] => sequencer_phy_mgr_inst_avl_readdata[12].IN1
sequencer_phy_mgr_inst_avl_readdata[13] => sequencer_phy_mgr_inst_avl_readdata[13].IN1
sequencer_phy_mgr_inst_avl_readdata[14] => sequencer_phy_mgr_inst_avl_readdata[14].IN1
sequencer_phy_mgr_inst_avl_readdata[15] => sequencer_phy_mgr_inst_avl_readdata[15].IN1
sequencer_phy_mgr_inst_avl_readdata[16] => sequencer_phy_mgr_inst_avl_readdata[16].IN1
sequencer_phy_mgr_inst_avl_readdata[17] => sequencer_phy_mgr_inst_avl_readdata[17].IN1
sequencer_phy_mgr_inst_avl_readdata[18] => sequencer_phy_mgr_inst_avl_readdata[18].IN1
sequencer_phy_mgr_inst_avl_readdata[19] => sequencer_phy_mgr_inst_avl_readdata[19].IN1
sequencer_phy_mgr_inst_avl_readdata[20] => sequencer_phy_mgr_inst_avl_readdata[20].IN1
sequencer_phy_mgr_inst_avl_readdata[21] => sequencer_phy_mgr_inst_avl_readdata[21].IN1
sequencer_phy_mgr_inst_avl_readdata[22] => sequencer_phy_mgr_inst_avl_readdata[22].IN1
sequencer_phy_mgr_inst_avl_readdata[23] => sequencer_phy_mgr_inst_avl_readdata[23].IN1
sequencer_phy_mgr_inst_avl_readdata[24] => sequencer_phy_mgr_inst_avl_readdata[24].IN1
sequencer_phy_mgr_inst_avl_readdata[25] => sequencer_phy_mgr_inst_avl_readdata[25].IN1
sequencer_phy_mgr_inst_avl_readdata[26] => sequencer_phy_mgr_inst_avl_readdata[26].IN1
sequencer_phy_mgr_inst_avl_readdata[27] => sequencer_phy_mgr_inst_avl_readdata[27].IN1
sequencer_phy_mgr_inst_avl_readdata[28] => sequencer_phy_mgr_inst_avl_readdata[28].IN1
sequencer_phy_mgr_inst_avl_readdata[29] => sequencer_phy_mgr_inst_avl_readdata[29].IN1
sequencer_phy_mgr_inst_avl_readdata[30] => sequencer_phy_mgr_inst_avl_readdata[30].IN1
sequencer_phy_mgr_inst_avl_readdata[31] => sequencer_phy_mgr_inst_avl_readdata[31].IN1
sequencer_phy_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_waitrequest => sequencer_phy_mgr_inst_avl_waitrequest.IN1
sequencer_pll_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_address
sequencer_pll_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_write
sequencer_pll_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_read
sequencer_pll_mgr_inst_avl_readdata[0] => sequencer_pll_mgr_inst_avl_readdata[0].IN1
sequencer_pll_mgr_inst_avl_readdata[1] => sequencer_pll_mgr_inst_avl_readdata[1].IN1
sequencer_pll_mgr_inst_avl_readdata[2] => sequencer_pll_mgr_inst_avl_readdata[2].IN1
sequencer_pll_mgr_inst_avl_readdata[3] => sequencer_pll_mgr_inst_avl_readdata[3].IN1
sequencer_pll_mgr_inst_avl_readdata[4] => sequencer_pll_mgr_inst_avl_readdata[4].IN1
sequencer_pll_mgr_inst_avl_readdata[5] => sequencer_pll_mgr_inst_avl_readdata[5].IN1
sequencer_pll_mgr_inst_avl_readdata[6] => sequencer_pll_mgr_inst_avl_readdata[6].IN1
sequencer_pll_mgr_inst_avl_readdata[7] => sequencer_pll_mgr_inst_avl_readdata[7].IN1
sequencer_pll_mgr_inst_avl_readdata[8] => sequencer_pll_mgr_inst_avl_readdata[8].IN1
sequencer_pll_mgr_inst_avl_readdata[9] => sequencer_pll_mgr_inst_avl_readdata[9].IN1
sequencer_pll_mgr_inst_avl_readdata[10] => sequencer_pll_mgr_inst_avl_readdata[10].IN1
sequencer_pll_mgr_inst_avl_readdata[11] => sequencer_pll_mgr_inst_avl_readdata[11].IN1
sequencer_pll_mgr_inst_avl_readdata[12] => sequencer_pll_mgr_inst_avl_readdata[12].IN1
sequencer_pll_mgr_inst_avl_readdata[13] => sequencer_pll_mgr_inst_avl_readdata[13].IN1
sequencer_pll_mgr_inst_avl_readdata[14] => sequencer_pll_mgr_inst_avl_readdata[14].IN1
sequencer_pll_mgr_inst_avl_readdata[15] => sequencer_pll_mgr_inst_avl_readdata[15].IN1
sequencer_pll_mgr_inst_avl_readdata[16] => sequencer_pll_mgr_inst_avl_readdata[16].IN1
sequencer_pll_mgr_inst_avl_readdata[17] => sequencer_pll_mgr_inst_avl_readdata[17].IN1
sequencer_pll_mgr_inst_avl_readdata[18] => sequencer_pll_mgr_inst_avl_readdata[18].IN1
sequencer_pll_mgr_inst_avl_readdata[19] => sequencer_pll_mgr_inst_avl_readdata[19].IN1
sequencer_pll_mgr_inst_avl_readdata[20] => sequencer_pll_mgr_inst_avl_readdata[20].IN1
sequencer_pll_mgr_inst_avl_readdata[21] => sequencer_pll_mgr_inst_avl_readdata[21].IN1
sequencer_pll_mgr_inst_avl_readdata[22] => sequencer_pll_mgr_inst_avl_readdata[22].IN1
sequencer_pll_mgr_inst_avl_readdata[23] => sequencer_pll_mgr_inst_avl_readdata[23].IN1
sequencer_pll_mgr_inst_avl_readdata[24] => sequencer_pll_mgr_inst_avl_readdata[24].IN1
sequencer_pll_mgr_inst_avl_readdata[25] => sequencer_pll_mgr_inst_avl_readdata[25].IN1
sequencer_pll_mgr_inst_avl_readdata[26] => sequencer_pll_mgr_inst_avl_readdata[26].IN1
sequencer_pll_mgr_inst_avl_readdata[27] => sequencer_pll_mgr_inst_avl_readdata[27].IN1
sequencer_pll_mgr_inst_avl_readdata[28] => sequencer_pll_mgr_inst_avl_readdata[28].IN1
sequencer_pll_mgr_inst_avl_readdata[29] => sequencer_pll_mgr_inst_avl_readdata[29].IN1
sequencer_pll_mgr_inst_avl_readdata[30] => sequencer_pll_mgr_inst_avl_readdata[30].IN1
sequencer_pll_mgr_inst_avl_readdata[31] => sequencer_pll_mgr_inst_avl_readdata[31].IN1
sequencer_pll_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator.av_writedata
sequencer_pll_mgr_inst_avl_waitrequest => sequencer_pll_mgr_inst_avl_waitrequest.IN1
sequencer_rw_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_write
sequencer_rw_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_read
sequencer_rw_mgr_inst_avl_readdata[0] => sequencer_rw_mgr_inst_avl_readdata[0].IN1
sequencer_rw_mgr_inst_avl_readdata[1] => sequencer_rw_mgr_inst_avl_readdata[1].IN1
sequencer_rw_mgr_inst_avl_readdata[2] => sequencer_rw_mgr_inst_avl_readdata[2].IN1
sequencer_rw_mgr_inst_avl_readdata[3] => sequencer_rw_mgr_inst_avl_readdata[3].IN1
sequencer_rw_mgr_inst_avl_readdata[4] => sequencer_rw_mgr_inst_avl_readdata[4].IN1
sequencer_rw_mgr_inst_avl_readdata[5] => sequencer_rw_mgr_inst_avl_readdata[5].IN1
sequencer_rw_mgr_inst_avl_readdata[6] => sequencer_rw_mgr_inst_avl_readdata[6].IN1
sequencer_rw_mgr_inst_avl_readdata[7] => sequencer_rw_mgr_inst_avl_readdata[7].IN1
sequencer_rw_mgr_inst_avl_readdata[8] => sequencer_rw_mgr_inst_avl_readdata[8].IN1
sequencer_rw_mgr_inst_avl_readdata[9] => sequencer_rw_mgr_inst_avl_readdata[9].IN1
sequencer_rw_mgr_inst_avl_readdata[10] => sequencer_rw_mgr_inst_avl_readdata[10].IN1
sequencer_rw_mgr_inst_avl_readdata[11] => sequencer_rw_mgr_inst_avl_readdata[11].IN1
sequencer_rw_mgr_inst_avl_readdata[12] => sequencer_rw_mgr_inst_avl_readdata[12].IN1
sequencer_rw_mgr_inst_avl_readdata[13] => sequencer_rw_mgr_inst_avl_readdata[13].IN1
sequencer_rw_mgr_inst_avl_readdata[14] => sequencer_rw_mgr_inst_avl_readdata[14].IN1
sequencer_rw_mgr_inst_avl_readdata[15] => sequencer_rw_mgr_inst_avl_readdata[15].IN1
sequencer_rw_mgr_inst_avl_readdata[16] => sequencer_rw_mgr_inst_avl_readdata[16].IN1
sequencer_rw_mgr_inst_avl_readdata[17] => sequencer_rw_mgr_inst_avl_readdata[17].IN1
sequencer_rw_mgr_inst_avl_readdata[18] => sequencer_rw_mgr_inst_avl_readdata[18].IN1
sequencer_rw_mgr_inst_avl_readdata[19] => sequencer_rw_mgr_inst_avl_readdata[19].IN1
sequencer_rw_mgr_inst_avl_readdata[20] => sequencer_rw_mgr_inst_avl_readdata[20].IN1
sequencer_rw_mgr_inst_avl_readdata[21] => sequencer_rw_mgr_inst_avl_readdata[21].IN1
sequencer_rw_mgr_inst_avl_readdata[22] => sequencer_rw_mgr_inst_avl_readdata[22].IN1
sequencer_rw_mgr_inst_avl_readdata[23] => sequencer_rw_mgr_inst_avl_readdata[23].IN1
sequencer_rw_mgr_inst_avl_readdata[24] => sequencer_rw_mgr_inst_avl_readdata[24].IN1
sequencer_rw_mgr_inst_avl_readdata[25] => sequencer_rw_mgr_inst_avl_readdata[25].IN1
sequencer_rw_mgr_inst_avl_readdata[26] => sequencer_rw_mgr_inst_avl_readdata[26].IN1
sequencer_rw_mgr_inst_avl_readdata[27] => sequencer_rw_mgr_inst_avl_readdata[27].IN1
sequencer_rw_mgr_inst_avl_readdata[28] => sequencer_rw_mgr_inst_avl_readdata[28].IN1
sequencer_rw_mgr_inst_avl_readdata[29] => sequencer_rw_mgr_inst_avl_readdata[29].IN1
sequencer_rw_mgr_inst_avl_readdata[30] => sequencer_rw_mgr_inst_avl_readdata[30].IN1
sequencer_rw_mgr_inst_avl_readdata[31] => sequencer_rw_mgr_inst_avl_readdata[31].IN1
sequencer_rw_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_waitrequest => sequencer_rw_mgr_inst_avl_waitrequest.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_write => always2.IN0
av_write => cp_data[58].DATAIN
av_write => cp_data[57].DATAIN
av_read => always2.IN1
av_read => cp_data[59].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[62].DATAIN
av_burstcount[1] => cp_data[63].DATAIN
av_burstcount[2] => cp_data[64].DATAIN
av_debugaccess => cp_data[80].DATAIN
av_lock => cp_data[60].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= <GND>
cp_data[57] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= <GND>
cp_data[62] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= <VCC>
cp_data[66] <= <GND>
cp_data[67] <= <VCC>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[81] <= <VCC>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <VCC>
cp_data[91] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= <GND>
rf_source_data[82] <= <GND>
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstsize[0].IN1
rf_sink_data[67] => rf_sink_burstsize[1].IN1
rf_sink_data[68] => rf_sink_burstsize[2].IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[77].DATAIN
rf_sink_data[76] => rp_data[78].DATAIN
rf_sink_data[77] => rp_data[75].DATAIN
rf_sink_data[78] => rp_data[76].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => ~NO_FANOUT~
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => current_response.OUTPUTSELECT
rf_sink_data[92] => current_response.OUTPUTSELECT
rf_sink_data[92] => rdata_fifo_sink_ready.IN0
rf_sink_data[92] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[80] => m0_debugaccess.DATAIN
cp_data[81] => ~NO_FANOUT~
cp_data[82] => ~NO_FANOUT~
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= <GND>
rf_source_data[82] <= <GND>
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstsize[0].IN1
rf_sink_data[67] => rf_sink_burstsize[1].IN1
rf_sink_data[68] => rf_sink_burstsize[2].IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[77].DATAIN
rf_sink_data[76] => rp_data[78].DATAIN
rf_sink_data[77] => rp_data[75].DATAIN
rf_sink_data[78] => rp_data[76].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => ~NO_FANOUT~
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => current_response.OUTPUTSELECT
rf_sink_data[92] => current_response.OUTPUTSELECT
rf_sink_data[92] => rdata_fifo_sink_ready.IN0
rf_sink_data[92] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[80] => m0_debugaccess.DATAIN
cp_data[81] => ~NO_FANOUT~
cp_data[82] => ~NO_FANOUT~
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_pll_mgr_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= <GND>
rf_source_data[82] <= <GND>
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstsize[0].IN1
rf_sink_data[67] => rf_sink_burstsize[1].IN1
rf_sink_data[68] => rf_sink_burstsize[2].IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[77].DATAIN
rf_sink_data[76] => rp_data[78].DATAIN
rf_sink_data[77] => rp_data[75].DATAIN
rf_sink_data[78] => rp_data[76].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => ~NO_FANOUT~
rf_sink_data[88] => ~NO_FANOUT~
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => current_response.OUTPUTSELECT
rf_sink_data[92] => current_response.OUTPUTSELECT
rf_sink_data[92] => rdata_fifo_sink_ready.IN0
rf_sink_data[92] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[80] => m0_debugaccess.DATAIN
cp_data[81] => ~NO_FANOUT~
cp_data[82] => ~NO_FANOUT~
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_pll_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_pll_mgr_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN1
sink_data[51] => Equal1.IN3
sink_data[51] => Equal2.IN2
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN3
sink_data[52] => Equal1.IN1
sink_data[52] => Equal2.IN1
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN2
sink_data[53] => Equal1.IN2
sink_data[53] => Equal2.IN3
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN0
sink_data[54] => Equal1.IN0
sink_data[54] => Equal2.IN0
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => ~NO_FANOUT~
sink_data[78] => ~NO_FANOUT~
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_002|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[77] => Equal0.IN31
sink_data[78] => src_data[78].DATAIN
sink_data[78] => Equal0.IN30
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_003|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_valid[0] => src2_valid.IN0
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux:cmd_mux_002
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[60] => last_cycle.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
clk => clk.IN1
reset => reset.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0
afi_reset_n => afi_reset_n.IN3
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN2
local_init_done <= alt_mem_if_nextgen_ddr3_controller_core:ng0.local_init_done
local_cal_success <= alt_mem_if_nextgen_ddr3_controller_core:ng0.local_cal_success
local_cal_fail <= alt_mem_if_nextgen_ddr3_controller_core:ng0.local_cal_fail
afi_addr[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[6] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[7] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[8] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[9] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[10] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[11] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[12] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[13] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[14] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[15] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[16] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[17] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[18] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[19] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[20] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[21] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[22] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[23] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[24] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[25] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[26] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[27] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[28] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[29] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_ba[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ras_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ras_n
afi_ras_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ras_n
afi_we_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_we_n
afi_we_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_we_n
afi_cas_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cas_n
afi_cas_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cas_n
afi_odt[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_odt
afi_odt[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_odt
afi_cke[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cke
afi_cke[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cke
afi_cs_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cs_n
afi_cs_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cs_n
afi_dqs_burst[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[6] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[7] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[8] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[9] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[10] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[11] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[12] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[13] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[14] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[15] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[16] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[17] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[18] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[19] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[20] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[21] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[22] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[23] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[24] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[25] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[26] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[27] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[28] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[29] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[30] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[31] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[32] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[33] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[34] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[35] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[36] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[37] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[38] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[39] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[40] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[41] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[42] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[43] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[44] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[45] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[46] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[47] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[48] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[49] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[50] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[51] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[52] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[53] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[54] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[55] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[56] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[57] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[58] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[59] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[60] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[61] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[62] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[63] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_dm[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[6] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[7] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rst_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rst_n
afi_rst_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rst_n
afi_mem_clk_disable[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_mem_clk_disable
afi_init_req <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_init_req
afi_cal_req <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cal_req
afi_rdata_en[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en
afi_rdata_en[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en_full
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_rlat[0] => afi_rlat[0].IN1
afi_rlat[1] => afi_rlat[1].IN1
afi_rlat[2] => afi_rlat[2].IN1
afi_rlat[3] => afi_rlat[3].IN1
afi_rlat[4] => afi_rlat[4].IN1
afi_rlat[5] => afi_rlat[5].IN1
avl_ready <= alt_mem_ddrx_mm_st_converter:a0.avl_ready
avl_burstbegin => avl_burstbegin.IN1
avl_addr[0] => avl_addr[0].IN1
avl_addr[1] => avl_addr[1].IN1
avl_addr[2] => avl_addr[2].IN1
avl_addr[3] => avl_addr[3].IN1
avl_addr[4] => avl_addr[4].IN1
avl_addr[5] => avl_addr[5].IN1
avl_addr[6] => avl_addr[6].IN1
avl_addr[7] => avl_addr[7].IN1
avl_addr[8] => avl_addr[8].IN1
avl_addr[9] => avl_addr[9].IN1
avl_addr[10] => avl_addr[10].IN1
avl_addr[11] => avl_addr[11].IN1
avl_addr[12] => avl_addr[12].IN1
avl_addr[13] => avl_addr[13].IN1
avl_addr[14] => avl_addr[14].IN1
avl_addr[15] => avl_addr[15].IN1
avl_addr[16] => avl_addr[16].IN1
avl_addr[17] => avl_addr[17].IN1
avl_addr[18] => avl_addr[18].IN1
avl_addr[19] => avl_addr[19].IN1
avl_addr[20] => avl_addr[20].IN1
avl_addr[21] => avl_addr[21].IN1
avl_addr[22] => avl_addr[22].IN1
avl_addr[23] => avl_addr[23].IN1
avl_addr[24] => avl_addr[24].IN1
avl_addr[25] => avl_addr[25].IN1
avl_rdata_valid <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata_valid
avl_rdata[0] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[1] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[2] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[3] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[4] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[5] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[6] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[7] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[8] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[9] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[10] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[11] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[12] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[13] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[14] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[15] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[16] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[17] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[18] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[19] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[20] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[21] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[22] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[23] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[24] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[25] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[26] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[27] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[28] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[29] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[30] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[31] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[32] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[33] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[34] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[35] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[36] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[37] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[38] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[39] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[40] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[41] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[42] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[43] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[44] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[45] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[46] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[47] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[48] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[49] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[50] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[51] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[52] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[53] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[54] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[55] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[56] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[57] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[58] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[59] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[60] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[61] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[62] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[63] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_wdata[0] => avl_wdata[0].IN1
avl_wdata[1] => avl_wdata[1].IN1
avl_wdata[2] => avl_wdata[2].IN1
avl_wdata[3] => avl_wdata[3].IN1
avl_wdata[4] => avl_wdata[4].IN1
avl_wdata[5] => avl_wdata[5].IN1
avl_wdata[6] => avl_wdata[6].IN1
avl_wdata[7] => avl_wdata[7].IN1
avl_wdata[8] => avl_wdata[8].IN1
avl_wdata[9] => avl_wdata[9].IN1
avl_wdata[10] => avl_wdata[10].IN1
avl_wdata[11] => avl_wdata[11].IN1
avl_wdata[12] => avl_wdata[12].IN1
avl_wdata[13] => avl_wdata[13].IN1
avl_wdata[14] => avl_wdata[14].IN1
avl_wdata[15] => avl_wdata[15].IN1
avl_wdata[16] => avl_wdata[16].IN1
avl_wdata[17] => avl_wdata[17].IN1
avl_wdata[18] => avl_wdata[18].IN1
avl_wdata[19] => avl_wdata[19].IN1
avl_wdata[20] => avl_wdata[20].IN1
avl_wdata[21] => avl_wdata[21].IN1
avl_wdata[22] => avl_wdata[22].IN1
avl_wdata[23] => avl_wdata[23].IN1
avl_wdata[24] => avl_wdata[24].IN1
avl_wdata[25] => avl_wdata[25].IN1
avl_wdata[26] => avl_wdata[26].IN1
avl_wdata[27] => avl_wdata[27].IN1
avl_wdata[28] => avl_wdata[28].IN1
avl_wdata[29] => avl_wdata[29].IN1
avl_wdata[30] => avl_wdata[30].IN1
avl_wdata[31] => avl_wdata[31].IN1
avl_wdata[32] => avl_wdata[32].IN1
avl_wdata[33] => avl_wdata[33].IN1
avl_wdata[34] => avl_wdata[34].IN1
avl_wdata[35] => avl_wdata[35].IN1
avl_wdata[36] => avl_wdata[36].IN1
avl_wdata[37] => avl_wdata[37].IN1
avl_wdata[38] => avl_wdata[38].IN1
avl_wdata[39] => avl_wdata[39].IN1
avl_wdata[40] => avl_wdata[40].IN1
avl_wdata[41] => avl_wdata[41].IN1
avl_wdata[42] => avl_wdata[42].IN1
avl_wdata[43] => avl_wdata[43].IN1
avl_wdata[44] => avl_wdata[44].IN1
avl_wdata[45] => avl_wdata[45].IN1
avl_wdata[46] => avl_wdata[46].IN1
avl_wdata[47] => avl_wdata[47].IN1
avl_wdata[48] => avl_wdata[48].IN1
avl_wdata[49] => avl_wdata[49].IN1
avl_wdata[50] => avl_wdata[50].IN1
avl_wdata[51] => avl_wdata[51].IN1
avl_wdata[52] => avl_wdata[52].IN1
avl_wdata[53] => avl_wdata[53].IN1
avl_wdata[54] => avl_wdata[54].IN1
avl_wdata[55] => avl_wdata[55].IN1
avl_wdata[56] => avl_wdata[56].IN1
avl_wdata[57] => avl_wdata[57].IN1
avl_wdata[58] => avl_wdata[58].IN1
avl_wdata[59] => avl_wdata[59].IN1
avl_wdata[60] => avl_wdata[60].IN1
avl_wdata[61] => avl_wdata[61].IN1
avl_wdata[62] => avl_wdata[62].IN1
avl_wdata[63] => avl_wdata[63].IN1
avl_be[0] => avl_be[0].IN1
avl_be[1] => avl_be[1].IN1
avl_be[2] => avl_be[2].IN1
avl_be[3] => avl_be[3].IN1
avl_be[4] => avl_be[4].IN1
avl_be[5] => avl_be[5].IN1
avl_be[6] => avl_be[6].IN1
avl_be[7] => avl_be[7].IN1
avl_read_req => avl_read_req.IN1
avl_write_req => avl_write_req.IN1
avl_size[0] => avl_size[0].IN1
avl_size[1] => avl_size[1].IN1
avl_size[2] => avl_size[2].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_half_clk => afi_half_clk.IN1
itf_cmd_ready <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_address[24] => itf_cmd_address[24].IN1
itf_cmd_address[25] => itf_cmd_address[25].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_burstlen[2] => itf_cmd_burstlen[2].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data[32] => itf_wr_data[32].IN1
itf_wr_data[33] => itf_wr_data[33].IN1
itf_wr_data[34] => itf_wr_data[34].IN1
itf_wr_data[35] => itf_wr_data[35].IN1
itf_wr_data[36] => itf_wr_data[36].IN1
itf_wr_data[37] => itf_wr_data[37].IN1
itf_wr_data[38] => itf_wr_data[38].IN1
itf_wr_data[39] => itf_wr_data[39].IN1
itf_wr_data[40] => itf_wr_data[40].IN1
itf_wr_data[41] => itf_wr_data[41].IN1
itf_wr_data[42] => itf_wr_data[42].IN1
itf_wr_data[43] => itf_wr_data[43].IN1
itf_wr_data[44] => itf_wr_data[44].IN1
itf_wr_data[45] => itf_wr_data[45].IN1
itf_wr_data[46] => itf_wr_data[46].IN1
itf_wr_data[47] => itf_wr_data[47].IN1
itf_wr_data[48] => itf_wr_data[48].IN1
itf_wr_data[49] => itf_wr_data[49].IN1
itf_wr_data[50] => itf_wr_data[50].IN1
itf_wr_data[51] => itf_wr_data[51].IN1
itf_wr_data[52] => itf_wr_data[52].IN1
itf_wr_data[53] => itf_wr_data[53].IN1
itf_wr_data[54] => itf_wr_data[54].IN1
itf_wr_data[55] => itf_wr_data[55].IN1
itf_wr_data[56] => itf_wr_data[56].IN1
itf_wr_data[57] => itf_wr_data[57].IN1
itf_wr_data[58] => itf_wr_data[58].IN1
itf_wr_data[59] => itf_wr_data[59].IN1
itf_wr_data[60] => itf_wr_data[60].IN1
itf_wr_data[61] => itf_wr_data[61].IN1
itf_wr_data[62] => itf_wr_data[62].IN1
itf_wr_data[63] => itf_wr_data[63].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_byte_en[4] => itf_wr_data_byte_en[4].IN1
itf_wr_data_byte_en[5] => itf_wr_data_byte_en[5].IN1
itf_wr_data_byte_en[6] => itf_wr_data_byte_en[6].IN1
itf_wr_data_byte_en[7] => itf_wr_data_byte_en[7].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[32] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[33] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[34] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[35] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[36] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[37] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[38] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[39] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[40] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[41] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[42] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[43] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[44] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[45] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[46] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[47] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[48] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[49] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[50] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[51] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[52] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[53] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[54] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[55] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[56] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[57] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[58] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[59] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[60] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[61] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[62] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[63] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
afi_rst_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rst_n
afi_rst_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cs_n
afi_cs_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cke
afi_cke[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_odt
afi_odt[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ras_n
afi_ras_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cas_n
afi_cas_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_we_n
afi_we_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[32] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[33] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[34] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[35] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[36] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[37] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[38] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[39] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[40] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[41] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[42] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[43] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[44] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[45] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[46] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[47] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[48] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[49] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[50] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[51] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[52] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[53] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[54] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[55] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[56] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[57] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[58] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[59] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[60] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[61] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[62] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[63] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en_full
afi_rrank[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_rrank[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_rrank[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_rrank[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_wrank[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_wrank[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_wrank[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_wrank[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
afi_rlat[0] => afi_rlat[0].IN1
afi_rlat[1] => afi_rlat[1].IN1
afi_rlat[2] => afi_rlat[2].IN1
afi_rlat[3] => afi_rlat[3].IN1
afi_rlat[4] => afi_rlat[4].IN1
afi_rlat[5] => afi_rlat[5].IN1
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cal_req
afi_init_req <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_init_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_mem_clk_disable
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ctl_long_idle
local_refresh_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_powerdn_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_self_rfsh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_deep_powerdn_ack
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => local_zqcal_chip[0].IN1
local_multicast => local_multicast.IN1
local_priority => local_priority.IN1
local_init_done <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_init_done
local_cal_success <= afi_cal_success.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= afi_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
ecc_interrupt <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.ecc_interrupt
csr_read_req => csr_read_req.IN1
csr_write_req => csr_write_req.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1
csr_rdata[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[30] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[31] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_rdata_valid <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata_valid
csr_waitrequest <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_waitrequest
tbp_empty <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.tbp_empty
cmd_gen_busy <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.sideband_in_refresh


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst
clk => clk.IN1
half_clk => ~NO_FANOUT~
reset_n => reset_n.IN1
itf_cmd_ready <= alt_mem_ddrx_controller:controller_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_address[24] => itf_cmd_address[24].IN1
itf_cmd_address[25] => itf_cmd_address[25].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_burstlen[2] => itf_cmd_burstlen[2].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_controller:controller_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data[32] => itf_wr_data[32].IN1
itf_wr_data[33] => itf_wr_data[33].IN1
itf_wr_data[34] => itf_wr_data[34].IN1
itf_wr_data[35] => itf_wr_data[35].IN1
itf_wr_data[36] => itf_wr_data[36].IN1
itf_wr_data[37] => itf_wr_data[37].IN1
itf_wr_data[38] => itf_wr_data[38].IN1
itf_wr_data[39] => itf_wr_data[39].IN1
itf_wr_data[40] => itf_wr_data[40].IN1
itf_wr_data[41] => itf_wr_data[41].IN1
itf_wr_data[42] => itf_wr_data[42].IN1
itf_wr_data[43] => itf_wr_data[43].IN1
itf_wr_data[44] => itf_wr_data[44].IN1
itf_wr_data[45] => itf_wr_data[45].IN1
itf_wr_data[46] => itf_wr_data[46].IN1
itf_wr_data[47] => itf_wr_data[47].IN1
itf_wr_data[48] => itf_wr_data[48].IN1
itf_wr_data[49] => itf_wr_data[49].IN1
itf_wr_data[50] => itf_wr_data[50].IN1
itf_wr_data[51] => itf_wr_data[51].IN1
itf_wr_data[52] => itf_wr_data[52].IN1
itf_wr_data[53] => itf_wr_data[53].IN1
itf_wr_data[54] => itf_wr_data[54].IN1
itf_wr_data[55] => itf_wr_data[55].IN1
itf_wr_data[56] => itf_wr_data[56].IN1
itf_wr_data[57] => itf_wr_data[57].IN1
itf_wr_data[58] => itf_wr_data[58].IN1
itf_wr_data[59] => itf_wr_data[59].IN1
itf_wr_data[60] => itf_wr_data[60].IN1
itf_wr_data[61] => itf_wr_data[61].IN1
itf_wr_data[62] => itf_wr_data[62].IN1
itf_wr_data[63] => itf_wr_data[63].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_byte_en[4] => itf_wr_data_byte_en[4].IN1
itf_wr_data_byte_en[5] => itf_wr_data_byte_en[5].IN1
itf_wr_data_byte_en[6] => itf_wr_data_byte_en[6].IN1
itf_wr_data_byte_en[7] => itf_wr_data_byte_en[7].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[32] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[33] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[34] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[35] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[36] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[37] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[38] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[39] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[40] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[41] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[42] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[43] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[44] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[45] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[46] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[47] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[48] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[49] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[50] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[51] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[52] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[53] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[54] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[55] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[56] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[57] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[58] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[59] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[60] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[61] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[62] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[63] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
afi_rst_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_rst_n
afi_rst_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cs_n
afi_cs_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller:controller_inst.afi_cke
afi_cke[1] <= alt_mem_ddrx_controller:controller_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller:controller_inst.afi_odt
afi_odt[1] <= alt_mem_ddrx_controller:controller_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[13] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[14] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[15] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[16] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[17] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[18] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[19] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[20] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[21] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[22] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[23] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[24] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[25] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[26] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[27] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[28] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[29] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[2] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[3] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[4] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[5] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_ras_n
afi_ras_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cas_n
afi_cas_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_we_n
afi_we_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[32] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[33] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[34] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[35] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[36] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[37] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[38] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[39] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[40] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[41] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[42] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[43] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[44] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[45] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[46] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[47] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[48] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[49] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[50] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[51] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[52] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[53] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[54] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[55] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[56] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[57] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[58] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[59] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[60] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[61] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[62] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[63] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[4] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[5] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[6] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[7] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[2] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[3] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[2] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[3] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
afi_rrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[1] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[2] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[3] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_wrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[1] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[2] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[3] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_rlat[5] => ~NO_FANOUT~
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller:controller_inst.ctl_cal_req
afi_init_req <= alt_mem_ddrx_controller:controller_inst.ctl_init_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller:controller_inst.ctl_mem_clk_disable
afi_cal_byte_lane_sel_n[0] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_cal_byte_lane_sel_n[1] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_long_idle
local_init_done <= alt_mem_ddrx_controller:controller_inst.local_init_done
local_refresh_ack <= alt_mem_ddrx_controller:controller_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller:controller_inst.local_self_rfsh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_deep_powerdn_ack
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_powerdn_req => ~NO_FANOUT~
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => local_zqcal_chip[0].IN1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
ecc_interrupt <= alt_mem_ddrx_controller:controller_inst.ecc_interrupt
csr_read_req => ~NO_FANOUT~
csr_write_req => ~NO_FANOUT~
csr_burst_count[0] => ~NO_FANOUT~
csr_beginbursttransfer => ~NO_FANOUT~
csr_addr[0] => ~NO_FANOUT~
csr_addr[1] => ~NO_FANOUT~
csr_addr[2] => ~NO_FANOUT~
csr_addr[3] => ~NO_FANOUT~
csr_addr[4] => ~NO_FANOUT~
csr_addr[5] => ~NO_FANOUT~
csr_addr[6] => ~NO_FANOUT~
csr_addr[7] => ~NO_FANOUT~
csr_wdata[0] => ~NO_FANOUT~
csr_wdata[1] => ~NO_FANOUT~
csr_wdata[2] => ~NO_FANOUT~
csr_wdata[3] => ~NO_FANOUT~
csr_wdata[4] => ~NO_FANOUT~
csr_wdata[5] => ~NO_FANOUT~
csr_wdata[6] => ~NO_FANOUT~
csr_wdata[7] => ~NO_FANOUT~
csr_wdata[8] => ~NO_FANOUT~
csr_wdata[9] => ~NO_FANOUT~
csr_wdata[10] => ~NO_FANOUT~
csr_wdata[11] => ~NO_FANOUT~
csr_wdata[12] => ~NO_FANOUT~
csr_wdata[13] => ~NO_FANOUT~
csr_wdata[14] => ~NO_FANOUT~
csr_wdata[15] => ~NO_FANOUT~
csr_wdata[16] => ~NO_FANOUT~
csr_wdata[17] => ~NO_FANOUT~
csr_wdata[18] => ~NO_FANOUT~
csr_wdata[19] => ~NO_FANOUT~
csr_wdata[20] => ~NO_FANOUT~
csr_wdata[21] => ~NO_FANOUT~
csr_wdata[22] => ~NO_FANOUT~
csr_wdata[23] => ~NO_FANOUT~
csr_wdata[24] => ~NO_FANOUT~
csr_wdata[25] => ~NO_FANOUT~
csr_wdata[26] => ~NO_FANOUT~
csr_wdata[27] => ~NO_FANOUT~
csr_wdata[28] => ~NO_FANOUT~
csr_wdata[29] => ~NO_FANOUT~
csr_wdata[30] => ~NO_FANOUT~
csr_wdata[31] => ~NO_FANOUT~
csr_rdata[0] <= <GND>
csr_rdata[1] <= <GND>
csr_rdata[2] <= <GND>
csr_rdata[3] <= <GND>
csr_rdata[4] <= <GND>
csr_rdata[5] <= <GND>
csr_rdata[6] <= <GND>
csr_rdata[7] <= <GND>
csr_rdata[8] <= <GND>
csr_rdata[9] <= <GND>
csr_rdata[10] <= <GND>
csr_rdata[11] <= <GND>
csr_rdata[12] <= <GND>
csr_rdata[13] <= <GND>
csr_rdata[14] <= <GND>
csr_rdata[15] <= <GND>
csr_rdata[16] <= <GND>
csr_rdata[17] <= <GND>
csr_rdata[18] <= <GND>
csr_rdata[19] <= <GND>
csr_rdata[20] <= <GND>
csr_rdata[21] <= <GND>
csr_rdata[22] <= <GND>
csr_rdata[23] <= <GND>
csr_rdata[24] <= <GND>
csr_rdata[25] <= <GND>
csr_rdata[26] <= <GND>
csr_rdata[27] <= <GND>
csr_rdata[28] <= <GND>
csr_rdata[29] <= <GND>
csr_rdata[30] <= <GND>
csr_rdata[31] <= <GND>
csr_be[0] => ~NO_FANOUT~
csr_be[1] => ~NO_FANOUT~
csr_be[2] => ~NO_FANOUT~
csr_be[3] => ~NO_FANOUT~
csr_rdata_valid <= <GND>
csr_waitrequest <= <GND>
tbp_empty <= alt_mem_ddrx_controller:controller_inst.tbp_empty
cmd_gen_busy <= alt_mem_ddrx_controller:controller_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_controller:controller_inst.sideband_in_refresh


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst
ctl_clk => ctl_clk.IN12
ctl_reset_n => ctl_reset_n.IN12
itf_cmd_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_address[24] => itf_cmd_address[24].IN1
itf_cmd_address[25] => itf_cmd_address[25].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_burstlen[2] => itf_cmd_burstlen[2].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data[32] => itf_wr_data[32].IN1
itf_wr_data[33] => itf_wr_data[33].IN1
itf_wr_data[34] => itf_wr_data[34].IN1
itf_wr_data[35] => itf_wr_data[35].IN1
itf_wr_data[36] => itf_wr_data[36].IN1
itf_wr_data[37] => itf_wr_data[37].IN1
itf_wr_data[38] => itf_wr_data[38].IN1
itf_wr_data[39] => itf_wr_data[39].IN1
itf_wr_data[40] => itf_wr_data[40].IN1
itf_wr_data[41] => itf_wr_data[41].IN1
itf_wr_data[42] => itf_wr_data[42].IN1
itf_wr_data[43] => itf_wr_data[43].IN1
itf_wr_data[44] => itf_wr_data[44].IN1
itf_wr_data[45] => itf_wr_data[45].IN1
itf_wr_data[46] => itf_wr_data[46].IN1
itf_wr_data[47] => itf_wr_data[47].IN1
itf_wr_data[48] => itf_wr_data[48].IN1
itf_wr_data[49] => itf_wr_data[49].IN1
itf_wr_data[50] => itf_wr_data[50].IN1
itf_wr_data[51] => itf_wr_data[51].IN1
itf_wr_data[52] => itf_wr_data[52].IN1
itf_wr_data[53] => itf_wr_data[53].IN1
itf_wr_data[54] => itf_wr_data[54].IN1
itf_wr_data[55] => itf_wr_data[55].IN1
itf_wr_data[56] => itf_wr_data[56].IN1
itf_wr_data[57] => itf_wr_data[57].IN1
itf_wr_data[58] => itf_wr_data[58].IN1
itf_wr_data[59] => itf_wr_data[59].IN1
itf_wr_data[60] => itf_wr_data[60].IN1
itf_wr_data[61] => itf_wr_data[61].IN1
itf_wr_data[62] => itf_wr_data[62].IN1
itf_wr_data[63] => itf_wr_data[63].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_byte_en[4] => itf_wr_data_byte_en[4].IN1
itf_wr_data_byte_en[5] => itf_wr_data_byte_en[5].IN1
itf_wr_data_byte_en[6] => itf_wr_data_byte_en[6].IN1
itf_wr_data_byte_en[7] => itf_wr_data_byte_en[7].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[32] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[33] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[34] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[35] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[36] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[37] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[38] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[39] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[40] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[41] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[42] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[43] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[44] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[45] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[46] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[47] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[48] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[49] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[50] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[51] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[52] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[53] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[54] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[55] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[56] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[57] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[58] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[59] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[60] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[61] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[62] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[63] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id_early[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early_valid
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => ~NO_FANOUT~
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_refresh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_refresh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_input_if:input_if_inst.local_deep_powerdn_ack
local_power_down_ack <= alt_mem_ddrx_input_if:input_if_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_self_rfsh_ack
local_init_done <= alt_mem_ddrx_input_if:input_if_inst.local_init_done
afi_rst_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_rst_n
afi_rst_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_rst_n
afi_ba[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[2] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[3] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[4] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[5] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_addr[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[13] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[14] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[15] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[16] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[17] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[18] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[19] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[20] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[21] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[22] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[23] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[24] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[25] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[26] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[27] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[28] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[29] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_cke[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cke
afi_cke[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cke
afi_cs_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cs_n
afi_cs_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cs_n
afi_ras_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ras_n
afi_ras_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cas_n
afi_cas_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_we_n
afi_we_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_we_n
afi_odt[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_odt
afi_odt[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_odt
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_dqs_burst[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dm[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[4] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[5] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[6] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[7] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_wdata[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[32] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[33] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[34] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[35] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[36] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[37] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[38] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[39] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[40] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[41] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[42] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[43] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[44] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[45] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[46] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[47] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[48] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[49] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[50] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[51] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[52] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[53] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[54] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[55] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[56] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[57] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[58] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[59] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[60] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[61] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[62] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[63] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata_valid[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_rdata_en[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en_full[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rrank[0] <= <GND>
afi_rrank[1] <= <GND>
afi_rrank[2] <= <GND>
afi_rrank[3] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[1] <= <GND>
afi_wrank[2] <= <GND>
afi_wrank[3] <= <GND>
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
ctl_cal_success => ctl_cal_success.IN2
ctl_cal_fail => sts_cal_fail.DATAIN
ctl_cal_req <= comb.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= alt_mem_ddrx_sideband:sideband_inst.ctl_init_req
ctl_mem_clk_disable[0] <= alt_mem_ddrx_sideband:sideband_inst.ctl_mem_clk_disable
ctl_cal_byte_lane_sel_n[0] <= <GND>
ctl_cal_byte_lane_sel_n[1] <= <GND>
cfg_type[0] => cfg_type[0].IN6
cfg_type[1] => cfg_type[1].IN6
cfg_type[2] => cfg_type[2].IN6
cfg_interface_width[0] => cfg_interface_width[0].IN2
cfg_interface_width[1] => cfg_interface_width[1].IN2
cfg_interface_width[2] => cfg_interface_width[2].IN2
cfg_interface_width[3] => cfg_interface_width[3].IN2
cfg_interface_width[4] => cfg_interface_width[4].IN2
cfg_interface_width[5] => cfg_interface_width[5].IN2
cfg_interface_width[6] => cfg_interface_width[6].IN2
cfg_interface_width[7] => cfg_interface_width[7].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN7
cfg_burst_length[1] => cfg_burst_length[1].IN7
cfg_burst_length[2] => cfg_burst_length[2].IN7
cfg_burst_length[3] => cfg_burst_length[3].IN7
cfg_burst_length[4] => cfg_burst_length[4].IN7
cfg_device_width[0] => ~NO_FANOUT~
cfg_device_width[1] => ~NO_FANOUT~
cfg_device_width[2] => ~NO_FANOUT~
cfg_device_width[3] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd[0].IN1
cfg_output_regd[1] => cfg_output_regd[1].IN1
cfg_addr_order[0] => cfg_addr_order[0].IN2
cfg_addr_order[1] => cfg_addr_order[1].IN2
cfg_col_addr_width[0] => cfg_col_addr_width[0].IN2
cfg_col_addr_width[1] => cfg_col_addr_width[1].IN2
cfg_col_addr_width[2] => cfg_col_addr_width[2].IN2
cfg_col_addr_width[3] => cfg_col_addr_width[3].IN2
cfg_col_addr_width[4] => cfg_col_addr_width[4].IN2
cfg_row_addr_width[0] => cfg_row_addr_width[0].IN2
cfg_row_addr_width[1] => cfg_row_addr_width[1].IN2
cfg_row_addr_width[2] => cfg_row_addr_width[2].IN2
cfg_row_addr_width[3] => cfg_row_addr_width[3].IN2
cfg_row_addr_width[4] => cfg_row_addr_width[4].IN2
cfg_bank_addr_width[0] => cfg_bank_addr_width[0].IN2
cfg_bank_addr_width[1] => cfg_bank_addr_width[1].IN2
cfg_bank_addr_width[2] => cfg_bank_addr_width[2].IN2
cfg_cs_addr_width[0] => cfg_cs_addr_width[0].IN3
cfg_cs_addr_width[1] => cfg_cs_addr_width[1].IN3
cfg_cs_addr_width[2] => cfg_cs_addr_width[2].IN3
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_tcl[0] => cfg_tcl[0].IN3
cfg_tcl[1] => cfg_tcl[1].IN3
cfg_tcl[2] => cfg_tcl[2].IN3
cfg_tcl[3] => cfg_tcl[3].IN3
cfg_trrd[0] => cfg_trrd[0].IN1
cfg_trrd[1] => cfg_trrd[1].IN1
cfg_trrd[2] => cfg_trrd[2].IN1
cfg_trrd[3] => cfg_trrd[3].IN1
cfg_tfaw[0] => cfg_tfaw[0].IN1
cfg_tfaw[1] => cfg_tfaw[1].IN1
cfg_tfaw[2] => cfg_tfaw[2].IN1
cfg_tfaw[3] => cfg_tfaw[3].IN1
cfg_tfaw[4] => cfg_tfaw[4].IN1
cfg_tfaw[5] => cfg_tfaw[5].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_trfc[8] => cfg_trfc[8].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trcd[0] => cfg_trcd[0].IN1
cfg_trcd[1] => cfg_trcd[1].IN1
cfg_trcd[2] => cfg_trcd[2].IN1
cfg_trcd[3] => cfg_trcd[3].IN1
cfg_trp[0] => cfg_trp[0].IN1
cfg_trp[1] => cfg_trp[1].IN1
cfg_trp[2] => cfg_trp[2].IN1
cfg_trp[3] => cfg_trp[3].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twtr[0] => cfg_twtr[0].IN1
cfg_twtr[1] => cfg_twtr[1].IN1
cfg_twtr[2] => cfg_twtr[2].IN1
cfg_twtr[3] => cfg_twtr[3].IN1
cfg_trtp[0] => cfg_trtp[0].IN1
cfg_trtp[1] => cfg_trtp[1].IN1
cfg_trtp[2] => cfg_trtp[2].IN1
cfg_trtp[3] => cfg_trtp[3].IN1
cfg_tras[0] => cfg_tras[0].IN1
cfg_tras[1] => cfg_tras[1].IN1
cfg_tras[2] => cfg_tras[2].IN1
cfg_tras[3] => cfg_tras[3].IN1
cfg_tras[4] => cfg_tras[4].IN1
cfg_tras[5] => cfg_tras[5].IN1
cfg_trc[0] => cfg_trc[0].IN1
cfg_trc[1] => cfg_trc[1].IN1
cfg_trc[2] => cfg_trc[2].IN1
cfg_trc[3] => cfg_trc[3].IN1
cfg_trc[4] => cfg_trc[4].IN1
cfg_trc[5] => cfg_trc[5].IN1
cfg_tccd[0] => cfg_tccd[0].IN2
cfg_tccd[1] => cfg_tccd[1].IN2
cfg_tccd[2] => cfg_tccd[2].IN2
cfg_tccd[3] => cfg_tccd[3].IN2
cfg_auto_pd_cycles[0] => cfg_auto_pd_cycles[0].IN1
cfg_auto_pd_cycles[1] => cfg_auto_pd_cycles[1].IN1
cfg_auto_pd_cycles[2] => cfg_auto_pd_cycles[2].IN1
cfg_auto_pd_cycles[3] => cfg_auto_pd_cycles[3].IN1
cfg_auto_pd_cycles[4] => cfg_auto_pd_cycles[4].IN1
cfg_auto_pd_cycles[5] => cfg_auto_pd_cycles[5].IN1
cfg_auto_pd_cycles[6] => cfg_auto_pd_cycles[6].IN1
cfg_auto_pd_cycles[7] => cfg_auto_pd_cycles[7].IN1
cfg_auto_pd_cycles[8] => cfg_auto_pd_cycles[8].IN1
cfg_auto_pd_cycles[9] => cfg_auto_pd_cycles[9].IN1
cfg_auto_pd_cycles[10] => cfg_auto_pd_cycles[10].IN1
cfg_auto_pd_cycles[11] => cfg_auto_pd_cycles[11].IN1
cfg_auto_pd_cycles[12] => cfg_auto_pd_cycles[12].IN1
cfg_auto_pd_cycles[13] => cfg_auto_pd_cycles[13].IN1
cfg_auto_pd_cycles[14] => cfg_auto_pd_cycles[14].IN1
cfg_auto_pd_cycles[15] => cfg_auto_pd_cycles[15].IN1
cfg_self_rfsh_exit_cycles[0] => cfg_self_rfsh_exit_cycles[0].IN1
cfg_self_rfsh_exit_cycles[1] => cfg_self_rfsh_exit_cycles[1].IN1
cfg_self_rfsh_exit_cycles[2] => cfg_self_rfsh_exit_cycles[2].IN1
cfg_self_rfsh_exit_cycles[3] => cfg_self_rfsh_exit_cycles[3].IN1
cfg_self_rfsh_exit_cycles[4] => cfg_self_rfsh_exit_cycles[4].IN1
cfg_self_rfsh_exit_cycles[5] => cfg_self_rfsh_exit_cycles[5].IN1
cfg_self_rfsh_exit_cycles[6] => cfg_self_rfsh_exit_cycles[6].IN1
cfg_self_rfsh_exit_cycles[7] => cfg_self_rfsh_exit_cycles[7].IN1
cfg_self_rfsh_exit_cycles[8] => cfg_self_rfsh_exit_cycles[8].IN1
cfg_self_rfsh_exit_cycles[9] => cfg_self_rfsh_exit_cycles[9].IN1
cfg_pdn_exit_cycles[0] => cfg_pdn_exit_cycles[0].IN1
cfg_pdn_exit_cycles[1] => cfg_pdn_exit_cycles[1].IN1
cfg_pdn_exit_cycles[2] => cfg_pdn_exit_cycles[2].IN1
cfg_pdn_exit_cycles[3] => cfg_pdn_exit_cycles[3].IN1
cfg_power_saving_exit_cycles[0] => cfg_power_saving_exit_cycles[0].IN1
cfg_power_saving_exit_cycles[1] => cfg_power_saving_exit_cycles[1].IN1
cfg_power_saving_exit_cycles[2] => cfg_power_saving_exit_cycles[2].IN1
cfg_power_saving_exit_cycles[3] => cfg_power_saving_exit_cycles[3].IN1
cfg_mem_clk_entry_cycles[0] => cfg_mem_clk_entry_cycles[0].IN1
cfg_mem_clk_entry_cycles[1] => cfg_mem_clk_entry_cycles[1].IN1
cfg_mem_clk_entry_cycles[2] => cfg_mem_clk_entry_cycles[2].IN1
cfg_mem_clk_entry_cycles[3] => cfg_mem_clk_entry_cycles[3].IN1
cfg_mem_clk_entry_cycles[4] => cfg_mem_clk_entry_cycles[4].IN1
cfg_mem_clk_entry_cycles[5] => cfg_mem_clk_entry_cycles[5].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_extra_ctl_clk_act_to_rdwr[0] => cfg_extra_ctl_clk_act_to_rdwr[0].IN1
cfg_extra_ctl_clk_act_to_pch[0] => cfg_extra_ctl_clk_act_to_pch[0].IN1
cfg_extra_ctl_clk_act_to_act[0] => cfg_extra_ctl_clk_act_to_act[0].IN1
cfg_extra_ctl_clk_rd_to_rd[0] => cfg_extra_ctl_clk_rd_to_rd[0].IN1
cfg_extra_ctl_clk_rd_to_rd[1] => cfg_extra_ctl_clk_rd_to_rd[1].IN1
cfg_extra_ctl_clk_rd_to_rd[2] => cfg_extra_ctl_clk_rd_to_rd[2].IN1
cfg_extra_ctl_clk_rd_to_rd[3] => cfg_extra_ctl_clk_rd_to_rd[3].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_wr[0] => cfg_extra_ctl_clk_rd_to_wr[0].IN1
cfg_extra_ctl_clk_rd_to_wr[1] => cfg_extra_ctl_clk_rd_to_wr[1].IN1
cfg_extra_ctl_clk_rd_to_wr[2] => cfg_extra_ctl_clk_rd_to_wr[2].IN1
cfg_extra_ctl_clk_rd_to_wr[3] => cfg_extra_ctl_clk_rd_to_wr[3].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[0] => cfg_extra_ctl_clk_rd_to_wr_bc[0].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[1] => cfg_extra_ctl_clk_rd_to_wr_bc[1].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[2] => cfg_extra_ctl_clk_rd_to_wr_bc[2].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[3] => cfg_extra_ctl_clk_rd_to_wr_bc[3].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_pch[0] => cfg_extra_ctl_clk_rd_to_pch[0].IN1
cfg_extra_ctl_clk_rd_to_pch[1] => cfg_extra_ctl_clk_rd_to_pch[1].IN1
cfg_extra_ctl_clk_rd_to_pch[2] => cfg_extra_ctl_clk_rd_to_pch[2].IN1
cfg_extra_ctl_clk_rd_to_pch[3] => cfg_extra_ctl_clk_rd_to_pch[3].IN1
cfg_extra_ctl_clk_rd_ap_to_valid[0] => cfg_extra_ctl_clk_rd_ap_to_valid[0].IN1
cfg_extra_ctl_clk_wr_to_wr[0] => cfg_extra_ctl_clk_wr_to_wr[0].IN1
cfg_extra_ctl_clk_wr_to_wr[1] => cfg_extra_ctl_clk_wr_to_wr[1].IN1
cfg_extra_ctl_clk_wr_to_wr[2] => cfg_extra_ctl_clk_wr_to_wr[2].IN1
cfg_extra_ctl_clk_wr_to_wr[3] => cfg_extra_ctl_clk_wr_to_wr[3].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_rd[0] => cfg_extra_ctl_clk_wr_to_rd[0].IN1
cfg_extra_ctl_clk_wr_to_rd[1] => cfg_extra_ctl_clk_wr_to_rd[1].IN1
cfg_extra_ctl_clk_wr_to_rd[2] => cfg_extra_ctl_clk_wr_to_rd[2].IN1
cfg_extra_ctl_clk_wr_to_rd[3] => cfg_extra_ctl_clk_wr_to_rd[3].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[0] => cfg_extra_ctl_clk_wr_to_rd_bc[0].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[1] => cfg_extra_ctl_clk_wr_to_rd_bc[1].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[2] => cfg_extra_ctl_clk_wr_to_rd_bc[2].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[3] => cfg_extra_ctl_clk_wr_to_rd_bc[3].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_pch[0] => cfg_extra_ctl_clk_wr_to_pch[0].IN1
cfg_extra_ctl_clk_wr_ap_to_valid[0] => cfg_extra_ctl_clk_wr_ap_to_valid[0].IN1
cfg_extra_ctl_clk_pch_to_valid[0] => cfg_extra_ctl_clk_pch_to_valid[0].IN1
cfg_extra_ctl_clk_pch_all_to_valid[0] => cfg_extra_ctl_clk_pch_all_to_valid[0].IN1
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => cfg_extra_ctl_clk_act_to_act_diff_bank[0].IN1
cfg_extra_ctl_clk_four_act_to_act[0] => cfg_extra_ctl_clk_four_act_to_act[0].IN1
cfg_extra_ctl_clk_arf_to_valid[0] => cfg_extra_ctl_clk_arf_to_valid[0].IN1
cfg_extra_ctl_clk_pdn_to_valid[0] => cfg_extra_ctl_clk_pdn_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_valid[0] => cfg_extra_ctl_clk_srf_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_zq_cal[0] => cfg_extra_ctl_clk_srf_to_zq_cal[0].IN1
cfg_extra_ctl_clk_arf_period[0] => cfg_extra_ctl_clk_arf_period[0].IN1
cfg_extra_ctl_clk_pdn_period[0] => cfg_extra_ctl_clk_pdn_period[0].IN1
cfg_reorder_data[0] => cfg_reorder_data[0].IN1
cfg_starve_limit[0] => cfg_starve_limit[0].IN1
cfg_starve_limit[1] => cfg_starve_limit[1].IN1
cfg_starve_limit[2] => cfg_starve_limit[2].IN1
cfg_starve_limit[3] => cfg_starve_limit[3].IN1
cfg_starve_limit[4] => cfg_starve_limit[4].IN1
cfg_starve_limit[5] => cfg_starve_limit[5].IN1
cfg_user_rfsh[0] => cfg_user_rfsh[0].IN1
cfg_regdimm_enable[0] => cfg_regdimm_enable[0].IN1
cfg_enable_burst_interrupt[0] => cfg_enable_burst_interrupt[0].IN1
cfg_enable_burst_terminate[0] => cfg_enable_burst_terminate[0].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN6
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN2
cfg_enable_ecc_code_overwrites[0] => cfg_enable_ecc_code_overwrites[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN4
cfg_gen_sbe[0] => cfg_gen_sbe[0].IN1
cfg_gen_dbe[0] => cfg_gen_dbe[0].IN1
cfg_enable_intr[0] => cfg_enable_intr[0].IN1
cfg_mask_sbe_intr[0] => cfg_mask_sbe_intr[0].IN1
cfg_mask_dbe_intr[0] => cfg_mask_dbe_intr[0].IN1
cfg_mask_corr_dropped_intr[0] => cfg_mask_corr_dropped_intr[0].IN1
cfg_clr_intr[0] => cfg_clr_intr[0].IN1
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN1
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN1
ecc_interrupt <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.ecc_interrupt
sts_sbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_error
sts_dbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_error
sts_corr_dropped[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped
sts_sbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_dbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_corr_dropped_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_err_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[23] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[24] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[25] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_corr_dropped_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[23] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[24] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[25] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
cfg_cal_req => comb.IN1
sts_cal_fail <= ctl_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
sts_cal_success <= ctl_cal_success.DB_MAX_OUTPUT_PORT_TYPE
cfg_enable_dqs_tracking => cfg_enable_dqs_tracking.IN1
afi_ctl_refresh_done[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_long_idle
tbp_empty <= tbp_empty.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= alt_mem_ddrx_cmd_gen:cmd_gen_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_sideband:sideband_inst.sideband_in_refresh


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst
itf_cmd_ready <= itf_cmd_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_valid => cmd_read.IN0
itf_cmd_valid => cmd_write.IN0
itf_cmd_valid => cmd_valid.IN0
itf_cmd => cmd_write.IN1
itf_cmd => cmd_read.IN1
itf_cmd_address[0] => cmd_address[0].DATAIN
itf_cmd_address[1] => cmd_address[1].DATAIN
itf_cmd_address[2] => cmd_address[2].DATAIN
itf_cmd_address[3] => cmd_address[3].DATAIN
itf_cmd_address[4] => cmd_address[4].DATAIN
itf_cmd_address[5] => cmd_address[5].DATAIN
itf_cmd_address[6] => cmd_address[6].DATAIN
itf_cmd_address[7] => cmd_address[7].DATAIN
itf_cmd_address[8] => cmd_address[8].DATAIN
itf_cmd_address[9] => cmd_address[9].DATAIN
itf_cmd_address[10] => cmd_address[10].DATAIN
itf_cmd_address[11] => cmd_address[11].DATAIN
itf_cmd_address[12] => cmd_address[12].DATAIN
itf_cmd_address[13] => cmd_address[13].DATAIN
itf_cmd_address[14] => cmd_address[14].DATAIN
itf_cmd_address[15] => cmd_address[15].DATAIN
itf_cmd_address[16] => cmd_address[16].DATAIN
itf_cmd_address[17] => cmd_address[17].DATAIN
itf_cmd_address[18] => cmd_address[18].DATAIN
itf_cmd_address[19] => cmd_address[19].DATAIN
itf_cmd_address[20] => cmd_address[20].DATAIN
itf_cmd_address[21] => cmd_address[21].DATAIN
itf_cmd_address[22] => cmd_address[22].DATAIN
itf_cmd_address[23] => cmd_address[23].DATAIN
itf_cmd_address[24] => cmd_address[24].DATAIN
itf_cmd_address[25] => cmd_address[25].DATAIN
itf_cmd_burstlen[0] => cmd_size[0].DATAIN
itf_cmd_burstlen[1] => cmd_size[1].DATAIN
itf_cmd_burstlen[2] => cmd_size[2].DATAIN
itf_cmd_id[0] => cmd_id[0].DATAIN
itf_cmd_id[1] => cmd_id[1].DATAIN
itf_cmd_id[2] => cmd_id[2].DATAIN
itf_cmd_id[3] => cmd_id[3].DATAIN
itf_cmd_id[4] => cmd_id[4].DATAIN
itf_cmd_id[5] => cmd_id[5].DATAIN
itf_cmd_id[6] => cmd_id[6].DATAIN
itf_cmd_id[7] => cmd_id[7].DATAIN
itf_cmd_priority => cmd_priority.DATAIN
itf_cmd_autopercharge => cmd_autoprecharge.DATAIN
itf_cmd_multicast => cmd_multicast.DATAIN
itf_wr_data_ready <= itf_wr_data_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_valid => write_data_valid.DATAIN
itf_wr_data[0] => write_data[0].DATAIN
itf_wr_data[1] => write_data[1].DATAIN
itf_wr_data[2] => write_data[2].DATAIN
itf_wr_data[3] => write_data[3].DATAIN
itf_wr_data[4] => write_data[4].DATAIN
itf_wr_data[5] => write_data[5].DATAIN
itf_wr_data[6] => write_data[6].DATAIN
itf_wr_data[7] => write_data[7].DATAIN
itf_wr_data[8] => write_data[8].DATAIN
itf_wr_data[9] => write_data[9].DATAIN
itf_wr_data[10] => write_data[10].DATAIN
itf_wr_data[11] => write_data[11].DATAIN
itf_wr_data[12] => write_data[12].DATAIN
itf_wr_data[13] => write_data[13].DATAIN
itf_wr_data[14] => write_data[14].DATAIN
itf_wr_data[15] => write_data[15].DATAIN
itf_wr_data[16] => write_data[16].DATAIN
itf_wr_data[17] => write_data[17].DATAIN
itf_wr_data[18] => write_data[18].DATAIN
itf_wr_data[19] => write_data[19].DATAIN
itf_wr_data[20] => write_data[20].DATAIN
itf_wr_data[21] => write_data[21].DATAIN
itf_wr_data[22] => write_data[22].DATAIN
itf_wr_data[23] => write_data[23].DATAIN
itf_wr_data[24] => write_data[24].DATAIN
itf_wr_data[25] => write_data[25].DATAIN
itf_wr_data[26] => write_data[26].DATAIN
itf_wr_data[27] => write_data[27].DATAIN
itf_wr_data[28] => write_data[28].DATAIN
itf_wr_data[29] => write_data[29].DATAIN
itf_wr_data[30] => write_data[30].DATAIN
itf_wr_data[31] => write_data[31].DATAIN
itf_wr_data[32] => write_data[32].DATAIN
itf_wr_data[33] => write_data[33].DATAIN
itf_wr_data[34] => write_data[34].DATAIN
itf_wr_data[35] => write_data[35].DATAIN
itf_wr_data[36] => write_data[36].DATAIN
itf_wr_data[37] => write_data[37].DATAIN
itf_wr_data[38] => write_data[38].DATAIN
itf_wr_data[39] => write_data[39].DATAIN
itf_wr_data[40] => write_data[40].DATAIN
itf_wr_data[41] => write_data[41].DATAIN
itf_wr_data[42] => write_data[42].DATAIN
itf_wr_data[43] => write_data[43].DATAIN
itf_wr_data[44] => write_data[44].DATAIN
itf_wr_data[45] => write_data[45].DATAIN
itf_wr_data[46] => write_data[46].DATAIN
itf_wr_data[47] => write_data[47].DATAIN
itf_wr_data[48] => write_data[48].DATAIN
itf_wr_data[49] => write_data[49].DATAIN
itf_wr_data[50] => write_data[50].DATAIN
itf_wr_data[51] => write_data[51].DATAIN
itf_wr_data[52] => write_data[52].DATAIN
itf_wr_data[53] => write_data[53].DATAIN
itf_wr_data[54] => write_data[54].DATAIN
itf_wr_data[55] => write_data[55].DATAIN
itf_wr_data[56] => write_data[56].DATAIN
itf_wr_data[57] => write_data[57].DATAIN
itf_wr_data[58] => write_data[58].DATAIN
itf_wr_data[59] => write_data[59].DATAIN
itf_wr_data[60] => write_data[60].DATAIN
itf_wr_data[61] => write_data[61].DATAIN
itf_wr_data[62] => write_data[62].DATAIN
itf_wr_data[63] => write_data[63].DATAIN
itf_wr_data_byte_en[0] => byte_en[0].DATAIN
itf_wr_data_byte_en[1] => byte_en[1].DATAIN
itf_wr_data_byte_en[2] => byte_en[2].DATAIN
itf_wr_data_byte_en[3] => byte_en[3].DATAIN
itf_wr_data_byte_en[4] => byte_en[4].DATAIN
itf_wr_data_byte_en[5] => byte_en[5].DATAIN
itf_wr_data_byte_en[6] => byte_en[6].DATAIN
itf_wr_data_byte_en[7] => byte_en[7].DATAIN
itf_wr_data_begin => ~NO_FANOUT~
itf_wr_data_last => ~NO_FANOUT~
itf_wr_data_id[0] => write_data_id[0].DATAIN
itf_wr_data_id[1] => write_data_id[1].DATAIN
itf_wr_data_id[2] => write_data_id[2].DATAIN
itf_wr_data_id[3] => write_data_id[3].DATAIN
itf_wr_data_id[4] => write_data_id[4].DATAIN
itf_wr_data_id[5] => write_data_id[5].DATAIN
itf_wr_data_id[6] => write_data_id[6].DATAIN
itf_wr_data_id[7] => write_data_id[7].DATAIN
itf_rd_data_ready => ~NO_FANOUT~
itf_rd_data_valid <= read_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[12] <= read_data[12].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[13] <= read_data[13].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[14] <= read_data[14].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[15] <= read_data[15].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[16] <= read_data[16].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[17] <= read_data[17].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[18] <= read_data[18].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[19] <= read_data[19].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[20] <= read_data[20].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[21] <= read_data[21].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[22] <= read_data[22].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[23] <= read_data[23].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[24] <= read_data[24].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[25] <= read_data[25].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[26] <= read_data[26].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[27] <= read_data[27].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[28] <= read_data[28].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[29] <= read_data[29].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[30] <= read_data[30].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[31] <= read_data[31].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[32] <= read_data[32].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[33] <= read_data[33].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[34] <= read_data[34].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[35] <= read_data[35].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[36] <= read_data[36].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[37] <= read_data[37].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[38] <= read_data[38].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[39] <= read_data[39].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[40] <= read_data[40].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[41] <= read_data[41].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[42] <= read_data[42].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[43] <= read_data[43].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[44] <= read_data[44].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[45] <= read_data[45].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[46] <= read_data[46].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[47] <= read_data[47].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[48] <= read_data[48].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[49] <= read_data[49].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[50] <= read_data[50].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[51] <= read_data[51].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[52] <= read_data[52].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[53] <= read_data[53].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[54] <= read_data[54].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[55] <= read_data[55].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[56] <= read_data[56].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[57] <= read_data[57].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[58] <= read_data[58].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[59] <= read_data[59].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[60] <= read_data[60].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[61] <= read_data[61].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[62] <= read_data[62].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[63] <= read_data[63].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_error <= read_data_error.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_begin <= read_data_begin.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_last <= read_data_last.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[0] <= read_data_localid[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[1] <= read_data_localid[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[2] <= read_data_localid[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[3] <= read_data_localid[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[4] <= read_data_localid[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[5] <= read_data_localid[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[6] <= read_data_localid[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[7] <= read_data_localid[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[0] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[1] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[2] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[3] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[4] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[5] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[6] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[7] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early_valid <= itf_rd_data_id_early_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full => itf_cmd_ready.IN0
cmd_valid <= cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_address[0] <= itf_cmd_address[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[1] <= itf_cmd_address[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[2] <= itf_cmd_address[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[3] <= itf_cmd_address[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[4] <= itf_cmd_address[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[5] <= itf_cmd_address[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[6] <= itf_cmd_address[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[7] <= itf_cmd_address[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[8] <= itf_cmd_address[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[9] <= itf_cmd_address[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[10] <= itf_cmd_address[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[11] <= itf_cmd_address[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[12] <= itf_cmd_address[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[13] <= itf_cmd_address[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[14] <= itf_cmd_address[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[15] <= itf_cmd_address[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[16] <= itf_cmd_address[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[17] <= itf_cmd_address[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[18] <= itf_cmd_address[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[19] <= itf_cmd_address[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[20] <= itf_cmd_address[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[21] <= itf_cmd_address[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[22] <= itf_cmd_address[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[23] <= itf_cmd_address[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[24] <= itf_cmd_address[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[25] <= itf_cmd_address[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_write <= cmd_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_read <= cmd_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_multicast <= itf_cmd_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_size[0] <= itf_cmd_burstlen[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_size[1] <= itf_cmd_burstlen[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_size[2] <= itf_cmd_burstlen[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_priority <= itf_cmd_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_autoprecharge <= itf_cmd_autopercharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_id[0] <= itf_cmd_id[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[1] <= itf_cmd_id[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[2] <= itf_cmd_id[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[3] <= itf_cmd_id[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[4] <= itf_cmd_id[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[5] <= itf_cmd_id[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[6] <= itf_cmd_id[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[7] <= itf_cmd_id[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data_mem_full => itf_wr_data_ready.IN0
write_data_id[0] <= itf_wr_data_id[0].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[1] <= itf_wr_data_id[1].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[2] <= itf_wr_data_id[2].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[3] <= itf_wr_data_id[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[4] <= itf_wr_data_id[4].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[5] <= itf_wr_data_id[5].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[6] <= itf_wr_data_id[6].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[7] <= itf_wr_data_id[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= itf_wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= itf_wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= itf_wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= itf_wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= itf_wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= itf_wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= itf_wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= itf_wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= itf_wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= itf_wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= itf_wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= itf_wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= itf_wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= itf_wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= itf_wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= itf_wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
write_data[16] <= itf_wr_data[16].DB_MAX_OUTPUT_PORT_TYPE
write_data[17] <= itf_wr_data[17].DB_MAX_OUTPUT_PORT_TYPE
write_data[18] <= itf_wr_data[18].DB_MAX_OUTPUT_PORT_TYPE
write_data[19] <= itf_wr_data[19].DB_MAX_OUTPUT_PORT_TYPE
write_data[20] <= itf_wr_data[20].DB_MAX_OUTPUT_PORT_TYPE
write_data[21] <= itf_wr_data[21].DB_MAX_OUTPUT_PORT_TYPE
write_data[22] <= itf_wr_data[22].DB_MAX_OUTPUT_PORT_TYPE
write_data[23] <= itf_wr_data[23].DB_MAX_OUTPUT_PORT_TYPE
write_data[24] <= itf_wr_data[24].DB_MAX_OUTPUT_PORT_TYPE
write_data[25] <= itf_wr_data[25].DB_MAX_OUTPUT_PORT_TYPE
write_data[26] <= itf_wr_data[26].DB_MAX_OUTPUT_PORT_TYPE
write_data[27] <= itf_wr_data[27].DB_MAX_OUTPUT_PORT_TYPE
write_data[28] <= itf_wr_data[28].DB_MAX_OUTPUT_PORT_TYPE
write_data[29] <= itf_wr_data[29].DB_MAX_OUTPUT_PORT_TYPE
write_data[30] <= itf_wr_data[30].DB_MAX_OUTPUT_PORT_TYPE
write_data[31] <= itf_wr_data[31].DB_MAX_OUTPUT_PORT_TYPE
write_data[32] <= itf_wr_data[32].DB_MAX_OUTPUT_PORT_TYPE
write_data[33] <= itf_wr_data[33].DB_MAX_OUTPUT_PORT_TYPE
write_data[34] <= itf_wr_data[34].DB_MAX_OUTPUT_PORT_TYPE
write_data[35] <= itf_wr_data[35].DB_MAX_OUTPUT_PORT_TYPE
write_data[36] <= itf_wr_data[36].DB_MAX_OUTPUT_PORT_TYPE
write_data[37] <= itf_wr_data[37].DB_MAX_OUTPUT_PORT_TYPE
write_data[38] <= itf_wr_data[38].DB_MAX_OUTPUT_PORT_TYPE
write_data[39] <= itf_wr_data[39].DB_MAX_OUTPUT_PORT_TYPE
write_data[40] <= itf_wr_data[40].DB_MAX_OUTPUT_PORT_TYPE
write_data[41] <= itf_wr_data[41].DB_MAX_OUTPUT_PORT_TYPE
write_data[42] <= itf_wr_data[42].DB_MAX_OUTPUT_PORT_TYPE
write_data[43] <= itf_wr_data[43].DB_MAX_OUTPUT_PORT_TYPE
write_data[44] <= itf_wr_data[44].DB_MAX_OUTPUT_PORT_TYPE
write_data[45] <= itf_wr_data[45].DB_MAX_OUTPUT_PORT_TYPE
write_data[46] <= itf_wr_data[46].DB_MAX_OUTPUT_PORT_TYPE
write_data[47] <= itf_wr_data[47].DB_MAX_OUTPUT_PORT_TYPE
write_data[48] <= itf_wr_data[48].DB_MAX_OUTPUT_PORT_TYPE
write_data[49] <= itf_wr_data[49].DB_MAX_OUTPUT_PORT_TYPE
write_data[50] <= itf_wr_data[50].DB_MAX_OUTPUT_PORT_TYPE
write_data[51] <= itf_wr_data[51].DB_MAX_OUTPUT_PORT_TYPE
write_data[52] <= itf_wr_data[52].DB_MAX_OUTPUT_PORT_TYPE
write_data[53] <= itf_wr_data[53].DB_MAX_OUTPUT_PORT_TYPE
write_data[54] <= itf_wr_data[54].DB_MAX_OUTPUT_PORT_TYPE
write_data[55] <= itf_wr_data[55].DB_MAX_OUTPUT_PORT_TYPE
write_data[56] <= itf_wr_data[56].DB_MAX_OUTPUT_PORT_TYPE
write_data[57] <= itf_wr_data[57].DB_MAX_OUTPUT_PORT_TYPE
write_data[58] <= itf_wr_data[58].DB_MAX_OUTPUT_PORT_TYPE
write_data[59] <= itf_wr_data[59].DB_MAX_OUTPUT_PORT_TYPE
write_data[60] <= itf_wr_data[60].DB_MAX_OUTPUT_PORT_TYPE
write_data[61] <= itf_wr_data[61].DB_MAX_OUTPUT_PORT_TYPE
write_data[62] <= itf_wr_data[62].DB_MAX_OUTPUT_PORT_TYPE
write_data[63] <= itf_wr_data[63].DB_MAX_OUTPUT_PORT_TYPE
byte_en[0] <= itf_wr_data_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
byte_en[1] <= itf_wr_data_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
byte_en[2] <= itf_wr_data_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
byte_en[3] <= itf_wr_data_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
byte_en[4] <= itf_wr_data_byte_en[4].DB_MAX_OUTPUT_PORT_TYPE
byte_en[5] <= itf_wr_data_byte_en[5].DB_MAX_OUTPUT_PORT_TYPE
byte_en[6] <= itf_wr_data_byte_en[6].DB_MAX_OUTPUT_PORT_TYPE
byte_en[7] <= itf_wr_data_byte_en[7].DB_MAX_OUTPUT_PORT_TYPE
write_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] => itf_rd_data[0].DATAIN
read_data[1] => itf_rd_data[1].DATAIN
read_data[2] => itf_rd_data[2].DATAIN
read_data[3] => itf_rd_data[3].DATAIN
read_data[4] => itf_rd_data[4].DATAIN
read_data[5] => itf_rd_data[5].DATAIN
read_data[6] => itf_rd_data[6].DATAIN
read_data[7] => itf_rd_data[7].DATAIN
read_data[8] => itf_rd_data[8].DATAIN
read_data[9] => itf_rd_data[9].DATAIN
read_data[10] => itf_rd_data[10].DATAIN
read_data[11] => itf_rd_data[11].DATAIN
read_data[12] => itf_rd_data[12].DATAIN
read_data[13] => itf_rd_data[13].DATAIN
read_data[14] => itf_rd_data[14].DATAIN
read_data[15] => itf_rd_data[15].DATAIN
read_data[16] => itf_rd_data[16].DATAIN
read_data[17] => itf_rd_data[17].DATAIN
read_data[18] => itf_rd_data[18].DATAIN
read_data[19] => itf_rd_data[19].DATAIN
read_data[20] => itf_rd_data[20].DATAIN
read_data[21] => itf_rd_data[21].DATAIN
read_data[22] => itf_rd_data[22].DATAIN
read_data[23] => itf_rd_data[23].DATAIN
read_data[24] => itf_rd_data[24].DATAIN
read_data[25] => itf_rd_data[25].DATAIN
read_data[26] => itf_rd_data[26].DATAIN
read_data[27] => itf_rd_data[27].DATAIN
read_data[28] => itf_rd_data[28].DATAIN
read_data[29] => itf_rd_data[29].DATAIN
read_data[30] => itf_rd_data[30].DATAIN
read_data[31] => itf_rd_data[31].DATAIN
read_data[32] => itf_rd_data[32].DATAIN
read_data[33] => itf_rd_data[33].DATAIN
read_data[34] => itf_rd_data[34].DATAIN
read_data[35] => itf_rd_data[35].DATAIN
read_data[36] => itf_rd_data[36].DATAIN
read_data[37] => itf_rd_data[37].DATAIN
read_data[38] => itf_rd_data[38].DATAIN
read_data[39] => itf_rd_data[39].DATAIN
read_data[40] => itf_rd_data[40].DATAIN
read_data[41] => itf_rd_data[41].DATAIN
read_data[42] => itf_rd_data[42].DATAIN
read_data[43] => itf_rd_data[43].DATAIN
read_data[44] => itf_rd_data[44].DATAIN
read_data[45] => itf_rd_data[45].DATAIN
read_data[46] => itf_rd_data[46].DATAIN
read_data[47] => itf_rd_data[47].DATAIN
read_data[48] => itf_rd_data[48].DATAIN
read_data[49] => itf_rd_data[49].DATAIN
read_data[50] => itf_rd_data[50].DATAIN
read_data[51] => itf_rd_data[51].DATAIN
read_data[52] => itf_rd_data[52].DATAIN
read_data[53] => itf_rd_data[53].DATAIN
read_data[54] => itf_rd_data[54].DATAIN
read_data[55] => itf_rd_data[55].DATAIN
read_data[56] => itf_rd_data[56].DATAIN
read_data[57] => itf_rd_data[57].DATAIN
read_data[58] => itf_rd_data[58].DATAIN
read_data[59] => itf_rd_data[59].DATAIN
read_data[60] => itf_rd_data[60].DATAIN
read_data[61] => itf_rd_data[61].DATAIN
read_data[62] => itf_rd_data[62].DATAIN
read_data[63] => itf_rd_data[63].DATAIN
read_data_valid => itf_rd_data_valid.DATAIN
read_data_error => itf_rd_data_error.DATAIN
read_data_localid[0] => itf_rd_data_id[0].DATAIN
read_data_localid[1] => itf_rd_data_id[1].DATAIN
read_data_localid[2] => itf_rd_data_id[2].DATAIN
read_data_localid[3] => itf_rd_data_id[3].DATAIN
read_data_localid[4] => itf_rd_data_id[4].DATAIN
read_data_localid[5] => itf_rd_data_id[5].DATAIN
read_data_localid[6] => itf_rd_data_id[6].DATAIN
read_data_localid[7] => itf_rd_data_id[7].DATAIN
read_data_begin => itf_rd_data_begin.DATAIN
read_data_last => itf_rd_data_last.DATAIN
local_refresh_req => rfsh_req.DATAIN
local_refresh_chip[0] => rfsh_chip[0].DATAIN
local_zqcal_req => zqcal_req.DATAIN
local_deep_powerdn_req => deep_powerdn_req.DATAIN
local_deep_powerdn_chip[0] => deep_powerdn_chip[0].DATAIN
local_self_rfsh_req => self_rfsh_req.DATAIN
local_self_rfsh_chip[0] => self_rfsh_chip[0].DATAIN
local_refresh_ack <= rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_deep_powerdn_ack <= deep_powerdn_ack.DB_MAX_OUTPUT_PORT_TYPE
local_power_down_ack <= power_down_ack.DB_MAX_OUTPUT_PORT_TYPE
local_self_rfsh_ack <= self_rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => itf_rd_data_id_early_valid.IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => itf_rd_data_id_early_valid.IN0
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => itf_rd_data_id_early_valid.IN1
bg_localid[0] => itf_rd_data_id_early.DATAB
bg_localid[1] => itf_rd_data_id_early.DATAB
bg_localid[2] => itf_rd_data_id_early.DATAB
bg_localid[3] => itf_rd_data_id_early.DATAB
bg_localid[4] => itf_rd_data_id_early.DATAB
bg_localid[5] => itf_rd_data_id_early.DATAB
bg_localid[6] => itf_rd_data_id_early.DATAB
bg_localid[7] => itf_rd_data_id_early.DATAB
rfsh_req <= local_refresh_req.DB_MAX_OUTPUT_PORT_TYPE
rfsh_chip[0] <= local_refresh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
zqcal_req <= local_zqcal_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req <= local_deep_powerdn_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_chip[0] <= local_deep_powerdn_chip[0].DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req <= local_self_rfsh_req.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_chip[0] <= local_self_rfsh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
rfsh_ack => local_refresh_ack.DATAIN
deep_powerdn_ack => local_deep_powerdn_ack.DATAIN
power_down_ack => local_power_down_ack.DATAIN
self_rfsh_ack => local_self_rfsh_ack.DATAIN
init_done => itf_cmd_ready.IN1
init_done => itf_wr_data_ready.IN1
init_done => cmd_read.IN1
init_done => cmd_write.IN1
init_done => cmd_valid.IN1
init_done => local_init_done.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst
ctl_clk => waiting_to_load.CLK
ctl_clk => ecc_priority.CLK
ctl_clk => ecc_localid[0].CLK
ctl_clk => ecc_localid[1].CLK
ctl_clk => ecc_localid[2].CLK
ctl_clk => ecc_localid[3].CLK
ctl_clk => ecc_localid[4].CLK
ctl_clk => ecc_localid[5].CLK
ctl_clk => ecc_localid[6].CLK
ctl_clk => ecc_localid[7].CLK
ctl_clk => ecc_dataid[0].CLK
ctl_clk => ecc_dataid[1].CLK
ctl_clk => ecc_dataid[2].CLK
ctl_clk => ecc_dataid[3].CLK
ctl_clk => ecc_multicast.CLK
ctl_clk => ecc_autopch.CLK
ctl_clk => ecc_size[0].CLK
ctl_clk => ecc_size[1].CLK
ctl_clk => ecc_size[2].CLK
ctl_clk => ecc_col_addr[0].CLK
ctl_clk => ecc_col_addr[1].CLK
ctl_clk => ecc_col_addr[2].CLK
ctl_clk => ecc_col_addr[3].CLK
ctl_clk => ecc_col_addr[4].CLK
ctl_clk => ecc_col_addr[5].CLK
ctl_clk => ecc_col_addr[6].CLK
ctl_clk => ecc_col_addr[7].CLK
ctl_clk => ecc_col_addr[8].CLK
ctl_clk => ecc_col_addr[9].CLK
ctl_clk => ecc_row_addr[0].CLK
ctl_clk => ecc_row_addr[1].CLK
ctl_clk => ecc_row_addr[2].CLK
ctl_clk => ecc_row_addr[3].CLK
ctl_clk => ecc_row_addr[4].CLK
ctl_clk => ecc_row_addr[5].CLK
ctl_clk => ecc_row_addr[6].CLK
ctl_clk => ecc_row_addr[7].CLK
ctl_clk => ecc_row_addr[8].CLK
ctl_clk => ecc_row_addr[9].CLK
ctl_clk => ecc_row_addr[10].CLK
ctl_clk => ecc_row_addr[11].CLK
ctl_clk => ecc_row_addr[12].CLK
ctl_clk => ecc_row_addr[13].CLK
ctl_clk => ecc_row_addr[14].CLK
ctl_clk => ecc_bank_addr[0].CLK
ctl_clk => ecc_bank_addr[1].CLK
ctl_clk => ecc_bank_addr[2].CLK
ctl_clk => ecc_cs_addr[0].CLK
ctl_clk => int_ecc_partial_be.CLK
ctl_clk => int_ecc_data_complete.CLK
ctl_clk => int_ecc_dataid[0].CLK
ctl_clk => int_ecc_dataid[1].CLK
ctl_clk => int_ecc_dataid[2].CLK
ctl_clk => int_ecc_dataid[3].CLK
ctl_clk => int_ecc_localid[0].CLK
ctl_clk => int_ecc_localid[1].CLK
ctl_clk => int_ecc_localid[2].CLK
ctl_clk => int_ecc_localid[3].CLK
ctl_clk => int_ecc_localid[4].CLK
ctl_clk => int_ecc_localid[5].CLK
ctl_clk => int_ecc_localid[6].CLK
ctl_clk => int_ecc_localid[7].CLK
ctl_clk => int_ecc_priority.CLK
ctl_clk => int_ecc_multicast.CLK
ctl_clk => int_ecc_autopch.CLK
ctl_clk => int_ecc_size[0].CLK
ctl_clk => int_ecc_size[1].CLK
ctl_clk => int_ecc_size[2].CLK
ctl_clk => int_ecc_write.CLK
ctl_clk => int_ecc_read.CLK
ctl_clk => int_ecc_col_addr[0].CLK
ctl_clk => int_ecc_col_addr[1].CLK
ctl_clk => int_ecc_col_addr[2].CLK
ctl_clk => int_ecc_col_addr[3].CLK
ctl_clk => int_ecc_col_addr[4].CLK
ctl_clk => int_ecc_col_addr[5].CLK
ctl_clk => int_ecc_col_addr[6].CLK
ctl_clk => int_ecc_col_addr[7].CLK
ctl_clk => int_ecc_col_addr[8].CLK
ctl_clk => int_ecc_col_addr[9].CLK
ctl_clk => int_ecc_row_addr[0].CLK
ctl_clk => int_ecc_row_addr[1].CLK
ctl_clk => int_ecc_row_addr[2].CLK
ctl_clk => int_ecc_row_addr[3].CLK
ctl_clk => int_ecc_row_addr[4].CLK
ctl_clk => int_ecc_row_addr[5].CLK
ctl_clk => int_ecc_row_addr[6].CLK
ctl_clk => int_ecc_row_addr[7].CLK
ctl_clk => int_ecc_row_addr[8].CLK
ctl_clk => int_ecc_row_addr[9].CLK
ctl_clk => int_ecc_row_addr[10].CLK
ctl_clk => int_ecc_row_addr[11].CLK
ctl_clk => int_ecc_row_addr[12].CLK
ctl_clk => int_ecc_row_addr[13].CLK
ctl_clk => int_ecc_row_addr[14].CLK
ctl_clk => int_ecc_bank_addr[0].CLK
ctl_clk => int_ecc_bank_addr[1].CLK
ctl_clk => int_ecc_bank_addr[2].CLK
ctl_clk => int_ecc_cs_addr[0].CLK
ctl_clk => split_queue_load_open.CLK
ctl_clk => partial_opr.CLK
ctl_clk => errcmd_ready~reg0.CLK
ctl_clk => correct.CLK
ctl_clk => ecc_rmw_write.CLK
ctl_clk => ecc_rmw_read.CLK
ctl_clk => ecc_write.CLK
ctl_clk => ecc_read.CLK
ctl_clk => buf_col_addr[0].CLK
ctl_clk => buf_col_addr[1].CLK
ctl_clk => buf_col_addr[2].CLK
ctl_clk => buf_col_addr[3].CLK
ctl_clk => buf_col_addr[4].CLK
ctl_clk => buf_col_addr[5].CLK
ctl_clk => buf_col_addr[6].CLK
ctl_clk => buf_col_addr[7].CLK
ctl_clk => buf_col_addr[8].CLK
ctl_clk => buf_col_addr[9].CLK
ctl_clk => buf_row_addr[0].CLK
ctl_clk => buf_row_addr[1].CLK
ctl_clk => buf_row_addr[2].CLK
ctl_clk => buf_row_addr[3].CLK
ctl_clk => buf_row_addr[4].CLK
ctl_clk => buf_row_addr[5].CLK
ctl_clk => buf_row_addr[6].CLK
ctl_clk => buf_row_addr[7].CLK
ctl_clk => buf_row_addr[8].CLK
ctl_clk => buf_row_addr[9].CLK
ctl_clk => buf_row_addr[10].CLK
ctl_clk => buf_row_addr[11].CLK
ctl_clk => buf_row_addr[12].CLK
ctl_clk => buf_row_addr[13].CLK
ctl_clk => buf_row_addr[14].CLK
ctl_clk => buf_bank_addr[0].CLK
ctl_clk => buf_bank_addr[1].CLK
ctl_clk => buf_bank_addr[2].CLK
ctl_clk => buf_cs_addr[0].CLK
ctl_clk => buf_localid[0].CLK
ctl_clk => buf_localid[1].CLK
ctl_clk => buf_localid[2].CLK
ctl_clk => buf_localid[3].CLK
ctl_clk => buf_localid[4].CLK
ctl_clk => buf_localid[5].CLK
ctl_clk => buf_localid[6].CLK
ctl_clk => buf_localid[7].CLK
ctl_clk => buf_priority.CLK
ctl_clk => buf_multicast.CLK
ctl_clk => buf_autopch_req.CLK
ctl_clk => buf_write_req.CLK
ctl_clk => buf_read_req.CLK
ctl_clk => int_buf_row_addr_reach_max[0].CLK
ctl_clk => int_buf_row_addr_reach_max[1].CLK
ctl_clk => int_buf_row_addr_reach_max[2].CLK
ctl_clk => int_buf_row_addr_reach_max[3].CLK
ctl_clk => buf_col_addr_reach_max.CLK
ctl_clk => buf_bank_addr_reach_max.CLK
ctl_clk => buf_chip_addr_reach_max.CLK
ctl_clk => decrmntd_size[0].CLK
ctl_clk => decrmntd_size[1].CLK
ctl_clk => decrmntd_size[2].CLK
ctl_clk => buf_size[0].CLK
ctl_clk => buf_size[1].CLK
ctl_clk => buf_size[2].CLK
ctl_clk => buf_size[3].CLK
ctl_clk => split_localid[0].CLK
ctl_clk => split_localid[1].CLK
ctl_clk => split_localid[2].CLK
ctl_clk => split_localid[3].CLK
ctl_clk => split_localid[4].CLK
ctl_clk => split_localid[5].CLK
ctl_clk => split_localid[6].CLK
ctl_clk => split_localid[7].CLK
ctl_clk => split_priority.CLK
ctl_clk => split_multicast.CLK
ctl_clk => split_autopch.CLK
ctl_clk => split_size[0].CLK
ctl_clk => split_size[1].CLK
ctl_clk => split_size[2].CLK
ctl_clk => split_write.CLK
ctl_clk => split_read.CLK
ctl_clk => split_col_addr[0].CLK
ctl_clk => split_col_addr[1].CLK
ctl_clk => split_col_addr[2].CLK
ctl_clk => split_col_addr[3].CLK
ctl_clk => split_col_addr[4].CLK
ctl_clk => split_col_addr[5].CLK
ctl_clk => split_col_addr[6].CLK
ctl_clk => split_col_addr[7].CLK
ctl_clk => split_col_addr[8].CLK
ctl_clk => split_col_addr[9].CLK
ctl_clk => split_row_addr[0].CLK
ctl_clk => split_row_addr[1].CLK
ctl_clk => split_row_addr[2].CLK
ctl_clk => split_row_addr[3].CLK
ctl_clk => split_row_addr[4].CLK
ctl_clk => split_row_addr[5].CLK
ctl_clk => split_row_addr[6].CLK
ctl_clk => split_row_addr[7].CLK
ctl_clk => split_row_addr[8].CLK
ctl_clk => split_row_addr[9].CLK
ctl_clk => split_row_addr[10].CLK
ctl_clk => split_row_addr[11].CLK
ctl_clk => split_row_addr[12].CLK
ctl_clk => split_row_addr[13].CLK
ctl_clk => split_row_addr[14].CLK
ctl_clk => split_bank_addr[0].CLK
ctl_clk => split_bank_addr[1].CLK
ctl_clk => split_bank_addr[2].CLK
ctl_clk => split_cs_addr[0].CLK
ctl_clk => generating.CLK
ctl_clk => deassert_ready.CLK
ctl_clk => ecc_state_sm~6.DATAIN
ctl_reset_n => split_localid[0].ACLR
ctl_reset_n => split_localid[1].ACLR
ctl_reset_n => split_localid[2].ACLR
ctl_reset_n => split_localid[3].ACLR
ctl_reset_n => split_localid[4].ACLR
ctl_reset_n => split_localid[5].ACLR
ctl_reset_n => split_localid[6].ACLR
ctl_reset_n => split_localid[7].ACLR
ctl_reset_n => split_priority.ACLR
ctl_reset_n => split_multicast.ACLR
ctl_reset_n => split_autopch.ACLR
ctl_reset_n => split_size[0].ACLR
ctl_reset_n => split_size[1].ACLR
ctl_reset_n => split_size[2].ACLR
ctl_reset_n => split_write.ACLR
ctl_reset_n => split_read.ACLR
ctl_reset_n => split_col_addr[0].ACLR
ctl_reset_n => split_col_addr[1].ACLR
ctl_reset_n => split_col_addr[2].ACLR
ctl_reset_n => split_col_addr[3].ACLR
ctl_reset_n => split_col_addr[4].ACLR
ctl_reset_n => split_col_addr[5].ACLR
ctl_reset_n => split_col_addr[6].ACLR
ctl_reset_n => split_col_addr[7].ACLR
ctl_reset_n => split_col_addr[8].ACLR
ctl_reset_n => split_col_addr[9].ACLR
ctl_reset_n => split_row_addr[0].ACLR
ctl_reset_n => split_row_addr[1].ACLR
ctl_reset_n => split_row_addr[2].ACLR
ctl_reset_n => split_row_addr[3].ACLR
ctl_reset_n => split_row_addr[4].ACLR
ctl_reset_n => split_row_addr[5].ACLR
ctl_reset_n => split_row_addr[6].ACLR
ctl_reset_n => split_row_addr[7].ACLR
ctl_reset_n => split_row_addr[8].ACLR
ctl_reset_n => split_row_addr[9].ACLR
ctl_reset_n => split_row_addr[10].ACLR
ctl_reset_n => split_row_addr[11].ACLR
ctl_reset_n => split_row_addr[12].ACLR
ctl_reset_n => split_row_addr[13].ACLR
ctl_reset_n => split_row_addr[14].ACLR
ctl_reset_n => split_bank_addr[0].ACLR
ctl_reset_n => split_bank_addr[1].ACLR
ctl_reset_n => split_bank_addr[2].ACLR
ctl_reset_n => split_cs_addr[0].ACLR
ctl_reset_n => partial_opr.ACLR
ctl_reset_n => errcmd_ready~reg0.ACLR
ctl_reset_n => correct.ACLR
ctl_reset_n => ecc_rmw_write.ACLR
ctl_reset_n => ecc_rmw_read.ACLR
ctl_reset_n => ecc_write.ACLR
ctl_reset_n => ecc_read.ACLR
ctl_reset_n => waiting_to_load.ACLR
ctl_reset_n => deassert_ready.ACLR
ctl_reset_n => generating.ACLR
ctl_reset_n => decrmntd_size[0].ACLR
ctl_reset_n => decrmntd_size[1].ACLR
ctl_reset_n => decrmntd_size[2].ACLR
ctl_reset_n => buf_size[0].ACLR
ctl_reset_n => buf_size[1].ACLR
ctl_reset_n => buf_size[2].ACLR
ctl_reset_n => buf_size[3].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[0].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[1].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[2].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[3].ACLR
ctl_reset_n => buf_col_addr_reach_max.ACLR
ctl_reset_n => buf_bank_addr_reach_max.ACLR
ctl_reset_n => buf_chip_addr_reach_max.ACLR
ctl_reset_n => buf_localid[0].ACLR
ctl_reset_n => buf_localid[1].ACLR
ctl_reset_n => buf_localid[2].ACLR
ctl_reset_n => buf_localid[3].ACLR
ctl_reset_n => buf_localid[4].ACLR
ctl_reset_n => buf_localid[5].ACLR
ctl_reset_n => buf_localid[6].ACLR
ctl_reset_n => buf_localid[7].ACLR
ctl_reset_n => buf_priority.ACLR
ctl_reset_n => buf_multicast.ACLR
ctl_reset_n => buf_autopch_req.ACLR
ctl_reset_n => buf_write_req.ACLR
ctl_reset_n => buf_read_req.ACLR
ctl_reset_n => buf_col_addr[0].ACLR
ctl_reset_n => buf_col_addr[1].ACLR
ctl_reset_n => buf_col_addr[2].ACLR
ctl_reset_n => buf_col_addr[3].ACLR
ctl_reset_n => buf_col_addr[4].ACLR
ctl_reset_n => buf_col_addr[5].ACLR
ctl_reset_n => buf_col_addr[6].ACLR
ctl_reset_n => buf_col_addr[7].ACLR
ctl_reset_n => buf_col_addr[8].ACLR
ctl_reset_n => buf_col_addr[9].ACLR
ctl_reset_n => buf_row_addr[0].ACLR
ctl_reset_n => buf_row_addr[1].ACLR
ctl_reset_n => buf_row_addr[2].ACLR
ctl_reset_n => buf_row_addr[3].ACLR
ctl_reset_n => buf_row_addr[4].ACLR
ctl_reset_n => buf_row_addr[5].ACLR
ctl_reset_n => buf_row_addr[6].ACLR
ctl_reset_n => buf_row_addr[7].ACLR
ctl_reset_n => buf_row_addr[8].ACLR
ctl_reset_n => buf_row_addr[9].ACLR
ctl_reset_n => buf_row_addr[10].ACLR
ctl_reset_n => buf_row_addr[11].ACLR
ctl_reset_n => buf_row_addr[12].ACLR
ctl_reset_n => buf_row_addr[13].ACLR
ctl_reset_n => buf_row_addr[14].ACLR
ctl_reset_n => buf_bank_addr[0].ACLR
ctl_reset_n => buf_bank_addr[1].ACLR
ctl_reset_n => buf_bank_addr[2].ACLR
ctl_reset_n => buf_cs_addr[0].ACLR
ctl_reset_n => split_queue_load_open.ACLR
ctl_reset_n => int_ecc_dataid[0].ACLR
ctl_reset_n => int_ecc_dataid[1].ACLR
ctl_reset_n => int_ecc_dataid[2].ACLR
ctl_reset_n => int_ecc_dataid[3].ACLR
ctl_reset_n => int_ecc_localid[0].ACLR
ctl_reset_n => int_ecc_localid[1].ACLR
ctl_reset_n => int_ecc_localid[2].ACLR
ctl_reset_n => int_ecc_localid[3].ACLR
ctl_reset_n => int_ecc_localid[4].ACLR
ctl_reset_n => int_ecc_localid[5].ACLR
ctl_reset_n => int_ecc_localid[6].ACLR
ctl_reset_n => int_ecc_localid[7].ACLR
ctl_reset_n => int_ecc_priority.ACLR
ctl_reset_n => int_ecc_multicast.ACLR
ctl_reset_n => int_ecc_autopch.ACLR
ctl_reset_n => int_ecc_size[0].ACLR
ctl_reset_n => int_ecc_size[1].ACLR
ctl_reset_n => int_ecc_size[2].ACLR
ctl_reset_n => int_ecc_write.ACLR
ctl_reset_n => int_ecc_read.ACLR
ctl_reset_n => int_ecc_col_addr[0].ACLR
ctl_reset_n => int_ecc_col_addr[1].ACLR
ctl_reset_n => int_ecc_col_addr[2].ACLR
ctl_reset_n => int_ecc_col_addr[3].ACLR
ctl_reset_n => int_ecc_col_addr[4].ACLR
ctl_reset_n => int_ecc_col_addr[5].ACLR
ctl_reset_n => int_ecc_col_addr[6].ACLR
ctl_reset_n => int_ecc_col_addr[7].ACLR
ctl_reset_n => int_ecc_col_addr[8].ACLR
ctl_reset_n => int_ecc_col_addr[9].ACLR
ctl_reset_n => int_ecc_row_addr[0].ACLR
ctl_reset_n => int_ecc_row_addr[1].ACLR
ctl_reset_n => int_ecc_row_addr[2].ACLR
ctl_reset_n => int_ecc_row_addr[3].ACLR
ctl_reset_n => int_ecc_row_addr[4].ACLR
ctl_reset_n => int_ecc_row_addr[5].ACLR
ctl_reset_n => int_ecc_row_addr[6].ACLR
ctl_reset_n => int_ecc_row_addr[7].ACLR
ctl_reset_n => int_ecc_row_addr[8].ACLR
ctl_reset_n => int_ecc_row_addr[9].ACLR
ctl_reset_n => int_ecc_row_addr[10].ACLR
ctl_reset_n => int_ecc_row_addr[11].ACLR
ctl_reset_n => int_ecc_row_addr[12].ACLR
ctl_reset_n => int_ecc_row_addr[13].ACLR
ctl_reset_n => int_ecc_row_addr[14].ACLR
ctl_reset_n => int_ecc_bank_addr[0].ACLR
ctl_reset_n => int_ecc_bank_addr[1].ACLR
ctl_reset_n => int_ecc_bank_addr[2].ACLR
ctl_reset_n => int_ecc_cs_addr[0].ACLR
ctl_reset_n => int_ecc_partial_be.ACLR
ctl_reset_n => int_ecc_data_complete.ACLR
ctl_reset_n => ecc_priority.ACLR
ctl_reset_n => ecc_localid[0].ACLR
ctl_reset_n => ecc_localid[1].ACLR
ctl_reset_n => ecc_localid[2].ACLR
ctl_reset_n => ecc_localid[3].ACLR
ctl_reset_n => ecc_localid[4].ACLR
ctl_reset_n => ecc_localid[5].ACLR
ctl_reset_n => ecc_localid[6].ACLR
ctl_reset_n => ecc_localid[7].ACLR
ctl_reset_n => ecc_dataid[0].ACLR
ctl_reset_n => ecc_dataid[1].ACLR
ctl_reset_n => ecc_dataid[2].ACLR
ctl_reset_n => ecc_dataid[3].ACLR
ctl_reset_n => ecc_multicast.ACLR
ctl_reset_n => ecc_autopch.ACLR
ctl_reset_n => ecc_size[0].ACLR
ctl_reset_n => ecc_size[1].ACLR
ctl_reset_n => ecc_size[2].ACLR
ctl_reset_n => ecc_col_addr[0].ACLR
ctl_reset_n => ecc_col_addr[1].ACLR
ctl_reset_n => ecc_col_addr[2].ACLR
ctl_reset_n => ecc_col_addr[3].ACLR
ctl_reset_n => ecc_col_addr[4].ACLR
ctl_reset_n => ecc_col_addr[5].ACLR
ctl_reset_n => ecc_col_addr[6].ACLR
ctl_reset_n => ecc_col_addr[7].ACLR
ctl_reset_n => ecc_col_addr[8].ACLR
ctl_reset_n => ecc_col_addr[9].ACLR
ctl_reset_n => ecc_row_addr[0].ACLR
ctl_reset_n => ecc_row_addr[1].ACLR
ctl_reset_n => ecc_row_addr[2].ACLR
ctl_reset_n => ecc_row_addr[3].ACLR
ctl_reset_n => ecc_row_addr[4].ACLR
ctl_reset_n => ecc_row_addr[5].ACLR
ctl_reset_n => ecc_row_addr[6].ACLR
ctl_reset_n => ecc_row_addr[7].ACLR
ctl_reset_n => ecc_row_addr[8].ACLR
ctl_reset_n => ecc_row_addr[9].ACLR
ctl_reset_n => ecc_row_addr[10].ACLR
ctl_reset_n => ecc_row_addr[11].ACLR
ctl_reset_n => ecc_row_addr[12].ACLR
ctl_reset_n => ecc_row_addr[13].ACLR
ctl_reset_n => ecc_row_addr[14].ACLR
ctl_reset_n => ecc_bank_addr[0].ACLR
ctl_reset_n => ecc_bank_addr[1].ACLR
ctl_reset_n => ecc_bank_addr[2].ACLR
ctl_reset_n => ecc_cs_addr[0].ACLR
ctl_reset_n => ecc_state_sm~8.DATAIN
tbp_full => proc_busy.DATAA
tbp_full => int_queue_full.IN1
tbp_full => waiting_to_load.DATAIN
tbp_load[0] => tbp_load_index.DATAA
tbp_load[1] => tbp_load_index.DATAA
tbp_load[2] => tbp_load_index.DATAA
tbp_load[3] => tbp_load_index.DATAA
tbp_read[0] => always34.IN1
tbp_read[1] => always34.IN1
tbp_read[2] => always34.IN1
tbp_read[3] => always34.IN1
tbp_write[0] => always34.IN1
tbp_write[1] => always34.IN1
tbp_write[2] => always34.IN1
tbp_write[3] => always34.IN1
tbp_chipsel[0] => always34.IN1
tbp_chipsel[1] => always34.IN1
tbp_chipsel[2] => always34.IN1
tbp_chipsel[3] => always34.IN1
tbp_bank[0] => Equal27.IN2
tbp_bank[1] => Equal27.IN1
tbp_bank[2] => Equal27.IN0
tbp_bank[3] => Equal33.IN2
tbp_bank[4] => Equal33.IN1
tbp_bank[5] => Equal33.IN0
tbp_bank[6] => Equal39.IN2
tbp_bank[7] => Equal39.IN1
tbp_bank[8] => Equal39.IN0
tbp_bank[9] => Equal45.IN2
tbp_bank[10] => Equal45.IN1
tbp_bank[11] => Equal45.IN0
tbp_row[0] => Equal28.IN2
tbp_row[1] => Equal28.IN1
tbp_row[2] => Equal28.IN0
tbp_row[3] => Equal29.IN2
tbp_row[4] => Equal29.IN1
tbp_row[5] => Equal29.IN0
tbp_row[6] => Equal30.IN2
tbp_row[7] => Equal30.IN1
tbp_row[8] => Equal30.IN0
tbp_row[9] => Equal31.IN5
tbp_row[10] => Equal31.IN4
tbp_row[11] => Equal31.IN3
tbp_row[12] => Equal31.IN2
tbp_row[13] => Equal31.IN1
tbp_row[14] => Equal31.IN0
tbp_row[15] => Equal34.IN2
tbp_row[16] => Equal34.IN1
tbp_row[17] => Equal34.IN0
tbp_row[18] => Equal35.IN2
tbp_row[19] => Equal35.IN1
tbp_row[20] => Equal35.IN0
tbp_row[21] => Equal36.IN2
tbp_row[22] => Equal36.IN1
tbp_row[23] => Equal36.IN0
tbp_row[24] => Equal37.IN5
tbp_row[25] => Equal37.IN4
tbp_row[26] => Equal37.IN3
tbp_row[27] => Equal37.IN2
tbp_row[28] => Equal37.IN1
tbp_row[29] => Equal37.IN0
tbp_row[30] => Equal40.IN2
tbp_row[31] => Equal40.IN1
tbp_row[32] => Equal40.IN0
tbp_row[33] => Equal41.IN2
tbp_row[34] => Equal41.IN1
tbp_row[35] => Equal41.IN0
tbp_row[36] => Equal42.IN2
tbp_row[37] => Equal42.IN1
tbp_row[38] => Equal42.IN0
tbp_row[39] => Equal43.IN5
tbp_row[40] => Equal43.IN4
tbp_row[41] => Equal43.IN3
tbp_row[42] => Equal43.IN2
tbp_row[43] => Equal43.IN1
tbp_row[44] => Equal43.IN0
tbp_row[45] => Equal46.IN2
tbp_row[46] => Equal46.IN1
tbp_row[47] => Equal46.IN0
tbp_row[48] => Equal47.IN2
tbp_row[49] => Equal47.IN1
tbp_row[50] => Equal47.IN0
tbp_row[51] => Equal48.IN2
tbp_row[52] => Equal48.IN1
tbp_row[53] => Equal48.IN0
tbp_row[54] => Equal49.IN5
tbp_row[55] => Equal49.IN4
tbp_row[56] => Equal49.IN3
tbp_row[57] => Equal49.IN2
tbp_row[58] => Equal49.IN1
tbp_row[59] => Equal49.IN0
tbp_col[0] => Equal32.IN9
tbp_col[1] => Equal32.IN8
tbp_col[2] => Equal32.IN7
tbp_col[3] => Equal32.IN6
tbp_col[4] => Equal32.IN5
tbp_col[5] => Equal32.IN4
tbp_col[6] => Equal32.IN3
tbp_col[7] => Equal32.IN2
tbp_col[8] => Equal32.IN1
tbp_col[9] => Equal32.IN0
tbp_col[10] => Equal38.IN9
tbp_col[11] => Equal38.IN8
tbp_col[12] => Equal38.IN7
tbp_col[13] => Equal38.IN6
tbp_col[14] => Equal38.IN5
tbp_col[15] => Equal38.IN4
tbp_col[16] => Equal38.IN3
tbp_col[17] => Equal38.IN2
tbp_col[18] => Equal38.IN1
tbp_col[19] => Equal38.IN0
tbp_col[20] => Equal44.IN9
tbp_col[21] => Equal44.IN8
tbp_col[22] => Equal44.IN7
tbp_col[23] => Equal44.IN6
tbp_col[24] => Equal44.IN5
tbp_col[25] => Equal44.IN4
tbp_col[26] => Equal44.IN3
tbp_col[27] => Equal44.IN2
tbp_col[28] => Equal44.IN1
tbp_col[29] => Equal44.IN0
tbp_col[30] => Equal50.IN9
tbp_col[31] => Equal50.IN8
tbp_col[32] => Equal50.IN7
tbp_col[33] => Equal50.IN6
tbp_col[34] => Equal50.IN5
tbp_col[35] => Equal50.IN4
tbp_col[36] => Equal50.IN3
tbp_col[37] => Equal50.IN2
tbp_col[38] => Equal50.IN1
tbp_col[39] => Equal50.IN0
tbp_shadow_chipsel[0] => always35.IN1
tbp_shadow_chipsel[1] => always35.IN1
tbp_shadow_chipsel[2] => always35.IN1
tbp_shadow_chipsel[3] => always35.IN1
tbp_shadow_bank[0] => Equal51.IN2
tbp_shadow_bank[1] => Equal51.IN1
tbp_shadow_bank[2] => Equal51.IN0
tbp_shadow_bank[3] => Equal53.IN2
tbp_shadow_bank[4] => Equal53.IN1
tbp_shadow_bank[5] => Equal53.IN0
tbp_shadow_bank[6] => Equal55.IN2
tbp_shadow_bank[7] => Equal55.IN1
tbp_shadow_bank[8] => Equal55.IN0
tbp_shadow_bank[9] => Equal57.IN2
tbp_shadow_bank[10] => Equal57.IN1
tbp_shadow_bank[11] => Equal57.IN0
tbp_shadow_row[0] => Equal52.IN14
tbp_shadow_row[1] => Equal52.IN13
tbp_shadow_row[2] => Equal52.IN12
tbp_shadow_row[3] => Equal52.IN11
tbp_shadow_row[4] => Equal52.IN10
tbp_shadow_row[5] => Equal52.IN9
tbp_shadow_row[6] => Equal52.IN8
tbp_shadow_row[7] => Equal52.IN7
tbp_shadow_row[8] => Equal52.IN6
tbp_shadow_row[9] => Equal52.IN5
tbp_shadow_row[10] => Equal52.IN4
tbp_shadow_row[11] => Equal52.IN3
tbp_shadow_row[12] => Equal52.IN2
tbp_shadow_row[13] => Equal52.IN1
tbp_shadow_row[14] => Equal52.IN0
tbp_shadow_row[15] => Equal54.IN14
tbp_shadow_row[16] => Equal54.IN13
tbp_shadow_row[17] => Equal54.IN12
tbp_shadow_row[18] => Equal54.IN11
tbp_shadow_row[19] => Equal54.IN10
tbp_shadow_row[20] => Equal54.IN9
tbp_shadow_row[21] => Equal54.IN8
tbp_shadow_row[22] => Equal54.IN7
tbp_shadow_row[23] => Equal54.IN6
tbp_shadow_row[24] => Equal54.IN5
tbp_shadow_row[25] => Equal54.IN4
tbp_shadow_row[26] => Equal54.IN3
tbp_shadow_row[27] => Equal54.IN2
tbp_shadow_row[28] => Equal54.IN1
tbp_shadow_row[29] => Equal54.IN0
tbp_shadow_row[30] => Equal56.IN14
tbp_shadow_row[31] => Equal56.IN13
tbp_shadow_row[32] => Equal56.IN12
tbp_shadow_row[33] => Equal56.IN11
tbp_shadow_row[34] => Equal56.IN10
tbp_shadow_row[35] => Equal56.IN9
tbp_shadow_row[36] => Equal56.IN8
tbp_shadow_row[37] => Equal56.IN7
tbp_shadow_row[38] => Equal56.IN6
tbp_shadow_row[39] => Equal56.IN5
tbp_shadow_row[40] => Equal56.IN4
tbp_shadow_row[41] => Equal56.IN3
tbp_shadow_row[42] => Equal56.IN2
tbp_shadow_row[43] => Equal56.IN1
tbp_shadow_row[44] => Equal56.IN0
tbp_shadow_row[45] => Equal58.IN14
tbp_shadow_row[46] => Equal58.IN13
tbp_shadow_row[47] => Equal58.IN12
tbp_shadow_row[48] => Equal58.IN11
tbp_shadow_row[49] => Equal58.IN10
tbp_shadow_row[50] => Equal58.IN9
tbp_shadow_row[51] => Equal58.IN8
tbp_shadow_row[52] => Equal58.IN7
tbp_shadow_row[53] => Equal58.IN6
tbp_shadow_row[54] => Equal58.IN5
tbp_shadow_row[55] => Equal58.IN4
tbp_shadow_row[56] => Equal58.IN3
tbp_shadow_row[57] => Equal58.IN2
tbp_shadow_row[58] => Equal58.IN1
tbp_shadow_row[59] => Equal58.IN0
cmd_gen_load <= cmd_gen_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_waiting_to_load <= waiting_to_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_chipsel[0] <= muxed_cs_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[0] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[1] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[2] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[0] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[1] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[2] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[3] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[4] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[5] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[6] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[7] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[8] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[9] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[10] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[11] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[12] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[13] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[14] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[0] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[1] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[2] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[3] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[4] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[5] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[6] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[7] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[8] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[9] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_write <= muxed_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_read <= muxed_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_multicast <= muxed_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[0] <= muxed_size[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[1] <= muxed_size[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[2] <= muxed_size[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[0] <= muxed_localid[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[1] <= muxed_localid[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[2] <= muxed_localid[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[3] <= muxed_localid[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[4] <= muxed_localid[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[5] <= muxed_localid[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[6] <= muxed_localid[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[7] <= muxed_localid[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[0] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[1] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[2] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[3] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_priority <= muxed_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_correct <= muxed_correct.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_partial <= muxed_partial.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_autopch <= muxed_autopch.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_complete <= muxed_complete.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[0] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[1] <= Equal33.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[2] <= Equal39.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[3] <= Equal45.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[0] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[1] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[2] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[3] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[0] <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[1] <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[2] <= Equal44.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[3] <= Equal50.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[0] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[1] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[2] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[3] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[0] <= Equal51.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[1] <= Equal53.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[2] <= Equal55.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[3] <= Equal57.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[0] <= Equal52.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[1] <= Equal54.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[2] <= Equal56.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[3] <= Equal58.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= cmd_gen_busy.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full <= cmd_gen_full_postq.DB_MAX_OUTPUT_PORT_TYPE
cmd_valid => copy.IN1
cmd_valid => int_split_read.IN0
cmd_valid => int_split_write.IN0
cmd_valid => cmd_gen_busy.IN1
cmd_address[0] => Mux0.IN31
cmd_address[0] => Mux1.IN36
cmd_address[0] => Mux2.IN35
cmd_address[0] => Mux3.IN36
cmd_address[0] => Mux4.IN34
cmd_address[0] => Mux5.IN36
cmd_address[0] => Mux6.IN35
cmd_address[0] => Mux7.IN36
cmd_address[0] => Mux8.IN33
cmd_address[0] => Mux9.IN36
cmd_address[0] => Mux10.IN35
cmd_address[0] => Mux11.IN31
cmd_address[0] => Mux12.IN34
cmd_address[0] => Mux13.IN36
cmd_address[0] => Mux14.IN31
cmd_address[0] => Mux15.IN31
cmd_address[0] => Mux16.IN31
cmd_address[0] => Mux17.IN31
cmd_address[0] => Mux18.IN31
cmd_address[0] => unaligned_burst[0].DATAA
cmd_address[0] => int_split_col_addr[2].DATAB
cmd_address[0] => Equal13.IN5
cmd_address[0] => Equal14.IN6
cmd_address[0] => buf_col_addr.DATAB
cmd_address[1] => Mux0.IN30
cmd_address[1] => Mux1.IN35
cmd_address[1] => Mux2.IN34
cmd_address[1] => Mux3.IN35
cmd_address[1] => Mux4.IN33
cmd_address[1] => Mux5.IN35
cmd_address[1] => Mux6.IN34
cmd_address[1] => Mux7.IN35
cmd_address[1] => Mux8.IN32
cmd_address[1] => Mux9.IN35
cmd_address[1] => Mux10.IN34
cmd_address[1] => Mux11.IN30
cmd_address[1] => Mux12.IN33
cmd_address[1] => Mux13.IN35
cmd_address[1] => Mux14.IN30
cmd_address[1] => Mux15.IN30
cmd_address[1] => Mux16.IN30
cmd_address[1] => Mux17.IN30
cmd_address[1] => Mux18.IN30
cmd_address[1] => unaligned_burst.DATAA
cmd_address[1] => int_split_col_addr[3].DATAB
cmd_address[1] => Equal12.IN4
cmd_address[1] => Equal13.IN4
cmd_address[1] => Equal14.IN5
cmd_address[1] => buf_col_addr.DATAB
cmd_address[2] => Mux0.IN29
cmd_address[2] => Mux1.IN34
cmd_address[2] => Mux2.IN33
cmd_address[2] => Mux3.IN34
cmd_address[2] => Mux4.IN32
cmd_address[2] => Mux5.IN34
cmd_address[2] => Mux6.IN33
cmd_address[2] => Mux7.IN34
cmd_address[2] => Mux8.IN31
cmd_address[2] => Mux9.IN34
cmd_address[2] => Mux10.IN33
cmd_address[2] => Mux11.IN29
cmd_address[2] => Mux12.IN32
cmd_address[2] => Mux13.IN34
cmd_address[2] => Mux14.IN29
cmd_address[2] => Mux15.IN29
cmd_address[2] => Mux16.IN29
cmd_address[2] => Mux17.IN29
cmd_address[2] => Mux18.IN29
cmd_address[2] => unaligned_burst.DATAA
cmd_address[2] => int_split_col_addr[4].DATAB
cmd_address[2] => Equal11.IN3
cmd_address[2] => Equal12.IN3
cmd_address[2] => Equal13.IN3
cmd_address[2] => Equal14.IN4
cmd_address[2] => buf_col_addr.DATAB
cmd_address[3] => Mux0.IN28
cmd_address[3] => Mux1.IN33
cmd_address[3] => Mux2.IN32
cmd_address[3] => Mux3.IN33
cmd_address[3] => Mux4.IN31
cmd_address[3] => Mux5.IN33
cmd_address[3] => Mux6.IN32
cmd_address[3] => Mux7.IN33
cmd_address[3] => Mux8.IN30
cmd_address[3] => Mux9.IN33
cmd_address[3] => Mux10.IN32
cmd_address[3] => Mux11.IN28
cmd_address[3] => Mux12.IN31
cmd_address[3] => Mux13.IN33
cmd_address[3] => Mux14.IN28
cmd_address[3] => Mux15.IN28
cmd_address[3] => Mux16.IN28
cmd_address[3] => Mux17.IN28
cmd_address[3] => Mux18.IN28
cmd_address[3] => int_split_col_addr[5].DATAB
cmd_address[3] => Equal11.IN2
cmd_address[3] => Equal12.IN2
cmd_address[3] => Equal13.IN2
cmd_address[3] => Equal14.IN3
cmd_address[3] => buf_col_addr.DATAB
cmd_address[4] => Mux0.IN27
cmd_address[4] => Mux1.IN32
cmd_address[4] => Mux2.IN31
cmd_address[4] => Mux3.IN32
cmd_address[4] => Mux4.IN30
cmd_address[4] => Mux5.IN32
cmd_address[4] => Mux6.IN31
cmd_address[4] => Mux7.IN32
cmd_address[4] => Mux8.IN29
cmd_address[4] => Mux9.IN32
cmd_address[4] => Mux10.IN31
cmd_address[4] => Mux11.IN27
cmd_address[4] => Mux12.IN30
cmd_address[4] => Mux13.IN32
cmd_address[4] => Mux14.IN27
cmd_address[4] => Mux15.IN27
cmd_address[4] => Mux16.IN27
cmd_address[4] => Mux17.IN27
cmd_address[4] => Mux18.IN27
cmd_address[4] => int_split_col_addr[6].DATAB
cmd_address[4] => Equal11.IN1
cmd_address[4] => Equal12.IN1
cmd_address[4] => Equal13.IN1
cmd_address[4] => Equal14.IN2
cmd_address[4] => buf_col_addr.DATAB
cmd_address[5] => Mux0.IN26
cmd_address[5] => Mux1.IN31
cmd_address[5] => Mux2.IN30
cmd_address[5] => Mux3.IN31
cmd_address[5] => Mux4.IN29
cmd_address[5] => Mux5.IN31
cmd_address[5] => Mux6.IN30
cmd_address[5] => Mux7.IN31
cmd_address[5] => Mux8.IN28
cmd_address[5] => Mux9.IN31
cmd_address[5] => Mux10.IN30
cmd_address[5] => Mux11.IN26
cmd_address[5] => Mux12.IN29
cmd_address[5] => Mux13.IN31
cmd_address[5] => Mux14.IN26
cmd_address[5] => Mux15.IN26
cmd_address[5] => Mux16.IN26
cmd_address[5] => Mux17.IN26
cmd_address[5] => Mux18.IN26
cmd_address[5] => int_split_col_addr[7].DATAB
cmd_address[5] => Equal11.IN0
cmd_address[5] => Equal12.IN0
cmd_address[5] => Equal13.IN0
cmd_address[5] => Equal14.IN1
cmd_address[5] => buf_col_addr.DATAB
cmd_address[6] => int_col_addr[8].DATAB
cmd_address[6] => Mux0.IN25
cmd_address[6] => Mux1.IN30
cmd_address[6] => Mux2.IN29
cmd_address[6] => Mux3.IN30
cmd_address[6] => Mux4.IN28
cmd_address[6] => Mux5.IN30
cmd_address[6] => Mux6.IN29
cmd_address[6] => Mux7.IN30
cmd_address[6] => Mux8.IN27
cmd_address[6] => Mux9.IN30
cmd_address[6] => Mux10.IN29
cmd_address[6] => Mux11.IN25
cmd_address[6] => Mux12.IN28
cmd_address[6] => Mux13.IN30
cmd_address[6] => Mux14.IN25
cmd_address[6] => Mux15.IN25
cmd_address[6] => Mux16.IN25
cmd_address[6] => Mux17.IN25
cmd_address[6] => Mux18.IN25
cmd_address[7] => int_col_addr[9].DATAB
cmd_address[7] => Mux0.IN24
cmd_address[7] => Mux1.IN29
cmd_address[7] => Mux2.IN28
cmd_address[7] => Mux3.IN29
cmd_address[7] => Mux4.IN27
cmd_address[7] => Mux5.IN29
cmd_address[7] => Mux6.IN28
cmd_address[7] => Mux7.IN29
cmd_address[7] => Mux8.IN26
cmd_address[7] => Mux9.IN29
cmd_address[7] => Mux10.IN28
cmd_address[7] => Mux11.IN24
cmd_address[7] => Mux12.IN27
cmd_address[7] => Mux13.IN29
cmd_address[7] => Mux14.IN24
cmd_address[7] => Mux15.IN24
cmd_address[7] => Mux16.IN24
cmd_address[7] => Mux17.IN24
cmd_address[7] => Mux18.IN24
cmd_address[8] => Mux0.IN23
cmd_address[8] => Mux1.IN28
cmd_address[8] => Mux2.IN27
cmd_address[8] => Mux3.IN28
cmd_address[8] => Mux4.IN26
cmd_address[8] => Mux5.IN28
cmd_address[8] => Mux6.IN27
cmd_address[8] => Mux7.IN28
cmd_address[8] => Mux8.IN25
cmd_address[8] => Mux9.IN28
cmd_address[8] => Mux10.IN27
cmd_address[8] => Mux11.IN23
cmd_address[8] => Mux12.IN26
cmd_address[8] => Mux13.IN28
cmd_address[8] => Mux14.IN23
cmd_address[8] => Mux15.IN23
cmd_address[8] => Mux16.IN23
cmd_address[8] => Mux17.IN23
cmd_address[8] => Mux18.IN23
cmd_address[9] => Mux0.IN22
cmd_address[9] => Mux1.IN27
cmd_address[9] => Mux2.IN26
cmd_address[9] => Mux3.IN27
cmd_address[9] => Mux4.IN25
cmd_address[9] => Mux5.IN27
cmd_address[9] => Mux6.IN26
cmd_address[9] => Mux7.IN27
cmd_address[9] => Mux8.IN24
cmd_address[9] => Mux9.IN27
cmd_address[9] => Mux10.IN26
cmd_address[9] => Mux11.IN22
cmd_address[9] => Mux12.IN25
cmd_address[9] => Mux13.IN27
cmd_address[9] => Mux14.IN22
cmd_address[9] => Mux15.IN22
cmd_address[9] => Mux16.IN22
cmd_address[9] => Mux17.IN22
cmd_address[9] => Mux18.IN22
cmd_address[10] => Mux0.IN21
cmd_address[10] => Mux1.IN26
cmd_address[10] => Mux2.IN25
cmd_address[10] => Mux3.IN26
cmd_address[10] => Mux4.IN24
cmd_address[10] => Mux5.IN26
cmd_address[10] => Mux6.IN25
cmd_address[10] => Mux7.IN26
cmd_address[10] => Mux8.IN23
cmd_address[10] => Mux9.IN26
cmd_address[10] => Mux10.IN25
cmd_address[10] => Mux11.IN21
cmd_address[10] => Mux12.IN24
cmd_address[10] => Mux13.IN26
cmd_address[10] => Mux14.IN21
cmd_address[10] => Mux15.IN21
cmd_address[10] => Mux16.IN21
cmd_address[10] => Mux17.IN21
cmd_address[10] => Mux18.IN21
cmd_address[11] => Mux0.IN20
cmd_address[11] => Mux1.IN25
cmd_address[11] => Mux2.IN24
cmd_address[11] => Mux3.IN25
cmd_address[11] => Mux4.IN23
cmd_address[11] => Mux5.IN25
cmd_address[11] => Mux6.IN24
cmd_address[11] => Mux7.IN25
cmd_address[11] => Mux8.IN22
cmd_address[11] => Mux9.IN25
cmd_address[11] => Mux10.IN24
cmd_address[11] => Mux11.IN20
cmd_address[11] => Mux12.IN23
cmd_address[11] => Mux13.IN25
cmd_address[11] => Mux14.IN20
cmd_address[11] => Mux15.IN20
cmd_address[11] => Mux16.IN20
cmd_address[11] => Mux17.IN20
cmd_address[11] => Mux18.IN20
cmd_address[12] => Mux0.IN19
cmd_address[12] => Mux1.IN24
cmd_address[12] => Mux2.IN23
cmd_address[12] => Mux3.IN24
cmd_address[12] => Mux4.IN22
cmd_address[12] => Mux5.IN24
cmd_address[12] => Mux6.IN23
cmd_address[12] => Mux7.IN24
cmd_address[12] => Mux8.IN21
cmd_address[12] => Mux9.IN24
cmd_address[12] => Mux10.IN23
cmd_address[12] => Mux11.IN19
cmd_address[12] => Mux12.IN22
cmd_address[12] => Mux13.IN24
cmd_address[12] => Mux14.IN19
cmd_address[12] => Mux15.IN19
cmd_address[12] => Mux16.IN19
cmd_address[12] => Mux17.IN19
cmd_address[12] => Mux18.IN19
cmd_address[13] => Mux0.IN18
cmd_address[13] => Mux1.IN23
cmd_address[13] => Mux2.IN22
cmd_address[13] => Mux3.IN23
cmd_address[13] => Mux4.IN21
cmd_address[13] => Mux5.IN23
cmd_address[13] => Mux6.IN22
cmd_address[13] => Mux7.IN23
cmd_address[13] => Mux8.IN20
cmd_address[13] => Mux9.IN23
cmd_address[13] => Mux10.IN22
cmd_address[13] => Mux11.IN18
cmd_address[13] => Mux12.IN21
cmd_address[13] => Mux13.IN23
cmd_address[13] => Mux14.IN18
cmd_address[13] => Mux15.IN18
cmd_address[13] => Mux16.IN18
cmd_address[13] => Mux17.IN18
cmd_address[13] => Mux18.IN18
cmd_address[14] => Mux0.IN17
cmd_address[14] => Mux1.IN22
cmd_address[14] => Mux2.IN21
cmd_address[14] => Mux3.IN22
cmd_address[14] => Mux4.IN20
cmd_address[14] => Mux5.IN22
cmd_address[14] => Mux6.IN21
cmd_address[14] => Mux7.IN22
cmd_address[14] => Mux8.IN19
cmd_address[14] => Mux9.IN22
cmd_address[14] => Mux10.IN21
cmd_address[14] => Mux11.IN17
cmd_address[14] => Mux12.IN20
cmd_address[14] => Mux13.IN22
cmd_address[14] => Mux14.IN17
cmd_address[14] => Mux15.IN17
cmd_address[14] => Mux16.IN17
cmd_address[14] => Mux17.IN17
cmd_address[14] => Mux18.IN17
cmd_address[15] => Mux0.IN16
cmd_address[15] => Mux1.IN21
cmd_address[15] => Mux2.IN20
cmd_address[15] => Mux3.IN21
cmd_address[15] => Mux4.IN19
cmd_address[15] => Mux5.IN21
cmd_address[15] => Mux6.IN20
cmd_address[15] => Mux7.IN21
cmd_address[15] => Mux8.IN18
cmd_address[15] => Mux9.IN21
cmd_address[15] => Mux10.IN20
cmd_address[15] => Mux11.IN16
cmd_address[15] => Mux12.IN19
cmd_address[15] => Mux13.IN21
cmd_address[15] => Mux14.IN16
cmd_address[15] => Mux15.IN16
cmd_address[15] => Mux16.IN16
cmd_address[15] => Mux17.IN16
cmd_address[15] => Mux18.IN16
cmd_address[16] => Mux0.IN15
cmd_address[16] => Mux1.IN20
cmd_address[16] => Mux2.IN19
cmd_address[16] => Mux3.IN20
cmd_address[16] => Mux4.IN18
cmd_address[16] => Mux5.IN20
cmd_address[16] => Mux6.IN19
cmd_address[16] => Mux7.IN20
cmd_address[16] => Mux8.IN17
cmd_address[16] => Mux9.IN20
cmd_address[16] => Mux10.IN19
cmd_address[16] => Mux11.IN15
cmd_address[16] => Mux12.IN18
cmd_address[16] => Mux13.IN20
cmd_address[16] => Mux14.IN15
cmd_address[16] => Mux15.IN15
cmd_address[16] => Mux16.IN15
cmd_address[16] => Mux17.IN15
cmd_address[16] => Mux18.IN15
cmd_address[17] => Mux0.IN14
cmd_address[17] => Mux1.IN19
cmd_address[17] => Mux2.IN18
cmd_address[17] => Mux3.IN19
cmd_address[17] => Mux4.IN17
cmd_address[17] => Mux5.IN19
cmd_address[17] => Mux6.IN18
cmd_address[17] => Mux7.IN19
cmd_address[17] => Mux8.IN16
cmd_address[17] => Mux9.IN19
cmd_address[17] => Mux10.IN18
cmd_address[17] => Mux11.IN14
cmd_address[17] => Mux12.IN17
cmd_address[17] => Mux13.IN19
cmd_address[17] => Mux14.IN14
cmd_address[17] => Mux15.IN14
cmd_address[17] => Mux16.IN14
cmd_address[17] => Mux17.IN14
cmd_address[17] => Mux18.IN14
cmd_address[18] => Mux0.IN13
cmd_address[18] => Mux1.IN18
cmd_address[18] => Mux2.IN17
cmd_address[18] => Mux3.IN18
cmd_address[18] => Mux4.IN16
cmd_address[18] => Mux5.IN18
cmd_address[18] => Mux6.IN17
cmd_address[18] => Mux7.IN18
cmd_address[18] => Mux8.IN15
cmd_address[18] => Mux9.IN18
cmd_address[18] => Mux10.IN17
cmd_address[18] => Mux11.IN13
cmd_address[18] => Mux12.IN16
cmd_address[18] => Mux13.IN18
cmd_address[18] => Mux14.IN13
cmd_address[18] => Mux15.IN13
cmd_address[18] => Mux16.IN13
cmd_address[18] => Mux17.IN13
cmd_address[18] => Mux18.IN13
cmd_address[19] => Mux0.IN12
cmd_address[19] => Mux1.IN17
cmd_address[19] => Mux2.IN16
cmd_address[19] => Mux3.IN17
cmd_address[19] => Mux4.IN15
cmd_address[19] => Mux5.IN17
cmd_address[19] => Mux6.IN16
cmd_address[19] => Mux7.IN17
cmd_address[19] => Mux8.IN14
cmd_address[19] => Mux9.IN17
cmd_address[19] => Mux10.IN16
cmd_address[19] => Mux11.IN12
cmd_address[19] => Mux12.IN15
cmd_address[19] => Mux13.IN17
cmd_address[19] => Mux14.IN12
cmd_address[19] => Mux15.IN12
cmd_address[19] => Mux16.IN12
cmd_address[19] => Mux17.IN12
cmd_address[19] => Mux18.IN12
cmd_address[20] => Mux0.IN11
cmd_address[20] => Mux1.IN16
cmd_address[20] => Mux2.IN15
cmd_address[20] => Mux3.IN16
cmd_address[20] => Mux4.IN14
cmd_address[20] => Mux5.IN16
cmd_address[20] => Mux6.IN15
cmd_address[20] => Mux7.IN16
cmd_address[20] => Mux8.IN13
cmd_address[20] => Mux9.IN16
cmd_address[20] => Mux10.IN15
cmd_address[20] => Mux11.IN11
cmd_address[20] => Mux12.IN14
cmd_address[20] => Mux13.IN16
cmd_address[20] => Mux14.IN11
cmd_address[20] => Mux15.IN11
cmd_address[20] => Mux16.IN11
cmd_address[20] => Mux17.IN11
cmd_address[20] => Mux18.IN11
cmd_address[21] => Mux0.IN10
cmd_address[21] => Mux1.IN15
cmd_address[21] => Mux2.IN14
cmd_address[21] => Mux3.IN15
cmd_address[21] => Mux4.IN13
cmd_address[21] => Mux5.IN15
cmd_address[21] => Mux6.IN14
cmd_address[21] => Mux7.IN15
cmd_address[21] => Mux8.IN12
cmd_address[21] => Mux9.IN15
cmd_address[21] => Mux10.IN14
cmd_address[21] => Mux11.IN10
cmd_address[21] => Mux12.IN13
cmd_address[21] => Mux13.IN15
cmd_address[21] => Mux14.IN10
cmd_address[21] => Mux15.IN10
cmd_address[21] => Mux16.IN10
cmd_address[21] => Mux17.IN10
cmd_address[21] => Mux18.IN10
cmd_address[22] => Mux0.IN9
cmd_address[22] => Mux1.IN14
cmd_address[22] => Mux2.IN13
cmd_address[22] => Mux3.IN14
cmd_address[22] => Mux4.IN12
cmd_address[22] => Mux5.IN14
cmd_address[22] => Mux6.IN13
cmd_address[22] => Mux7.IN14
cmd_address[22] => Mux8.IN11
cmd_address[22] => Mux9.IN14
cmd_address[22] => Mux10.IN13
cmd_address[22] => Mux11.IN9
cmd_address[22] => Mux12.IN12
cmd_address[22] => Mux13.IN14
cmd_address[22] => Mux14.IN9
cmd_address[22] => Mux15.IN9
cmd_address[22] => Mux16.IN9
cmd_address[22] => Mux17.IN9
cmd_address[22] => Mux18.IN9
cmd_address[23] => Mux0.IN8
cmd_address[23] => Mux1.IN13
cmd_address[23] => Mux2.IN12
cmd_address[23] => Mux3.IN13
cmd_address[23] => Mux4.IN11
cmd_address[23] => Mux5.IN13
cmd_address[23] => Mux6.IN12
cmd_address[23] => Mux7.IN13
cmd_address[23] => Mux8.IN10
cmd_address[23] => Mux9.IN13
cmd_address[23] => Mux10.IN12
cmd_address[23] => Mux11.IN8
cmd_address[23] => Mux12.IN11
cmd_address[23] => Mux13.IN13
cmd_address[23] => Mux14.IN8
cmd_address[23] => Mux15.IN8
cmd_address[23] => Mux16.IN8
cmd_address[23] => Mux17.IN8
cmd_address[23] => Mux18.IN8
cmd_address[24] => Mux0.IN7
cmd_address[24] => Mux1.IN12
cmd_address[24] => Mux2.IN11
cmd_address[24] => Mux3.IN12
cmd_address[24] => Mux4.IN10
cmd_address[24] => Mux5.IN12
cmd_address[24] => Mux6.IN11
cmd_address[24] => Mux7.IN12
cmd_address[24] => Mux8.IN9
cmd_address[24] => Mux9.IN12
cmd_address[24] => Mux10.IN11
cmd_address[24] => Mux11.IN7
cmd_address[24] => Mux12.IN10
cmd_address[24] => Mux13.IN12
cmd_address[24] => Mux14.IN7
cmd_address[24] => Mux15.IN7
cmd_address[24] => Mux16.IN7
cmd_address[24] => Mux17.IN7
cmd_address[24] => Mux18.IN7
cmd_address[25] => Mux0.IN6
cmd_address[25] => Mux1.IN11
cmd_address[25] => Mux2.IN10
cmd_address[25] => Mux3.IN11
cmd_address[25] => Mux4.IN9
cmd_address[25] => Mux5.IN11
cmd_address[25] => Mux6.IN10
cmd_address[25] => Mux7.IN11
cmd_address[25] => Mux8.IN8
cmd_address[25] => Mux9.IN11
cmd_address[25] => Mux10.IN10
cmd_address[25] => Mux11.IN6
cmd_address[25] => Mux12.IN9
cmd_address[25] => Mux13.IN11
cmd_address[25] => Mux14.IN6
cmd_address[25] => Mux15.IN6
cmd_address[25] => Mux16.IN6
cmd_address[25] => Mux17.IN6
cmd_address[25] => Mux18.IN6
cmd_write => int_split_write.IN1
cmd_write => buf_write_req.DATAIN
cmd_read => int_split_read.IN1
cmd_read => buf_read_req.DATAIN
cmd_id[0] => ecc_proc_localid[0].DATAB
cmd_id[0] => buf_localid[0].DATAIN
cmd_id[1] => ecc_proc_localid[1].DATAB
cmd_id[1] => buf_localid[1].DATAIN
cmd_id[2] => ecc_proc_localid[2].DATAB
cmd_id[2] => buf_localid[2].DATAIN
cmd_id[3] => ecc_proc_localid[3].DATAB
cmd_id[3] => buf_localid[3].DATAIN
cmd_id[4] => ecc_proc_localid[4].DATAB
cmd_id[4] => buf_localid[4].DATAIN
cmd_id[5] => ecc_proc_localid[5].DATAB
cmd_id[5] => buf_localid[5].DATAIN
cmd_id[6] => ecc_proc_localid[6].DATAB
cmd_id[6] => buf_localid[6].DATAIN
cmd_id[7] => ecc_proc_localid[7].DATAB
cmd_id[7] => buf_localid[7].DATAIN
cmd_multicast => int_split_multicast.DATAB
cmd_multicast => buf_multicast.DATAIN
cmd_size[0] => Add27.IN6
cmd_size[0] => LessThan7.IN8
cmd_size[0] => int_split_size.DATAB
cmd_size[1] => Add27.IN5
cmd_size[1] => LessThan7.IN7
cmd_size[1] => int_split_size.DATAB
cmd_size[2] => Add27.IN4
cmd_size[2] => LessThan7.IN6
cmd_size[2] => int_split_size.DATAB
cmd_priority => int_split_priority.DATAB
cmd_priority => buf_priority.DATAIN
cmd_autoprecharge => int_split_autopch.DATAB
cmd_autoprecharge => buf_autopch_req.DATAIN
proc_busy <= proc_busy.DB_MAX_OUTPUT_PORT_TYPE
proc_load <= proc_load.DB_MAX_OUTPUT_PORT_TYPE
proc_load_dataid <= proc_load_dataid.DB_MAX_OUTPUT_PORT_TYPE
proc_write <= proc_write.DB_MAX_OUTPUT_PORT_TYPE
proc_read <= proc_read.DB_MAX_OUTPUT_PORT_TYPE
proc_size[0] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[1] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[2] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[0] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[1] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[2] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[3] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[4] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[5] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[6] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[7] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_valid => int_split_write_final.IN1
wdatap_free_id_valid => cmd_gen_load.IN1
wdatap_free_id_valid => int_queue_full.IN1
wdatap_free_id_dataid[0] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[0] => muxed_dataid.DATAA
wdatap_free_id_dataid[1] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[1] => muxed_dataid.DATAA
wdatap_free_id_dataid[2] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[2] => muxed_dataid.DATAA
wdatap_free_id_dataid[3] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[3] => muxed_dataid.DATAA
rdatap_free_id_valid => int_split_read_final.IN1
rdatap_free_id_valid => cmd_gen_load.IN1
rdatap_free_id_valid => int_queue_full.IN1
rdatap_free_id_dataid[0] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[0] => muxed_dataid.DATAB
rdatap_free_id_dataid[1] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[1] => muxed_dataid.DATAB
rdatap_free_id_dataid[2] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[2] => muxed_dataid.DATAB
rdatap_free_id_dataid[3] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[3] => muxed_dataid.DATAB
tbp_load_index[0] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[1] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[2] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[3] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => split_queue_load_open.OUTPUTSELECT
data_complete[0] => int_ecc_data_complete.OUTPUTSELECT
data_complete[0] => int_ecc_partial_be.OUTPUTSELECT
data_complete[0] => split_queue_fast_unload.IN1
data_complete[0] => int_ecc_data_complete_final.DATAB
data_complete[0] => split_queue_load_open_final.IN1
data_complete[1] => ~NO_FANOUT~
data_complete[2] => ~NO_FANOUT~
data_complete[3] => ~NO_FANOUT~
data_rmw_complete => ~NO_FANOUT~
errcmd_ready <= errcmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
errcmd_valid => ecc_queue_load.IN1
errcmd_valid => take_from_ecc_correct.IN0
errcmd_chipsel[0] => ecc_cs_addr.DATAB
errcmd_bank[0] => ecc_bank_addr.DATAB
errcmd_bank[1] => ecc_bank_addr.DATAB
errcmd_bank[2] => ecc_bank_addr.DATAB
errcmd_row[0] => ecc_row_addr.DATAB
errcmd_row[1] => ecc_row_addr.DATAB
errcmd_row[2] => ecc_row_addr.DATAB
errcmd_row[3] => ecc_row_addr.DATAB
errcmd_row[4] => ecc_row_addr.DATAB
errcmd_row[5] => ecc_row_addr.DATAB
errcmd_row[6] => ecc_row_addr.DATAB
errcmd_row[7] => ecc_row_addr.DATAB
errcmd_row[8] => ecc_row_addr.DATAB
errcmd_row[9] => ecc_row_addr.DATAB
errcmd_row[10] => ecc_row_addr.DATAB
errcmd_row[11] => ecc_row_addr.DATAB
errcmd_row[12] => ecc_row_addr.DATAB
errcmd_row[13] => ecc_row_addr.DATAB
errcmd_row[14] => ecc_row_addr.DATAB
errcmd_column[0] => ecc_col_addr.DATAB
errcmd_column[1] => ecc_col_addr.DATAB
errcmd_column[2] => ecc_col_addr.DATAB
errcmd_column[3] => ecc_col_addr.DATAB
errcmd_column[4] => ecc_col_addr.DATAB
errcmd_column[5] => ecc_col_addr.DATAB
errcmd_column[6] => ecc_col_addr.DATAB
errcmd_column[7] => ecc_col_addr.DATAB
errcmd_column[8] => ecc_col_addr.DATAB
errcmd_column[9] => ecc_col_addr.DATAB
errcmd_size[0] => ecc_size.DATAB
errcmd_size[1] => ecc_size.DATAB
errcmd_size[2] => ecc_size.DATAB
errcmd_localid[0] => ecc_priority.DATAB
errcmd_localid[1] => ~NO_FANOUT~
errcmd_localid[2] => ~NO_FANOUT~
errcmd_localid[3] => ~NO_FANOUT~
errcmd_localid[4] => ~NO_FANOUT~
errcmd_localid[5] => ~NO_FANOUT~
errcmd_localid[6] => ~NO_FANOUT~
errcmd_localid[7] => ~NO_FANOUT~
data_partial_be => int_ecc_partial_be.DATAB
data_partial_be => int_ecc_partial_be_final.DATAB
cfg_enable_cmd_split => require_gen.IN1
cfg_enable_cmd_split => always12.IN1
cfg_enable_cmd_split => always14.IN1
cfg_enable_cmd_split => always15.IN1
cfg_burst_length[0] => Add43.IN10
cfg_burst_length[0] => Equal3.IN31
cfg_burst_length[0] => Equal4.IN31
cfg_burst_length[0] => Equal5.IN31
cfg_burst_length[0] => Equal24.IN31
cfg_burst_length[1] => Add43.IN9
cfg_burst_length[1] => Equal3.IN0
cfg_burst_length[1] => Equal4.IN30
cfg_burst_length[1] => Equal5.IN30
cfg_burst_length[1] => Equal24.IN30
cfg_burst_length[2] => Add43.IN8
cfg_burst_length[2] => LessThan7.IN5
cfg_burst_length[2] => LessThan8.IN4
cfg_burst_length[2] => LessThan10.IN4
cfg_burst_length[2] => Add32.IN8
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan12.IN4
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan9.IN6
cfg_burst_length[2] => LessThan11.IN6
cfg_burst_length[2] => LessThan13.IN10
cfg_burst_length[2] => Equal0.IN0
cfg_burst_length[2] => Equal1.IN31
cfg_burst_length[2] => Equal2.IN31
cfg_burst_length[2] => Equal3.IN30
cfg_burst_length[2] => Equal4.IN0
cfg_burst_length[2] => Equal5.IN29
cfg_burst_length[2] => Add34.IN4
cfg_burst_length[2] => Add35.IN6
cfg_burst_length[2] => Add33.IN4
cfg_burst_length[2] => Equal24.IN29
cfg_burst_length[3] => Add43.IN7
cfg_burst_length[3] => LessThan7.IN4
cfg_burst_length[3] => LessThan8.IN3
cfg_burst_length[3] => LessThan10.IN3
cfg_burst_length[3] => Add32.IN7
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan12.IN3
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan9.IN5
cfg_burst_length[3] => LessThan11.IN5
cfg_burst_length[3] => LessThan13.IN9
cfg_burst_length[3] => Equal0.IN31
cfg_burst_length[3] => Equal1.IN0
cfg_burst_length[3] => Equal2.IN30
cfg_burst_length[3] => Equal3.IN29
cfg_burst_length[3] => Equal4.IN29
cfg_burst_length[3] => Equal5.IN0
cfg_burst_length[3] => Add34.IN3
cfg_burst_length[3] => Add35.IN5
cfg_burst_length[3] => Add33.IN3
cfg_burst_length[3] => Equal24.IN28
cfg_burst_length[4] => Add43.IN6
cfg_burst_length[4] => LessThan7.IN3
cfg_burst_length[4] => LessThan8.IN2
cfg_burst_length[4] => LessThan10.IN2
cfg_burst_length[4] => Add32.IN6
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan12.IN2
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan9.IN4
cfg_burst_length[4] => LessThan11.IN4
cfg_burst_length[4] => LessThan13.IN8
cfg_burst_length[4] => Equal0.IN30
cfg_burst_length[4] => Equal1.IN30
cfg_burst_length[4] => Equal2.IN0
cfg_burst_length[4] => Equal3.IN28
cfg_burst_length[4] => Equal4.IN28
cfg_burst_length[4] => Equal5.IN28
cfg_burst_length[4] => Add34.IN2
cfg_burst_length[4] => Add35.IN4
cfg_burst_length[4] => Add33.IN2
cfg_burst_length[4] => Equal24.IN0
cfg_addr_order[0] => Equal25.IN1
cfg_addr_order[0] => Equal26.IN0
cfg_addr_order[1] => Equal25.IN0
cfg_addr_order[1] => Equal26.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_ecc => take_from_ecc_correct.IN1
cfg_enable_no_dm => cfg_enable_rmw.IN1
cfg_col_addr_width[0] => Add1.IN10
cfg_col_addr_width[0] => cfg_addr_bitsel_row.DATAB
cfg_col_addr_width[0] => Add3.IN5
cfg_col_addr_width[0] => cfg_addr_bitsel_bank[0].DATAA
cfg_col_addr_width[0] => Add6.IN7
cfg_col_addr_width[0] => Add9.IN12
cfg_col_addr_width[0] => LessThan0.IN64
cfg_col_addr_width[0] => LessThan1.IN64
cfg_col_addr_width[0] => ShiftLeft3.IN37
cfg_col_addr_width[1] => Add1.IN9
cfg_col_addr_width[1] => Add3.IN4
cfg_col_addr_width[1] => Add5.IN8
cfg_col_addr_width[1] => Add6.IN6
cfg_col_addr_width[1] => Add9.IN11
cfg_col_addr_width[1] => ShiftLeft3.IN36
cfg_col_addr_width[2] => Add1.IN8
cfg_col_addr_width[2] => Add3.IN3
cfg_col_addr_width[2] => Add5.IN7
cfg_col_addr_width[2] => Add6.IN5
cfg_col_addr_width[2] => Add9.IN10
cfg_col_addr_width[2] => ShiftLeft3.IN35
cfg_col_addr_width[3] => Add1.IN7
cfg_col_addr_width[3] => Add3.IN2
cfg_col_addr_width[3] => Add5.IN6
cfg_col_addr_width[3] => Add6.IN4
cfg_col_addr_width[3] => Add9.IN9
cfg_col_addr_width[3] => ShiftLeft3.IN34
cfg_col_addr_width[4] => Add1.IN6
cfg_col_addr_width[4] => Add3.IN1
cfg_col_addr_width[4] => Add5.IN5
cfg_col_addr_width[4] => Add6.IN3
cfg_col_addr_width[4] => Add9.IN8
cfg_col_addr_width[4] => ShiftLeft3.IN33
cfg_row_addr_width[0] => Add3.IN10
cfg_row_addr_width[0] => Add8.IN7
cfg_row_addr_width[0] => LessThan2.IN10
cfg_row_addr_width[0] => LessThan3.IN10
cfg_row_addr_width[0] => LessThan4.IN10
cfg_row_addr_width[0] => ShiftLeft2.IN37
cfg_row_addr_width[1] => Add3.IN9
cfg_row_addr_width[1] => Add8.IN6
cfg_row_addr_width[1] => LessThan2.IN9
cfg_row_addr_width[1] => LessThan3.IN9
cfg_row_addr_width[1] => LessThan4.IN9
cfg_row_addr_width[1] => ShiftLeft2.IN36
cfg_row_addr_width[2] => Add3.IN8
cfg_row_addr_width[2] => Add8.IN5
cfg_row_addr_width[2] => LessThan2.IN8
cfg_row_addr_width[2] => LessThan3.IN8
cfg_row_addr_width[2] => LessThan4.IN8
cfg_row_addr_width[2] => ShiftLeft2.IN35
cfg_row_addr_width[3] => Add3.IN7
cfg_row_addr_width[3] => Add8.IN4
cfg_row_addr_width[3] => LessThan2.IN7
cfg_row_addr_width[3] => LessThan3.IN7
cfg_row_addr_width[3] => LessThan4.IN7
cfg_row_addr_width[3] => ShiftLeft2.IN34
cfg_row_addr_width[4] => Add3.IN6
cfg_row_addr_width[4] => Add8.IN3
cfg_row_addr_width[4] => LessThan2.IN6
cfg_row_addr_width[4] => LessThan3.IN6
cfg_row_addr_width[4] => LessThan4.IN6
cfg_row_addr_width[4] => ShiftLeft2.IN33
cfg_bank_addr_width[0] => Add0.IN3
cfg_bank_addr_width[0] => Add6.IN10
cfg_bank_addr_width[0] => Add8.IN10
cfg_bank_addr_width[0] => LessThan5.IN6
cfg_bank_addr_width[0] => ShiftLeft1.IN35
cfg_bank_addr_width[1] => Add0.IN2
cfg_bank_addr_width[1] => Add6.IN9
cfg_bank_addr_width[1] => Add8.IN9
cfg_bank_addr_width[1] => LessThan5.IN5
cfg_bank_addr_width[1] => ShiftLeft1.IN34
cfg_bank_addr_width[2] => Add0.IN1
cfg_bank_addr_width[2] => Add6.IN8
cfg_bank_addr_width[2] => Add8.IN8
cfg_bank_addr_width[2] => LessThan5.IN4
cfg_bank_addr_width[2] => ShiftLeft1.IN33
cfg_cs_addr_width[0] => Add0.IN6
cfg_cs_addr_width[0] => LessThan6.IN6
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => Add0.IN5
cfg_cs_addr_width[1] => LessThan6.IN5
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => Add0.IN4
cfg_cs_addr_width[2] => LessThan6.IN4
cfg_cs_addr_width[2] => ShiftLeft0.IN33


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst
ctl_clk => burst_chop[0].CLK
ctl_clk => burst_chop[1].CLK
ctl_clk => burst_chop[2].CLK
ctl_clk => burst_chop[3].CLK
ctl_clk => age[0][0].CLK
ctl_clk => age[0][1].CLK
ctl_clk => age[0][2].CLK
ctl_clk => age[0][3].CLK
ctl_clk => age[1][0].CLK
ctl_clk => age[1][1].CLK
ctl_clk => age[1][2].CLK
ctl_clk => age[1][3].CLK
ctl_clk => age[2][0].CLK
ctl_clk => age[2][1].CLK
ctl_clk => age[2][2].CLK
ctl_clk => age[2][3].CLK
ctl_clk => age[3][0].CLK
ctl_clk => age[3][1].CLK
ctl_clk => age[3][2].CLK
ctl_clk => age[3][3].CLK
ctl_clk => int_shadow_timer_ready[0][0].CLK
ctl_clk => int_shadow_timer_ready[0][1].CLK
ctl_clk => int_shadow_timer_ready[0][2].CLK
ctl_clk => int_shadow_timer_ready[0][3].CLK
ctl_clk => int_timer_ready[0][0].CLK
ctl_clk => int_timer_ready[0][1].CLK
ctl_clk => int_timer_ready[0][2].CLK
ctl_clk => int_timer_ready[0][3].CLK
ctl_clk => int_bank_closed[0][0].CLK
ctl_clk => int_bank_closed[0][1].CLK
ctl_clk => int_bank_closed[0][2].CLK
ctl_clk => int_bank_closed[0][3].CLK
ctl_clk => pch_ready[0].CLK
ctl_clk => pch_ready[1].CLK
ctl_clk => pch_ready[2].CLK
ctl_clk => pch_ready[3].CLK
ctl_clk => row_timer_pre_ready[0].CLK
ctl_clk => row_timer_pre_ready[1].CLK
ctl_clk => row_timer_pre_ready[2].CLK
ctl_clk => row_timer_pre_ready[3].CLK
ctl_clk => row_timer[0][0].CLK
ctl_clk => row_timer[0][1].CLK
ctl_clk => row_timer[0][2].CLK
ctl_clk => row_timer[0][3].CLK
ctl_clk => row_timer[0][4].CLK
ctl_clk => row_timer[1][0].CLK
ctl_clk => row_timer[1][1].CLK
ctl_clk => row_timer[1][2].CLK
ctl_clk => row_timer[1][3].CLK
ctl_clk => row_timer[1][4].CLK
ctl_clk => row_timer[2][0].CLK
ctl_clk => row_timer[2][1].CLK
ctl_clk => row_timer[2][2].CLK
ctl_clk => row_timer[2][3].CLK
ctl_clk => row_timer[2][4].CLK
ctl_clk => row_timer[3][0].CLK
ctl_clk => row_timer[3][1].CLK
ctl_clk => row_timer[3][2].CLK
ctl_clk => row_timer[3][3].CLK
ctl_clk => row_timer[3][4].CLK
ctl_clk => trc_timer_pre_ready[0].CLK
ctl_clk => trc_timer_pre_ready[1].CLK
ctl_clk => trc_timer_pre_ready[2].CLK
ctl_clk => trc_timer_pre_ready[3].CLK
ctl_clk => trc_timer[0][0].CLK
ctl_clk => trc_timer[0][1].CLK
ctl_clk => trc_timer[0][2].CLK
ctl_clk => trc_timer[0][3].CLK
ctl_clk => trc_timer[0][4].CLK
ctl_clk => trc_timer[1][0].CLK
ctl_clk => trc_timer[1][1].CLK
ctl_clk => trc_timer[1][2].CLK
ctl_clk => trc_timer[1][3].CLK
ctl_clk => trc_timer[1][4].CLK
ctl_clk => trc_timer[2][0].CLK
ctl_clk => trc_timer[2][1].CLK
ctl_clk => trc_timer[2][2].CLK
ctl_clk => trc_timer[2][3].CLK
ctl_clk => trc_timer[2][4].CLK
ctl_clk => trc_timer[3][0].CLK
ctl_clk => trc_timer[3][1].CLK
ctl_clk => trc_timer[3][2].CLK
ctl_clk => trc_timer[3][3].CLK
ctl_clk => trc_timer[3][4].CLK
ctl_clk => combined_timer[0][0].CLK
ctl_clk => combined_timer[0][1].CLK
ctl_clk => combined_timer[0][2].CLK
ctl_clk => combined_timer[0][3].CLK
ctl_clk => combined_timer[0][4].CLK
ctl_clk => combined_timer[1][0].CLK
ctl_clk => combined_timer[1][1].CLK
ctl_clk => combined_timer[1][2].CLK
ctl_clk => combined_timer[1][3].CLK
ctl_clk => combined_timer[1][4].CLK
ctl_clk => combined_timer[2][0].CLK
ctl_clk => combined_timer[2][1].CLK
ctl_clk => combined_timer[2][2].CLK
ctl_clk => combined_timer[2][3].CLK
ctl_clk => combined_timer[2][4].CLK
ctl_clk => combined_timer[3][0].CLK
ctl_clk => combined_timer[3][1].CLK
ctl_clk => combined_timer[3][2].CLK
ctl_clk => combined_timer[3][3].CLK
ctl_clk => combined_timer[3][4].CLK
ctl_clk => log2_open_row_pass_flush_r[0][0].CLK
ctl_clk => log2_open_row_pass_flush_r[0][1].CLK
ctl_clk => log2_open_row_pass_flush_r[1][0].CLK
ctl_clk => log2_open_row_pass_flush_r[1][1].CLK
ctl_clk => log2_open_row_pass_flush_r[2][0].CLK
ctl_clk => log2_open_row_pass_flush_r[2][1].CLK
ctl_clk => log2_open_row_pass_flush_r[3][0].CLK
ctl_clk => log2_open_row_pass_flush_r[3][1].CLK
ctl_clk => col_timer_pre_ready[0].CLK
ctl_clk => col_timer_pre_ready[1].CLK
ctl_clk => col_timer_pre_ready[2].CLK
ctl_clk => col_timer_pre_ready[3].CLK
ctl_clk => col_timer[0][0].CLK
ctl_clk => col_timer[0][1].CLK
ctl_clk => col_timer[0][2].CLK
ctl_clk => col_timer[1][0].CLK
ctl_clk => col_timer[1][1].CLK
ctl_clk => col_timer[1][2].CLK
ctl_clk => col_timer[2][0].CLK
ctl_clk => col_timer[2][1].CLK
ctl_clk => col_timer[2][2].CLK
ctl_clk => col_timer[3][0].CLK
ctl_clk => col_timer[3][1].CLK
ctl_clk => col_timer[3][2].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[3].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[0].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[1].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[2].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[4].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[0].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[1].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[2].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[3].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[4].CLK
ctl_clk => offset_t_param_pch_to_valid[0].CLK
ctl_clk => offset_t_param_pch_to_valid[1].CLK
ctl_clk => offset_t_param_pch_to_valid[2].CLK
ctl_clk => offset_t_param_wr_to_pch[0].CLK
ctl_clk => offset_t_param_wr_to_pch[1].CLK
ctl_clk => offset_t_param_wr_to_pch[2].CLK
ctl_clk => offset_t_param_wr_to_pch[3].CLK
ctl_clk => offset_t_param_wr_to_pch[4].CLK
ctl_clk => offset_t_param_rd_to_pch[0].CLK
ctl_clk => offset_t_param_rd_to_pch[1].CLK
ctl_clk => offset_t_param_rd_to_pch[2].CLK
ctl_clk => offset_t_param_rd_to_pch[3].CLK
ctl_clk => offset_t_param_rd_to_pch[4].CLK
ctl_clk => offset_t_param_act_to_pch[0].CLK
ctl_clk => offset_t_param_act_to_pch[1].CLK
ctl_clk => offset_t_param_act_to_pch[2].CLK
ctl_clk => offset_t_param_act_to_pch[3].CLK
ctl_clk => offset_t_param_act_to_pch[4].CLK
ctl_clk => offset_t_param_act_to_act[0].CLK
ctl_clk => offset_t_param_act_to_act[1].CLK
ctl_clk => offset_t_param_act_to_act[2].CLK
ctl_clk => offset_t_param_act_to_act[3].CLK
ctl_clk => offset_t_param_act_to_act[4].CLK
ctl_clk => offset_t_param_act_to_rdwr[0].CLK
ctl_clk => offset_t_param_act_to_rdwr[1].CLK
ctl_clk => offset_t_param_act_to_rdwr[2].CLK
ctl_clk => compare_offset_t_param_act_to_rdwr_less_than_1.CLK
ctl_clk => compare_t_param_wr_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_rd_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_pch_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_wr_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_rd_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_act_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_rdwr_less_than_offset.CLK
ctl_clk => require_pch[0].CLK
ctl_clk => require_pch[1].CLK
ctl_clk => require_pch[2].CLK
ctl_clk => require_pch[3].CLK
ctl_clk => require_flush[0].CLK
ctl_clk => require_flush[1].CLK
ctl_clk => require_flush[2].CLK
ctl_clk => require_flush[3].CLK
ctl_clk => wrt[0][0].CLK
ctl_clk => wrt[0][1].CLK
ctl_clk => wrt[0][2].CLK
ctl_clk => wrt[0][3].CLK
ctl_clk => wrt[1][0].CLK
ctl_clk => wrt[1][1].CLK
ctl_clk => wrt[1][2].CLK
ctl_clk => wrt[1][3].CLK
ctl_clk => wrt[2][0].CLK
ctl_clk => wrt[2][1].CLK
ctl_clk => wrt[2][2].CLK
ctl_clk => wrt[2][3].CLK
ctl_clk => wrt[3][0].CLK
ctl_clk => wrt[3][1].CLK
ctl_clk => wrt[3][2].CLK
ctl_clk => wrt[3][3].CLK
ctl_clk => wst_p[0].CLK
ctl_clk => wst_p[1].CLK
ctl_clk => wst_p[2].CLK
ctl_clk => wst_p[3].CLK
ctl_clk => ssb[0].CLK
ctl_clk => ssb[1].CLK
ctl_clk => ssb[2].CLK
ctl_clk => ssb[3].CLK
ctl_clk => nor_sbvt[0].CLK
ctl_clk => nor_sbvt[1].CLK
ctl_clk => nor_sbvt[2].CLK
ctl_clk => nor_sbvt[3].CLK
ctl_clk => nor_sbv[0].CLK
ctl_clk => nor_sbv[1].CLK
ctl_clk => nor_sbv[2].CLK
ctl_clk => nor_sbv[3].CLK
ctl_clk => complete_wr[0].CLK
ctl_clk => complete_wr[1].CLK
ctl_clk => complete_wr[2].CLK
ctl_clk => complete_wr[3].CLK
ctl_clk => complete_rd[0].CLK
ctl_clk => complete_rd[1].CLK
ctl_clk => complete_rd[2].CLK
ctl_clk => complete_rd[3].CLK
ctl_clk => complete[0].CLK
ctl_clk => complete[1].CLK
ctl_clk => complete[2].CLK
ctl_clk => complete[3].CLK
ctl_clk => load_rmw_data[0].CLK
ctl_clk => load_rmw_data[1].CLK
ctl_clk => load_rmw_data[2].CLK
ctl_clk => load_rmw_data[3].CLK
ctl_clk => partial_vector[0][1].CLK
ctl_clk => partial_vector[0][2].CLK
ctl_clk => partial_vector[0][3].CLK
ctl_clk => partial_vector[1][0].CLK
ctl_clk => partial_vector[1][2].CLK
ctl_clk => partial_vector[1][3].CLK
ctl_clk => partial_vector[2][0].CLK
ctl_clk => partial_vector[2][1].CLK
ctl_clk => partial_vector[2][3].CLK
ctl_clk => partial_vector[3][0].CLK
ctl_clk => partial_vector[3][1].CLK
ctl_clk => partial_vector[3][2].CLK
ctl_clk => done[0].CLK
ctl_clk => done[1].CLK
ctl_clk => done[2].CLK
ctl_clk => done[3].CLK
ctl_clk => apvc[0].CLK
ctl_clk => apvc[1].CLK
ctl_clk => apvc[2].CLK
ctl_clk => apvc[3].CLK
ctl_clk => apvo[0].CLK
ctl_clk => apvo[1].CLK
ctl_clk => apvo[2].CLK
ctl_clk => apvo[3].CLK
ctl_clk => precharged[0].CLK
ctl_clk => precharged[1].CLK
ctl_clk => precharged[2].CLK
ctl_clk => precharged[3].CLK
ctl_clk => activated[0].CLK
ctl_clk => activated[1].CLK
ctl_clk => activated[2].CLK
ctl_clk => activated[3].CLK
ctl_clk => open_row_pass_flush_r[0].CLK
ctl_clk => open_row_pass_flush_r[1].CLK
ctl_clk => open_row_pass_flush_r[2].CLK
ctl_clk => open_row_pass_flush_r[3].CLK
ctl_clk => open_row_pass_r[0].CLK
ctl_clk => open_row_pass_r[1].CLK
ctl_clk => open_row_pass_r[2].CLK
ctl_clk => open_row_pass_r[3].CLK
ctl_clk => open_row_passed[0].CLK
ctl_clk => open_row_passed[1].CLK
ctl_clk => open_row_passed[2].CLK
ctl_clk => open_row_passed[3].CLK
ctl_clk => cpv[0][0].CLK
ctl_clk => cpv[0][1].CLK
ctl_clk => cpv[0][2].CLK
ctl_clk => cpv[0][3].CLK
ctl_clk => cpv[1][0].CLK
ctl_clk => cpv[1][1].CLK
ctl_clk => cpv[1][2].CLK
ctl_clk => cpv[1][3].CLK
ctl_clk => cpv[2][0].CLK
ctl_clk => cpv[2][1].CLK
ctl_clk => cpv[2][2].CLK
ctl_clk => cpv[2][3].CLK
ctl_clk => cpv[3][0].CLK
ctl_clk => cpv[3][1].CLK
ctl_clk => cpv[3][2].CLK
ctl_clk => cpv[3][3].CLK
ctl_clk => nor_cpv[0].CLK
ctl_clk => nor_cpv[1].CLK
ctl_clk => nor_cpv[2].CLK
ctl_clk => nor_cpv[3].CLK
ctl_clk => rpv[0][0].CLK
ctl_clk => rpv[0][1].CLK
ctl_clk => rpv[0][2].CLK
ctl_clk => rpv[0][3].CLK
ctl_clk => rpv[1][0].CLK
ctl_clk => rpv[1][1].CLK
ctl_clk => rpv[1][2].CLK
ctl_clk => rpv[1][3].CLK
ctl_clk => rpv[2][0].CLK
ctl_clk => rpv[2][1].CLK
ctl_clk => rpv[2][2].CLK
ctl_clk => rpv[2][3].CLK
ctl_clk => rpv[3][0].CLK
ctl_clk => rpv[3][1].CLK
ctl_clk => rpv[3][2].CLK
ctl_clk => rpv[3][3].CLK
ctl_clk => nor_rpv[0].CLK
ctl_clk => nor_rpv[1].CLK
ctl_clk => nor_rpv[2].CLK
ctl_clk => nor_rpv[3].CLK
ctl_clk => priority_a[0].CLK
ctl_clk => priority_a[1].CLK
ctl_clk => priority_a[2].CLK
ctl_clk => priority_a[3].CLK
ctl_clk => rmw[0].CLK
ctl_clk => rmw[1].CLK
ctl_clk => rmw[2].CLK
ctl_clk => rmw[3].CLK
ctl_clk => rmw_partial[0].CLK
ctl_clk => rmw_partial[1].CLK
ctl_clk => rmw_partial[2].CLK
ctl_clk => rmw_partial[3].CLK
ctl_clk => rmw_correct[0].CLK
ctl_clk => rmw_correct[1].CLK
ctl_clk => rmw_correct[2].CLK
ctl_clk => rmw_correct[3].CLK
ctl_clk => dataid[0][0].CLK
ctl_clk => dataid[0][1].CLK
ctl_clk => dataid[0][2].CLK
ctl_clk => dataid[0][3].CLK
ctl_clk => dataid[1][0].CLK
ctl_clk => dataid[1][1].CLK
ctl_clk => dataid[1][2].CLK
ctl_clk => dataid[1][3].CLK
ctl_clk => dataid[2][0].CLK
ctl_clk => dataid[2][1].CLK
ctl_clk => dataid[2][2].CLK
ctl_clk => dataid[2][3].CLK
ctl_clk => dataid[3][0].CLK
ctl_clk => dataid[3][1].CLK
ctl_clk => dataid[3][2].CLK
ctl_clk => dataid[3][3].CLK
ctl_clk => localid[0][0].CLK
ctl_clk => localid[0][1].CLK
ctl_clk => localid[0][2].CLK
ctl_clk => localid[0][3].CLK
ctl_clk => localid[0][4].CLK
ctl_clk => localid[0][5].CLK
ctl_clk => localid[0][6].CLK
ctl_clk => localid[0][7].CLK
ctl_clk => localid[1][0].CLK
ctl_clk => localid[1][1].CLK
ctl_clk => localid[1][2].CLK
ctl_clk => localid[1][3].CLK
ctl_clk => localid[1][4].CLK
ctl_clk => localid[1][5].CLK
ctl_clk => localid[1][6].CLK
ctl_clk => localid[1][7].CLK
ctl_clk => localid[2][0].CLK
ctl_clk => localid[2][1].CLK
ctl_clk => localid[2][2].CLK
ctl_clk => localid[2][3].CLK
ctl_clk => localid[2][4].CLK
ctl_clk => localid[2][5].CLK
ctl_clk => localid[2][6].CLK
ctl_clk => localid[2][7].CLK
ctl_clk => localid[3][0].CLK
ctl_clk => localid[3][1].CLK
ctl_clk => localid[3][2].CLK
ctl_clk => localid[3][3].CLK
ctl_clk => localid[3][4].CLK
ctl_clk => localid[3][5].CLK
ctl_clk => localid[3][6].CLK
ctl_clk => localid[3][7].CLK
ctl_clk => autopch[0].CLK
ctl_clk => autopch[1].CLK
ctl_clk => autopch[2].CLK
ctl_clk => autopch[3].CLK
ctl_clk => size[0][0].CLK
ctl_clk => size[0][1].CLK
ctl_clk => size[0][2].CLK
ctl_clk => size[1][0].CLK
ctl_clk => size[1][1].CLK
ctl_clk => size[1][2].CLK
ctl_clk => size[2][0].CLK
ctl_clk => size[2][1].CLK
ctl_clk => size[2][2].CLK
ctl_clk => size[3][0].CLK
ctl_clk => size[3][1].CLK
ctl_clk => size[3][2].CLK
ctl_clk => read[0].CLK
ctl_clk => read[1].CLK
ctl_clk => read[2].CLK
ctl_clk => read[3].CLK
ctl_clk => write[0].CLK
ctl_clk => write[1].CLK
ctl_clk => write[2].CLK
ctl_clk => write[3].CLK
ctl_clk => col[0][0].CLK
ctl_clk => col[0][1].CLK
ctl_clk => col[0][2].CLK
ctl_clk => col[0][3].CLK
ctl_clk => col[0][4].CLK
ctl_clk => col[0][5].CLK
ctl_clk => col[0][6].CLK
ctl_clk => col[0][7].CLK
ctl_clk => col[0][8].CLK
ctl_clk => col[0][9].CLK
ctl_clk => col[1][0].CLK
ctl_clk => col[1][1].CLK
ctl_clk => col[1][2].CLK
ctl_clk => col[1][3].CLK
ctl_clk => col[1][4].CLK
ctl_clk => col[1][5].CLK
ctl_clk => col[1][6].CLK
ctl_clk => col[1][7].CLK
ctl_clk => col[1][8].CLK
ctl_clk => col[1][9].CLK
ctl_clk => col[2][0].CLK
ctl_clk => col[2][1].CLK
ctl_clk => col[2][2].CLK
ctl_clk => col[2][3].CLK
ctl_clk => col[2][4].CLK
ctl_clk => col[2][5].CLK
ctl_clk => col[2][6].CLK
ctl_clk => col[2][7].CLK
ctl_clk => col[2][8].CLK
ctl_clk => col[2][9].CLK
ctl_clk => col[3][0].CLK
ctl_clk => col[3][1].CLK
ctl_clk => col[3][2].CLK
ctl_clk => col[3][3].CLK
ctl_clk => col[3][4].CLK
ctl_clk => col[3][5].CLK
ctl_clk => col[3][6].CLK
ctl_clk => col[3][7].CLK
ctl_clk => col[3][8].CLK
ctl_clk => col[3][9].CLK
ctl_clk => row[0][0].CLK
ctl_clk => row[0][1].CLK
ctl_clk => row[0][2].CLK
ctl_clk => row[0][3].CLK
ctl_clk => row[0][4].CLK
ctl_clk => row[0][5].CLK
ctl_clk => row[0][6].CLK
ctl_clk => row[0][7].CLK
ctl_clk => row[0][8].CLK
ctl_clk => row[0][9].CLK
ctl_clk => row[0][10].CLK
ctl_clk => row[0][11].CLK
ctl_clk => row[0][12].CLK
ctl_clk => row[0][13].CLK
ctl_clk => row[0][14].CLK
ctl_clk => row[1][0].CLK
ctl_clk => row[1][1].CLK
ctl_clk => row[1][2].CLK
ctl_clk => row[1][3].CLK
ctl_clk => row[1][4].CLK
ctl_clk => row[1][5].CLK
ctl_clk => row[1][6].CLK
ctl_clk => row[1][7].CLK
ctl_clk => row[1][8].CLK
ctl_clk => row[1][9].CLK
ctl_clk => row[1][10].CLK
ctl_clk => row[1][11].CLK
ctl_clk => row[1][12].CLK
ctl_clk => row[1][13].CLK
ctl_clk => row[1][14].CLK
ctl_clk => row[2][0].CLK
ctl_clk => row[2][1].CLK
ctl_clk => row[2][2].CLK
ctl_clk => row[2][3].CLK
ctl_clk => row[2][4].CLK
ctl_clk => row[2][5].CLK
ctl_clk => row[2][6].CLK
ctl_clk => row[2][7].CLK
ctl_clk => row[2][8].CLK
ctl_clk => row[2][9].CLK
ctl_clk => row[2][10].CLK
ctl_clk => row[2][11].CLK
ctl_clk => row[2][12].CLK
ctl_clk => row[2][13].CLK
ctl_clk => row[2][14].CLK
ctl_clk => row[3][0].CLK
ctl_clk => row[3][1].CLK
ctl_clk => row[3][2].CLK
ctl_clk => row[3][3].CLK
ctl_clk => row[3][4].CLK
ctl_clk => row[3][5].CLK
ctl_clk => row[3][6].CLK
ctl_clk => row[3][7].CLK
ctl_clk => row[3][8].CLK
ctl_clk => row[3][9].CLK
ctl_clk => row[3][10].CLK
ctl_clk => row[3][11].CLK
ctl_clk => row[3][12].CLK
ctl_clk => row[3][13].CLK
ctl_clk => row[3][14].CLK
ctl_clk => bank[0][0].CLK
ctl_clk => bank[0][1].CLK
ctl_clk => bank[0][2].CLK
ctl_clk => bank[1][0].CLK
ctl_clk => bank[1][1].CLK
ctl_clk => bank[1][2].CLK
ctl_clk => bank[2][0].CLK
ctl_clk => bank[2][1].CLK
ctl_clk => bank[2][2].CLK
ctl_clk => bank[3][0].CLK
ctl_clk => bank[3][1].CLK
ctl_clk => bank[3][2].CLK
ctl_clk => chipsel[0][0].CLK
ctl_clk => chipsel[1][0].CLK
ctl_clk => chipsel[2][0].CLK
ctl_clk => chipsel[3][0].CLK
ctl_clk => valid[0].CLK
ctl_clk => valid[1].CLK
ctl_clk => valid[2].CLK
ctl_clk => valid[3].CLK
ctl_clk => can_wr[0].CLK
ctl_clk => can_wr[1].CLK
ctl_clk => can_wr[2].CLK
ctl_clk => can_wr[3].CLK
ctl_clk => can_rd[0].CLK
ctl_clk => can_rd[1].CLK
ctl_clk => can_rd[2].CLK
ctl_clk => can_rd[3].CLK
ctl_clk => can_pch[0].CLK
ctl_clk => can_pch[1].CLK
ctl_clk => can_pch[2].CLK
ctl_clk => can_pch[3].CLK
ctl_clk => can_act[0].CLK
ctl_clk => can_act[1].CLK
ctl_clk => can_act[2].CLK
ctl_clk => can_act[3].CLK
ctl_clk => push_tbp[0].CLK
ctl_clk => push_tbp[1].CLK
ctl_clk => push_tbp[2].CLK
ctl_clk => push_tbp[3].CLK
ctl_clk => valid_combi[0].CLK
ctl_clk => valid_combi[1].CLK
ctl_clk => valid_combi[2].CLK
ctl_clk => valid_combi[3].CLK
ctl_reset_n => rmw[0].ACLR
ctl_reset_n => rmw[1].ACLR
ctl_reset_n => rmw[2].ACLR
ctl_reset_n => rmw[3].ACLR
ctl_reset_n => rmw_partial[0].ACLR
ctl_reset_n => rmw_partial[1].ACLR
ctl_reset_n => rmw_partial[2].ACLR
ctl_reset_n => rmw_partial[3].ACLR
ctl_reset_n => rmw_correct[0].ACLR
ctl_reset_n => rmw_correct[1].ACLR
ctl_reset_n => rmw_correct[2].ACLR
ctl_reset_n => rmw_correct[3].ACLR
ctl_reset_n => dataid[0][0].ACLR
ctl_reset_n => dataid[0][1].ACLR
ctl_reset_n => dataid[0][2].ACLR
ctl_reset_n => dataid[0][3].ACLR
ctl_reset_n => dataid[1][0].ACLR
ctl_reset_n => dataid[1][1].ACLR
ctl_reset_n => dataid[1][2].ACLR
ctl_reset_n => dataid[1][3].ACLR
ctl_reset_n => dataid[2][0].ACLR
ctl_reset_n => dataid[2][1].ACLR
ctl_reset_n => dataid[2][2].ACLR
ctl_reset_n => dataid[2][3].ACLR
ctl_reset_n => dataid[3][0].ACLR
ctl_reset_n => dataid[3][1].ACLR
ctl_reset_n => dataid[3][2].ACLR
ctl_reset_n => dataid[3][3].ACLR
ctl_reset_n => localid[0][0].ACLR
ctl_reset_n => localid[0][1].ACLR
ctl_reset_n => localid[0][2].ACLR
ctl_reset_n => localid[0][3].ACLR
ctl_reset_n => localid[0][4].ACLR
ctl_reset_n => localid[0][5].ACLR
ctl_reset_n => localid[0][6].ACLR
ctl_reset_n => localid[0][7].ACLR
ctl_reset_n => localid[1][0].ACLR
ctl_reset_n => localid[1][1].ACLR
ctl_reset_n => localid[1][2].ACLR
ctl_reset_n => localid[1][3].ACLR
ctl_reset_n => localid[1][4].ACLR
ctl_reset_n => localid[1][5].ACLR
ctl_reset_n => localid[1][6].ACLR
ctl_reset_n => localid[1][7].ACLR
ctl_reset_n => localid[2][0].ACLR
ctl_reset_n => localid[2][1].ACLR
ctl_reset_n => localid[2][2].ACLR
ctl_reset_n => localid[2][3].ACLR
ctl_reset_n => localid[2][4].ACLR
ctl_reset_n => localid[2][5].ACLR
ctl_reset_n => localid[2][6].ACLR
ctl_reset_n => localid[2][7].ACLR
ctl_reset_n => localid[3][0].ACLR
ctl_reset_n => localid[3][1].ACLR
ctl_reset_n => localid[3][2].ACLR
ctl_reset_n => localid[3][3].ACLR
ctl_reset_n => localid[3][4].ACLR
ctl_reset_n => localid[3][5].ACLR
ctl_reset_n => localid[3][6].ACLR
ctl_reset_n => localid[3][7].ACLR
ctl_reset_n => autopch[0].ACLR
ctl_reset_n => autopch[1].ACLR
ctl_reset_n => autopch[2].ACLR
ctl_reset_n => autopch[3].ACLR
ctl_reset_n => size[0][0].ACLR
ctl_reset_n => size[0][1].ACLR
ctl_reset_n => size[0][2].ACLR
ctl_reset_n => size[1][0].ACLR
ctl_reset_n => size[1][1].ACLR
ctl_reset_n => size[1][2].ACLR
ctl_reset_n => size[2][0].ACLR
ctl_reset_n => size[2][1].ACLR
ctl_reset_n => size[2][2].ACLR
ctl_reset_n => size[3][0].ACLR
ctl_reset_n => size[3][1].ACLR
ctl_reset_n => size[3][2].ACLR
ctl_reset_n => read[0].ACLR
ctl_reset_n => read[1].ACLR
ctl_reset_n => read[2].ACLR
ctl_reset_n => read[3].ACLR
ctl_reset_n => write[0].ACLR
ctl_reset_n => write[1].ACLR
ctl_reset_n => write[2].ACLR
ctl_reset_n => write[3].ACLR
ctl_reset_n => col[0][0].ACLR
ctl_reset_n => col[0][1].ACLR
ctl_reset_n => col[0][2].ACLR
ctl_reset_n => col[0][3].ACLR
ctl_reset_n => col[0][4].ACLR
ctl_reset_n => col[0][5].ACLR
ctl_reset_n => col[0][6].ACLR
ctl_reset_n => col[0][7].ACLR
ctl_reset_n => col[0][8].ACLR
ctl_reset_n => col[0][9].ACLR
ctl_reset_n => col[1][0].ACLR
ctl_reset_n => col[1][1].ACLR
ctl_reset_n => col[1][2].ACLR
ctl_reset_n => col[1][3].ACLR
ctl_reset_n => col[1][4].ACLR
ctl_reset_n => col[1][5].ACLR
ctl_reset_n => col[1][6].ACLR
ctl_reset_n => col[1][7].ACLR
ctl_reset_n => col[1][8].ACLR
ctl_reset_n => col[1][9].ACLR
ctl_reset_n => col[2][0].ACLR
ctl_reset_n => col[2][1].ACLR
ctl_reset_n => col[2][2].ACLR
ctl_reset_n => col[2][3].ACLR
ctl_reset_n => col[2][4].ACLR
ctl_reset_n => col[2][5].ACLR
ctl_reset_n => col[2][6].ACLR
ctl_reset_n => col[2][7].ACLR
ctl_reset_n => col[2][8].ACLR
ctl_reset_n => col[2][9].ACLR
ctl_reset_n => col[3][0].ACLR
ctl_reset_n => col[3][1].ACLR
ctl_reset_n => col[3][2].ACLR
ctl_reset_n => col[3][3].ACLR
ctl_reset_n => col[3][4].ACLR
ctl_reset_n => col[3][5].ACLR
ctl_reset_n => col[3][6].ACLR
ctl_reset_n => col[3][7].ACLR
ctl_reset_n => col[3][8].ACLR
ctl_reset_n => col[3][9].ACLR
ctl_reset_n => row[0][0].ACLR
ctl_reset_n => row[0][1].ACLR
ctl_reset_n => row[0][2].ACLR
ctl_reset_n => row[0][3].ACLR
ctl_reset_n => row[0][4].ACLR
ctl_reset_n => row[0][5].ACLR
ctl_reset_n => row[0][6].ACLR
ctl_reset_n => row[0][7].ACLR
ctl_reset_n => row[0][8].ACLR
ctl_reset_n => row[0][9].ACLR
ctl_reset_n => row[0][10].ACLR
ctl_reset_n => row[0][11].ACLR
ctl_reset_n => row[0][12].ACLR
ctl_reset_n => row[0][13].ACLR
ctl_reset_n => row[0][14].ACLR
ctl_reset_n => row[1][0].ACLR
ctl_reset_n => row[1][1].ACLR
ctl_reset_n => row[1][2].ACLR
ctl_reset_n => row[1][3].ACLR
ctl_reset_n => row[1][4].ACLR
ctl_reset_n => row[1][5].ACLR
ctl_reset_n => row[1][6].ACLR
ctl_reset_n => row[1][7].ACLR
ctl_reset_n => row[1][8].ACLR
ctl_reset_n => row[1][9].ACLR
ctl_reset_n => row[1][10].ACLR
ctl_reset_n => row[1][11].ACLR
ctl_reset_n => row[1][12].ACLR
ctl_reset_n => row[1][13].ACLR
ctl_reset_n => row[1][14].ACLR
ctl_reset_n => row[2][0].ACLR
ctl_reset_n => row[2][1].ACLR
ctl_reset_n => row[2][2].ACLR
ctl_reset_n => row[2][3].ACLR
ctl_reset_n => row[2][4].ACLR
ctl_reset_n => row[2][5].ACLR
ctl_reset_n => row[2][6].ACLR
ctl_reset_n => row[2][7].ACLR
ctl_reset_n => row[2][8].ACLR
ctl_reset_n => row[2][9].ACLR
ctl_reset_n => row[2][10].ACLR
ctl_reset_n => row[2][11].ACLR
ctl_reset_n => row[2][12].ACLR
ctl_reset_n => row[2][13].ACLR
ctl_reset_n => row[2][14].ACLR
ctl_reset_n => row[3][0].ACLR
ctl_reset_n => row[3][1].ACLR
ctl_reset_n => row[3][2].ACLR
ctl_reset_n => row[3][3].ACLR
ctl_reset_n => row[3][4].ACLR
ctl_reset_n => row[3][5].ACLR
ctl_reset_n => row[3][6].ACLR
ctl_reset_n => row[3][7].ACLR
ctl_reset_n => row[3][8].ACLR
ctl_reset_n => row[3][9].ACLR
ctl_reset_n => row[3][10].ACLR
ctl_reset_n => row[3][11].ACLR
ctl_reset_n => row[3][12].ACLR
ctl_reset_n => row[3][13].ACLR
ctl_reset_n => row[3][14].ACLR
ctl_reset_n => bank[0][0].ACLR
ctl_reset_n => bank[0][1].ACLR
ctl_reset_n => bank[0][2].ACLR
ctl_reset_n => bank[1][0].ACLR
ctl_reset_n => bank[1][1].ACLR
ctl_reset_n => bank[1][2].ACLR
ctl_reset_n => bank[2][0].ACLR
ctl_reset_n => bank[2][1].ACLR
ctl_reset_n => bank[2][2].ACLR
ctl_reset_n => bank[3][0].ACLR
ctl_reset_n => bank[3][1].ACLR
ctl_reset_n => bank[3][2].ACLR
ctl_reset_n => chipsel[0][0].ACLR
ctl_reset_n => chipsel[1][0].ACLR
ctl_reset_n => chipsel[2][0].ACLR
ctl_reset_n => chipsel[3][0].ACLR
ctl_reset_n => activated[0].ACLR
ctl_reset_n => activated[1].ACLR
ctl_reset_n => activated[2].ACLR
ctl_reset_n => activated[3].ACLR
ctl_reset_n => burst_chop[0].ACLR
ctl_reset_n => burst_chop[1].ACLR
ctl_reset_n => burst_chop[2].ACLR
ctl_reset_n => burst_chop[3].ACLR
ctl_reset_n => age[0][0].ACLR
ctl_reset_n => age[0][1].ACLR
ctl_reset_n => age[0][2].ACLR
ctl_reset_n => age[0][3].ACLR
ctl_reset_n => age[1][0].ACLR
ctl_reset_n => age[1][1].ACLR
ctl_reset_n => age[1][2].ACLR
ctl_reset_n => age[1][3].ACLR
ctl_reset_n => age[2][0].ACLR
ctl_reset_n => age[2][1].ACLR
ctl_reset_n => age[2][2].ACLR
ctl_reset_n => age[2][3].ACLR
ctl_reset_n => age[3][0].ACLR
ctl_reset_n => age[3][1].ACLR
ctl_reset_n => age[3][2].ACLR
ctl_reset_n => age[3][3].ACLR
ctl_reset_n => priority_a[0].ACLR
ctl_reset_n => priority_a[1].ACLR
ctl_reset_n => priority_a[2].ACLR
ctl_reset_n => priority_a[3].ACLR
ctl_reset_n => valid_combi[0].ACLR
ctl_reset_n => valid_combi[1].ACLR
ctl_reset_n => valid_combi[2].ACLR
ctl_reset_n => valid_combi[3].ACLR
ctl_reset_n => push_tbp[0].ACLR
ctl_reset_n => push_tbp[1].ACLR
ctl_reset_n => push_tbp[2].ACLR
ctl_reset_n => push_tbp[3].ACLR
ctl_reset_n => can_act[0].ACLR
ctl_reset_n => can_act[1].ACLR
ctl_reset_n => can_act[2].ACLR
ctl_reset_n => can_act[3].ACLR
ctl_reset_n => can_pch[0].ACLR
ctl_reset_n => can_pch[1].ACLR
ctl_reset_n => can_pch[2].ACLR
ctl_reset_n => can_pch[3].ACLR
ctl_reset_n => can_rd[0].ACLR
ctl_reset_n => can_rd[1].ACLR
ctl_reset_n => can_rd[2].ACLR
ctl_reset_n => can_rd[3].ACLR
ctl_reset_n => can_wr[0].ACLR
ctl_reset_n => can_wr[1].ACLR
ctl_reset_n => can_wr[2].ACLR
ctl_reset_n => can_wr[3].ACLR
ctl_reset_n => valid[0].ACLR
ctl_reset_n => valid[1].ACLR
ctl_reset_n => valid[2].ACLR
ctl_reset_n => valid[3].ACLR
ctl_reset_n => rpv[0][0].ACLR
ctl_reset_n => rpv[0][1].ACLR
ctl_reset_n => rpv[0][2].ACLR
ctl_reset_n => rpv[0][3].ACLR
ctl_reset_n => rpv[1][0].ACLR
ctl_reset_n => rpv[1][1].ACLR
ctl_reset_n => rpv[1][2].ACLR
ctl_reset_n => rpv[1][3].ACLR
ctl_reset_n => rpv[2][0].ACLR
ctl_reset_n => rpv[2][1].ACLR
ctl_reset_n => rpv[2][2].ACLR
ctl_reset_n => rpv[2][3].ACLR
ctl_reset_n => rpv[3][0].ACLR
ctl_reset_n => rpv[3][1].ACLR
ctl_reset_n => rpv[3][2].ACLR
ctl_reset_n => rpv[3][3].ACLR
ctl_reset_n => nor_rpv[0].ACLR
ctl_reset_n => nor_rpv[1].ACLR
ctl_reset_n => nor_rpv[2].ACLR
ctl_reset_n => nor_rpv[3].ACLR
ctl_reset_n => cpv[0][0].ACLR
ctl_reset_n => cpv[0][1].ACLR
ctl_reset_n => cpv[0][2].ACLR
ctl_reset_n => cpv[0][3].ACLR
ctl_reset_n => cpv[1][0].ACLR
ctl_reset_n => cpv[1][1].ACLR
ctl_reset_n => cpv[1][2].ACLR
ctl_reset_n => cpv[1][3].ACLR
ctl_reset_n => cpv[2][0].ACLR
ctl_reset_n => cpv[2][1].ACLR
ctl_reset_n => cpv[2][2].ACLR
ctl_reset_n => cpv[2][3].ACLR
ctl_reset_n => cpv[3][0].ACLR
ctl_reset_n => cpv[3][1].ACLR
ctl_reset_n => cpv[3][2].ACLR
ctl_reset_n => cpv[3][3].ACLR
ctl_reset_n => nor_cpv[0].ACLR
ctl_reset_n => nor_cpv[1].ACLR
ctl_reset_n => nor_cpv[2].ACLR
ctl_reset_n => nor_cpv[3].ACLR
ctl_reset_n => open_row_passed[0].ACLR
ctl_reset_n => open_row_passed[1].ACLR
ctl_reset_n => open_row_passed[2].ACLR
ctl_reset_n => open_row_passed[3].ACLR
ctl_reset_n => open_row_pass_flush_r[0].ACLR
ctl_reset_n => open_row_pass_flush_r[1].ACLR
ctl_reset_n => open_row_pass_flush_r[2].ACLR
ctl_reset_n => open_row_pass_flush_r[3].ACLR
ctl_reset_n => open_row_pass_r[0].ACLR
ctl_reset_n => open_row_pass_r[1].ACLR
ctl_reset_n => open_row_pass_r[2].ACLR
ctl_reset_n => open_row_pass_r[3].ACLR
ctl_reset_n => precharged[0].ACLR
ctl_reset_n => precharged[1].ACLR
ctl_reset_n => precharged[2].ACLR
ctl_reset_n => precharged[3].ACLR
ctl_reset_n => apvc[0].ACLR
ctl_reset_n => apvc[1].ACLR
ctl_reset_n => apvc[2].ACLR
ctl_reset_n => apvc[3].ACLR
ctl_reset_n => apvo[0].ACLR
ctl_reset_n => apvo[1].ACLR
ctl_reset_n => apvo[2].ACLR
ctl_reset_n => apvo[3].ACLR
ctl_reset_n => done[0].ACLR
ctl_reset_n => done[1].ACLR
ctl_reset_n => done[2].ACLR
ctl_reset_n => done[3].ACLR
ctl_reset_n => partial_vector[0][1].ACLR
ctl_reset_n => partial_vector[0][2].ACLR
ctl_reset_n => partial_vector[0][3].ACLR
ctl_reset_n => partial_vector[1][0].ACLR
ctl_reset_n => partial_vector[1][2].ACLR
ctl_reset_n => partial_vector[1][3].ACLR
ctl_reset_n => partial_vector[2][0].ACLR
ctl_reset_n => partial_vector[2][1].ACLR
ctl_reset_n => partial_vector[2][3].ACLR
ctl_reset_n => partial_vector[3][0].ACLR
ctl_reset_n => partial_vector[3][1].ACLR
ctl_reset_n => partial_vector[3][2].ACLR
ctl_reset_n => load_rmw_data[0].ACLR
ctl_reset_n => load_rmw_data[1].ACLR
ctl_reset_n => load_rmw_data[2].ACLR
ctl_reset_n => load_rmw_data[3].ACLR
ctl_reset_n => complete_wr[0].ACLR
ctl_reset_n => complete_wr[1].ACLR
ctl_reset_n => complete_wr[2].ACLR
ctl_reset_n => complete_wr[3].ACLR
ctl_reset_n => complete_rd[0].ACLR
ctl_reset_n => complete_rd[1].ACLR
ctl_reset_n => complete_rd[2].ACLR
ctl_reset_n => complete_rd[3].ACLR
ctl_reset_n => complete[0].ACLR
ctl_reset_n => complete[1].ACLR
ctl_reset_n => complete[2].ACLR
ctl_reset_n => complete[3].ACLR
ctl_reset_n => nor_sbv[0].ACLR
ctl_reset_n => nor_sbv[1].ACLR
ctl_reset_n => nor_sbv[2].ACLR
ctl_reset_n => nor_sbv[3].ACLR
ctl_reset_n => nor_sbvt[0].ACLR
ctl_reset_n => nor_sbvt[1].ACLR
ctl_reset_n => nor_sbvt[2].ACLR
ctl_reset_n => nor_sbvt[3].ACLR
ctl_reset_n => ssb[0].ACLR
ctl_reset_n => ssb[1].ACLR
ctl_reset_n => ssb[2].ACLR
ctl_reset_n => ssb[3].ACLR
ctl_reset_n => wst_p[0].ACLR
ctl_reset_n => wst_p[1].ACLR
ctl_reset_n => wst_p[2].ACLR
ctl_reset_n => wst_p[3].ACLR
ctl_reset_n => wrt[0][0].ACLR
ctl_reset_n => wrt[0][1].ACLR
ctl_reset_n => wrt[0][2].ACLR
ctl_reset_n => wrt[0][3].ACLR
ctl_reset_n => wrt[1][0].ACLR
ctl_reset_n => wrt[1][1].ACLR
ctl_reset_n => wrt[1][2].ACLR
ctl_reset_n => wrt[1][3].ACLR
ctl_reset_n => wrt[2][0].ACLR
ctl_reset_n => wrt[2][1].ACLR
ctl_reset_n => wrt[2][2].ACLR
ctl_reset_n => wrt[2][3].ACLR
ctl_reset_n => wrt[3][0].ACLR
ctl_reset_n => wrt[3][1].ACLR
ctl_reset_n => wrt[3][2].ACLR
ctl_reset_n => wrt[3][3].ACLR
ctl_reset_n => require_flush[0].ACLR
ctl_reset_n => require_flush[1].ACLR
ctl_reset_n => require_flush[2].ACLR
ctl_reset_n => require_flush[3].ACLR
ctl_reset_n => require_pch[0].ACLR
ctl_reset_n => require_pch[1].ACLR
ctl_reset_n => require_pch[2].ACLR
ctl_reset_n => require_pch[3].ACLR
ctl_reset_n => compare_offset_t_param_act_to_rdwr_less_than_1.ACLR
ctl_reset_n => compare_t_param_wr_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_pch_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_wr_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_act_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_rdwr_less_than_offset.ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[0].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[1].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[2].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[0].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[1].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[2].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[3].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[4].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[0].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[1].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[2].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[3].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[4].ACLR
ctl_reset_n => offset_t_param_act_to_pch[0].ACLR
ctl_reset_n => offset_t_param_act_to_pch[1].ACLR
ctl_reset_n => offset_t_param_act_to_pch[2].ACLR
ctl_reset_n => offset_t_param_act_to_pch[3].ACLR
ctl_reset_n => offset_t_param_act_to_pch[4].ACLR
ctl_reset_n => offset_t_param_act_to_act[0].ACLR
ctl_reset_n => offset_t_param_act_to_act[1].ACLR
ctl_reset_n => offset_t_param_act_to_act[2].ACLR
ctl_reset_n => offset_t_param_act_to_act[3].ACLR
ctl_reset_n => offset_t_param_act_to_act[4].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[0].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[1].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[2].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => col_timer_pre_ready[0].ACLR
ctl_reset_n => col_timer_pre_ready[1].ACLR
ctl_reset_n => col_timer_pre_ready[2].ACLR
ctl_reset_n => col_timer_pre_ready[3].ACLR
ctl_reset_n => col_timer[0][0].ACLR
ctl_reset_n => col_timer[0][1].ACLR
ctl_reset_n => col_timer[0][2].ACLR
ctl_reset_n => col_timer[1][0].ACLR
ctl_reset_n => col_timer[1][1].ACLR
ctl_reset_n => col_timer[1][2].ACLR
ctl_reset_n => col_timer[2][0].ACLR
ctl_reset_n => col_timer[2][1].ACLR
ctl_reset_n => col_timer[2][2].ACLR
ctl_reset_n => col_timer[3][0].ACLR
ctl_reset_n => col_timer[3][1].ACLR
ctl_reset_n => col_timer[3][2].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][1].ACLR
ctl_reset_n => combined_timer[0][0].ACLR
ctl_reset_n => combined_timer[0][1].ACLR
ctl_reset_n => combined_timer[0][2].ACLR
ctl_reset_n => combined_timer[0][3].ACLR
ctl_reset_n => combined_timer[0][4].ACLR
ctl_reset_n => combined_timer[1][0].ACLR
ctl_reset_n => combined_timer[1][1].ACLR
ctl_reset_n => combined_timer[1][2].ACLR
ctl_reset_n => combined_timer[1][3].ACLR
ctl_reset_n => combined_timer[1][4].ACLR
ctl_reset_n => combined_timer[2][0].ACLR
ctl_reset_n => combined_timer[2][1].ACLR
ctl_reset_n => combined_timer[2][2].ACLR
ctl_reset_n => combined_timer[2][3].ACLR
ctl_reset_n => combined_timer[2][4].ACLR
ctl_reset_n => combined_timer[3][0].ACLR
ctl_reset_n => combined_timer[3][1].ACLR
ctl_reset_n => combined_timer[3][2].ACLR
ctl_reset_n => combined_timer[3][3].ACLR
ctl_reset_n => combined_timer[3][4].ACLR
ctl_reset_n => trc_timer_pre_ready[0].ACLR
ctl_reset_n => trc_timer_pre_ready[1].ACLR
ctl_reset_n => trc_timer_pre_ready[2].ACLR
ctl_reset_n => trc_timer_pre_ready[3].ACLR
ctl_reset_n => trc_timer[0][0].ACLR
ctl_reset_n => trc_timer[0][1].ACLR
ctl_reset_n => trc_timer[0][2].ACLR
ctl_reset_n => trc_timer[0][3].ACLR
ctl_reset_n => trc_timer[0][4].ACLR
ctl_reset_n => trc_timer[1][0].ACLR
ctl_reset_n => trc_timer[1][1].ACLR
ctl_reset_n => trc_timer[1][2].ACLR
ctl_reset_n => trc_timer[1][3].ACLR
ctl_reset_n => trc_timer[1][4].ACLR
ctl_reset_n => trc_timer[2][0].ACLR
ctl_reset_n => trc_timer[2][1].ACLR
ctl_reset_n => trc_timer[2][2].ACLR
ctl_reset_n => trc_timer[2][3].ACLR
ctl_reset_n => trc_timer[2][4].ACLR
ctl_reset_n => trc_timer[3][0].ACLR
ctl_reset_n => trc_timer[3][1].ACLR
ctl_reset_n => trc_timer[3][2].ACLR
ctl_reset_n => trc_timer[3][3].ACLR
ctl_reset_n => trc_timer[3][4].ACLR
ctl_reset_n => row_timer_pre_ready[0].ACLR
ctl_reset_n => row_timer_pre_ready[1].ACLR
ctl_reset_n => row_timer_pre_ready[2].ACLR
ctl_reset_n => row_timer_pre_ready[3].ACLR
ctl_reset_n => row_timer[0][0].ACLR
ctl_reset_n => row_timer[0][1].ACLR
ctl_reset_n => row_timer[0][2].ACLR
ctl_reset_n => row_timer[0][3].ACLR
ctl_reset_n => row_timer[0][4].ACLR
ctl_reset_n => row_timer[1][0].ACLR
ctl_reset_n => row_timer[1][1].ACLR
ctl_reset_n => row_timer[1][2].ACLR
ctl_reset_n => row_timer[1][3].ACLR
ctl_reset_n => row_timer[1][4].ACLR
ctl_reset_n => row_timer[2][0].ACLR
ctl_reset_n => row_timer[2][1].ACLR
ctl_reset_n => row_timer[2][2].ACLR
ctl_reset_n => row_timer[2][3].ACLR
ctl_reset_n => row_timer[2][4].ACLR
ctl_reset_n => row_timer[3][0].ACLR
ctl_reset_n => row_timer[3][1].ACLR
ctl_reset_n => row_timer[3][2].ACLR
ctl_reset_n => row_timer[3][3].ACLR
ctl_reset_n => row_timer[3][4].ACLR
ctl_reset_n => pch_ready[0].ACLR
ctl_reset_n => pch_ready[1].ACLR
ctl_reset_n => pch_ready[2].ACLR
ctl_reset_n => pch_ready[3].ACLR
ctl_reset_n => int_bank_closed[0][0].ACLR
ctl_reset_n => int_bank_closed[0][1].ACLR
ctl_reset_n => int_bank_closed[0][2].ACLR
ctl_reset_n => int_bank_closed[0][3].ACLR
ctl_reset_n => int_timer_ready[0][0].ACLR
ctl_reset_n => int_timer_ready[0][1].ACLR
ctl_reset_n => int_timer_ready[0][2].ACLR
ctl_reset_n => int_timer_ready[0][3].ACLR
ctl_reset_n => int_shadow_timer_ready[0][0].ACLR
ctl_reset_n => int_shadow_timer_ready[0][1].ACLR
ctl_reset_n => int_shadow_timer_ready[0][2].ACLR
ctl_reset_n => int_shadow_timer_ready[0][3].ACLR
tbp_full <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
tbp_empty <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_load => load_tbp.IN1
cmd_gen_load => always62.IN0
cmd_gen_waiting_to_load => always62.IN1
cmd_gen_chipsel[0] => chipsel[3][0].DATAIN
cmd_gen_chipsel[0] => chipsel[2][0].DATAIN
cmd_gen_chipsel[0] => chipsel[1][0].DATAIN
cmd_gen_chipsel[0] => chipsel[0][0].DATAIN
cmd_gen_bank[0] => bank[3][0].DATAIN
cmd_gen_bank[0] => bank[2][0].DATAIN
cmd_gen_bank[0] => bank[1][0].DATAIN
cmd_gen_bank[0] => bank[0][0].DATAIN
cmd_gen_bank[1] => bank[3][1].DATAIN
cmd_gen_bank[1] => bank[2][1].DATAIN
cmd_gen_bank[1] => bank[1][1].DATAIN
cmd_gen_bank[1] => bank[0][1].DATAIN
cmd_gen_bank[2] => bank[3][2].DATAIN
cmd_gen_bank[2] => bank[2][2].DATAIN
cmd_gen_bank[2] => bank[1][2].DATAIN
cmd_gen_bank[2] => bank[0][2].DATAIN
cmd_gen_row[0] => row[3][0].DATAIN
cmd_gen_row[0] => row[2][0].DATAIN
cmd_gen_row[0] => row[1][0].DATAIN
cmd_gen_row[0] => row[0][0].DATAIN
cmd_gen_row[1] => row[3][1].DATAIN
cmd_gen_row[1] => row[2][1].DATAIN
cmd_gen_row[1] => row[1][1].DATAIN
cmd_gen_row[1] => row[0][1].DATAIN
cmd_gen_row[2] => row[3][2].DATAIN
cmd_gen_row[2] => row[2][2].DATAIN
cmd_gen_row[2] => row[1][2].DATAIN
cmd_gen_row[2] => row[0][2].DATAIN
cmd_gen_row[3] => row[3][3].DATAIN
cmd_gen_row[3] => row[2][3].DATAIN
cmd_gen_row[3] => row[1][3].DATAIN
cmd_gen_row[3] => row[0][3].DATAIN
cmd_gen_row[4] => row[3][4].DATAIN
cmd_gen_row[4] => row[2][4].DATAIN
cmd_gen_row[4] => row[1][4].DATAIN
cmd_gen_row[4] => row[0][4].DATAIN
cmd_gen_row[5] => row[3][5].DATAIN
cmd_gen_row[5] => row[2][5].DATAIN
cmd_gen_row[5] => row[1][5].DATAIN
cmd_gen_row[5] => row[0][5].DATAIN
cmd_gen_row[6] => row[3][6].DATAIN
cmd_gen_row[6] => row[2][6].DATAIN
cmd_gen_row[6] => row[1][6].DATAIN
cmd_gen_row[6] => row[0][6].DATAIN
cmd_gen_row[7] => row[3][7].DATAIN
cmd_gen_row[7] => row[2][7].DATAIN
cmd_gen_row[7] => row[1][7].DATAIN
cmd_gen_row[7] => row[0][7].DATAIN
cmd_gen_row[8] => row[3][8].DATAIN
cmd_gen_row[8] => row[2][8].DATAIN
cmd_gen_row[8] => row[1][8].DATAIN
cmd_gen_row[8] => row[0][8].DATAIN
cmd_gen_row[9] => row[3][9].DATAIN
cmd_gen_row[9] => row[2][9].DATAIN
cmd_gen_row[9] => row[1][9].DATAIN
cmd_gen_row[9] => row[0][9].DATAIN
cmd_gen_row[10] => row[3][10].DATAIN
cmd_gen_row[10] => row[2][10].DATAIN
cmd_gen_row[10] => row[1][10].DATAIN
cmd_gen_row[10] => row[0][10].DATAIN
cmd_gen_row[11] => row[3][11].DATAIN
cmd_gen_row[11] => row[2][11].DATAIN
cmd_gen_row[11] => row[1][11].DATAIN
cmd_gen_row[11] => row[0][11].DATAIN
cmd_gen_row[12] => row[3][12].DATAIN
cmd_gen_row[12] => row[2][12].DATAIN
cmd_gen_row[12] => row[1][12].DATAIN
cmd_gen_row[12] => row[0][12].DATAIN
cmd_gen_row[13] => row[3][13].DATAIN
cmd_gen_row[13] => row[2][13].DATAIN
cmd_gen_row[13] => row[1][13].DATAIN
cmd_gen_row[13] => row[0][13].DATAIN
cmd_gen_row[14] => row[3][14].DATAIN
cmd_gen_row[14] => row[2][14].DATAIN
cmd_gen_row[14] => row[1][14].DATAIN
cmd_gen_row[14] => row[0][14].DATAIN
cmd_gen_col[0] => col[3][0].DATAIN
cmd_gen_col[0] => col[2][0].DATAIN
cmd_gen_col[0] => col[1][0].DATAIN
cmd_gen_col[0] => col[0][0].DATAIN
cmd_gen_col[1] => col[3][1].DATAIN
cmd_gen_col[1] => col[2][1].DATAIN
cmd_gen_col[1] => col[1][1].DATAIN
cmd_gen_col[1] => col[0][1].DATAIN
cmd_gen_col[2] => col[3][2].DATAIN
cmd_gen_col[2] => col[2][2].DATAIN
cmd_gen_col[2] => col[1][2].DATAIN
cmd_gen_col[2] => col[0][2].DATAIN
cmd_gen_col[3] => col[3][3].DATAIN
cmd_gen_col[3] => col[2][3].DATAIN
cmd_gen_col[3] => col[1][3].DATAIN
cmd_gen_col[3] => col[0][3].DATAIN
cmd_gen_col[4] => col[3][4].DATAIN
cmd_gen_col[4] => col[2][4].DATAIN
cmd_gen_col[4] => col[1][4].DATAIN
cmd_gen_col[4] => col[0][4].DATAIN
cmd_gen_col[5] => col[3][5].DATAIN
cmd_gen_col[5] => col[2][5].DATAIN
cmd_gen_col[5] => col[1][5].DATAIN
cmd_gen_col[5] => col[0][5].DATAIN
cmd_gen_col[6] => col[3][6].DATAIN
cmd_gen_col[6] => col[2][6].DATAIN
cmd_gen_col[6] => col[1][6].DATAIN
cmd_gen_col[6] => col[0][6].DATAIN
cmd_gen_col[7] => col[3][7].DATAIN
cmd_gen_col[7] => col[2][7].DATAIN
cmd_gen_col[7] => col[1][7].DATAIN
cmd_gen_col[7] => col[0][7].DATAIN
cmd_gen_col[8] => col[3][8].DATAIN
cmd_gen_col[8] => col[2][8].DATAIN
cmd_gen_col[8] => col[1][8].DATAIN
cmd_gen_col[8] => col[0][8].DATAIN
cmd_gen_col[9] => col[3][9].DATAIN
cmd_gen_col[9] => col[2][9].DATAIN
cmd_gen_col[9] => col[1][9].DATAIN
cmd_gen_col[9] => col[0][9].DATAIN
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => write[3].DATAIN
cmd_gen_write => write[2].DATAIN
cmd_gen_write => write[1].DATAIN
cmd_gen_write => write[0].DATAIN
cmd_gen_read => complete_combi_rd.OUTPUTSELECT
cmd_gen_read => complete_combi_wr.OUTPUTSELECT
cmd_gen_read => read[3].DATAIN
cmd_gen_read => read[2].DATAIN
cmd_gen_read => read[1].DATAIN
cmd_gen_read => read[0].DATAIN
cmd_gen_size[0] => Equal13.IN0
cmd_gen_size[0] => size[3][0].DATAIN
cmd_gen_size[0] => size[2][0].DATAIN
cmd_gen_size[0] => size[1][0].DATAIN
cmd_gen_size[0] => size[0][0].DATAIN
cmd_gen_size[1] => Equal13.IN2
cmd_gen_size[1] => size[3][1].DATAIN
cmd_gen_size[1] => size[2][1].DATAIN
cmd_gen_size[1] => size[1][1].DATAIN
cmd_gen_size[1] => size[0][1].DATAIN
cmd_gen_size[2] => Equal13.IN1
cmd_gen_size[2] => size[3][2].DATAIN
cmd_gen_size[2] => size[2][2].DATAIN
cmd_gen_size[2] => size[1][2].DATAIN
cmd_gen_size[2] => size[0][2].DATAIN
cmd_gen_localid[0] => localid[3][0].DATAIN
cmd_gen_localid[0] => localid[2][0].DATAIN
cmd_gen_localid[0] => localid[1][0].DATAIN
cmd_gen_localid[0] => localid[0][0].DATAIN
cmd_gen_localid[1] => localid[3][1].DATAIN
cmd_gen_localid[1] => localid[2][1].DATAIN
cmd_gen_localid[1] => localid[1][1].DATAIN
cmd_gen_localid[1] => localid[0][1].DATAIN
cmd_gen_localid[2] => localid[3][2].DATAIN
cmd_gen_localid[2] => localid[2][2].DATAIN
cmd_gen_localid[2] => localid[1][2].DATAIN
cmd_gen_localid[2] => localid[0][2].DATAIN
cmd_gen_localid[3] => localid[3][3].DATAIN
cmd_gen_localid[3] => localid[2][3].DATAIN
cmd_gen_localid[3] => localid[1][3].DATAIN
cmd_gen_localid[3] => localid[0][3].DATAIN
cmd_gen_localid[4] => localid[3][4].DATAIN
cmd_gen_localid[4] => localid[2][4].DATAIN
cmd_gen_localid[4] => localid[1][4].DATAIN
cmd_gen_localid[4] => localid[0][4].DATAIN
cmd_gen_localid[5] => localid[3][5].DATAIN
cmd_gen_localid[5] => localid[2][5].DATAIN
cmd_gen_localid[5] => localid[1][5].DATAIN
cmd_gen_localid[5] => localid[0][5].DATAIN
cmd_gen_localid[6] => localid[3][6].DATAIN
cmd_gen_localid[6] => localid[2][6].DATAIN
cmd_gen_localid[6] => localid[1][6].DATAIN
cmd_gen_localid[6] => localid[0][6].DATAIN
cmd_gen_localid[7] => localid[3][7].DATAIN
cmd_gen_localid[7] => localid[2][7].DATAIN
cmd_gen_localid[7] => localid[1][7].DATAIN
cmd_gen_localid[7] => localid[0][7].DATAIN
cmd_gen_dataid[0] => dataid[3][0].DATAIN
cmd_gen_dataid[0] => dataid[2][0].DATAIN
cmd_gen_dataid[0] => dataid[1][0].DATAIN
cmd_gen_dataid[0] => dataid[0][0].DATAIN
cmd_gen_dataid[1] => dataid[3][1].DATAIN
cmd_gen_dataid[1] => dataid[2][1].DATAIN
cmd_gen_dataid[1] => dataid[1][1].DATAIN
cmd_gen_dataid[1] => dataid[0][1].DATAIN
cmd_gen_dataid[2] => dataid[3][2].DATAIN
cmd_gen_dataid[2] => dataid[2][2].DATAIN
cmd_gen_dataid[2] => dataid[1][2].DATAIN
cmd_gen_dataid[2] => dataid[0][2].DATAIN
cmd_gen_dataid[3] => dataid[3][3].DATAIN
cmd_gen_dataid[3] => dataid[2][3].DATAIN
cmd_gen_dataid[3] => dataid[1][3].DATAIN
cmd_gen_dataid[3] => dataid[0][3].DATAIN
cmd_gen_priority => ~NO_FANOUT~
cmd_gen_rmw_correct => rmw.IN0
cmd_gen_rmw_correct => rmw_correct[3].DATAIN
cmd_gen_rmw_correct => rmw_correct[2].DATAIN
cmd_gen_rmw_correct => rmw_correct[1].DATAIN
cmd_gen_rmw_correct => rmw_correct[0].DATAIN
cmd_gen_rmw_partial => rmw.IN1
cmd_gen_rmw_partial => rmw_partial[3].DATAIN
cmd_gen_rmw_partial => rmw_partial[2].DATAIN
cmd_gen_rmw_partial => rmw_partial[1].DATAIN
cmd_gen_rmw_partial => rmw_partial[0].DATAIN
cmd_gen_autopch => autopch[3].DATAIN
cmd_gen_autopch => autopch[2].DATAIN
cmd_gen_autopch => autopch[1].DATAIN
cmd_gen_autopch => autopch[0].DATAIN
cmd_gen_complete => complete_combi_rd.DATAB
cmd_gen_complete => complete_combi_wr.DATAA
cmd_gen_same_chipsel_addr[0] => same_chip_bank[0].IN0
cmd_gen_same_chipsel_addr[1] => same_chip_bank[1].IN0
cmd_gen_same_chipsel_addr[2] => same_chip_bank[2].IN0
cmd_gen_same_chipsel_addr[3] => same_chip_bank[3].IN0
cmd_gen_same_bank_addr[0] => same_chip_bank[0].IN1
cmd_gen_same_bank_addr[1] => same_chip_bank[1].IN1
cmd_gen_same_bank_addr[2] => same_chip_bank[2].IN1
cmd_gen_same_bank_addr[3] => same_chip_bank[3].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_row[0].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_diff_row[0].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_row[1].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_diff_row[1].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_row[2].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_diff_row[2].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_row[3].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_diff_row[3].IN1
cmd_gen_same_col_addr[0] => ~NO_FANOUT~
cmd_gen_same_col_addr[1] => ~NO_FANOUT~
cmd_gen_same_col_addr[2] => ~NO_FANOUT~
cmd_gen_same_col_addr[3] => ~NO_FANOUT~
cmd_gen_same_read_cmd[0] => ~NO_FANOUT~
cmd_gen_same_read_cmd[1] => ~NO_FANOUT~
cmd_gen_same_read_cmd[2] => ~NO_FANOUT~
cmd_gen_same_read_cmd[3] => ~NO_FANOUT~
cmd_gen_same_write_cmd[0] => ~NO_FANOUT~
cmd_gen_same_write_cmd[1] => ~NO_FANOUT~
cmd_gen_same_write_cmd[2] => ~NO_FANOUT~
cmd_gen_same_write_cmd[3] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[3] => ~NO_FANOUT~
row_req[0] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[1] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[2] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[3] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[0] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[1] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[2] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[3] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[0] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[1] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[2] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[3] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer_pre_ready.OUTPUTSELECT
row_grant[0] => always114.IN0
row_grant[0] => done_tbp_row_pass_flush.IN1
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer_pre_ready.OUTPUTSELECT
row_grant[1] => always114.IN0
row_grant[1] => done_tbp_row_pass_flush.IN1
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer_pre_ready.OUTPUTSELECT
row_grant[2] => always114.IN0
row_grant[2] => done_tbp_row_pass_flush.IN1
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer_pre_ready.OUTPUTSELECT
row_grant[3] => always114.IN0
row_grant[3] => done_tbp_row_pass_flush.IN1
act_grant[0] => always11.IN1
act_grant[0] => always32.IN1
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer_pre_ready.OUTPUTSELECT
act_grant[1] => always11.IN1
act_grant[1] => always32.IN1
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer_pre_ready.OUTPUTSELECT
act_grant[2] => always11.IN1
act_grant[2] => always32.IN1
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer_pre_ready.OUTPUTSELECT
act_grant[3] => always11.IN1
act_grant[3] => always32.IN1
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always33.IN1
pch_grant[0] => precharged_combi.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always112.IN1
pch_grant[1] => always33.IN1
pch_grant[1] => precharged_combi.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[1] => always112.IN1
pch_grant[2] => always33.IN1
pch_grant[2] => precharged_combi.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[2] => always112.IN1
pch_grant[3] => always33.IN1
pch_grant[3] => precharged_combi.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[3] => always112.IN1
col_req[0] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[1] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[2] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[3] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[0] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[1] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[2] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[3] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[0] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[1] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[2] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[3] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] => can_act.OUTPUTSELECT
col_grant[0] => always11.IN1
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => not_done_tbp_row_pass_flush[0].IN1
col_grant[0] => always35.IN1
col_grant[0] => done_combi.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer_pre_ready.OUTPUTSELECT
col_grant[0] => always112.IN1
col_grant[0] => always114.IN1
col_grant[0] => always23.IN1
col_grant[1] => can_act.OUTPUTSELECT
col_grant[1] => always11.IN1
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => not_done_tbp_row_pass_flush[1].IN1
col_grant[1] => always35.IN1
col_grant[1] => done_combi.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer_pre_ready.OUTPUTSELECT
col_grant[1] => always112.IN1
col_grant[1] => always114.IN1
col_grant[1] => always23.IN1
col_grant[2] => can_act.OUTPUTSELECT
col_grant[2] => always11.IN1
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => not_done_tbp_row_pass_flush[2].IN1
col_grant[2] => always35.IN1
col_grant[2] => done_combi.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer_pre_ready.OUTPUTSELECT
col_grant[2] => always112.IN1
col_grant[2] => always114.IN1
col_grant[2] => always23.IN1
col_grant[3] => can_act.OUTPUTSELECT
col_grant[3] => always11.IN1
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => not_done_tbp_row_pass_flush[3].IN1
col_grant[3] => always35.IN1
col_grant[3] => done_combi.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer_pre_ready.OUTPUTSELECT
col_grant[3] => always112.IN1
col_grant[3] => always114.IN1
col_grant[3] => always23.IN1
rd_grant[0] => row_timer_combi[0][4].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][3].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][2].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][1].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][0].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][4].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][3].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][2].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][1].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][0].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][4].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][3].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][2].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][1].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][0].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][4].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][3].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][2].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][1].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][0].OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
log2_row_grant[0] => ~NO_FANOUT~
log2_row_grant[1] => ~NO_FANOUT~
log2_col_grant[0] => ~NO_FANOUT~
log2_col_grant[1] => ~NO_FANOUT~
log2_act_grant[0] => ~NO_FANOUT~
log2_act_grant[1] => ~NO_FANOUT~
log2_pch_grant[0] => ~NO_FANOUT~
log2_pch_grant[1] => ~NO_FANOUT~
log2_rd_grant[0] => ~NO_FANOUT~
log2_rd_grant[1] => ~NO_FANOUT~
log2_wr_grant[0] => ~NO_FANOUT~
log2_wr_grant[1] => ~NO_FANOUT~
or_row_grant => ~NO_FANOUT~
or_col_grant => ~NO_FANOUT~
tbp_read[0] <= read[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[1] <= read[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[2] <= read[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[3] <= read[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[0] <= write[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[1] <= write[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[2] <= write[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[3] <= write[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[0] <= chipsel[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[1] <= chipsel[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[2] <= chipsel[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[3] <= chipsel[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[0] <= bank[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[1] <= bank[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[2] <= bank[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[3] <= bank[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[4] <= bank[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[5] <= bank[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[6] <= bank[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[7] <= bank[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[8] <= bank[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[9] <= bank[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[10] <= bank[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[11] <= bank[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[0] <= row[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[1] <= row[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[2] <= row[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[3] <= row[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[4] <= row[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[5] <= row[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[6] <= row[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[7] <= row[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[8] <= row[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[9] <= row[0][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[10] <= row[0][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[11] <= row[0][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[12] <= row[0][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[13] <= row[0][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[14] <= row[0][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[15] <= row[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[16] <= row[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[17] <= row[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[18] <= row[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[19] <= row[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[20] <= row[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[21] <= row[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[22] <= row[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[23] <= row[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[24] <= row[1][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[25] <= row[1][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[26] <= row[1][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[27] <= row[1][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[28] <= row[1][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[29] <= row[1][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[30] <= row[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[31] <= row[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[32] <= row[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[33] <= row[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[34] <= row[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[35] <= row[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[36] <= row[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[37] <= row[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[38] <= row[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[39] <= row[2][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[40] <= row[2][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[41] <= row[2][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[42] <= row[2][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[43] <= row[2][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[44] <= row[2][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[45] <= row[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[46] <= row[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[47] <= row[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[48] <= row[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[49] <= row[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[50] <= row[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[51] <= row[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[52] <= row[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[53] <= row[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[54] <= row[3][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[55] <= row[3][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[56] <= row[3][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[57] <= row[3][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[58] <= row[3][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[59] <= row[3][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[0] <= col[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[1] <= col[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[2] <= col[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[3] <= col[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[4] <= col[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[5] <= col[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[6] <= col[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[7] <= col[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[8] <= col[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[9] <= col[0][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[10] <= col[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[11] <= col[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[12] <= col[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[13] <= col[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[14] <= col[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[15] <= col[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[16] <= col[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[17] <= col[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[18] <= col[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[19] <= col[1][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[20] <= col[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[21] <= col[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[22] <= col[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[23] <= col[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[24] <= col[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[25] <= col[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[26] <= col[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[27] <= col[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[28] <= col[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[29] <= col[2][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[30] <= col[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[31] <= col[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[32] <= col[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[33] <= col[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[34] <= col[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[35] <= col[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[36] <= col[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[37] <= col[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[38] <= col[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[39] <= col[3][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_shadow_chipsel[0] <= <GND>
tbp_shadow_chipsel[1] <= <GND>
tbp_shadow_chipsel[2] <= <GND>
tbp_shadow_chipsel[3] <= <GND>
tbp_shadow_bank[0] <= <GND>
tbp_shadow_bank[1] <= <GND>
tbp_shadow_bank[2] <= <GND>
tbp_shadow_bank[3] <= <GND>
tbp_shadow_bank[4] <= <GND>
tbp_shadow_bank[5] <= <GND>
tbp_shadow_bank[6] <= <GND>
tbp_shadow_bank[7] <= <GND>
tbp_shadow_bank[8] <= <GND>
tbp_shadow_bank[9] <= <GND>
tbp_shadow_bank[10] <= <GND>
tbp_shadow_bank[11] <= <GND>
tbp_shadow_row[0] <= <GND>
tbp_shadow_row[1] <= <GND>
tbp_shadow_row[2] <= <GND>
tbp_shadow_row[3] <= <GND>
tbp_shadow_row[4] <= <GND>
tbp_shadow_row[5] <= <GND>
tbp_shadow_row[6] <= <GND>
tbp_shadow_row[7] <= <GND>
tbp_shadow_row[8] <= <GND>
tbp_shadow_row[9] <= <GND>
tbp_shadow_row[10] <= <GND>
tbp_shadow_row[11] <= <GND>
tbp_shadow_row[12] <= <GND>
tbp_shadow_row[13] <= <GND>
tbp_shadow_row[14] <= <GND>
tbp_shadow_row[15] <= <GND>
tbp_shadow_row[16] <= <GND>
tbp_shadow_row[17] <= <GND>
tbp_shadow_row[18] <= <GND>
tbp_shadow_row[19] <= <GND>
tbp_shadow_row[20] <= <GND>
tbp_shadow_row[21] <= <GND>
tbp_shadow_row[22] <= <GND>
tbp_shadow_row[23] <= <GND>
tbp_shadow_row[24] <= <GND>
tbp_shadow_row[25] <= <GND>
tbp_shadow_row[26] <= <GND>
tbp_shadow_row[27] <= <GND>
tbp_shadow_row[28] <= <GND>
tbp_shadow_row[29] <= <GND>
tbp_shadow_row[30] <= <GND>
tbp_shadow_row[31] <= <GND>
tbp_shadow_row[32] <= <GND>
tbp_shadow_row[33] <= <GND>
tbp_shadow_row[34] <= <GND>
tbp_shadow_row[35] <= <GND>
tbp_shadow_row[36] <= <GND>
tbp_shadow_row[37] <= <GND>
tbp_shadow_row[38] <= <GND>
tbp_shadow_row[39] <= <GND>
tbp_shadow_row[40] <= <GND>
tbp_shadow_row[41] <= <GND>
tbp_shadow_row[42] <= <GND>
tbp_shadow_row[43] <= <GND>
tbp_shadow_row[44] <= <GND>
tbp_shadow_row[45] <= <GND>
tbp_shadow_row[46] <= <GND>
tbp_shadow_row[47] <= <GND>
tbp_shadow_row[48] <= <GND>
tbp_shadow_row[49] <= <GND>
tbp_shadow_row[50] <= <GND>
tbp_shadow_row[51] <= <GND>
tbp_shadow_row[52] <= <GND>
tbp_shadow_row[53] <= <GND>
tbp_shadow_row[54] <= <GND>
tbp_shadow_row[55] <= <GND>
tbp_shadow_row[56] <= <GND>
tbp_shadow_row[57] <= <GND>
tbp_shadow_row[58] <= <GND>
tbp_shadow_row[59] <= <GND>
tbp_size[0] <= size[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[1] <= size[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[2] <= size[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[3] <= size[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[4] <= size[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[5] <= size[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[6] <= size[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[7] <= size[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[8] <= size[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[9] <= size[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[10] <= size[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[11] <= size[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[0] <= localid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[1] <= localid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[2] <= localid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[3] <= localid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[4] <= localid[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[5] <= localid[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[6] <= localid[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[7] <= localid[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[8] <= localid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[9] <= localid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[10] <= localid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[11] <= localid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[12] <= localid[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[13] <= localid[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[14] <= localid[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[15] <= localid[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[16] <= localid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[17] <= localid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[18] <= localid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[19] <= localid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[20] <= localid[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[21] <= localid[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[22] <= localid[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[23] <= localid[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[24] <= localid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[25] <= localid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[26] <= localid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[27] <= localid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[28] <= localid[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[29] <= localid[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[30] <= localid[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[31] <= localid[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[0] <= dataid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[1] <= dataid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[2] <= dataid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[3] <= dataid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[4] <= dataid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[5] <= dataid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[6] <= dataid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[7] <= dataid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[8] <= dataid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[9] <= dataid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[10] <= dataid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[11] <= dataid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[12] <= dataid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[13] <= dataid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[14] <= dataid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[15] <= dataid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[0] <= ap[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[1] <= ap[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[2] <= ap[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[3] <= ap[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[0] <= burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[1] <= burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[2] <= burst_chop[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[3] <= burst_chop[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[0] <= age[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[1] <= age[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[2] <= age[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[3] <= age[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[4] <= age[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[5] <= age[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[6] <= age[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[7] <= age[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[8] <= age[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[9] <= age[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[10] <= age[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[11] <= age[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[12] <= age[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[13] <= age[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[14] <= age[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[15] <= age[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[0] <= priority_a[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[1] <= priority_a[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[2] <= priority_a[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[3] <= priority_a[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[0] <= rmw_correct[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[1] <= rmw_correct[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[2] <= rmw_correct[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[3] <= rmw_correct[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[0] <= rmw_partial[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[1] <= rmw_partial[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[2] <= rmw_partial[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[3] <= rmw_partial[3].DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] => flush_tbp.IN1
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => activated.OUTPUTSELECT
sb_tbp_precharge_all[0] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[0] => done_tbp_row_pass_flush[0].IN1
sb_tbp_precharge_all[1] => flush_tbp.IN1
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => activated.OUTPUTSELECT
sb_tbp_precharge_all[1] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[1] => done_tbp_row_pass_flush[1].IN1
sb_tbp_precharge_all[2] => flush_tbp.IN1
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => activated.OUTPUTSELECT
sb_tbp_precharge_all[2] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[2] => done_tbp_row_pass_flush[2].IN1
sb_tbp_precharge_all[3] => flush_tbp.IN1
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => activated.OUTPUTSELECT
sb_tbp_precharge_all[3] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[3] => done_tbp_row_pass_flush[3].IN1
sb_do_precharge_all[0] => ~NO_FANOUT~
t_param_act_to_rdwr[0] => LessThan0.IN6
t_param_act_to_rdwr[0] => offset_t_param_act_to_rdwr.DATAB
t_param_act_to_rdwr[1] => LessThan0.IN5
t_param_act_to_rdwr[1] => Add1.IN4
t_param_act_to_rdwr[2] => LessThan0.IN4
t_param_act_to_rdwr[2] => Add1.IN3
t_param_act_to_act[0] => LessThan1.IN10
t_param_act_to_act[0] => offset_t_param_act_to_act.DATAB
t_param_act_to_act[1] => LessThan1.IN9
t_param_act_to_act[1] => Add2.IN8
t_param_act_to_act[2] => LessThan1.IN8
t_param_act_to_act[2] => Add2.IN7
t_param_act_to_act[3] => LessThan1.IN7
t_param_act_to_act[3] => Add2.IN6
t_param_act_to_act[4] => LessThan1.IN6
t_param_act_to_act[4] => Add2.IN5
t_param_act_to_pch[0] => LessThan2.IN10
t_param_act_to_pch[0] => offset_t_param_act_to_pch.DATAB
t_param_act_to_pch[1] => LessThan2.IN9
t_param_act_to_pch[1] => Add3.IN8
t_param_act_to_pch[2] => LessThan2.IN8
t_param_act_to_pch[2] => Add3.IN7
t_param_act_to_pch[3] => LessThan2.IN7
t_param_act_to_pch[3] => Add3.IN6
t_param_act_to_pch[4] => LessThan2.IN6
t_param_act_to_pch[4] => Add3.IN5
t_param_rd_to_pch[0] => LessThan3.IN10
t_param_rd_to_pch[0] => offset_t_param_rd_to_pch.DATAB
t_param_rd_to_pch[0] => LessThan10.IN64
t_param_rd_to_pch[0] => LessThan13.IN64
t_param_rd_to_pch[0] => LessThan16.IN64
t_param_rd_to_pch[0] => LessThan19.IN64
t_param_rd_to_pch[1] => LessThan3.IN9
t_param_rd_to_pch[1] => Add4.IN8
t_param_rd_to_pch[1] => LessThan10.IN63
t_param_rd_to_pch[1] => LessThan13.IN63
t_param_rd_to_pch[1] => LessThan16.IN63
t_param_rd_to_pch[1] => LessThan19.IN63
t_param_rd_to_pch[2] => LessThan3.IN8
t_param_rd_to_pch[2] => Add4.IN7
t_param_rd_to_pch[2] => LessThan10.IN62
t_param_rd_to_pch[2] => LessThan13.IN62
t_param_rd_to_pch[2] => LessThan16.IN62
t_param_rd_to_pch[2] => LessThan19.IN62
t_param_rd_to_pch[3] => LessThan3.IN7
t_param_rd_to_pch[3] => Add4.IN6
t_param_rd_to_pch[3] => LessThan10.IN61
t_param_rd_to_pch[3] => LessThan13.IN61
t_param_rd_to_pch[3] => LessThan16.IN61
t_param_rd_to_pch[3] => LessThan19.IN61
t_param_rd_to_pch[4] => LessThan3.IN6
t_param_rd_to_pch[4] => Add4.IN5
t_param_rd_to_pch[4] => LessThan10.IN60
t_param_rd_to_pch[4] => LessThan13.IN60
t_param_rd_to_pch[4] => LessThan16.IN60
t_param_rd_to_pch[4] => LessThan19.IN60
t_param_wr_to_pch[0] => LessThan4.IN10
t_param_wr_to_pch[0] => offset_t_param_wr_to_pch.DATAB
t_param_wr_to_pch[0] => LessThan11.IN64
t_param_wr_to_pch[0] => LessThan14.IN64
t_param_wr_to_pch[0] => LessThan17.IN64
t_param_wr_to_pch[0] => LessThan20.IN64
t_param_wr_to_pch[1] => LessThan4.IN9
t_param_wr_to_pch[1] => Add5.IN8
t_param_wr_to_pch[1] => LessThan11.IN63
t_param_wr_to_pch[1] => LessThan14.IN63
t_param_wr_to_pch[1] => LessThan17.IN63
t_param_wr_to_pch[1] => LessThan20.IN63
t_param_wr_to_pch[2] => LessThan4.IN8
t_param_wr_to_pch[2] => Add5.IN7
t_param_wr_to_pch[2] => LessThan11.IN62
t_param_wr_to_pch[2] => LessThan14.IN62
t_param_wr_to_pch[2] => LessThan17.IN62
t_param_wr_to_pch[2] => LessThan20.IN62
t_param_wr_to_pch[3] => LessThan4.IN7
t_param_wr_to_pch[3] => Add5.IN6
t_param_wr_to_pch[3] => LessThan11.IN61
t_param_wr_to_pch[3] => LessThan14.IN61
t_param_wr_to_pch[3] => LessThan17.IN61
t_param_wr_to_pch[3] => LessThan20.IN61
t_param_wr_to_pch[4] => LessThan4.IN6
t_param_wr_to_pch[4] => Add5.IN5
t_param_wr_to_pch[4] => LessThan11.IN60
t_param_wr_to_pch[4] => LessThan14.IN60
t_param_wr_to_pch[4] => LessThan17.IN60
t_param_wr_to_pch[4] => LessThan20.IN60
t_param_pch_to_valid[0] => LessThan5.IN6
t_param_pch_to_valid[0] => offset_t_param_pch_to_valid.DATAB
t_param_pch_to_valid[1] => LessThan5.IN5
t_param_pch_to_valid[1] => Add6.IN4
t_param_pch_to_valid[2] => LessThan5.IN4
t_param_pch_to_valid[2] => Add6.IN3
t_param_rd_ap_to_valid[0] => LessThan6.IN10
t_param_rd_ap_to_valid[0] => offset_t_param_rd_ap_to_valid.DATAB
t_param_rd_ap_to_valid[1] => LessThan6.IN9
t_param_rd_ap_to_valid[1] => Add7.IN8
t_param_rd_ap_to_valid[2] => LessThan6.IN8
t_param_rd_ap_to_valid[2] => Add7.IN7
t_param_rd_ap_to_valid[3] => LessThan6.IN7
t_param_rd_ap_to_valid[3] => Add7.IN6
t_param_rd_ap_to_valid[4] => LessThan6.IN6
t_param_rd_ap_to_valid[4] => Add7.IN5
t_param_wr_ap_to_valid[0] => LessThan7.IN10
t_param_wr_ap_to_valid[0] => offset_t_param_wr_ap_to_valid.DATAB
t_param_wr_ap_to_valid[1] => LessThan7.IN9
t_param_wr_ap_to_valid[1] => Add8.IN8
t_param_wr_ap_to_valid[2] => LessThan7.IN8
t_param_wr_ap_to_valid[2] => Add8.IN7
t_param_wr_ap_to_valid[3] => LessThan7.IN7
t_param_wr_ap_to_valid[3] => Add8.IN6
t_param_wr_ap_to_valid[4] => LessThan7.IN6
t_param_wr_ap_to_valid[4] => Add8.IN5
tbp_bank_closed[0] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
tbp_timer_ready[0] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[0] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[1] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[2] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[3] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => complete_combi_wr.DATAA
data_complete[1] => complete_combi_wr.DATAA
data_complete[2] => complete_combi_wr.DATAA
data_complete[3] => complete_combi_wr.DATAA
data_rmw_complete => comb.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_fetch <= comb.DB_MAX_OUTPUT_PORT_TYPE
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_starve_limit[0] => ~NO_FANOUT~
cfg_starve_limit[1] => ~NO_FANOUT~
cfg_starve_limit[2] => ~NO_FANOUT~
cfg_starve_limit[3] => ~NO_FANOUT~
cfg_starve_limit[4] => ~NO_FANOUT~
cfg_starve_limit[5] => ~NO_FANOUT~
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal12.IN0
cfg_type[2] => Equal12.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_no_dm => cfg_enable_rmw.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst
ctl_clk => or_col_grant~reg0.CLK
ctl_clk => or_row_grant~reg0.CLK
ctl_clk => wr_grant[0]~reg0.CLK
ctl_clk => wr_grant[1]~reg0.CLK
ctl_clk => wr_grant[2]~reg0.CLK
ctl_clk => wr_grant[3]~reg0.CLK
ctl_clk => rd_grant[0]~reg0.CLK
ctl_clk => rd_grant[1]~reg0.CLK
ctl_clk => rd_grant[2]~reg0.CLK
ctl_clk => rd_grant[3]~reg0.CLK
ctl_clk => pch_grant[0]~reg0.CLK
ctl_clk => pch_grant[1]~reg0.CLK
ctl_clk => pch_grant[2]~reg0.CLK
ctl_clk => pch_grant[3]~reg0.CLK
ctl_clk => act_grant[0]~reg0.CLK
ctl_clk => act_grant[1]~reg0.CLK
ctl_clk => act_grant[2]~reg0.CLK
ctl_clk => act_grant[3]~reg0.CLK
ctl_clk => col_grant[0]~reg0.CLK
ctl_clk => col_grant[1]~reg0.CLK
ctl_clk => col_grant[2]~reg0.CLK
ctl_clk => col_grant[3]~reg0.CLK
ctl_clk => row_grant[0]~reg0.CLK
ctl_clk => row_grant[1]~reg0.CLK
ctl_clk => row_grant[2]~reg0.CLK
ctl_clk => row_grant[3]~reg0.CLK
ctl_reset_n => or_col_grant~reg0.ACLR
ctl_reset_n => or_row_grant~reg0.ACLR
ctl_reset_n => wr_grant[0]~reg0.ACLR
ctl_reset_n => wr_grant[1]~reg0.ACLR
ctl_reset_n => wr_grant[2]~reg0.ACLR
ctl_reset_n => wr_grant[3]~reg0.ACLR
ctl_reset_n => rd_grant[0]~reg0.ACLR
ctl_reset_n => rd_grant[1]~reg0.ACLR
ctl_reset_n => rd_grant[2]~reg0.ACLR
ctl_reset_n => rd_grant[3]~reg0.ACLR
ctl_reset_n => pch_grant[0]~reg0.ACLR
ctl_reset_n => pch_grant[1]~reg0.ACLR
ctl_reset_n => pch_grant[2]~reg0.ACLR
ctl_reset_n => pch_grant[3]~reg0.ACLR
ctl_reset_n => act_grant[0]~reg0.ACLR
ctl_reset_n => act_grant[1]~reg0.ACLR
ctl_reset_n => act_grant[2]~reg0.ACLR
ctl_reset_n => act_grant[3]~reg0.ACLR
ctl_reset_n => col_grant[0]~reg0.ACLR
ctl_reset_n => col_grant[1]~reg0.ACLR
ctl_reset_n => col_grant[2]~reg0.ACLR
ctl_reset_n => col_grant[3]~reg0.ACLR
ctl_reset_n => row_grant[0]~reg0.ACLR
ctl_reset_n => row_grant[1]~reg0.ACLR
ctl_reset_n => row_grant[2]~reg0.ACLR
ctl_reset_n => row_grant[3]~reg0.ACLR
stall_row_arbiter => always88.IN1
stall_col_arbiter => always89.IN1
sb_do_precharge_all[0] => arb_do_precharge_all[0].DATAIN
sb_do_precharge_all[0] => arb_do_precharge_all[1].DATAIN
sb_do_refresh[0] => arb_do_refresh[0].DATAIN
sb_do_refresh[0] => arb_do_refresh[1].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[0].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[1].DATAIN
sb_do_power_down[0] => arb_do_power_down[0].DATAIN
sb_do_power_down[0] => arb_do_power_down[1].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[0].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[1].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[0].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[1].DATAIN
row_req[0] => ~NO_FANOUT~
row_req[1] => ~NO_FANOUT~
row_req[2] => ~NO_FANOUT~
row_req[3] => ~NO_FANOUT~
col_req[0] => ~NO_FANOUT~
col_req[1] => ~NO_FANOUT~
col_req[2] => ~NO_FANOUT~
col_req[3] => ~NO_FANOUT~
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => act_req_with_priority[0].IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => act_req_with_priority[1].IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => act_req_with_priority[2].IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => act_req_with_priority[3].IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => pch_req_with_priority[0].IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => pch_req_with_priority[1].IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => pch_req_with_priority[2].IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => pch_req_with_priority[3].IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => rd_req_with_priority[0].IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => rd_req_with_priority[1].IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => rd_req_with_priority[2].IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => rd_req_with_priority[3].IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => wr_req_with_priority[0].IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => wr_req_with_priority[1].IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => wr_req_with_priority[2].IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => wr_req_with_priority[3].IN0
row_grant[0] <= row_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[1] <= row_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[2] <= row_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[3] <= row_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] <= col_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[1] <= col_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[2] <= col_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[3] <= col_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[0] <= act_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[1] <= act_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[2] <= act_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[3] <= act_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[0] <= pch_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[1] <= pch_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[2] <= pch_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[3] <= pch_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[0] <= rd_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[1] <= rd_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[2] <= rd_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[3] <= rd_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[0] <= wr_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[1] <= wr_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[2] <= wr_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[3] <= wr_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
or_row_grant <= or_row_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
or_col_grant <= or_col_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] => arb_do_activate.IN1
tbp_activate[1] => arb_do_activate.IN1
tbp_activate[2] => arb_do_activate.IN1
tbp_activate[3] => arb_do_activate.IN1
tbp_precharge[0] => arb_do_precharge.IN1
tbp_precharge[1] => arb_do_precharge.IN1
tbp_precharge[2] => arb_do_precharge.IN1
tbp_precharge[3] => arb_do_precharge.IN1
tbp_read[0] => arb_do_read.IN1
tbp_read[1] => arb_do_read.IN1
tbp_read[2] => arb_do_read.IN1
tbp_read[3] => arb_do_read.IN1
tbp_write[0] => arb_do_write.IN1
tbp_write[1] => arb_do_write.IN1
tbp_write[2] => arb_do_write.IN1
tbp_write[3] => arb_do_write.IN1
tbp_chipsel[0] => granted_chipsel_r[0].IN1
tbp_chipsel[0] => granted_chipsel_c[0].IN1
tbp_chipsel[1] => granted_chipsel_r.IN1
tbp_chipsel[1] => granted_chipsel_c.IN1
tbp_chipsel[2] => granted_chipsel_r.IN1
tbp_chipsel[2] => granted_chipsel_c.IN1
tbp_chipsel[3] => granted_chipsel_r.IN1
tbp_chipsel[3] => granted_chipsel_c.IN1
tbp_bank[0] => granted_bank_r[0][0].IN1
tbp_bank[0] => granted_bank_c[0][0].IN1
tbp_bank[1] => granted_bank_r[0][1].IN1
tbp_bank[1] => granted_bank_c[0][1].IN1
tbp_bank[2] => granted_bank_r[0][2].IN1
tbp_bank[2] => granted_bank_c[0][2].IN1
tbp_bank[3] => granted_bank_r.IN1
tbp_bank[3] => granted_bank_c.IN1
tbp_bank[4] => granted_bank_r.IN1
tbp_bank[4] => granted_bank_c.IN1
tbp_bank[5] => granted_bank_r.IN1
tbp_bank[5] => granted_bank_c.IN1
tbp_bank[6] => granted_bank_r.IN1
tbp_bank[6] => granted_bank_c.IN1
tbp_bank[7] => granted_bank_r.IN1
tbp_bank[7] => granted_bank_c.IN1
tbp_bank[8] => granted_bank_r.IN1
tbp_bank[8] => granted_bank_c.IN1
tbp_bank[9] => granted_bank_r.IN1
tbp_bank[9] => granted_bank_c.IN1
tbp_bank[10] => granted_bank_r.IN1
tbp_bank[10] => granted_bank_c.IN1
tbp_bank[11] => granted_bank_r.IN1
tbp_bank[11] => granted_bank_c.IN1
tbp_row[0] => granted_row_r[0][0].IN1
tbp_row[0] => granted_row_c[0][0].IN1
tbp_row[1] => granted_row_r[0][1].IN1
tbp_row[1] => granted_row_c[0][1].IN1
tbp_row[2] => granted_row_r[0][2].IN1
tbp_row[2] => granted_row_c[0][2].IN1
tbp_row[3] => granted_row_r[0][3].IN1
tbp_row[3] => granted_row_c[0][3].IN1
tbp_row[4] => granted_row_r[0][4].IN1
tbp_row[4] => granted_row_c[0][4].IN1
tbp_row[5] => granted_row_r[0][5].IN1
tbp_row[5] => granted_row_c[0][5].IN1
tbp_row[6] => granted_row_r[0][6].IN1
tbp_row[6] => granted_row_c[0][6].IN1
tbp_row[7] => granted_row_r[0][7].IN1
tbp_row[7] => granted_row_c[0][7].IN1
tbp_row[8] => granted_row_r[0][8].IN1
tbp_row[8] => granted_row_c[0][8].IN1
tbp_row[9] => granted_row_r[0][9].IN1
tbp_row[9] => granted_row_c[0][9].IN1
tbp_row[10] => granted_row_r[0][10].IN1
tbp_row[10] => granted_row_c[0][10].IN1
tbp_row[11] => granted_row_r[0][11].IN1
tbp_row[11] => granted_row_c[0][11].IN1
tbp_row[12] => granted_row_r[0][12].IN1
tbp_row[12] => granted_row_c[0][12].IN1
tbp_row[13] => granted_row_r[0][13].IN1
tbp_row[13] => granted_row_c[0][13].IN1
tbp_row[14] => granted_row_r[0][14].IN1
tbp_row[14] => granted_row_c[0][14].IN1
tbp_row[15] => granted_row_r.IN1
tbp_row[15] => granted_row_c.IN1
tbp_row[16] => granted_row_r.IN1
tbp_row[16] => granted_row_c.IN1
tbp_row[17] => granted_row_r.IN1
tbp_row[17] => granted_row_c.IN1
tbp_row[18] => granted_row_r.IN1
tbp_row[18] => granted_row_c.IN1
tbp_row[19] => granted_row_r.IN1
tbp_row[19] => granted_row_c.IN1
tbp_row[20] => granted_row_r.IN1
tbp_row[20] => granted_row_c.IN1
tbp_row[21] => granted_row_r.IN1
tbp_row[21] => granted_row_c.IN1
tbp_row[22] => granted_row_r.IN1
tbp_row[22] => granted_row_c.IN1
tbp_row[23] => granted_row_r.IN1
tbp_row[23] => granted_row_c.IN1
tbp_row[24] => granted_row_r.IN1
tbp_row[24] => granted_row_c.IN1
tbp_row[25] => granted_row_r.IN1
tbp_row[25] => granted_row_c.IN1
tbp_row[26] => granted_row_r.IN1
tbp_row[26] => granted_row_c.IN1
tbp_row[27] => granted_row_r.IN1
tbp_row[27] => granted_row_c.IN1
tbp_row[28] => granted_row_r.IN1
tbp_row[28] => granted_row_c.IN1
tbp_row[29] => granted_row_r.IN1
tbp_row[29] => granted_row_c.IN1
tbp_row[30] => granted_row_r.IN1
tbp_row[30] => granted_row_c.IN1
tbp_row[31] => granted_row_r.IN1
tbp_row[31] => granted_row_c.IN1
tbp_row[32] => granted_row_r.IN1
tbp_row[32] => granted_row_c.IN1
tbp_row[33] => granted_row_r.IN1
tbp_row[33] => granted_row_c.IN1
tbp_row[34] => granted_row_r.IN1
tbp_row[34] => granted_row_c.IN1
tbp_row[35] => granted_row_r.IN1
tbp_row[35] => granted_row_c.IN1
tbp_row[36] => granted_row_r.IN1
tbp_row[36] => granted_row_c.IN1
tbp_row[37] => granted_row_r.IN1
tbp_row[37] => granted_row_c.IN1
tbp_row[38] => granted_row_r.IN1
tbp_row[38] => granted_row_c.IN1
tbp_row[39] => granted_row_r.IN1
tbp_row[39] => granted_row_c.IN1
tbp_row[40] => granted_row_r.IN1
tbp_row[40] => granted_row_c.IN1
tbp_row[41] => granted_row_r.IN1
tbp_row[41] => granted_row_c.IN1
tbp_row[42] => granted_row_r.IN1
tbp_row[42] => granted_row_c.IN1
tbp_row[43] => granted_row_r.IN1
tbp_row[43] => granted_row_c.IN1
tbp_row[44] => granted_row_r.IN1
tbp_row[44] => granted_row_c.IN1
tbp_row[45] => granted_row_r.IN1
tbp_row[45] => granted_row_c.IN1
tbp_row[46] => granted_row_r.IN1
tbp_row[46] => granted_row_c.IN1
tbp_row[47] => granted_row_r.IN1
tbp_row[47] => granted_row_c.IN1
tbp_row[48] => granted_row_r.IN1
tbp_row[48] => granted_row_c.IN1
tbp_row[49] => granted_row_r.IN1
tbp_row[49] => granted_row_c.IN1
tbp_row[50] => granted_row_r.IN1
tbp_row[50] => granted_row_c.IN1
tbp_row[51] => granted_row_r.IN1
tbp_row[51] => granted_row_c.IN1
tbp_row[52] => granted_row_r.IN1
tbp_row[52] => granted_row_c.IN1
tbp_row[53] => granted_row_r.IN1
tbp_row[53] => granted_row_c.IN1
tbp_row[54] => granted_row_r.IN1
tbp_row[54] => granted_row_c.IN1
tbp_row[55] => granted_row_r.IN1
tbp_row[55] => granted_row_c.IN1
tbp_row[56] => granted_row_r.IN1
tbp_row[56] => granted_row_c.IN1
tbp_row[57] => granted_row_r.IN1
tbp_row[57] => granted_row_c.IN1
tbp_row[58] => granted_row_r.IN1
tbp_row[58] => granted_row_c.IN1
tbp_row[59] => granted_row_r.IN1
tbp_row[59] => granted_row_c.IN1
tbp_col[0] => granted_col[0][0].IN1
tbp_col[1] => granted_col[0][1].IN1
tbp_col[2] => granted_col[0][2].IN1
tbp_col[3] => granted_col[0][3].IN1
tbp_col[4] => granted_col[0][4].IN1
tbp_col[5] => granted_col[0][5].IN1
tbp_col[6] => granted_col[0][6].IN1
tbp_col[7] => granted_col[0][7].IN1
tbp_col[8] => granted_col[0][8].IN1
tbp_col[9] => granted_col[0][9].IN1
tbp_col[10] => granted_col.IN1
tbp_col[11] => granted_col.IN1
tbp_col[12] => granted_col.IN1
tbp_col[13] => granted_col.IN1
tbp_col[14] => granted_col.IN1
tbp_col[15] => granted_col.IN1
tbp_col[16] => granted_col.IN1
tbp_col[17] => granted_col.IN1
tbp_col[18] => granted_col.IN1
tbp_col[19] => granted_col.IN1
tbp_col[20] => granted_col.IN1
tbp_col[21] => granted_col.IN1
tbp_col[22] => granted_col.IN1
tbp_col[23] => granted_col.IN1
tbp_col[24] => granted_col.IN1
tbp_col[25] => granted_col.IN1
tbp_col[26] => granted_col.IN1
tbp_col[27] => granted_col.IN1
tbp_col[28] => granted_col.IN1
tbp_col[29] => granted_col.IN1
tbp_col[30] => granted_col.IN1
tbp_col[31] => granted_col.IN1
tbp_col[32] => granted_col.IN1
tbp_col[33] => granted_col.IN1
tbp_col[34] => granted_col.IN1
tbp_col[35] => granted_col.IN1
tbp_col[36] => granted_col.IN1
tbp_col[37] => granted_col.IN1
tbp_col[38] => granted_col.IN1
tbp_col[39] => granted_col.IN1
tbp_size[0] => granted_size[0][0].IN1
tbp_size[1] => granted_size[0][1].IN1
tbp_size[2] => granted_size[0][2].IN1
tbp_size[3] => granted_size.IN1
tbp_size[4] => granted_size.IN1
tbp_size[5] => granted_size.IN1
tbp_size[6] => granted_size.IN1
tbp_size[7] => granted_size.IN1
tbp_size[8] => granted_size.IN1
tbp_size[9] => granted_size.IN1
tbp_size[10] => granted_size.IN1
tbp_size[11] => granted_size.IN1
tbp_localid[0] => granted_localid[0][0].IN1
tbp_localid[1] => granted_localid[0][1].IN1
tbp_localid[2] => granted_localid[0][2].IN1
tbp_localid[3] => granted_localid[0][3].IN1
tbp_localid[4] => granted_localid[0][4].IN1
tbp_localid[5] => granted_localid[0][5].IN1
tbp_localid[6] => granted_localid[0][6].IN1
tbp_localid[7] => granted_localid[0][7].IN1
tbp_localid[8] => granted_localid.IN1
tbp_localid[9] => granted_localid.IN1
tbp_localid[10] => granted_localid.IN1
tbp_localid[11] => granted_localid.IN1
tbp_localid[12] => granted_localid.IN1
tbp_localid[13] => granted_localid.IN1
tbp_localid[14] => granted_localid.IN1
tbp_localid[15] => granted_localid.IN1
tbp_localid[16] => granted_localid.IN1
tbp_localid[17] => granted_localid.IN1
tbp_localid[18] => granted_localid.IN1
tbp_localid[19] => granted_localid.IN1
tbp_localid[20] => granted_localid.IN1
tbp_localid[21] => granted_localid.IN1
tbp_localid[22] => granted_localid.IN1
tbp_localid[23] => granted_localid.IN1
tbp_localid[24] => granted_localid.IN1
tbp_localid[25] => granted_localid.IN1
tbp_localid[26] => granted_localid.IN1
tbp_localid[27] => granted_localid.IN1
tbp_localid[28] => granted_localid.IN1
tbp_localid[29] => granted_localid.IN1
tbp_localid[30] => granted_localid.IN1
tbp_localid[31] => granted_localid.IN1
tbp_dataid[0] => granted_dataid[0][0].IN1
tbp_dataid[1] => granted_dataid[0][1].IN1
tbp_dataid[2] => granted_dataid[0][2].IN1
tbp_dataid[3] => granted_dataid[0][3].IN1
tbp_dataid[4] => granted_dataid.IN1
tbp_dataid[5] => granted_dataid.IN1
tbp_dataid[6] => granted_dataid.IN1
tbp_dataid[7] => granted_dataid.IN1
tbp_dataid[8] => granted_dataid.IN1
tbp_dataid[9] => granted_dataid.IN1
tbp_dataid[10] => granted_dataid.IN1
tbp_dataid[11] => granted_dataid.IN1
tbp_dataid[12] => granted_dataid.IN1
tbp_dataid[13] => granted_dataid.IN1
tbp_dataid[14] => granted_dataid.IN1
tbp_dataid[15] => granted_dataid.IN1
tbp_ap[0] => granted_ap[0].IN1
tbp_ap[1] => granted_ap.IN1
tbp_ap[2] => granted_ap.IN1
tbp_ap[3] => granted_ap.IN1
tbp_burst_chop[0] => granted_burst_chop[0].IN1
tbp_burst_chop[1] => granted_burst_chop.IN1
tbp_burst_chop[2] => granted_burst_chop.IN1
tbp_burst_chop[3] => granted_burst_chop.IN1
tbp_rmw_correct[0] => granted_rmw_correct[0].IN1
tbp_rmw_correct[1] => granted_rmw_correct.IN1
tbp_rmw_correct[2] => granted_rmw_correct.IN1
tbp_rmw_correct[3] => granted_rmw_correct.IN1
tbp_rmw_partial[0] => granted_rmw_partial[0].IN1
tbp_rmw_partial[1] => granted_rmw_partial.IN1
tbp_rmw_partial[2] => granted_rmw_partial.IN1
tbp_rmw_partial[3] => granted_rmw_partial.IN1
tbp_age[0] => oldest_act_req_with_priority.IN1
tbp_age[0] => oldest_pch_req_with_priority.IN1
tbp_age[0] => oldest_rd_req_with_priority.IN1
tbp_age[0] => oldest_wr_req_with_priority.IN1
tbp_age[1] => oldest_act_req_with_priority.IN1
tbp_age[1] => oldest_pch_req_with_priority.IN1
tbp_age[1] => oldest_rd_req_with_priority.IN1
tbp_age[1] => oldest_wr_req_with_priority.IN1
tbp_age[2] => oldest_act_req_with_priority.IN1
tbp_age[2] => oldest_pch_req_with_priority.IN1
tbp_age[2] => oldest_rd_req_with_priority.IN1
tbp_age[2] => oldest_wr_req_with_priority.IN1
tbp_age[3] => oldest_act_req_with_priority.IN1
tbp_age[3] => oldest_pch_req_with_priority.IN1
tbp_age[3] => oldest_rd_req_with_priority.IN1
tbp_age[3] => oldest_wr_req_with_priority.IN1
tbp_age[4] => oldest_act_req_with_priority.IN1
tbp_age[4] => oldest_pch_req_with_priority.IN1
tbp_age[4] => oldest_rd_req_with_priority.IN1
tbp_age[4] => oldest_wr_req_with_priority.IN1
tbp_age[5] => oldest_act_req_with_priority.IN1
tbp_age[5] => oldest_pch_req_with_priority.IN1
tbp_age[5] => oldest_rd_req_with_priority.IN1
tbp_age[5] => oldest_wr_req_with_priority.IN1
tbp_age[6] => oldest_act_req_with_priority.IN1
tbp_age[6] => oldest_pch_req_with_priority.IN1
tbp_age[6] => oldest_rd_req_with_priority.IN1
tbp_age[6] => oldest_wr_req_with_priority.IN1
tbp_age[7] => oldest_act_req_with_priority.IN1
tbp_age[7] => oldest_pch_req_with_priority.IN1
tbp_age[7] => oldest_rd_req_with_priority.IN1
tbp_age[7] => oldest_wr_req_with_priority.IN1
tbp_age[8] => oldest_act_req_with_priority.IN1
tbp_age[8] => oldest_pch_req_with_priority.IN1
tbp_age[8] => oldest_rd_req_with_priority.IN1
tbp_age[8] => oldest_wr_req_with_priority.IN1
tbp_age[9] => oldest_act_req_with_priority.IN1
tbp_age[9] => oldest_pch_req_with_priority.IN1
tbp_age[9] => oldest_rd_req_with_priority.IN1
tbp_age[9] => oldest_wr_req_with_priority.IN1
tbp_age[10] => oldest_act_req_with_priority.IN1
tbp_age[10] => oldest_pch_req_with_priority.IN1
tbp_age[10] => oldest_rd_req_with_priority.IN1
tbp_age[10] => oldest_wr_req_with_priority.IN1
tbp_age[11] => oldest_act_req_with_priority.IN1
tbp_age[11] => oldest_pch_req_with_priority.IN1
tbp_age[11] => oldest_rd_req_with_priority.IN1
tbp_age[11] => oldest_wr_req_with_priority.IN1
tbp_age[12] => oldest_act_req_with_priority.IN1
tbp_age[12] => oldest_pch_req_with_priority.IN1
tbp_age[12] => oldest_rd_req_with_priority.IN1
tbp_age[12] => oldest_wr_req_with_priority.IN1
tbp_age[13] => oldest_act_req_with_priority.IN1
tbp_age[13] => oldest_pch_req_with_priority.IN1
tbp_age[13] => oldest_rd_req_with_priority.IN1
tbp_age[13] => oldest_wr_req_with_priority.IN1
tbp_age[14] => oldest_act_req_with_priority.IN1
tbp_age[14] => oldest_pch_req_with_priority.IN1
tbp_age[14] => oldest_rd_req_with_priority.IN1
tbp_age[14] => oldest_wr_req_with_priority.IN1
tbp_age[15] => oldest_act_req_with_priority.IN1
tbp_age[15] => oldest_pch_req_with_priority.IN1
tbp_age[15] => oldest_rd_req_with_priority.IN1
tbp_age[15] => oldest_wr_req_with_priority.IN1
tbp_priority[0] => ~NO_FANOUT~
tbp_priority[1] => ~NO_FANOUT~
tbp_priority[2] => ~NO_FANOUT~
tbp_priority[3] => ~NO_FANOUT~
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => act_req_with_priority[0].IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => act_req_with_priority[1].IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => act_req_with_priority[2].IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => act_req_with_priority[3].IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => pch_req_with_priority[0].IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => pch_req_with_priority[1].IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => pch_req_with_priority[2].IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => pch_req_with_priority[3].IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => wr_req_with_priority[0].IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => wr_req_with_priority[1].IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => wr_req_with_priority[2].IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => wr_req_with_priority[3].IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => rd_req_with_priority[0].IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => rd_req_with_priority[1].IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => rd_req_with_priority[2].IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => rd_req_with_priority[3].IN1
can_read[3] => oldest_rd_req_with_priority.IN1
arb_do_write[0] <= <GND>
arb_do_write[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
arb_do_read[0] <= <GND>
arb_do_read[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[0] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[1] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_terminate[0] <= <GND>
arb_do_burst_terminate[1] <= <GND>
arb_do_auto_precharge[0] <= <GND>
arb_do_auto_precharge[1] <= granted_ap.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[0] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[1] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[0] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[1] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[1] <= <GND>
arb_do_precharge[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge[1] <= <GND>
arb_do_precharge_all[0] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge_all[1] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[0] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[1] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[0] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[1] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[0] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[1] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[0] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[1] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[0] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[1] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_lmr[0] <= <GND>
arb_do_lmr[1] <= <GND>
arb_to_chipsel[0] <= granted_chipsel_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chipsel[1] <= granted_chipsel_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[0] <= granted_to_chip_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[1] <= granted_to_chip_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[0] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[1] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[2] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[3] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[4] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[5] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[0] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[1] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[2] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[3] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[4] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[5] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[6] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[7] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[8] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[9] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[10] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[11] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[12] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[13] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[14] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[15] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[16] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[17] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[18] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[19] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[20] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[21] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[22] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[23] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[24] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[25] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[26] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[27] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[28] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[29] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[0] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[1] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[2] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[3] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[4] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[5] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[6] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[7] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[8] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[9] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[10] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[11] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[12] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[13] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[14] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[15] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[16] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[17] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[18] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[19] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[0] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[1] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[2] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[3] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[4] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[5] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[6] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[7] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[0] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[1] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[2] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[3] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_size[0] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[1] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[2] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst
ctl_clk => doing_burst_terminate.CLK
ctl_clk => int_effective_size[0].CLK
ctl_clk => int_effective_size[1].CLK
ctl_clk => int_effective_size[2].CLK
ctl_clk => int_do_burst_terminate_r.CLK
ctl_clk => int_do_burst_terminate.CLK
ctl_clk => int_allow_terminate.CLK
ctl_clk => int_interrupt_disable_ready.CLK
ctl_clk => int_allow_interrupt.CLK
ctl_clk => n_prefetch[0].CLK
ctl_clk => n_prefetch[1].CLK
ctl_clk => n_prefetch[2].CLK
ctl_clk => delayed_dataid[0].CLK
ctl_clk => delayed_dataid[1].CLK
ctl_clk => delayed_dataid[2].CLK
ctl_clk => delayed_dataid[3].CLK
ctl_clk => delayed_do_rmw_partial[0].CLK
ctl_clk => delayed_do_rmw_partial[1].CLK
ctl_clk => delayed_do_rmw_correct[0].CLK
ctl_clk => delayed_do_rmw_correct[1].CLK
ctl_clk => last_is_read.CLK
ctl_clk => last_is_write.CLK
ctl_clk => delayed_doing.CLK
ctl_clk => max_burst_left[0].CLK
ctl_clk => max_burst_left[1].CLK
ctl_clk => max_burst_left[2].CLK
ctl_clk => max_burst_left[3].CLK
ctl_clk => delayed_valid.CLK
ctl_clk => burst_left[0].CLK
ctl_clk => burst_left[1].CLK
ctl_clk => burst_left[2].CLK
ctl_clk => burst_left[3].CLK
ctl_clk => address_left[0].CLK
ctl_clk => address_left[1].CLK
ctl_clk => address_left[2].CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[0].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[1].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[2].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[3].CLK
ctl_clk => max_local_burst_size_minus_2[0].CLK
ctl_clk => max_local_burst_size_minus_2[1].CLK
ctl_clk => max_local_burst_size_minus_2[2].CLK
ctl_clk => max_local_burst_size_minus_2[3].CLK
ctl_clk => max_local_burst_size_divide_2[0].CLK
ctl_clk => max_local_burst_size_divide_2[1].CLK
ctl_clk => max_local_burst_size_divide_2[2].CLK
ctl_clk => max_local_burst_size_divide_2[3].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => max_local_burst_size[3].CLK
ctl_clk => rdwr_to_chipsel[1].CLK
ctl_clk => rdwr_to_chip[1].CLK
ctl_clk => rdwr_to_chipsel[0].CLK
ctl_clk => rdwr_to_chip[0].CLK
ctl_clk => bg_effective_size[0]~reg0.CLK
ctl_clk => bg_effective_size[1]~reg0.CLK
ctl_clk => bg_effective_size[2]~reg0.CLK
ctl_clk => bg_interrupt_ready~reg0.CLK
ctl_clk => bg_rdwr_data_valid~reg0.CLK
ctl_clk => bg_doing_read~reg0.CLK
ctl_clk => bg_doing_write~reg0.CLK
ctl_clk => bg_do_burst_terminate[0]~reg0.CLK
ctl_clk => bg_do_burst_terminate[1]~reg0.CLK
ctl_clk => bg_do_burst_chop[0]~reg0.CLK
ctl_clk => bg_do_burst_chop[1]~reg0.CLK
ctl_clk => bg_dataid[0]~reg0.CLK
ctl_clk => bg_dataid[1]~reg0.CLK
ctl_clk => bg_dataid[2]~reg0.CLK
ctl_clk => bg_dataid[3]~reg0.CLK
ctl_clk => bg_to_col[0]~reg0.CLK
ctl_clk => bg_to_col[1]~reg0.CLK
ctl_clk => bg_to_col[2]~reg0.CLK
ctl_clk => bg_to_col[3]~reg0.CLK
ctl_clk => bg_to_col[4]~reg0.CLK
ctl_clk => bg_to_col[5]~reg0.CLK
ctl_clk => bg_to_col[6]~reg0.CLK
ctl_clk => bg_to_col[7]~reg0.CLK
ctl_clk => bg_to_col[8]~reg0.CLK
ctl_clk => bg_to_col[9]~reg0.CLK
ctl_clk => bg_to_col[10]~reg0.CLK
ctl_clk => bg_to_col[11]~reg0.CLK
ctl_clk => bg_to_col[12]~reg0.CLK
ctl_clk => bg_to_col[13]~reg0.CLK
ctl_clk => bg_to_col[14]~reg0.CLK
ctl_clk => bg_to_col[15]~reg0.CLK
ctl_clk => bg_to_col[16]~reg0.CLK
ctl_clk => bg_to_col[17]~reg0.CLK
ctl_clk => bg_to_col[18]~reg0.CLK
ctl_clk => bg_to_col[19]~reg0.CLK
ctl_clk => bg_size[0]~reg0.CLK
ctl_clk => bg_size[1]~reg0.CLK
ctl_clk => bg_size[2]~reg0.CLK
ctl_clk => bg_localid[0]~reg0.CLK
ctl_clk => bg_localid[1]~reg0.CLK
ctl_clk => bg_localid[2]~reg0.CLK
ctl_clk => bg_localid[3]~reg0.CLK
ctl_clk => bg_localid[4]~reg0.CLK
ctl_clk => bg_localid[5]~reg0.CLK
ctl_clk => bg_localid[6]~reg0.CLK
ctl_clk => bg_localid[7]~reg0.CLK
ctl_clk => bg_to_row[0]~reg0.CLK
ctl_clk => bg_to_row[1]~reg0.CLK
ctl_clk => bg_to_row[2]~reg0.CLK
ctl_clk => bg_to_row[3]~reg0.CLK
ctl_clk => bg_to_row[4]~reg0.CLK
ctl_clk => bg_to_row[5]~reg0.CLK
ctl_clk => bg_to_row[6]~reg0.CLK
ctl_clk => bg_to_row[7]~reg0.CLK
ctl_clk => bg_to_row[8]~reg0.CLK
ctl_clk => bg_to_row[9]~reg0.CLK
ctl_clk => bg_to_row[10]~reg0.CLK
ctl_clk => bg_to_row[11]~reg0.CLK
ctl_clk => bg_to_row[12]~reg0.CLK
ctl_clk => bg_to_row[13]~reg0.CLK
ctl_clk => bg_to_row[14]~reg0.CLK
ctl_clk => bg_to_row[15]~reg0.CLK
ctl_clk => bg_to_row[16]~reg0.CLK
ctl_clk => bg_to_row[17]~reg0.CLK
ctl_clk => bg_to_row[18]~reg0.CLK
ctl_clk => bg_to_row[19]~reg0.CLK
ctl_clk => bg_to_row[20]~reg0.CLK
ctl_clk => bg_to_row[21]~reg0.CLK
ctl_clk => bg_to_row[22]~reg0.CLK
ctl_clk => bg_to_row[23]~reg0.CLK
ctl_clk => bg_to_row[24]~reg0.CLK
ctl_clk => bg_to_row[25]~reg0.CLK
ctl_clk => bg_to_row[26]~reg0.CLK
ctl_clk => bg_to_row[27]~reg0.CLK
ctl_clk => bg_to_row[28]~reg0.CLK
ctl_clk => bg_to_row[29]~reg0.CLK
ctl_clk => bg_to_bank[0]~reg0.CLK
ctl_clk => bg_to_bank[1]~reg0.CLK
ctl_clk => bg_to_bank[2]~reg0.CLK
ctl_clk => bg_to_bank[3]~reg0.CLK
ctl_clk => bg_to_bank[4]~reg0.CLK
ctl_clk => bg_to_bank[5]~reg0.CLK
ctl_clk => bg_to_chipsel[0]~reg0.CLK
ctl_clk => bg_to_chipsel[1]~reg0.CLK
ctl_clk => bg_to_chip[0]~reg0.CLK
ctl_clk => bg_to_chip[1]~reg0.CLK
ctl_clk => bg_do_lmr[0]~reg0.CLK
ctl_clk => bg_do_lmr[1]~reg0.CLK
ctl_clk => bg_do_zq_cal[0]~reg0.CLK
ctl_clk => bg_do_zq_cal[1]~reg0.CLK
ctl_clk => bg_do_deep_pdown[0]~reg0.CLK
ctl_clk => bg_do_deep_pdown[1]~reg0.CLK
ctl_clk => bg_do_power_down[0]~reg0.CLK
ctl_clk => bg_do_power_down[1]~reg0.CLK
ctl_clk => bg_do_self_refresh[0]~reg0.CLK
ctl_clk => bg_do_self_refresh[1]~reg0.CLK
ctl_clk => bg_do_refresh[0]~reg0.CLK
ctl_clk => bg_do_refresh[1]~reg0.CLK
ctl_clk => bg_do_precharge_all[0]~reg0.CLK
ctl_clk => bg_do_precharge_all[1]~reg0.CLK
ctl_clk => bg_do_precharge[0]~reg0.CLK
ctl_clk => bg_do_precharge[1]~reg0.CLK
ctl_clk => bg_do_activate[0]~reg0.CLK
ctl_clk => bg_do_activate[1]~reg0.CLK
ctl_clk => bg_do_rmw_partial[0]~reg0.CLK
ctl_clk => bg_do_rmw_partial[1]~reg0.CLK
ctl_clk => bg_do_rmw_correct[0]~reg0.CLK
ctl_clk => bg_do_rmw_correct[1]~reg0.CLK
ctl_clk => bg_do_auto_precharge[0]~reg0.CLK
ctl_clk => bg_do_auto_precharge[1]~reg0.CLK
ctl_clk => bg_do_read[0]~reg0.CLK
ctl_clk => bg_do_read[1]~reg0.CLK
ctl_clk => bg_do_write[0]~reg0.CLK
ctl_clk => bg_do_write[1]~reg0.CLK
ctl_reset_n => bg_effective_size[0]~reg0.ACLR
ctl_reset_n => bg_effective_size[1]~reg0.ACLR
ctl_reset_n => bg_effective_size[2]~reg0.ACLR
ctl_reset_n => bg_interrupt_ready~reg0.ACLR
ctl_reset_n => bg_rdwr_data_valid~reg0.ACLR
ctl_reset_n => bg_doing_read~reg0.ACLR
ctl_reset_n => bg_doing_write~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[1]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[1]~reg0.ACLR
ctl_reset_n => bg_dataid[0]~reg0.ACLR
ctl_reset_n => bg_dataid[1]~reg0.ACLR
ctl_reset_n => bg_dataid[2]~reg0.ACLR
ctl_reset_n => bg_dataid[3]~reg0.ACLR
ctl_reset_n => bg_to_col[0]~reg0.ACLR
ctl_reset_n => bg_to_col[1]~reg0.ACLR
ctl_reset_n => bg_to_col[2]~reg0.ACLR
ctl_reset_n => bg_to_col[3]~reg0.ACLR
ctl_reset_n => bg_to_col[4]~reg0.ACLR
ctl_reset_n => bg_to_col[5]~reg0.ACLR
ctl_reset_n => bg_to_col[6]~reg0.ACLR
ctl_reset_n => bg_to_col[7]~reg0.ACLR
ctl_reset_n => bg_to_col[8]~reg0.ACLR
ctl_reset_n => bg_to_col[9]~reg0.ACLR
ctl_reset_n => bg_to_col[10]~reg0.ACLR
ctl_reset_n => bg_to_col[11]~reg0.ACLR
ctl_reset_n => bg_to_col[12]~reg0.ACLR
ctl_reset_n => bg_to_col[13]~reg0.ACLR
ctl_reset_n => bg_to_col[14]~reg0.ACLR
ctl_reset_n => bg_to_col[15]~reg0.ACLR
ctl_reset_n => bg_to_col[16]~reg0.ACLR
ctl_reset_n => bg_to_col[17]~reg0.ACLR
ctl_reset_n => bg_to_col[18]~reg0.ACLR
ctl_reset_n => bg_to_col[19]~reg0.ACLR
ctl_reset_n => bg_size[0]~reg0.ACLR
ctl_reset_n => bg_size[1]~reg0.ACLR
ctl_reset_n => bg_size[2]~reg0.ACLR
ctl_reset_n => bg_localid[0]~reg0.ACLR
ctl_reset_n => bg_localid[1]~reg0.ACLR
ctl_reset_n => bg_localid[2]~reg0.ACLR
ctl_reset_n => bg_localid[3]~reg0.ACLR
ctl_reset_n => bg_localid[4]~reg0.ACLR
ctl_reset_n => bg_localid[5]~reg0.ACLR
ctl_reset_n => bg_localid[6]~reg0.ACLR
ctl_reset_n => bg_localid[7]~reg0.ACLR
ctl_reset_n => bg_to_row[0]~reg0.ACLR
ctl_reset_n => bg_to_row[1]~reg0.ACLR
ctl_reset_n => bg_to_row[2]~reg0.ACLR
ctl_reset_n => bg_to_row[3]~reg0.ACLR
ctl_reset_n => bg_to_row[4]~reg0.ACLR
ctl_reset_n => bg_to_row[5]~reg0.ACLR
ctl_reset_n => bg_to_row[6]~reg0.ACLR
ctl_reset_n => bg_to_row[7]~reg0.ACLR
ctl_reset_n => bg_to_row[8]~reg0.ACLR
ctl_reset_n => bg_to_row[9]~reg0.ACLR
ctl_reset_n => bg_to_row[10]~reg0.ACLR
ctl_reset_n => bg_to_row[11]~reg0.ACLR
ctl_reset_n => bg_to_row[12]~reg0.ACLR
ctl_reset_n => bg_to_row[13]~reg0.ACLR
ctl_reset_n => bg_to_row[14]~reg0.ACLR
ctl_reset_n => bg_to_row[15]~reg0.ACLR
ctl_reset_n => bg_to_row[16]~reg0.ACLR
ctl_reset_n => bg_to_row[17]~reg0.ACLR
ctl_reset_n => bg_to_row[18]~reg0.ACLR
ctl_reset_n => bg_to_row[19]~reg0.ACLR
ctl_reset_n => bg_to_row[20]~reg0.ACLR
ctl_reset_n => bg_to_row[21]~reg0.ACLR
ctl_reset_n => bg_to_row[22]~reg0.ACLR
ctl_reset_n => bg_to_row[23]~reg0.ACLR
ctl_reset_n => bg_to_row[24]~reg0.ACLR
ctl_reset_n => bg_to_row[25]~reg0.ACLR
ctl_reset_n => bg_to_row[26]~reg0.ACLR
ctl_reset_n => bg_to_row[27]~reg0.ACLR
ctl_reset_n => bg_to_row[28]~reg0.ACLR
ctl_reset_n => bg_to_row[29]~reg0.ACLR
ctl_reset_n => bg_to_bank[0]~reg0.ACLR
ctl_reset_n => bg_to_bank[1]~reg0.ACLR
ctl_reset_n => bg_to_bank[2]~reg0.ACLR
ctl_reset_n => bg_to_bank[3]~reg0.ACLR
ctl_reset_n => bg_to_bank[4]~reg0.ACLR
ctl_reset_n => bg_to_bank[5]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[0]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[1]~reg0.ACLR
ctl_reset_n => bg_to_chip[0]~reg0.ACLR
ctl_reset_n => bg_to_chip[1]~reg0.ACLR
ctl_reset_n => bg_do_lmr[0]~reg0.ACLR
ctl_reset_n => bg_do_lmr[1]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[1]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[1]~reg0.ACLR
ctl_reset_n => bg_do_power_down[0]~reg0.ACLR
ctl_reset_n => bg_do_power_down[1]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_activate[0]~reg0.ACLR
ctl_reset_n => bg_do_activate[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[1]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_read[0]~reg0.ACLR
ctl_reset_n => bg_do_read[1]~reg0.ACLR
ctl_reset_n => bg_do_write[0]~reg0.ACLR
ctl_reset_n => bg_do_write[1]~reg0.ACLR
ctl_reset_n => rdwr_to_chipsel[0].ACLR
ctl_reset_n => rdwr_to_chip[0].ACLR
ctl_reset_n => rdwr_to_chipsel[1].ACLR
ctl_reset_n => rdwr_to_chip[1].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => max_local_burst_size[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2[3].ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => address_left[0].ACLR
ctl_reset_n => address_left[1].ACLR
ctl_reset_n => address_left[2].ACLR
ctl_reset_n => burst_left[0].ACLR
ctl_reset_n => burst_left[1].ACLR
ctl_reset_n => burst_left[2].ACLR
ctl_reset_n => burst_left[3].ACLR
ctl_reset_n => delayed_valid.ACLR
ctl_reset_n => max_burst_left[0].ACLR
ctl_reset_n => max_burst_left[1].ACLR
ctl_reset_n => max_burst_left[2].ACLR
ctl_reset_n => max_burst_left[3].ACLR
ctl_reset_n => delayed_doing.ACLR
ctl_reset_n => last_is_read.ACLR
ctl_reset_n => last_is_write.ACLR
ctl_reset_n => delayed_do_rmw_partial[0].ACLR
ctl_reset_n => delayed_do_rmw_partial[1].ACLR
ctl_reset_n => delayed_do_rmw_correct[0].ACLR
ctl_reset_n => delayed_do_rmw_correct[1].ACLR
ctl_reset_n => delayed_dataid[0].ACLR
ctl_reset_n => delayed_dataid[1].ACLR
ctl_reset_n => delayed_dataid[2].ACLR
ctl_reset_n => delayed_dataid[3].ACLR
ctl_reset_n => n_prefetch[0].ACLR
ctl_reset_n => n_prefetch[1].ACLR
ctl_reset_n => n_prefetch[2].ACLR
ctl_reset_n => int_allow_interrupt.PRESET
ctl_reset_n => int_interrupt_disable_ready.ACLR
ctl_reset_n => int_do_burst_terminate.ACLR
ctl_reset_n => int_allow_terminate.ACLR
ctl_reset_n => int_do_burst_terminate_r.ACLR
ctl_reset_n => int_effective_size[0].ACLR
ctl_reset_n => int_effective_size[1].ACLR
ctl_reset_n => int_effective_size[2].ACLR
ctl_reset_n => doing_burst_terminate.ACLR
cfg_type[0] => Equal5.IN2
cfg_type[0] => Equal11.IN1
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal5.IN0
cfg_type[1] => Equal11.IN0
cfg_type[1] => Equal12.IN1
cfg_type[2] => Equal5.IN1
cfg_type[2] => Equal11.IN2
cfg_type[2] => Equal12.IN0
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => max_local_burst_size[0].DATAIN
cfg_burst_length[3] => max_local_burst_size[1].DATAIN
cfg_burst_length[4] => max_local_burst_size[2].DATAIN
cfg_tccd[0] => ~NO_FANOUT~
cfg_tccd[1] => n_prefetch[0].DATAIN
cfg_tccd[2] => n_prefetch[1].DATAIN
cfg_tccd[3] => n_prefetch[2].DATAIN
cfg_enable_burst_interrupt[0] => always40.IN1
cfg_enable_burst_terminate[0] => always47.IN1
arb_do_write[0] => always2.IN0
arb_do_write[0] => WideOr1.IN0
arb_do_write[0] => bg_do_write[0]~reg0.DATAIN
arb_do_write[0] => bg_do_write_combi[0].DATAIN
arb_do_write[1] => always3.IN0
arb_do_write[1] => WideOr1.IN1
arb_do_write[1] => bg_do_write[1]~reg0.DATAIN
arb_do_write[1] => bg_do_write_combi[1].DATAIN
arb_do_read[0] => always2.IN1
arb_do_read[0] => WideOr2.IN0
arb_do_read[0] => bg_do_read[0]~reg0.DATAIN
arb_do_read[0] => bg_do_read_combi[0].DATAIN
arb_do_read[1] => always3.IN1
arb_do_read[1] => WideOr2.IN1
arb_do_read[1] => bg_do_read[1]~reg0.DATAIN
arb_do_read[1] => bg_do_read_combi[1].DATAIN
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => WideOr11.IN0
arb_do_burst_chop[0] => bg_do_burst_chop[0]~reg0.DATAIN
arb_do_burst_chop[0] => bg_do_burst_chop_combi[0].DATAIN
arb_do_burst_chop[1] => WideOr11.IN1
arb_do_burst_chop[1] => bg_do_burst_chop[1]~reg0.DATAIN
arb_do_burst_chop[1] => bg_do_burst_chop_combi[1].DATAIN
arb_do_burst_terminate[0] => ~NO_FANOUT~
arb_do_burst_terminate[1] => ~NO_FANOUT~
arb_do_auto_precharge[0] => WideOr10.IN0
arb_do_auto_precharge[0] => bg_do_auto_precharge[0]~reg0.DATAIN
arb_do_auto_precharge[1] => WideOr10.IN1
arb_do_auto_precharge[1] => bg_do_auto_precharge[1]~reg0.DATAIN
arb_do_rmw_correct[0] => combined_do_rmw_correct[0].DATAB
arb_do_rmw_correct[0] => delayed_do_rmw_correct[0].DATAIN
arb_do_rmw_correct[1] => combined_do_rmw_correct[1].DATAB
arb_do_rmw_correct[1] => delayed_do_rmw_correct[1].DATAIN
arb_do_rmw_partial[0] => combined_do_rmw_partial[0].DATAB
arb_do_rmw_partial[0] => delayed_do_rmw_partial[0].DATAIN
arb_do_rmw_partial[1] => combined_do_rmw_partial[1].DATAB
arb_do_rmw_partial[1] => delayed_do_rmw_partial[1].DATAIN
arb_do_activate[0] => bg_do_activate[0]~reg0.DATAIN
arb_do_activate[0] => bg_do_activate_combi[0].DATAIN
arb_do_activate[1] => bg_do_activate[1]~reg0.DATAIN
arb_do_activate[1] => bg_do_activate_combi[1].DATAIN
arb_do_precharge[0] => bg_do_precharge[0]~reg0.DATAIN
arb_do_precharge[0] => bg_do_precharge_combi[0].DATAIN
arb_do_precharge[1] => bg_do_precharge[1]~reg0.DATAIN
arb_do_precharge[1] => bg_do_precharge_combi[1].DATAIN
arb_do_precharge_all[0] => WideOr3.IN0
arb_do_precharge_all[0] => bg_do_precharge_all[0]~reg0.DATAIN
arb_do_precharge_all[1] => WideOr3.IN1
arb_do_precharge_all[1] => bg_do_precharge_all[1]~reg0.DATAIN
arb_do_refresh[0] => WideOr4.IN0
arb_do_refresh[0] => bg_do_refresh[0]~reg0.DATAIN
arb_do_refresh[1] => WideOr4.IN1
arb_do_refresh[1] => bg_do_refresh[1]~reg0.DATAIN
arb_do_self_refresh[0] => WideOr5.IN0
arb_do_self_refresh[0] => bg_do_self_refresh[0]~reg0.DATAIN
arb_do_self_refresh[1] => WideOr5.IN1
arb_do_self_refresh[1] => bg_do_self_refresh[1]~reg0.DATAIN
arb_do_power_down[0] => WideOr6.IN0
arb_do_power_down[0] => bg_do_power_down[0]~reg0.DATAIN
arb_do_power_down[1] => WideOr6.IN1
arb_do_power_down[1] => bg_do_power_down[1]~reg0.DATAIN
arb_do_deep_pdown[0] => WideOr7.IN0
arb_do_deep_pdown[0] => bg_do_deep_pdown[0]~reg0.DATAIN
arb_do_deep_pdown[1] => WideOr7.IN1
arb_do_deep_pdown[1] => bg_do_deep_pdown[1]~reg0.DATAIN
arb_do_zq_cal[0] => WideOr8.IN0
arb_do_zq_cal[0] => bg_do_zq_cal[0]~reg0.DATAIN
arb_do_zq_cal[1] => WideOr8.IN1
arb_do_zq_cal[1] => bg_do_zq_cal[1]~reg0.DATAIN
arb_do_lmr[0] => WideOr9.IN0
arb_do_lmr[0] => bg_do_lmr[0]~reg0.DATAIN
arb_do_lmr[1] => WideOr9.IN1
arb_do_lmr[1] => bg_do_lmr[1]~reg0.DATAIN
arb_to_chipsel[0] => modified_to_chipsel[0].DATAA
arb_to_chipsel[0] => rdwr_to_chipsel[0].DATAIN
arb_to_chipsel[1] => modified_to_chipsel[1].DATAA
arb_to_chipsel[1] => rdwr_to_chipsel[1].DATAIN
arb_to_chip[0] => modified_to_chip.IN1
arb_to_chip[0] => modified_to_chip.DATAA
arb_to_chip[0] => rdwr_to_chip[0].DATAIN
arb_to_chip[1] => modified_to_chip.IN1
arb_to_chip[1] => modified_to_chip.DATAA
arb_to_chip[1] => rdwr_to_chip[1].DATAIN
arb_to_bank[0] => bg_to_bank[0]~reg0.DATAIN
arb_to_bank[1] => bg_to_bank[1]~reg0.DATAIN
arb_to_bank[2] => bg_to_bank[2]~reg0.DATAIN
arb_to_bank[3] => bg_to_bank[3]~reg0.DATAIN
arb_to_bank[4] => bg_to_bank[4]~reg0.DATAIN
arb_to_bank[5] => bg_to_bank[5]~reg0.DATAIN
arb_to_row[0] => bg_to_row[0]~reg0.DATAIN
arb_to_row[1] => bg_to_row[1]~reg0.DATAIN
arb_to_row[2] => bg_to_row[2]~reg0.DATAIN
arb_to_row[3] => bg_to_row[3]~reg0.DATAIN
arb_to_row[4] => bg_to_row[4]~reg0.DATAIN
arb_to_row[5] => bg_to_row[5]~reg0.DATAIN
arb_to_row[6] => bg_to_row[6]~reg0.DATAIN
arb_to_row[7] => bg_to_row[7]~reg0.DATAIN
arb_to_row[8] => bg_to_row[8]~reg0.DATAIN
arb_to_row[9] => bg_to_row[9]~reg0.DATAIN
arb_to_row[10] => bg_to_row[10]~reg0.DATAIN
arb_to_row[11] => bg_to_row[11]~reg0.DATAIN
arb_to_row[12] => bg_to_row[12]~reg0.DATAIN
arb_to_row[13] => bg_to_row[13]~reg0.DATAIN
arb_to_row[14] => bg_to_row[14]~reg0.DATAIN
arb_to_row[15] => bg_to_row[15]~reg0.DATAIN
arb_to_row[16] => bg_to_row[16]~reg0.DATAIN
arb_to_row[17] => bg_to_row[17]~reg0.DATAIN
arb_to_row[18] => bg_to_row[18]~reg0.DATAIN
arb_to_row[19] => bg_to_row[19]~reg0.DATAIN
arb_to_row[20] => bg_to_row[20]~reg0.DATAIN
arb_to_row[21] => bg_to_row[21]~reg0.DATAIN
arb_to_row[22] => bg_to_row[22]~reg0.DATAIN
arb_to_row[23] => bg_to_row[23]~reg0.DATAIN
arb_to_row[24] => bg_to_row[24]~reg0.DATAIN
arb_to_row[25] => bg_to_row[25]~reg0.DATAIN
arb_to_row[26] => bg_to_row[26]~reg0.DATAIN
arb_to_row[27] => bg_to_row[27]~reg0.DATAIN
arb_to_row[28] => bg_to_row[28]~reg0.DATAIN
arb_to_row[29] => bg_to_row[29]~reg0.DATAIN
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[3] => modified_to_col.DATAA
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col[3].DATAB
arb_to_col[3] => int_col_address.DATAB
arb_to_col[3] => int_col_address.DATAB
arb_to_col[4] => modified_to_col.DATAA
arb_to_col[4] => modified_to_col.DATAB
arb_to_col[4] => modified_to_col.DATAB
arb_to_col[4] => modified_to_col.DATAB
arb_to_col[4] => modified_to_col[4].DATAB
arb_to_col[4] => int_col_address.DATAB
arb_to_col[5] => bg_to_col[5]~reg0.DATAIN
arb_to_col[6] => bg_to_col[6]~reg0.DATAIN
arb_to_col[7] => bg_to_col[7]~reg0.DATAIN
arb_to_col[8] => bg_to_col[8]~reg0.DATAIN
arb_to_col[9] => bg_to_col[9]~reg0.DATAIN
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col.DATAA
arb_to_col[13] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col[13].DATAB
arb_to_col[14] => modified_to_col.DATAA
arb_to_col[14] => modified_to_col.DATAB
arb_to_col[14] => modified_to_col.DATAB
arb_to_col[14] => modified_to_col.DATAB
arb_to_col[14] => modified_to_col[14].DATAB
arb_to_col[15] => bg_to_col[15]~reg0.DATAIN
arb_to_col[16] => bg_to_col[16]~reg0.DATAIN
arb_to_col[17] => bg_to_col[17]~reg0.DATAIN
arb_to_col[18] => bg_to_col[18]~reg0.DATAIN
arb_to_col[19] => bg_to_col[19]~reg0.DATAIN
arb_localid[0] => bg_localid[0]~reg0.DATAIN
arb_localid[1] => bg_localid[1]~reg0.DATAIN
arb_localid[2] => bg_localid[2]~reg0.DATAIN
arb_localid[3] => bg_localid[3]~reg0.DATAIN
arb_localid[4] => bg_localid[4]~reg0.DATAIN
arb_localid[5] => bg_localid[5]~reg0.DATAIN
arb_localid[6] => bg_localid[6]~reg0.DATAIN
arb_localid[7] => bg_localid[7]~reg0.DATAIN
arb_dataid[0] => combined_dataid[0].DATAB
arb_dataid[0] => delayed_dataid[0].DATAIN
arb_dataid[1] => combined_dataid[1].DATAB
arb_dataid[1] => delayed_dataid[1].DATAIN
arb_dataid[2] => combined_dataid[2].DATAB
arb_dataid[2] => delayed_dataid[2].DATAIN
arb_dataid[3] => combined_dataid[3].DATAB
arb_dataid[3] => delayed_dataid[3].DATAIN
arb_size[0] => LessThan1.IN6
arb_size[0] => burst_left.DATAB
arb_size[0] => Add5.IN6
arb_size[0] => burst_left.DATAA
arb_size[0] => bg_size[0]~reg0.DATAIN
arb_size[0] => Equal9.IN0
arb_size[1] => LessThan1.IN5
arb_size[1] => Add4.IN4
arb_size[1] => Add5.IN5
arb_size[1] => burst_left.DATAA
arb_size[1] => bg_size[1]~reg0.DATAIN
arb_size[1] => Equal9.IN2
arb_size[2] => LessThan1.IN4
arb_size[2] => Add4.IN3
arb_size[2] => Add5.IN4
arb_size[2] => burst_left.DATAA
arb_size[2] => bg_size[2]~reg0.DATAIN
arb_size[2] => Equal9.IN1
bg_do_write_combi[0] <= arb_do_write[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_write_combi[1] <= arb_do_write[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[0] <= arb_do_read[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[1] <= arb_do_read[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[0] <= arb_do_burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[1] <= arb_do_burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate_combi[0] <= <GND>
bg_do_burst_terminate_combi[1] <= do_burst_terminate.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[0] <= arb_do_activate[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[1] <= arb_do_activate[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[0] <= arb_do_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[1] <= arb_do_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[0] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[1] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[0] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[1] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[2] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready_combi <= interrupt_ready.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[0] <= bg_do_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[1] <= bg_do_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] <= bg_do_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[1] <= bg_do_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[0] <= bg_do_burst_chop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[1] <= bg_do_burst_chop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[0] <= bg_do_burst_terminate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[1] <= bg_do_burst_terminate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[0] <= bg_do_auto_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[1] <= bg_do_auto_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[0] <= bg_do_rmw_correct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[1] <= bg_do_rmw_correct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[0] <= bg_do_rmw_partial[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[1] <= bg_do_rmw_partial[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[0] <= bg_do_activate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[1] <= bg_do_activate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[0] <= bg_do_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[1] <= bg_do_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[0] <= bg_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[1] <= bg_do_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[0] <= bg_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[1] <= bg_do_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[0] <= bg_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[1] <= bg_do_self_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[0] <= bg_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[1] <= bg_do_power_down[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[0] <= bg_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[1] <= bg_do_deep_pdown[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[0] <= bg_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[1] <= bg_do_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[0] <= bg_do_lmr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[1] <= bg_do_lmr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[0] <= bg_to_chipsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[1] <= bg_to_chipsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[0] <= bg_to_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[1] <= bg_to_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[0] <= bg_to_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[1] <= bg_to_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[2] <= bg_to_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[3] <= bg_to_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[4] <= bg_to_bank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[5] <= bg_to_bank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[0] <= bg_to_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[1] <= bg_to_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[2] <= bg_to_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[3] <= bg_to_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[4] <= bg_to_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[5] <= bg_to_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[6] <= bg_to_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[7] <= bg_to_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[8] <= bg_to_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[9] <= bg_to_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[10] <= bg_to_row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[11] <= bg_to_row[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[12] <= bg_to_row[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[13] <= bg_to_row[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[14] <= bg_to_row[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[15] <= bg_to_row[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[16] <= bg_to_row[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[17] <= bg_to_row[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[18] <= bg_to_row[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[19] <= bg_to_row[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[20] <= bg_to_row[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[21] <= bg_to_row[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[22] <= bg_to_row[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[23] <= bg_to_row[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[24] <= bg_to_row[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[25] <= bg_to_row[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[26] <= bg_to_row[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[27] <= bg_to_row[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[28] <= bg_to_row[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[29] <= bg_to_row[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[0] <= bg_to_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[1] <= bg_to_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[2] <= bg_to_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[3] <= bg_to_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[4] <= bg_to_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[5] <= bg_to_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[6] <= bg_to_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[7] <= bg_to_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[8] <= bg_to_col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[9] <= bg_to_col[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[10] <= bg_to_col[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[11] <= bg_to_col[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[12] <= bg_to_col[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[13] <= bg_to_col[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[14] <= bg_to_col[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[15] <= bg_to_col[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[16] <= bg_to_col[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[17] <= bg_to_col[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[18] <= bg_to_col[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[19] <= bg_to_col[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_write <= bg_doing_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_read <= bg_doing_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_rdwr_data_valid <= bg_rdwr_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready <= bg_interrupt_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[0] <= bg_localid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[1] <= bg_localid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[2] <= bg_localid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[3] <= bg_localid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[4] <= bg_localid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[5] <= bg_localid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[6] <= bg_localid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[7] <= bg_localid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[0] <= bg_dataid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[1] <= bg_dataid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[2] <= bg_dataid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[3] <= bg_dataid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[0] <= bg_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[1] <= bg_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[2] <= bg_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[0] <= bg_effective_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[1] <= bg_effective_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[2] <= bg_effective_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst
ctl_clk => ctl_clk.IN4
ctl_reset_n => ctl_reset_n.IN4
ctl_cal_success => ctl_cal_success.IN2
cfg_type[0] => cfg_type[0].IN4
cfg_type[1] => cfg_type[1].IN4
cfg_type[2] => cfg_type[2].IN4
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN2
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN2
cfg_burst_length[1] => cfg_burst_length[1].IN2
cfg_burst_length[2] => cfg_burst_length[2].IN2
cfg_burst_length[3] => cfg_burst_length[3].IN2
cfg_burst_length[4] => cfg_burst_length[4].IN2
cfg_output_regd_for_afi_output[0] => cfg_output_regd_for_afi_output[0].IN4
cfg_output_regd_for_afi_output[1] => cfg_output_regd_for_afi_output[1].IN4
bg_do_write[0] => int_bg_do_write[0].IN2
bg_do_write[1] => int_bg_do_write[1].IN2
bg_do_read[0] => int_bg_do_read[0].IN2
bg_do_read[1] => int_bg_do_read[1].IN2
bg_do_burst_chop[0] => int_bg_do_burst_chop[0].IN2
bg_do_burst_chop[1] => int_bg_do_burst_chop[1].IN2
bg_do_burst_terminate[0] => int_bg_do_burst_terminate[0].IN1
bg_do_burst_terminate[1] => int_bg_do_burst_terminate[1].IN1
bg_do_auto_precharge[0] => int_bg_do_auto_precharge[0].IN1
bg_do_auto_precharge[1] => int_bg_do_auto_precharge[1].IN1
bg_do_activate[0] => int_bg_do_activate[0].IN1
bg_do_activate[1] => int_bg_do_activate[1].IN1
bg_do_precharge[0] => int_bg_do_precharge[0].IN1
bg_do_precharge[1] => int_bg_do_precharge[1].IN1
bg_do_precharge_all[0] => ~NO_FANOUT~
bg_do_precharge_all[1] => int_bg_do_precharge_all[1][0].IN1
bg_do_refresh[0] => ~NO_FANOUT~
bg_do_refresh[1] => int_bg_do_refresh[1][0].IN1
bg_do_self_refresh[0] => int_bg_do_self_refresh.IN1
bg_do_self_refresh[0] => bg_do_self_refresh_r[0].DATAIN
bg_do_self_refresh[1] => int_bg_do_self_refresh[1][0].IN1
bg_do_power_down[0] => int_bg_do_power_down[0][0].IN1
bg_do_power_down[1] => int_bg_do_power_down[1][0].IN1
bg_do_deep_pdown[0] => int_bg_do_deep_pdown.IN1
bg_do_deep_pdown[0] => bg_do_deep_pdown_r[0].DATAIN
bg_do_deep_pdown[1] => int_bg_do_deep_pdown[1][0].IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => ~NO_FANOUT~
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => ~NO_FANOUT~
bg_do_lmr_read => ~NO_FANOUT~
bg_do_refresh_1bank => ~NO_FANOUT~
bg_do_zq_cal[0] => ~NO_FANOUT~
bg_do_zq_cal[1] => int_bg_do_zq_cal[1][0].IN1
bg_do_lmr[0] => ~NO_FANOUT~
bg_do_lmr[1] => int_bg_do_lmr[1].IN1
bg_localid[0] => ~NO_FANOUT~
bg_localid[1] => ~NO_FANOUT~
bg_localid[2] => ~NO_FANOUT~
bg_localid[3] => ~NO_FANOUT~
bg_localid[4] => ~NO_FANOUT~
bg_localid[5] => ~NO_FANOUT~
bg_localid[6] => ~NO_FANOUT~
bg_localid[7] => ~NO_FANOUT~
bg_dataid[0] => ~NO_FANOUT~
bg_dataid[1] => ~NO_FANOUT~
bg_dataid[2] => ~NO_FANOUT~
bg_dataid[3] => ~NO_FANOUT~
bg_size[0] => ~NO_FANOUT~
bg_size[1] => ~NO_FANOUT~
bg_size[2] => ~NO_FANOUT~
bg_to_chip[0] => int_bg_to_chip[0][0].IN2
bg_to_chip[1] => int_bg_to_chip[1][0].IN2
bg_to_bank[0] => int_bg_to_bank[0][0].IN1
bg_to_bank[1] => int_bg_to_bank[0][1].IN1
bg_to_bank[2] => int_bg_to_bank[0][2].IN1
bg_to_bank[3] => int_bg_to_bank[1][0].IN1
bg_to_bank[4] => int_bg_to_bank[1][1].IN1
bg_to_bank[5] => int_bg_to_bank[1][2].IN1
bg_to_row[0] => int_bg_to_row[0][0].IN1
bg_to_row[1] => int_bg_to_row[0][1].IN1
bg_to_row[2] => int_bg_to_row[0][2].IN1
bg_to_row[3] => int_bg_to_row[0][3].IN1
bg_to_row[4] => int_bg_to_row[0][4].IN1
bg_to_row[5] => int_bg_to_row[0][5].IN1
bg_to_row[6] => int_bg_to_row[0][6].IN1
bg_to_row[7] => int_bg_to_row[0][7].IN1
bg_to_row[8] => int_bg_to_row[0][8].IN1
bg_to_row[9] => int_bg_to_row[0][9].IN1
bg_to_row[10] => int_bg_to_row[0][10].IN1
bg_to_row[11] => int_bg_to_row[0][11].IN1
bg_to_row[12] => int_bg_to_row[0][12].IN1
bg_to_row[13] => int_bg_to_row[0][13].IN1
bg_to_row[14] => int_bg_to_row[0][14].IN1
bg_to_row[15] => int_bg_to_row[1][0].IN1
bg_to_row[16] => int_bg_to_row[1][1].IN1
bg_to_row[17] => int_bg_to_row[1][2].IN1
bg_to_row[18] => int_bg_to_row[1][3].IN1
bg_to_row[19] => int_bg_to_row[1][4].IN1
bg_to_row[20] => int_bg_to_row[1][5].IN1
bg_to_row[21] => int_bg_to_row[1][6].IN1
bg_to_row[22] => int_bg_to_row[1][7].IN1
bg_to_row[23] => int_bg_to_row[1][8].IN1
bg_to_row[24] => int_bg_to_row[1][9].IN1
bg_to_row[25] => int_bg_to_row[1][10].IN1
bg_to_row[26] => int_bg_to_row[1][11].IN1
bg_to_row[27] => int_bg_to_row[1][12].IN1
bg_to_row[28] => int_bg_to_row[1][13].IN1
bg_to_row[29] => int_bg_to_row[1][14].IN1
bg_to_col[0] => int_bg_to_col[0][0].IN1
bg_to_col[1] => int_bg_to_col[0][1].IN1
bg_to_col[2] => int_bg_to_col[0][2].IN1
bg_to_col[3] => int_bg_to_col[0][3].IN1
bg_to_col[4] => int_bg_to_col[0][4].IN1
bg_to_col[5] => int_bg_to_col[0][5].IN1
bg_to_col[6] => int_bg_to_col[0][6].IN1
bg_to_col[7] => int_bg_to_col[0][7].IN1
bg_to_col[8] => int_bg_to_col[0][8].IN1
bg_to_col[9] => int_bg_to_col[0][9].IN1
bg_to_col[10] => int_bg_to_col[1][0].IN1
bg_to_col[11] => int_bg_to_col[1][1].IN1
bg_to_col[12] => int_bg_to_col[1][2].IN1
bg_to_col[13] => int_bg_to_col[1][3].IN1
bg_to_col[14] => int_bg_to_col[1][4].IN1
bg_to_col[15] => int_bg_to_col[1][5].IN1
bg_to_col[16] => int_bg_to_col[1][6].IN1
bg_to_col[17] => int_bg_to_col[1][7].IN1
bg_to_col[18] => int_bg_to_col[1][8].IN1
bg_to_col[19] => int_bg_to_col[1][9].IN1
bg_to_lmr[0] => bg_to_lmr[0].IN2
bg_to_lmr[1] => bg_to_lmr[1].IN2
bg_to_lmr[2] => bg_to_lmr[2].IN2
bg_to_lmr[3] => bg_to_lmr[3].IN2
bg_to_lmr[4] => bg_to_lmr[4].IN2
bg_to_lmr[5] => bg_to_lmr[5].IN2
bg_to_lmr[6] => bg_to_lmr[6].IN2
bg_to_lmr[7] => bg_to_lmr[7].IN2
lmr_opcode[0] => lmr_opcode[0].IN2
lmr_opcode[1] => lmr_opcode[1].IN2
lmr_opcode[2] => lmr_opcode[2].IN2
lmr_opcode[3] => lmr_opcode[3].IN2
lmr_opcode[4] => lmr_opcode[4].IN2
lmr_opcode[5] => lmr_opcode[5].IN2
lmr_opcode[6] => lmr_opcode[6].IN2
lmr_opcode[7] => lmr_opcode[7].IN2
lmr_opcode[8] => lmr_opcode[8].IN2
lmr_opcode[9] => lmr_opcode[9].IN2
lmr_opcode[10] => lmr_opcode[10].IN2
lmr_opcode[11] => lmr_opcode[11].IN2
lmr_opcode[12] => lmr_opcode[12].IN2
lmr_opcode[13] => lmr_opcode[13].IN2
lmr_opcode[14] => lmr_opcode[14].IN2
afi_cke[0] <= afi_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[1] <= afi_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= afi_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[1] <= afi_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= afi_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[1] <= afi_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= afi_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[1] <= afi_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= afi_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[1] <= afi_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[2] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[3] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[4] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[5] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[0] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[13] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[14] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[15] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[16] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[17] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[18] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[19] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[20] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[21] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[22] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[23] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[24] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[25] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[26] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[27] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[28] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[29] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= afi_rst_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[1] <= afi_rst_n.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[0] <= mux_afi_odt_h_l.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= mux_afi_odt_h_l.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_addr_r[13].CLK
ctl_clk => combi_addr_r[14].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_ba_r[2].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_addr_r[13].ACLR
ctl_reset_n => combi_addr_r[14].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_ba_r[2].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[2].OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[14].OUTPUTSELECT
ctl_cal_success => combi_addr[13].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_row[13] => combi_addr.DATAB
bg_to_row[14] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
bg_to_lmr[2] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
lmr_opcode[13] => combi_addr.DATAB
lmr_opcode[14] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[13] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[14] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[2] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => Equal0.IN0
cfg_type[0] => Equal1.IN2
cfg_type[1] => Equal0.IN2
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN1
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_l.CLK
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl_odd.CLK
ctl_clk => int_tcwl_even.CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => int_tcwl_odd.ACLR
ctl_reset_n => int_tcwl_even.ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => reg_odt_l.ACLR
ctl_reset_n => reg_odt_h.ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => LessThan1.IN6
cfg_burst_length[2] => Add5.IN6
cfg_burst_length[3] => LessThan1.IN5
cfg_burst_length[3] => Add5.IN5
cfg_burst_length[4] => LessThan1.IN4
cfg_burst_length[4] => Add5.IN4
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_l_int_r2.CLK
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_l_int_r1.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => int_odt_l_int.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_one.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_one.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_l_int.ACLR
ctl_reset_n => int_odt_l_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_l_int_r1.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal3.IN31
cfg_output_regd[0] => Equal4.IN0
cfg_output_regd[1] => Equal3.IN0
cfg_output_regd[1] => Equal4.IN31
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => always13.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_addr_r[13].CLK
ctl_clk => combi_addr_r[14].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_ba_r[2].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_addr_r[13].ACLR
ctl_reset_n => combi_addr_r[14].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_ba_r[2].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[2].OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[14].OUTPUTSELECT
ctl_cal_success => combi_addr[13].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_row[13] => combi_addr.DATAB
bg_to_row[14] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
bg_to_lmr[2] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
lmr_opcode[13] => combi_addr.DATAB
lmr_opcode[14] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[13] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[14] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[2] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => Equal0.IN0
cfg_type[0] => Equal1.IN2
cfg_type[1] => Equal0.IN2
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN1
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_l.CLK
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl_odd.CLK
ctl_clk => int_tcwl_even.CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => int_tcwl_odd.ACLR
ctl_reset_n => int_tcwl_even.ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => reg_odt_l.ACLR
ctl_reset_n => reg_odt_h.ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => LessThan1.IN6
cfg_burst_length[2] => Add5.IN6
cfg_burst_length[3] => LessThan1.IN5
cfg_burst_length[3] => Add5.IN5
cfg_burst_length[4] => LessThan1.IN4
cfg_burst_length[4] => Add5.IN4
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_l_int_r2.CLK
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_l_int_r1.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => int_odt_l_int.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_one.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_one.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_l_int.ACLR
ctl_reset_n => int_odt_l_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_l_int_r1.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal3.IN31
cfg_output_regd[0] => Equal4.IN0
cfg_output_regd[1] => Equal3.IN0
cfg_output_regd[1] => Equal4.IN31
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => always13.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst
ctl_clk => int_ecc_wdata_fifo_rmw_partial_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_rmw_correct_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][3].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][4].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][5].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][6].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][7].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][8].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][9].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][10].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][11].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][12].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][13].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][14].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][15].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][3].CLK
ctl_clk => int_real_wdata_valid[0].CLK
ctl_clk => ecc_wdata_fifo_read_r1[0].CLK
ctl_clk => int_ecc_wdata_fifo_read_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[1].CLK
ctl_clk => int_afi_wdata_valid_r[2].CLK
ctl_clk => int_afi_wdata_valid_r[3].CLK
ctl_clk => int_wdata_valid_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[1].CLK
ctl_clk => int_afi_dqs_burst_r[2].CLK
ctl_clk => int_afi_dqs_burst_r[3].CLK
ctl_clk => int_dqs_burst_half_rate_r[0].CLK
ctl_clk => int_dqs_burst_r[0].CLK
ctl_clk => smallest_afi_wlat[0][0].CLK
ctl_clk => smallest_afi_wlat[0][1].CLK
ctl_clk => smallest_afi_wlat[0][2].CLK
ctl_clk => smallest_afi_wlat[0][3].CLK
ctl_clk => smallest_afi_wlat[0][4].CLK
ctl_clk => smallest_afi_wlat[0][5].CLK
ctl_clk => ecc_wdata_fifo_first_vector[0]~reg0.CLK
ctl_clk => rmw_partial_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => rmw_correct_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_1[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_0[0].CLK
ctl_clk => afi_wlat_minus_3[0][0].CLK
ctl_clk => afi_wlat_minus_3[0][1].CLK
ctl_clk => afi_wlat_minus_3[0][2].CLK
ctl_clk => afi_wlat_minus_3[0][3].CLK
ctl_clk => afi_wlat_minus_3[0][4].CLK
ctl_clk => afi_wlat_minus_3[0][5].CLK
ctl_clk => afi_wlat_minus_2[0][0].CLK
ctl_clk => afi_wlat_minus_2[0][1].CLK
ctl_clk => afi_wlat_minus_2[0][2].CLK
ctl_clk => afi_wlat_minus_2[0][3].CLK
ctl_clk => afi_wlat_minus_2[0][4].CLK
ctl_clk => afi_wlat_minus_2[0][5].CLK
ctl_clk => afi_wlat_minus_1[0][0].CLK
ctl_clk => afi_wlat_minus_1[0][1].CLK
ctl_clk => afi_wlat_minus_1[0][2].CLK
ctl_clk => afi_wlat_minus_1[0][3].CLK
ctl_clk => afi_wlat_minus_1[0][4].CLK
ctl_clk => afi_wlat_minus_1[0][5].CLK
ctl_clk => afi_wlat_eq_0[0].CLK
ctl_clk => rmw_partial_pipe[0].CLK
ctl_clk => rmw_partial_pipe[1].CLK
ctl_clk => rmw_partial_pipe[2].CLK
ctl_clk => rmw_partial_pipe[3].CLK
ctl_clk => rmw_partial_pipe[4].CLK
ctl_clk => rmw_partial_pipe[5].CLK
ctl_clk => rmw_partial_pipe[6].CLK
ctl_clk => rmw_partial_pipe[7].CLK
ctl_clk => rmw_partial_pipe[8].CLK
ctl_clk => rmw_partial_pipe[9].CLK
ctl_clk => rmw_partial_pipe[10].CLK
ctl_clk => rmw_partial_pipe[11].CLK
ctl_clk => rmw_partial_pipe[12].CLK
ctl_clk => rmw_partial_pipe[13].CLK
ctl_clk => rmw_partial_pipe[14].CLK
ctl_clk => rmw_partial_pipe[15].CLK
ctl_clk => rmw_partial_pipe[16].CLK
ctl_clk => rmw_partial_pipe[17].CLK
ctl_clk => rmw_partial_pipe[18].CLK
ctl_clk => rmw_partial_pipe[19].CLK
ctl_clk => rmw_partial_pipe[20].CLK
ctl_clk => rmw_partial_pipe[21].CLK
ctl_clk => rmw_partial_pipe[22].CLK
ctl_clk => rmw_partial_pipe[23].CLK
ctl_clk => rmw_partial_pipe[24].CLK
ctl_clk => rmw_partial_pipe[25].CLK
ctl_clk => rmw_partial_pipe[26].CLK
ctl_clk => rmw_partial_pipe[27].CLK
ctl_clk => rmw_partial_pipe[28].CLK
ctl_clk => rmw_partial_pipe[29].CLK
ctl_clk => rmw_partial_pipe[30].CLK
ctl_clk => rmw_partial_pipe[31].CLK
ctl_clk => rmw_partial_pipe[32].CLK
ctl_clk => rmw_partial_pipe[33].CLK
ctl_clk => rmw_partial_pipe[34].CLK
ctl_clk => rmw_partial_pipe[35].CLK
ctl_clk => rmw_partial_pipe[36].CLK
ctl_clk => rmw_partial_pipe[37].CLK
ctl_clk => rmw_partial_pipe[38].CLK
ctl_clk => rmw_partial_pipe[39].CLK
ctl_clk => rmw_partial_pipe[40].CLK
ctl_clk => rmw_partial_pipe[41].CLK
ctl_clk => rmw_partial_pipe[42].CLK
ctl_clk => rmw_partial_pipe[43].CLK
ctl_clk => rmw_partial_pipe[44].CLK
ctl_clk => rmw_partial_pipe[45].CLK
ctl_clk => rmw_partial_pipe[46].CLK
ctl_clk => rmw_partial_pipe[47].CLK
ctl_clk => rmw_partial_pipe[48].CLK
ctl_clk => rmw_partial_pipe[49].CLK
ctl_clk => rmw_partial_pipe[50].CLK
ctl_clk => rmw_partial_pipe[51].CLK
ctl_clk => rmw_partial_pipe[52].CLK
ctl_clk => rmw_partial_pipe[53].CLK
ctl_clk => rmw_partial_pipe[54].CLK
ctl_clk => rmw_partial_pipe[55].CLK
ctl_clk => rmw_partial_pipe[56].CLK
ctl_clk => rmw_partial_pipe[57].CLK
ctl_clk => rmw_partial_pipe[58].CLK
ctl_clk => rmw_partial_pipe[59].CLK
ctl_clk => rmw_partial_pipe[60].CLK
ctl_clk => rmw_partial_pipe[61].CLK
ctl_clk => rmw_partial_pipe[62].CLK
ctl_clk => rmw_partial_pipe[63].CLK
ctl_clk => rmw_correct_pipe[0].CLK
ctl_clk => rmw_correct_pipe[1].CLK
ctl_clk => rmw_correct_pipe[2].CLK
ctl_clk => rmw_correct_pipe[3].CLK
ctl_clk => rmw_correct_pipe[4].CLK
ctl_clk => rmw_correct_pipe[5].CLK
ctl_clk => rmw_correct_pipe[6].CLK
ctl_clk => rmw_correct_pipe[7].CLK
ctl_clk => rmw_correct_pipe[8].CLK
ctl_clk => rmw_correct_pipe[9].CLK
ctl_clk => rmw_correct_pipe[10].CLK
ctl_clk => rmw_correct_pipe[11].CLK
ctl_clk => rmw_correct_pipe[12].CLK
ctl_clk => rmw_correct_pipe[13].CLK
ctl_clk => rmw_correct_pipe[14].CLK
ctl_clk => rmw_correct_pipe[15].CLK
ctl_clk => rmw_correct_pipe[16].CLK
ctl_clk => rmw_correct_pipe[17].CLK
ctl_clk => rmw_correct_pipe[18].CLK
ctl_clk => rmw_correct_pipe[19].CLK
ctl_clk => rmw_correct_pipe[20].CLK
ctl_clk => rmw_correct_pipe[21].CLK
ctl_clk => rmw_correct_pipe[22].CLK
ctl_clk => rmw_correct_pipe[23].CLK
ctl_clk => rmw_correct_pipe[24].CLK
ctl_clk => rmw_correct_pipe[25].CLK
ctl_clk => rmw_correct_pipe[26].CLK
ctl_clk => rmw_correct_pipe[27].CLK
ctl_clk => rmw_correct_pipe[28].CLK
ctl_clk => rmw_correct_pipe[29].CLK
ctl_clk => rmw_correct_pipe[30].CLK
ctl_clk => rmw_correct_pipe[31].CLK
ctl_clk => rmw_correct_pipe[32].CLK
ctl_clk => rmw_correct_pipe[33].CLK
ctl_clk => rmw_correct_pipe[34].CLK
ctl_clk => rmw_correct_pipe[35].CLK
ctl_clk => rmw_correct_pipe[36].CLK
ctl_clk => rmw_correct_pipe[37].CLK
ctl_clk => rmw_correct_pipe[38].CLK
ctl_clk => rmw_correct_pipe[39].CLK
ctl_clk => rmw_correct_pipe[40].CLK
ctl_clk => rmw_correct_pipe[41].CLK
ctl_clk => rmw_correct_pipe[42].CLK
ctl_clk => rmw_correct_pipe[43].CLK
ctl_clk => rmw_correct_pipe[44].CLK
ctl_clk => rmw_correct_pipe[45].CLK
ctl_clk => rmw_correct_pipe[46].CLK
ctl_clk => rmw_correct_pipe[47].CLK
ctl_clk => rmw_correct_pipe[48].CLK
ctl_clk => rmw_correct_pipe[49].CLK
ctl_clk => rmw_correct_pipe[50].CLK
ctl_clk => rmw_correct_pipe[51].CLK
ctl_clk => rmw_correct_pipe[52].CLK
ctl_clk => rmw_correct_pipe[53].CLK
ctl_clk => rmw_correct_pipe[54].CLK
ctl_clk => rmw_correct_pipe[55].CLK
ctl_clk => rmw_correct_pipe[56].CLK
ctl_clk => rmw_correct_pipe[57].CLK
ctl_clk => rmw_correct_pipe[58].CLK
ctl_clk => rmw_correct_pipe[59].CLK
ctl_clk => rmw_correct_pipe[60].CLK
ctl_clk => rmw_correct_pipe[61].CLK
ctl_clk => rmw_correct_pipe[62].CLK
ctl_clk => rmw_correct_pipe[63].CLK
ctl_clk => dataid_vector_pipe[0][0].CLK
ctl_clk => dataid_vector_pipe[0][1].CLK
ctl_clk => dataid_vector_pipe[0][2].CLK
ctl_clk => dataid_vector_pipe[0][3].CLK
ctl_clk => dataid_vector_pipe[0][4].CLK
ctl_clk => dataid_vector_pipe[0][5].CLK
ctl_clk => dataid_vector_pipe[0][6].CLK
ctl_clk => dataid_vector_pipe[0][7].CLK
ctl_clk => dataid_vector_pipe[0][8].CLK
ctl_clk => dataid_vector_pipe[0][9].CLK
ctl_clk => dataid_vector_pipe[0][10].CLK
ctl_clk => dataid_vector_pipe[0][11].CLK
ctl_clk => dataid_vector_pipe[0][12].CLK
ctl_clk => dataid_vector_pipe[0][13].CLK
ctl_clk => dataid_vector_pipe[0][14].CLK
ctl_clk => dataid_vector_pipe[0][15].CLK
ctl_clk => dataid_vector_pipe[1][0].CLK
ctl_clk => dataid_vector_pipe[1][1].CLK
ctl_clk => dataid_vector_pipe[1][2].CLK
ctl_clk => dataid_vector_pipe[1][3].CLK
ctl_clk => dataid_vector_pipe[1][4].CLK
ctl_clk => dataid_vector_pipe[1][5].CLK
ctl_clk => dataid_vector_pipe[1][6].CLK
ctl_clk => dataid_vector_pipe[1][7].CLK
ctl_clk => dataid_vector_pipe[1][8].CLK
ctl_clk => dataid_vector_pipe[1][9].CLK
ctl_clk => dataid_vector_pipe[1][10].CLK
ctl_clk => dataid_vector_pipe[1][11].CLK
ctl_clk => dataid_vector_pipe[1][12].CLK
ctl_clk => dataid_vector_pipe[1][13].CLK
ctl_clk => dataid_vector_pipe[1][14].CLK
ctl_clk => dataid_vector_pipe[1][15].CLK
ctl_clk => dataid_vector_pipe[2][0].CLK
ctl_clk => dataid_vector_pipe[2][1].CLK
ctl_clk => dataid_vector_pipe[2][2].CLK
ctl_clk => dataid_vector_pipe[2][3].CLK
ctl_clk => dataid_vector_pipe[2][4].CLK
ctl_clk => dataid_vector_pipe[2][5].CLK
ctl_clk => dataid_vector_pipe[2][6].CLK
ctl_clk => dataid_vector_pipe[2][7].CLK
ctl_clk => dataid_vector_pipe[2][8].CLK
ctl_clk => dataid_vector_pipe[2][9].CLK
ctl_clk => dataid_vector_pipe[2][10].CLK
ctl_clk => dataid_vector_pipe[2][11].CLK
ctl_clk => dataid_vector_pipe[2][12].CLK
ctl_clk => dataid_vector_pipe[2][13].CLK
ctl_clk => dataid_vector_pipe[2][14].CLK
ctl_clk => dataid_vector_pipe[2][15].CLK
ctl_clk => dataid_vector_pipe[3][0].CLK
ctl_clk => dataid_vector_pipe[3][1].CLK
ctl_clk => dataid_vector_pipe[3][2].CLK
ctl_clk => dataid_vector_pipe[3][3].CLK
ctl_clk => dataid_vector_pipe[3][4].CLK
ctl_clk => dataid_vector_pipe[3][5].CLK
ctl_clk => dataid_vector_pipe[3][6].CLK
ctl_clk => dataid_vector_pipe[3][7].CLK
ctl_clk => dataid_vector_pipe[3][8].CLK
ctl_clk => dataid_vector_pipe[3][9].CLK
ctl_clk => dataid_vector_pipe[3][10].CLK
ctl_clk => dataid_vector_pipe[3][11].CLK
ctl_clk => dataid_vector_pipe[3][12].CLK
ctl_clk => dataid_vector_pipe[3][13].CLK
ctl_clk => dataid_vector_pipe[3][14].CLK
ctl_clk => dataid_vector_pipe[3][15].CLK
ctl_clk => dataid_vector_pipe[4][0].CLK
ctl_clk => dataid_vector_pipe[4][1].CLK
ctl_clk => dataid_vector_pipe[4][2].CLK
ctl_clk => dataid_vector_pipe[4][3].CLK
ctl_clk => dataid_vector_pipe[4][4].CLK
ctl_clk => dataid_vector_pipe[4][5].CLK
ctl_clk => dataid_vector_pipe[4][6].CLK
ctl_clk => dataid_vector_pipe[4][7].CLK
ctl_clk => dataid_vector_pipe[4][8].CLK
ctl_clk => dataid_vector_pipe[4][9].CLK
ctl_clk => dataid_vector_pipe[4][10].CLK
ctl_clk => dataid_vector_pipe[4][11].CLK
ctl_clk => dataid_vector_pipe[4][12].CLK
ctl_clk => dataid_vector_pipe[4][13].CLK
ctl_clk => dataid_vector_pipe[4][14].CLK
ctl_clk => dataid_vector_pipe[4][15].CLK
ctl_clk => dataid_vector_pipe[5][0].CLK
ctl_clk => dataid_vector_pipe[5][1].CLK
ctl_clk => dataid_vector_pipe[5][2].CLK
ctl_clk => dataid_vector_pipe[5][3].CLK
ctl_clk => dataid_vector_pipe[5][4].CLK
ctl_clk => dataid_vector_pipe[5][5].CLK
ctl_clk => dataid_vector_pipe[5][6].CLK
ctl_clk => dataid_vector_pipe[5][7].CLK
ctl_clk => dataid_vector_pipe[5][8].CLK
ctl_clk => dataid_vector_pipe[5][9].CLK
ctl_clk => dataid_vector_pipe[5][10].CLK
ctl_clk => dataid_vector_pipe[5][11].CLK
ctl_clk => dataid_vector_pipe[5][12].CLK
ctl_clk => dataid_vector_pipe[5][13].CLK
ctl_clk => dataid_vector_pipe[5][14].CLK
ctl_clk => dataid_vector_pipe[5][15].CLK
ctl_clk => dataid_vector_pipe[6][0].CLK
ctl_clk => dataid_vector_pipe[6][1].CLK
ctl_clk => dataid_vector_pipe[6][2].CLK
ctl_clk => dataid_vector_pipe[6][3].CLK
ctl_clk => dataid_vector_pipe[6][4].CLK
ctl_clk => dataid_vector_pipe[6][5].CLK
ctl_clk => dataid_vector_pipe[6][6].CLK
ctl_clk => dataid_vector_pipe[6][7].CLK
ctl_clk => dataid_vector_pipe[6][8].CLK
ctl_clk => dataid_vector_pipe[6][9].CLK
ctl_clk => dataid_vector_pipe[6][10].CLK
ctl_clk => dataid_vector_pipe[6][11].CLK
ctl_clk => dataid_vector_pipe[6][12].CLK
ctl_clk => dataid_vector_pipe[6][13].CLK
ctl_clk => dataid_vector_pipe[6][14].CLK
ctl_clk => dataid_vector_pipe[6][15].CLK
ctl_clk => dataid_vector_pipe[7][0].CLK
ctl_clk => dataid_vector_pipe[7][1].CLK
ctl_clk => dataid_vector_pipe[7][2].CLK
ctl_clk => dataid_vector_pipe[7][3].CLK
ctl_clk => dataid_vector_pipe[7][4].CLK
ctl_clk => dataid_vector_pipe[7][5].CLK
ctl_clk => dataid_vector_pipe[7][6].CLK
ctl_clk => dataid_vector_pipe[7][7].CLK
ctl_clk => dataid_vector_pipe[7][8].CLK
ctl_clk => dataid_vector_pipe[7][9].CLK
ctl_clk => dataid_vector_pipe[7][10].CLK
ctl_clk => dataid_vector_pipe[7][11].CLK
ctl_clk => dataid_vector_pipe[7][12].CLK
ctl_clk => dataid_vector_pipe[7][13].CLK
ctl_clk => dataid_vector_pipe[7][14].CLK
ctl_clk => dataid_vector_pipe[7][15].CLK
ctl_clk => dataid_vector_pipe[8][0].CLK
ctl_clk => dataid_vector_pipe[8][1].CLK
ctl_clk => dataid_vector_pipe[8][2].CLK
ctl_clk => dataid_vector_pipe[8][3].CLK
ctl_clk => dataid_vector_pipe[8][4].CLK
ctl_clk => dataid_vector_pipe[8][5].CLK
ctl_clk => dataid_vector_pipe[8][6].CLK
ctl_clk => dataid_vector_pipe[8][7].CLK
ctl_clk => dataid_vector_pipe[8][8].CLK
ctl_clk => dataid_vector_pipe[8][9].CLK
ctl_clk => dataid_vector_pipe[8][10].CLK
ctl_clk => dataid_vector_pipe[8][11].CLK
ctl_clk => dataid_vector_pipe[8][12].CLK
ctl_clk => dataid_vector_pipe[8][13].CLK
ctl_clk => dataid_vector_pipe[8][14].CLK
ctl_clk => dataid_vector_pipe[8][15].CLK
ctl_clk => dataid_vector_pipe[9][0].CLK
ctl_clk => dataid_vector_pipe[9][1].CLK
ctl_clk => dataid_vector_pipe[9][2].CLK
ctl_clk => dataid_vector_pipe[9][3].CLK
ctl_clk => dataid_vector_pipe[9][4].CLK
ctl_clk => dataid_vector_pipe[9][5].CLK
ctl_clk => dataid_vector_pipe[9][6].CLK
ctl_clk => dataid_vector_pipe[9][7].CLK
ctl_clk => dataid_vector_pipe[9][8].CLK
ctl_clk => dataid_vector_pipe[9][9].CLK
ctl_clk => dataid_vector_pipe[9][10].CLK
ctl_clk => dataid_vector_pipe[9][11].CLK
ctl_clk => dataid_vector_pipe[9][12].CLK
ctl_clk => dataid_vector_pipe[9][13].CLK
ctl_clk => dataid_vector_pipe[9][14].CLK
ctl_clk => dataid_vector_pipe[9][15].CLK
ctl_clk => dataid_vector_pipe[10][0].CLK
ctl_clk => dataid_vector_pipe[10][1].CLK
ctl_clk => dataid_vector_pipe[10][2].CLK
ctl_clk => dataid_vector_pipe[10][3].CLK
ctl_clk => dataid_vector_pipe[10][4].CLK
ctl_clk => dataid_vector_pipe[10][5].CLK
ctl_clk => dataid_vector_pipe[10][6].CLK
ctl_clk => dataid_vector_pipe[10][7].CLK
ctl_clk => dataid_vector_pipe[10][8].CLK
ctl_clk => dataid_vector_pipe[10][9].CLK
ctl_clk => dataid_vector_pipe[10][10].CLK
ctl_clk => dataid_vector_pipe[10][11].CLK
ctl_clk => dataid_vector_pipe[10][12].CLK
ctl_clk => dataid_vector_pipe[10][13].CLK
ctl_clk => dataid_vector_pipe[10][14].CLK
ctl_clk => dataid_vector_pipe[10][15].CLK
ctl_clk => dataid_vector_pipe[11][0].CLK
ctl_clk => dataid_vector_pipe[11][1].CLK
ctl_clk => dataid_vector_pipe[11][2].CLK
ctl_clk => dataid_vector_pipe[11][3].CLK
ctl_clk => dataid_vector_pipe[11][4].CLK
ctl_clk => dataid_vector_pipe[11][5].CLK
ctl_clk => dataid_vector_pipe[11][6].CLK
ctl_clk => dataid_vector_pipe[11][7].CLK
ctl_clk => dataid_vector_pipe[11][8].CLK
ctl_clk => dataid_vector_pipe[11][9].CLK
ctl_clk => dataid_vector_pipe[11][10].CLK
ctl_clk => dataid_vector_pipe[11][11].CLK
ctl_clk => dataid_vector_pipe[11][12].CLK
ctl_clk => dataid_vector_pipe[11][13].CLK
ctl_clk => dataid_vector_pipe[11][14].CLK
ctl_clk => dataid_vector_pipe[11][15].CLK
ctl_clk => dataid_vector_pipe[12][0].CLK
ctl_clk => dataid_vector_pipe[12][1].CLK
ctl_clk => dataid_vector_pipe[12][2].CLK
ctl_clk => dataid_vector_pipe[12][3].CLK
ctl_clk => dataid_vector_pipe[12][4].CLK
ctl_clk => dataid_vector_pipe[12][5].CLK
ctl_clk => dataid_vector_pipe[12][6].CLK
ctl_clk => dataid_vector_pipe[12][7].CLK
ctl_clk => dataid_vector_pipe[12][8].CLK
ctl_clk => dataid_vector_pipe[12][9].CLK
ctl_clk => dataid_vector_pipe[12][10].CLK
ctl_clk => dataid_vector_pipe[12][11].CLK
ctl_clk => dataid_vector_pipe[12][12].CLK
ctl_clk => dataid_vector_pipe[12][13].CLK
ctl_clk => dataid_vector_pipe[12][14].CLK
ctl_clk => dataid_vector_pipe[12][15].CLK
ctl_clk => dataid_vector_pipe[13][0].CLK
ctl_clk => dataid_vector_pipe[13][1].CLK
ctl_clk => dataid_vector_pipe[13][2].CLK
ctl_clk => dataid_vector_pipe[13][3].CLK
ctl_clk => dataid_vector_pipe[13][4].CLK
ctl_clk => dataid_vector_pipe[13][5].CLK
ctl_clk => dataid_vector_pipe[13][6].CLK
ctl_clk => dataid_vector_pipe[13][7].CLK
ctl_clk => dataid_vector_pipe[13][8].CLK
ctl_clk => dataid_vector_pipe[13][9].CLK
ctl_clk => dataid_vector_pipe[13][10].CLK
ctl_clk => dataid_vector_pipe[13][11].CLK
ctl_clk => dataid_vector_pipe[13][12].CLK
ctl_clk => dataid_vector_pipe[13][13].CLK
ctl_clk => dataid_vector_pipe[13][14].CLK
ctl_clk => dataid_vector_pipe[13][15].CLK
ctl_clk => dataid_vector_pipe[14][0].CLK
ctl_clk => dataid_vector_pipe[14][1].CLK
ctl_clk => dataid_vector_pipe[14][2].CLK
ctl_clk => dataid_vector_pipe[14][3].CLK
ctl_clk => dataid_vector_pipe[14][4].CLK
ctl_clk => dataid_vector_pipe[14][5].CLK
ctl_clk => dataid_vector_pipe[14][6].CLK
ctl_clk => dataid_vector_pipe[14][7].CLK
ctl_clk => dataid_vector_pipe[14][8].CLK
ctl_clk => dataid_vector_pipe[14][9].CLK
ctl_clk => dataid_vector_pipe[14][10].CLK
ctl_clk => dataid_vector_pipe[14][11].CLK
ctl_clk => dataid_vector_pipe[14][12].CLK
ctl_clk => dataid_vector_pipe[14][13].CLK
ctl_clk => dataid_vector_pipe[14][14].CLK
ctl_clk => dataid_vector_pipe[14][15].CLK
ctl_clk => dataid_vector_pipe[15][0].CLK
ctl_clk => dataid_vector_pipe[15][1].CLK
ctl_clk => dataid_vector_pipe[15][2].CLK
ctl_clk => dataid_vector_pipe[15][3].CLK
ctl_clk => dataid_vector_pipe[15][4].CLK
ctl_clk => dataid_vector_pipe[15][5].CLK
ctl_clk => dataid_vector_pipe[15][6].CLK
ctl_clk => dataid_vector_pipe[15][7].CLK
ctl_clk => dataid_vector_pipe[15][8].CLK
ctl_clk => dataid_vector_pipe[15][9].CLK
ctl_clk => dataid_vector_pipe[15][10].CLK
ctl_clk => dataid_vector_pipe[15][11].CLK
ctl_clk => dataid_vector_pipe[15][12].CLK
ctl_clk => dataid_vector_pipe[15][13].CLK
ctl_clk => dataid_vector_pipe[15][14].CLK
ctl_clk => dataid_vector_pipe[15][15].CLK
ctl_clk => dataid_vector_pipe[16][0].CLK
ctl_clk => dataid_vector_pipe[16][1].CLK
ctl_clk => dataid_vector_pipe[16][2].CLK
ctl_clk => dataid_vector_pipe[16][3].CLK
ctl_clk => dataid_vector_pipe[16][4].CLK
ctl_clk => dataid_vector_pipe[16][5].CLK
ctl_clk => dataid_vector_pipe[16][6].CLK
ctl_clk => dataid_vector_pipe[16][7].CLK
ctl_clk => dataid_vector_pipe[16][8].CLK
ctl_clk => dataid_vector_pipe[16][9].CLK
ctl_clk => dataid_vector_pipe[16][10].CLK
ctl_clk => dataid_vector_pipe[16][11].CLK
ctl_clk => dataid_vector_pipe[16][12].CLK
ctl_clk => dataid_vector_pipe[16][13].CLK
ctl_clk => dataid_vector_pipe[16][14].CLK
ctl_clk => dataid_vector_pipe[16][15].CLK
ctl_clk => dataid_vector_pipe[17][0].CLK
ctl_clk => dataid_vector_pipe[17][1].CLK
ctl_clk => dataid_vector_pipe[17][2].CLK
ctl_clk => dataid_vector_pipe[17][3].CLK
ctl_clk => dataid_vector_pipe[17][4].CLK
ctl_clk => dataid_vector_pipe[17][5].CLK
ctl_clk => dataid_vector_pipe[17][6].CLK
ctl_clk => dataid_vector_pipe[17][7].CLK
ctl_clk => dataid_vector_pipe[17][8].CLK
ctl_clk => dataid_vector_pipe[17][9].CLK
ctl_clk => dataid_vector_pipe[17][10].CLK
ctl_clk => dataid_vector_pipe[17][11].CLK
ctl_clk => dataid_vector_pipe[17][12].CLK
ctl_clk => dataid_vector_pipe[17][13].CLK
ctl_clk => dataid_vector_pipe[17][14].CLK
ctl_clk => dataid_vector_pipe[17][15].CLK
ctl_clk => dataid_vector_pipe[18][0].CLK
ctl_clk => dataid_vector_pipe[18][1].CLK
ctl_clk => dataid_vector_pipe[18][2].CLK
ctl_clk => dataid_vector_pipe[18][3].CLK
ctl_clk => dataid_vector_pipe[18][4].CLK
ctl_clk => dataid_vector_pipe[18][5].CLK
ctl_clk => dataid_vector_pipe[18][6].CLK
ctl_clk => dataid_vector_pipe[18][7].CLK
ctl_clk => dataid_vector_pipe[18][8].CLK
ctl_clk => dataid_vector_pipe[18][9].CLK
ctl_clk => dataid_vector_pipe[18][10].CLK
ctl_clk => dataid_vector_pipe[18][11].CLK
ctl_clk => dataid_vector_pipe[18][12].CLK
ctl_clk => dataid_vector_pipe[18][13].CLK
ctl_clk => dataid_vector_pipe[18][14].CLK
ctl_clk => dataid_vector_pipe[18][15].CLK
ctl_clk => dataid_vector_pipe[19][0].CLK
ctl_clk => dataid_vector_pipe[19][1].CLK
ctl_clk => dataid_vector_pipe[19][2].CLK
ctl_clk => dataid_vector_pipe[19][3].CLK
ctl_clk => dataid_vector_pipe[19][4].CLK
ctl_clk => dataid_vector_pipe[19][5].CLK
ctl_clk => dataid_vector_pipe[19][6].CLK
ctl_clk => dataid_vector_pipe[19][7].CLK
ctl_clk => dataid_vector_pipe[19][8].CLK
ctl_clk => dataid_vector_pipe[19][9].CLK
ctl_clk => dataid_vector_pipe[19][10].CLK
ctl_clk => dataid_vector_pipe[19][11].CLK
ctl_clk => dataid_vector_pipe[19][12].CLK
ctl_clk => dataid_vector_pipe[19][13].CLK
ctl_clk => dataid_vector_pipe[19][14].CLK
ctl_clk => dataid_vector_pipe[19][15].CLK
ctl_clk => dataid_vector_pipe[20][0].CLK
ctl_clk => dataid_vector_pipe[20][1].CLK
ctl_clk => dataid_vector_pipe[20][2].CLK
ctl_clk => dataid_vector_pipe[20][3].CLK
ctl_clk => dataid_vector_pipe[20][4].CLK
ctl_clk => dataid_vector_pipe[20][5].CLK
ctl_clk => dataid_vector_pipe[20][6].CLK
ctl_clk => dataid_vector_pipe[20][7].CLK
ctl_clk => dataid_vector_pipe[20][8].CLK
ctl_clk => dataid_vector_pipe[20][9].CLK
ctl_clk => dataid_vector_pipe[20][10].CLK
ctl_clk => dataid_vector_pipe[20][11].CLK
ctl_clk => dataid_vector_pipe[20][12].CLK
ctl_clk => dataid_vector_pipe[20][13].CLK
ctl_clk => dataid_vector_pipe[20][14].CLK
ctl_clk => dataid_vector_pipe[20][15].CLK
ctl_clk => dataid_vector_pipe[21][0].CLK
ctl_clk => dataid_vector_pipe[21][1].CLK
ctl_clk => dataid_vector_pipe[21][2].CLK
ctl_clk => dataid_vector_pipe[21][3].CLK
ctl_clk => dataid_vector_pipe[21][4].CLK
ctl_clk => dataid_vector_pipe[21][5].CLK
ctl_clk => dataid_vector_pipe[21][6].CLK
ctl_clk => dataid_vector_pipe[21][7].CLK
ctl_clk => dataid_vector_pipe[21][8].CLK
ctl_clk => dataid_vector_pipe[21][9].CLK
ctl_clk => dataid_vector_pipe[21][10].CLK
ctl_clk => dataid_vector_pipe[21][11].CLK
ctl_clk => dataid_vector_pipe[21][12].CLK
ctl_clk => dataid_vector_pipe[21][13].CLK
ctl_clk => dataid_vector_pipe[21][14].CLK
ctl_clk => dataid_vector_pipe[21][15].CLK
ctl_clk => dataid_vector_pipe[22][0].CLK
ctl_clk => dataid_vector_pipe[22][1].CLK
ctl_clk => dataid_vector_pipe[22][2].CLK
ctl_clk => dataid_vector_pipe[22][3].CLK
ctl_clk => dataid_vector_pipe[22][4].CLK
ctl_clk => dataid_vector_pipe[22][5].CLK
ctl_clk => dataid_vector_pipe[22][6].CLK
ctl_clk => dataid_vector_pipe[22][7].CLK
ctl_clk => dataid_vector_pipe[22][8].CLK
ctl_clk => dataid_vector_pipe[22][9].CLK
ctl_clk => dataid_vector_pipe[22][10].CLK
ctl_clk => dataid_vector_pipe[22][11].CLK
ctl_clk => dataid_vector_pipe[22][12].CLK
ctl_clk => dataid_vector_pipe[22][13].CLK
ctl_clk => dataid_vector_pipe[22][14].CLK
ctl_clk => dataid_vector_pipe[22][15].CLK
ctl_clk => dataid_vector_pipe[23][0].CLK
ctl_clk => dataid_vector_pipe[23][1].CLK
ctl_clk => dataid_vector_pipe[23][2].CLK
ctl_clk => dataid_vector_pipe[23][3].CLK
ctl_clk => dataid_vector_pipe[23][4].CLK
ctl_clk => dataid_vector_pipe[23][5].CLK
ctl_clk => dataid_vector_pipe[23][6].CLK
ctl_clk => dataid_vector_pipe[23][7].CLK
ctl_clk => dataid_vector_pipe[23][8].CLK
ctl_clk => dataid_vector_pipe[23][9].CLK
ctl_clk => dataid_vector_pipe[23][10].CLK
ctl_clk => dataid_vector_pipe[23][11].CLK
ctl_clk => dataid_vector_pipe[23][12].CLK
ctl_clk => dataid_vector_pipe[23][13].CLK
ctl_clk => dataid_vector_pipe[23][14].CLK
ctl_clk => dataid_vector_pipe[23][15].CLK
ctl_clk => dataid_vector_pipe[24][0].CLK
ctl_clk => dataid_vector_pipe[24][1].CLK
ctl_clk => dataid_vector_pipe[24][2].CLK
ctl_clk => dataid_vector_pipe[24][3].CLK
ctl_clk => dataid_vector_pipe[24][4].CLK
ctl_clk => dataid_vector_pipe[24][5].CLK
ctl_clk => dataid_vector_pipe[24][6].CLK
ctl_clk => dataid_vector_pipe[24][7].CLK
ctl_clk => dataid_vector_pipe[24][8].CLK
ctl_clk => dataid_vector_pipe[24][9].CLK
ctl_clk => dataid_vector_pipe[24][10].CLK
ctl_clk => dataid_vector_pipe[24][11].CLK
ctl_clk => dataid_vector_pipe[24][12].CLK
ctl_clk => dataid_vector_pipe[24][13].CLK
ctl_clk => dataid_vector_pipe[24][14].CLK
ctl_clk => dataid_vector_pipe[24][15].CLK
ctl_clk => dataid_vector_pipe[25][0].CLK
ctl_clk => dataid_vector_pipe[25][1].CLK
ctl_clk => dataid_vector_pipe[25][2].CLK
ctl_clk => dataid_vector_pipe[25][3].CLK
ctl_clk => dataid_vector_pipe[25][4].CLK
ctl_clk => dataid_vector_pipe[25][5].CLK
ctl_clk => dataid_vector_pipe[25][6].CLK
ctl_clk => dataid_vector_pipe[25][7].CLK
ctl_clk => dataid_vector_pipe[25][8].CLK
ctl_clk => dataid_vector_pipe[25][9].CLK
ctl_clk => dataid_vector_pipe[25][10].CLK
ctl_clk => dataid_vector_pipe[25][11].CLK
ctl_clk => dataid_vector_pipe[25][12].CLK
ctl_clk => dataid_vector_pipe[25][13].CLK
ctl_clk => dataid_vector_pipe[25][14].CLK
ctl_clk => dataid_vector_pipe[25][15].CLK
ctl_clk => dataid_vector_pipe[26][0].CLK
ctl_clk => dataid_vector_pipe[26][1].CLK
ctl_clk => dataid_vector_pipe[26][2].CLK
ctl_clk => dataid_vector_pipe[26][3].CLK
ctl_clk => dataid_vector_pipe[26][4].CLK
ctl_clk => dataid_vector_pipe[26][5].CLK
ctl_clk => dataid_vector_pipe[26][6].CLK
ctl_clk => dataid_vector_pipe[26][7].CLK
ctl_clk => dataid_vector_pipe[26][8].CLK
ctl_clk => dataid_vector_pipe[26][9].CLK
ctl_clk => dataid_vector_pipe[26][10].CLK
ctl_clk => dataid_vector_pipe[26][11].CLK
ctl_clk => dataid_vector_pipe[26][12].CLK
ctl_clk => dataid_vector_pipe[26][13].CLK
ctl_clk => dataid_vector_pipe[26][14].CLK
ctl_clk => dataid_vector_pipe[26][15].CLK
ctl_clk => dataid_vector_pipe[27][0].CLK
ctl_clk => dataid_vector_pipe[27][1].CLK
ctl_clk => dataid_vector_pipe[27][2].CLK
ctl_clk => dataid_vector_pipe[27][3].CLK
ctl_clk => dataid_vector_pipe[27][4].CLK
ctl_clk => dataid_vector_pipe[27][5].CLK
ctl_clk => dataid_vector_pipe[27][6].CLK
ctl_clk => dataid_vector_pipe[27][7].CLK
ctl_clk => dataid_vector_pipe[27][8].CLK
ctl_clk => dataid_vector_pipe[27][9].CLK
ctl_clk => dataid_vector_pipe[27][10].CLK
ctl_clk => dataid_vector_pipe[27][11].CLK
ctl_clk => dataid_vector_pipe[27][12].CLK
ctl_clk => dataid_vector_pipe[27][13].CLK
ctl_clk => dataid_vector_pipe[27][14].CLK
ctl_clk => dataid_vector_pipe[27][15].CLK
ctl_clk => dataid_vector_pipe[28][0].CLK
ctl_clk => dataid_vector_pipe[28][1].CLK
ctl_clk => dataid_vector_pipe[28][2].CLK
ctl_clk => dataid_vector_pipe[28][3].CLK
ctl_clk => dataid_vector_pipe[28][4].CLK
ctl_clk => dataid_vector_pipe[28][5].CLK
ctl_clk => dataid_vector_pipe[28][6].CLK
ctl_clk => dataid_vector_pipe[28][7].CLK
ctl_clk => dataid_vector_pipe[28][8].CLK
ctl_clk => dataid_vector_pipe[28][9].CLK
ctl_clk => dataid_vector_pipe[28][10].CLK
ctl_clk => dataid_vector_pipe[28][11].CLK
ctl_clk => dataid_vector_pipe[28][12].CLK
ctl_clk => dataid_vector_pipe[28][13].CLK
ctl_clk => dataid_vector_pipe[28][14].CLK
ctl_clk => dataid_vector_pipe[28][15].CLK
ctl_clk => dataid_vector_pipe[29][0].CLK
ctl_clk => dataid_vector_pipe[29][1].CLK
ctl_clk => dataid_vector_pipe[29][2].CLK
ctl_clk => dataid_vector_pipe[29][3].CLK
ctl_clk => dataid_vector_pipe[29][4].CLK
ctl_clk => dataid_vector_pipe[29][5].CLK
ctl_clk => dataid_vector_pipe[29][6].CLK
ctl_clk => dataid_vector_pipe[29][7].CLK
ctl_clk => dataid_vector_pipe[29][8].CLK
ctl_clk => dataid_vector_pipe[29][9].CLK
ctl_clk => dataid_vector_pipe[29][10].CLK
ctl_clk => dataid_vector_pipe[29][11].CLK
ctl_clk => dataid_vector_pipe[29][12].CLK
ctl_clk => dataid_vector_pipe[29][13].CLK
ctl_clk => dataid_vector_pipe[29][14].CLK
ctl_clk => dataid_vector_pipe[29][15].CLK
ctl_clk => dataid_vector_pipe[30][0].CLK
ctl_clk => dataid_vector_pipe[30][1].CLK
ctl_clk => dataid_vector_pipe[30][2].CLK
ctl_clk => dataid_vector_pipe[30][3].CLK
ctl_clk => dataid_vector_pipe[30][4].CLK
ctl_clk => dataid_vector_pipe[30][5].CLK
ctl_clk => dataid_vector_pipe[30][6].CLK
ctl_clk => dataid_vector_pipe[30][7].CLK
ctl_clk => dataid_vector_pipe[30][8].CLK
ctl_clk => dataid_vector_pipe[30][9].CLK
ctl_clk => dataid_vector_pipe[30][10].CLK
ctl_clk => dataid_vector_pipe[30][11].CLK
ctl_clk => dataid_vector_pipe[30][12].CLK
ctl_clk => dataid_vector_pipe[30][13].CLK
ctl_clk => dataid_vector_pipe[30][14].CLK
ctl_clk => dataid_vector_pipe[30][15].CLK
ctl_clk => dataid_vector_pipe[31][0].CLK
ctl_clk => dataid_vector_pipe[31][1].CLK
ctl_clk => dataid_vector_pipe[31][2].CLK
ctl_clk => dataid_vector_pipe[31][3].CLK
ctl_clk => dataid_vector_pipe[31][4].CLK
ctl_clk => dataid_vector_pipe[31][5].CLK
ctl_clk => dataid_vector_pipe[31][6].CLK
ctl_clk => dataid_vector_pipe[31][7].CLK
ctl_clk => dataid_vector_pipe[31][8].CLK
ctl_clk => dataid_vector_pipe[31][9].CLK
ctl_clk => dataid_vector_pipe[31][10].CLK
ctl_clk => dataid_vector_pipe[31][11].CLK
ctl_clk => dataid_vector_pipe[31][12].CLK
ctl_clk => dataid_vector_pipe[31][13].CLK
ctl_clk => dataid_vector_pipe[31][14].CLK
ctl_clk => dataid_vector_pipe[31][15].CLK
ctl_clk => dataid_vector_pipe[32][0].CLK
ctl_clk => dataid_vector_pipe[32][1].CLK
ctl_clk => dataid_vector_pipe[32][2].CLK
ctl_clk => dataid_vector_pipe[32][3].CLK
ctl_clk => dataid_vector_pipe[32][4].CLK
ctl_clk => dataid_vector_pipe[32][5].CLK
ctl_clk => dataid_vector_pipe[32][6].CLK
ctl_clk => dataid_vector_pipe[32][7].CLK
ctl_clk => dataid_vector_pipe[32][8].CLK
ctl_clk => dataid_vector_pipe[32][9].CLK
ctl_clk => dataid_vector_pipe[32][10].CLK
ctl_clk => dataid_vector_pipe[32][11].CLK
ctl_clk => dataid_vector_pipe[32][12].CLK
ctl_clk => dataid_vector_pipe[32][13].CLK
ctl_clk => dataid_vector_pipe[32][14].CLK
ctl_clk => dataid_vector_pipe[32][15].CLK
ctl_clk => dataid_vector_pipe[33][0].CLK
ctl_clk => dataid_vector_pipe[33][1].CLK
ctl_clk => dataid_vector_pipe[33][2].CLK
ctl_clk => dataid_vector_pipe[33][3].CLK
ctl_clk => dataid_vector_pipe[33][4].CLK
ctl_clk => dataid_vector_pipe[33][5].CLK
ctl_clk => dataid_vector_pipe[33][6].CLK
ctl_clk => dataid_vector_pipe[33][7].CLK
ctl_clk => dataid_vector_pipe[33][8].CLK
ctl_clk => dataid_vector_pipe[33][9].CLK
ctl_clk => dataid_vector_pipe[33][10].CLK
ctl_clk => dataid_vector_pipe[33][11].CLK
ctl_clk => dataid_vector_pipe[33][12].CLK
ctl_clk => dataid_vector_pipe[33][13].CLK
ctl_clk => dataid_vector_pipe[33][14].CLK
ctl_clk => dataid_vector_pipe[33][15].CLK
ctl_clk => dataid_vector_pipe[34][0].CLK
ctl_clk => dataid_vector_pipe[34][1].CLK
ctl_clk => dataid_vector_pipe[34][2].CLK
ctl_clk => dataid_vector_pipe[34][3].CLK
ctl_clk => dataid_vector_pipe[34][4].CLK
ctl_clk => dataid_vector_pipe[34][5].CLK
ctl_clk => dataid_vector_pipe[34][6].CLK
ctl_clk => dataid_vector_pipe[34][7].CLK
ctl_clk => dataid_vector_pipe[34][8].CLK
ctl_clk => dataid_vector_pipe[34][9].CLK
ctl_clk => dataid_vector_pipe[34][10].CLK
ctl_clk => dataid_vector_pipe[34][11].CLK
ctl_clk => dataid_vector_pipe[34][12].CLK
ctl_clk => dataid_vector_pipe[34][13].CLK
ctl_clk => dataid_vector_pipe[34][14].CLK
ctl_clk => dataid_vector_pipe[34][15].CLK
ctl_clk => dataid_vector_pipe[35][0].CLK
ctl_clk => dataid_vector_pipe[35][1].CLK
ctl_clk => dataid_vector_pipe[35][2].CLK
ctl_clk => dataid_vector_pipe[35][3].CLK
ctl_clk => dataid_vector_pipe[35][4].CLK
ctl_clk => dataid_vector_pipe[35][5].CLK
ctl_clk => dataid_vector_pipe[35][6].CLK
ctl_clk => dataid_vector_pipe[35][7].CLK
ctl_clk => dataid_vector_pipe[35][8].CLK
ctl_clk => dataid_vector_pipe[35][9].CLK
ctl_clk => dataid_vector_pipe[35][10].CLK
ctl_clk => dataid_vector_pipe[35][11].CLK
ctl_clk => dataid_vector_pipe[35][12].CLK
ctl_clk => dataid_vector_pipe[35][13].CLK
ctl_clk => dataid_vector_pipe[35][14].CLK
ctl_clk => dataid_vector_pipe[35][15].CLK
ctl_clk => dataid_vector_pipe[36][0].CLK
ctl_clk => dataid_vector_pipe[36][1].CLK
ctl_clk => dataid_vector_pipe[36][2].CLK
ctl_clk => dataid_vector_pipe[36][3].CLK
ctl_clk => dataid_vector_pipe[36][4].CLK
ctl_clk => dataid_vector_pipe[36][5].CLK
ctl_clk => dataid_vector_pipe[36][6].CLK
ctl_clk => dataid_vector_pipe[36][7].CLK
ctl_clk => dataid_vector_pipe[36][8].CLK
ctl_clk => dataid_vector_pipe[36][9].CLK
ctl_clk => dataid_vector_pipe[36][10].CLK
ctl_clk => dataid_vector_pipe[36][11].CLK
ctl_clk => dataid_vector_pipe[36][12].CLK
ctl_clk => dataid_vector_pipe[36][13].CLK
ctl_clk => dataid_vector_pipe[36][14].CLK
ctl_clk => dataid_vector_pipe[36][15].CLK
ctl_clk => dataid_vector_pipe[37][0].CLK
ctl_clk => dataid_vector_pipe[37][1].CLK
ctl_clk => dataid_vector_pipe[37][2].CLK
ctl_clk => dataid_vector_pipe[37][3].CLK
ctl_clk => dataid_vector_pipe[37][4].CLK
ctl_clk => dataid_vector_pipe[37][5].CLK
ctl_clk => dataid_vector_pipe[37][6].CLK
ctl_clk => dataid_vector_pipe[37][7].CLK
ctl_clk => dataid_vector_pipe[37][8].CLK
ctl_clk => dataid_vector_pipe[37][9].CLK
ctl_clk => dataid_vector_pipe[37][10].CLK
ctl_clk => dataid_vector_pipe[37][11].CLK
ctl_clk => dataid_vector_pipe[37][12].CLK
ctl_clk => dataid_vector_pipe[37][13].CLK
ctl_clk => dataid_vector_pipe[37][14].CLK
ctl_clk => dataid_vector_pipe[37][15].CLK
ctl_clk => dataid_vector_pipe[38][0].CLK
ctl_clk => dataid_vector_pipe[38][1].CLK
ctl_clk => dataid_vector_pipe[38][2].CLK
ctl_clk => dataid_vector_pipe[38][3].CLK
ctl_clk => dataid_vector_pipe[38][4].CLK
ctl_clk => dataid_vector_pipe[38][5].CLK
ctl_clk => dataid_vector_pipe[38][6].CLK
ctl_clk => dataid_vector_pipe[38][7].CLK
ctl_clk => dataid_vector_pipe[38][8].CLK
ctl_clk => dataid_vector_pipe[38][9].CLK
ctl_clk => dataid_vector_pipe[38][10].CLK
ctl_clk => dataid_vector_pipe[38][11].CLK
ctl_clk => dataid_vector_pipe[38][12].CLK
ctl_clk => dataid_vector_pipe[38][13].CLK
ctl_clk => dataid_vector_pipe[38][14].CLK
ctl_clk => dataid_vector_pipe[38][15].CLK
ctl_clk => dataid_vector_pipe[39][0].CLK
ctl_clk => dataid_vector_pipe[39][1].CLK
ctl_clk => dataid_vector_pipe[39][2].CLK
ctl_clk => dataid_vector_pipe[39][3].CLK
ctl_clk => dataid_vector_pipe[39][4].CLK
ctl_clk => dataid_vector_pipe[39][5].CLK
ctl_clk => dataid_vector_pipe[39][6].CLK
ctl_clk => dataid_vector_pipe[39][7].CLK
ctl_clk => dataid_vector_pipe[39][8].CLK
ctl_clk => dataid_vector_pipe[39][9].CLK
ctl_clk => dataid_vector_pipe[39][10].CLK
ctl_clk => dataid_vector_pipe[39][11].CLK
ctl_clk => dataid_vector_pipe[39][12].CLK
ctl_clk => dataid_vector_pipe[39][13].CLK
ctl_clk => dataid_vector_pipe[39][14].CLK
ctl_clk => dataid_vector_pipe[39][15].CLK
ctl_clk => dataid_vector_pipe[40][0].CLK
ctl_clk => dataid_vector_pipe[40][1].CLK
ctl_clk => dataid_vector_pipe[40][2].CLK
ctl_clk => dataid_vector_pipe[40][3].CLK
ctl_clk => dataid_vector_pipe[40][4].CLK
ctl_clk => dataid_vector_pipe[40][5].CLK
ctl_clk => dataid_vector_pipe[40][6].CLK
ctl_clk => dataid_vector_pipe[40][7].CLK
ctl_clk => dataid_vector_pipe[40][8].CLK
ctl_clk => dataid_vector_pipe[40][9].CLK
ctl_clk => dataid_vector_pipe[40][10].CLK
ctl_clk => dataid_vector_pipe[40][11].CLK
ctl_clk => dataid_vector_pipe[40][12].CLK
ctl_clk => dataid_vector_pipe[40][13].CLK
ctl_clk => dataid_vector_pipe[40][14].CLK
ctl_clk => dataid_vector_pipe[40][15].CLK
ctl_clk => dataid_vector_pipe[41][0].CLK
ctl_clk => dataid_vector_pipe[41][1].CLK
ctl_clk => dataid_vector_pipe[41][2].CLK
ctl_clk => dataid_vector_pipe[41][3].CLK
ctl_clk => dataid_vector_pipe[41][4].CLK
ctl_clk => dataid_vector_pipe[41][5].CLK
ctl_clk => dataid_vector_pipe[41][6].CLK
ctl_clk => dataid_vector_pipe[41][7].CLK
ctl_clk => dataid_vector_pipe[41][8].CLK
ctl_clk => dataid_vector_pipe[41][9].CLK
ctl_clk => dataid_vector_pipe[41][10].CLK
ctl_clk => dataid_vector_pipe[41][11].CLK
ctl_clk => dataid_vector_pipe[41][12].CLK
ctl_clk => dataid_vector_pipe[41][13].CLK
ctl_clk => dataid_vector_pipe[41][14].CLK
ctl_clk => dataid_vector_pipe[41][15].CLK
ctl_clk => dataid_vector_pipe[42][0].CLK
ctl_clk => dataid_vector_pipe[42][1].CLK
ctl_clk => dataid_vector_pipe[42][2].CLK
ctl_clk => dataid_vector_pipe[42][3].CLK
ctl_clk => dataid_vector_pipe[42][4].CLK
ctl_clk => dataid_vector_pipe[42][5].CLK
ctl_clk => dataid_vector_pipe[42][6].CLK
ctl_clk => dataid_vector_pipe[42][7].CLK
ctl_clk => dataid_vector_pipe[42][8].CLK
ctl_clk => dataid_vector_pipe[42][9].CLK
ctl_clk => dataid_vector_pipe[42][10].CLK
ctl_clk => dataid_vector_pipe[42][11].CLK
ctl_clk => dataid_vector_pipe[42][12].CLK
ctl_clk => dataid_vector_pipe[42][13].CLK
ctl_clk => dataid_vector_pipe[42][14].CLK
ctl_clk => dataid_vector_pipe[42][15].CLK
ctl_clk => dataid_vector_pipe[43][0].CLK
ctl_clk => dataid_vector_pipe[43][1].CLK
ctl_clk => dataid_vector_pipe[43][2].CLK
ctl_clk => dataid_vector_pipe[43][3].CLK
ctl_clk => dataid_vector_pipe[43][4].CLK
ctl_clk => dataid_vector_pipe[43][5].CLK
ctl_clk => dataid_vector_pipe[43][6].CLK
ctl_clk => dataid_vector_pipe[43][7].CLK
ctl_clk => dataid_vector_pipe[43][8].CLK
ctl_clk => dataid_vector_pipe[43][9].CLK
ctl_clk => dataid_vector_pipe[43][10].CLK
ctl_clk => dataid_vector_pipe[43][11].CLK
ctl_clk => dataid_vector_pipe[43][12].CLK
ctl_clk => dataid_vector_pipe[43][13].CLK
ctl_clk => dataid_vector_pipe[43][14].CLK
ctl_clk => dataid_vector_pipe[43][15].CLK
ctl_clk => dataid_vector_pipe[44][0].CLK
ctl_clk => dataid_vector_pipe[44][1].CLK
ctl_clk => dataid_vector_pipe[44][2].CLK
ctl_clk => dataid_vector_pipe[44][3].CLK
ctl_clk => dataid_vector_pipe[44][4].CLK
ctl_clk => dataid_vector_pipe[44][5].CLK
ctl_clk => dataid_vector_pipe[44][6].CLK
ctl_clk => dataid_vector_pipe[44][7].CLK
ctl_clk => dataid_vector_pipe[44][8].CLK
ctl_clk => dataid_vector_pipe[44][9].CLK
ctl_clk => dataid_vector_pipe[44][10].CLK
ctl_clk => dataid_vector_pipe[44][11].CLK
ctl_clk => dataid_vector_pipe[44][12].CLK
ctl_clk => dataid_vector_pipe[44][13].CLK
ctl_clk => dataid_vector_pipe[44][14].CLK
ctl_clk => dataid_vector_pipe[44][15].CLK
ctl_clk => dataid_vector_pipe[45][0].CLK
ctl_clk => dataid_vector_pipe[45][1].CLK
ctl_clk => dataid_vector_pipe[45][2].CLK
ctl_clk => dataid_vector_pipe[45][3].CLK
ctl_clk => dataid_vector_pipe[45][4].CLK
ctl_clk => dataid_vector_pipe[45][5].CLK
ctl_clk => dataid_vector_pipe[45][6].CLK
ctl_clk => dataid_vector_pipe[45][7].CLK
ctl_clk => dataid_vector_pipe[45][8].CLK
ctl_clk => dataid_vector_pipe[45][9].CLK
ctl_clk => dataid_vector_pipe[45][10].CLK
ctl_clk => dataid_vector_pipe[45][11].CLK
ctl_clk => dataid_vector_pipe[45][12].CLK
ctl_clk => dataid_vector_pipe[45][13].CLK
ctl_clk => dataid_vector_pipe[45][14].CLK
ctl_clk => dataid_vector_pipe[45][15].CLK
ctl_clk => dataid_vector_pipe[46][0].CLK
ctl_clk => dataid_vector_pipe[46][1].CLK
ctl_clk => dataid_vector_pipe[46][2].CLK
ctl_clk => dataid_vector_pipe[46][3].CLK
ctl_clk => dataid_vector_pipe[46][4].CLK
ctl_clk => dataid_vector_pipe[46][5].CLK
ctl_clk => dataid_vector_pipe[46][6].CLK
ctl_clk => dataid_vector_pipe[46][7].CLK
ctl_clk => dataid_vector_pipe[46][8].CLK
ctl_clk => dataid_vector_pipe[46][9].CLK
ctl_clk => dataid_vector_pipe[46][10].CLK
ctl_clk => dataid_vector_pipe[46][11].CLK
ctl_clk => dataid_vector_pipe[46][12].CLK
ctl_clk => dataid_vector_pipe[46][13].CLK
ctl_clk => dataid_vector_pipe[46][14].CLK
ctl_clk => dataid_vector_pipe[46][15].CLK
ctl_clk => dataid_vector_pipe[47][0].CLK
ctl_clk => dataid_vector_pipe[47][1].CLK
ctl_clk => dataid_vector_pipe[47][2].CLK
ctl_clk => dataid_vector_pipe[47][3].CLK
ctl_clk => dataid_vector_pipe[47][4].CLK
ctl_clk => dataid_vector_pipe[47][5].CLK
ctl_clk => dataid_vector_pipe[47][6].CLK
ctl_clk => dataid_vector_pipe[47][7].CLK
ctl_clk => dataid_vector_pipe[47][8].CLK
ctl_clk => dataid_vector_pipe[47][9].CLK
ctl_clk => dataid_vector_pipe[47][10].CLK
ctl_clk => dataid_vector_pipe[47][11].CLK
ctl_clk => dataid_vector_pipe[47][12].CLK
ctl_clk => dataid_vector_pipe[47][13].CLK
ctl_clk => dataid_vector_pipe[47][14].CLK
ctl_clk => dataid_vector_pipe[47][15].CLK
ctl_clk => dataid_vector_pipe[48][0].CLK
ctl_clk => dataid_vector_pipe[48][1].CLK
ctl_clk => dataid_vector_pipe[48][2].CLK
ctl_clk => dataid_vector_pipe[48][3].CLK
ctl_clk => dataid_vector_pipe[48][4].CLK
ctl_clk => dataid_vector_pipe[48][5].CLK
ctl_clk => dataid_vector_pipe[48][6].CLK
ctl_clk => dataid_vector_pipe[48][7].CLK
ctl_clk => dataid_vector_pipe[48][8].CLK
ctl_clk => dataid_vector_pipe[48][9].CLK
ctl_clk => dataid_vector_pipe[48][10].CLK
ctl_clk => dataid_vector_pipe[48][11].CLK
ctl_clk => dataid_vector_pipe[48][12].CLK
ctl_clk => dataid_vector_pipe[48][13].CLK
ctl_clk => dataid_vector_pipe[48][14].CLK
ctl_clk => dataid_vector_pipe[48][15].CLK
ctl_clk => dataid_vector_pipe[49][0].CLK
ctl_clk => dataid_vector_pipe[49][1].CLK
ctl_clk => dataid_vector_pipe[49][2].CLK
ctl_clk => dataid_vector_pipe[49][3].CLK
ctl_clk => dataid_vector_pipe[49][4].CLK
ctl_clk => dataid_vector_pipe[49][5].CLK
ctl_clk => dataid_vector_pipe[49][6].CLK
ctl_clk => dataid_vector_pipe[49][7].CLK
ctl_clk => dataid_vector_pipe[49][8].CLK
ctl_clk => dataid_vector_pipe[49][9].CLK
ctl_clk => dataid_vector_pipe[49][10].CLK
ctl_clk => dataid_vector_pipe[49][11].CLK
ctl_clk => dataid_vector_pipe[49][12].CLK
ctl_clk => dataid_vector_pipe[49][13].CLK
ctl_clk => dataid_vector_pipe[49][14].CLK
ctl_clk => dataid_vector_pipe[49][15].CLK
ctl_clk => dataid_vector_pipe[50][0].CLK
ctl_clk => dataid_vector_pipe[50][1].CLK
ctl_clk => dataid_vector_pipe[50][2].CLK
ctl_clk => dataid_vector_pipe[50][3].CLK
ctl_clk => dataid_vector_pipe[50][4].CLK
ctl_clk => dataid_vector_pipe[50][5].CLK
ctl_clk => dataid_vector_pipe[50][6].CLK
ctl_clk => dataid_vector_pipe[50][7].CLK
ctl_clk => dataid_vector_pipe[50][8].CLK
ctl_clk => dataid_vector_pipe[50][9].CLK
ctl_clk => dataid_vector_pipe[50][10].CLK
ctl_clk => dataid_vector_pipe[50][11].CLK
ctl_clk => dataid_vector_pipe[50][12].CLK
ctl_clk => dataid_vector_pipe[50][13].CLK
ctl_clk => dataid_vector_pipe[50][14].CLK
ctl_clk => dataid_vector_pipe[50][15].CLK
ctl_clk => dataid_vector_pipe[51][0].CLK
ctl_clk => dataid_vector_pipe[51][1].CLK
ctl_clk => dataid_vector_pipe[51][2].CLK
ctl_clk => dataid_vector_pipe[51][3].CLK
ctl_clk => dataid_vector_pipe[51][4].CLK
ctl_clk => dataid_vector_pipe[51][5].CLK
ctl_clk => dataid_vector_pipe[51][6].CLK
ctl_clk => dataid_vector_pipe[51][7].CLK
ctl_clk => dataid_vector_pipe[51][8].CLK
ctl_clk => dataid_vector_pipe[51][9].CLK
ctl_clk => dataid_vector_pipe[51][10].CLK
ctl_clk => dataid_vector_pipe[51][11].CLK
ctl_clk => dataid_vector_pipe[51][12].CLK
ctl_clk => dataid_vector_pipe[51][13].CLK
ctl_clk => dataid_vector_pipe[51][14].CLK
ctl_clk => dataid_vector_pipe[51][15].CLK
ctl_clk => dataid_vector_pipe[52][0].CLK
ctl_clk => dataid_vector_pipe[52][1].CLK
ctl_clk => dataid_vector_pipe[52][2].CLK
ctl_clk => dataid_vector_pipe[52][3].CLK
ctl_clk => dataid_vector_pipe[52][4].CLK
ctl_clk => dataid_vector_pipe[52][5].CLK
ctl_clk => dataid_vector_pipe[52][6].CLK
ctl_clk => dataid_vector_pipe[52][7].CLK
ctl_clk => dataid_vector_pipe[52][8].CLK
ctl_clk => dataid_vector_pipe[52][9].CLK
ctl_clk => dataid_vector_pipe[52][10].CLK
ctl_clk => dataid_vector_pipe[52][11].CLK
ctl_clk => dataid_vector_pipe[52][12].CLK
ctl_clk => dataid_vector_pipe[52][13].CLK
ctl_clk => dataid_vector_pipe[52][14].CLK
ctl_clk => dataid_vector_pipe[52][15].CLK
ctl_clk => dataid_vector_pipe[53][0].CLK
ctl_clk => dataid_vector_pipe[53][1].CLK
ctl_clk => dataid_vector_pipe[53][2].CLK
ctl_clk => dataid_vector_pipe[53][3].CLK
ctl_clk => dataid_vector_pipe[53][4].CLK
ctl_clk => dataid_vector_pipe[53][5].CLK
ctl_clk => dataid_vector_pipe[53][6].CLK
ctl_clk => dataid_vector_pipe[53][7].CLK
ctl_clk => dataid_vector_pipe[53][8].CLK
ctl_clk => dataid_vector_pipe[53][9].CLK
ctl_clk => dataid_vector_pipe[53][10].CLK
ctl_clk => dataid_vector_pipe[53][11].CLK
ctl_clk => dataid_vector_pipe[53][12].CLK
ctl_clk => dataid_vector_pipe[53][13].CLK
ctl_clk => dataid_vector_pipe[53][14].CLK
ctl_clk => dataid_vector_pipe[53][15].CLK
ctl_clk => dataid_vector_pipe[54][0].CLK
ctl_clk => dataid_vector_pipe[54][1].CLK
ctl_clk => dataid_vector_pipe[54][2].CLK
ctl_clk => dataid_vector_pipe[54][3].CLK
ctl_clk => dataid_vector_pipe[54][4].CLK
ctl_clk => dataid_vector_pipe[54][5].CLK
ctl_clk => dataid_vector_pipe[54][6].CLK
ctl_clk => dataid_vector_pipe[54][7].CLK
ctl_clk => dataid_vector_pipe[54][8].CLK
ctl_clk => dataid_vector_pipe[54][9].CLK
ctl_clk => dataid_vector_pipe[54][10].CLK
ctl_clk => dataid_vector_pipe[54][11].CLK
ctl_clk => dataid_vector_pipe[54][12].CLK
ctl_clk => dataid_vector_pipe[54][13].CLK
ctl_clk => dataid_vector_pipe[54][14].CLK
ctl_clk => dataid_vector_pipe[54][15].CLK
ctl_clk => dataid_vector_pipe[55][0].CLK
ctl_clk => dataid_vector_pipe[55][1].CLK
ctl_clk => dataid_vector_pipe[55][2].CLK
ctl_clk => dataid_vector_pipe[55][3].CLK
ctl_clk => dataid_vector_pipe[55][4].CLK
ctl_clk => dataid_vector_pipe[55][5].CLK
ctl_clk => dataid_vector_pipe[55][6].CLK
ctl_clk => dataid_vector_pipe[55][7].CLK
ctl_clk => dataid_vector_pipe[55][8].CLK
ctl_clk => dataid_vector_pipe[55][9].CLK
ctl_clk => dataid_vector_pipe[55][10].CLK
ctl_clk => dataid_vector_pipe[55][11].CLK
ctl_clk => dataid_vector_pipe[55][12].CLK
ctl_clk => dataid_vector_pipe[55][13].CLK
ctl_clk => dataid_vector_pipe[55][14].CLK
ctl_clk => dataid_vector_pipe[55][15].CLK
ctl_clk => dataid_vector_pipe[56][0].CLK
ctl_clk => dataid_vector_pipe[56][1].CLK
ctl_clk => dataid_vector_pipe[56][2].CLK
ctl_clk => dataid_vector_pipe[56][3].CLK
ctl_clk => dataid_vector_pipe[56][4].CLK
ctl_clk => dataid_vector_pipe[56][5].CLK
ctl_clk => dataid_vector_pipe[56][6].CLK
ctl_clk => dataid_vector_pipe[56][7].CLK
ctl_clk => dataid_vector_pipe[56][8].CLK
ctl_clk => dataid_vector_pipe[56][9].CLK
ctl_clk => dataid_vector_pipe[56][10].CLK
ctl_clk => dataid_vector_pipe[56][11].CLK
ctl_clk => dataid_vector_pipe[56][12].CLK
ctl_clk => dataid_vector_pipe[56][13].CLK
ctl_clk => dataid_vector_pipe[56][14].CLK
ctl_clk => dataid_vector_pipe[56][15].CLK
ctl_clk => dataid_vector_pipe[57][0].CLK
ctl_clk => dataid_vector_pipe[57][1].CLK
ctl_clk => dataid_vector_pipe[57][2].CLK
ctl_clk => dataid_vector_pipe[57][3].CLK
ctl_clk => dataid_vector_pipe[57][4].CLK
ctl_clk => dataid_vector_pipe[57][5].CLK
ctl_clk => dataid_vector_pipe[57][6].CLK
ctl_clk => dataid_vector_pipe[57][7].CLK
ctl_clk => dataid_vector_pipe[57][8].CLK
ctl_clk => dataid_vector_pipe[57][9].CLK
ctl_clk => dataid_vector_pipe[57][10].CLK
ctl_clk => dataid_vector_pipe[57][11].CLK
ctl_clk => dataid_vector_pipe[57][12].CLK
ctl_clk => dataid_vector_pipe[57][13].CLK
ctl_clk => dataid_vector_pipe[57][14].CLK
ctl_clk => dataid_vector_pipe[57][15].CLK
ctl_clk => dataid_vector_pipe[58][0].CLK
ctl_clk => dataid_vector_pipe[58][1].CLK
ctl_clk => dataid_vector_pipe[58][2].CLK
ctl_clk => dataid_vector_pipe[58][3].CLK
ctl_clk => dataid_vector_pipe[58][4].CLK
ctl_clk => dataid_vector_pipe[58][5].CLK
ctl_clk => dataid_vector_pipe[58][6].CLK
ctl_clk => dataid_vector_pipe[58][7].CLK
ctl_clk => dataid_vector_pipe[58][8].CLK
ctl_clk => dataid_vector_pipe[58][9].CLK
ctl_clk => dataid_vector_pipe[58][10].CLK
ctl_clk => dataid_vector_pipe[58][11].CLK
ctl_clk => dataid_vector_pipe[58][12].CLK
ctl_clk => dataid_vector_pipe[58][13].CLK
ctl_clk => dataid_vector_pipe[58][14].CLK
ctl_clk => dataid_vector_pipe[58][15].CLK
ctl_clk => dataid_vector_pipe[59][0].CLK
ctl_clk => dataid_vector_pipe[59][1].CLK
ctl_clk => dataid_vector_pipe[59][2].CLK
ctl_clk => dataid_vector_pipe[59][3].CLK
ctl_clk => dataid_vector_pipe[59][4].CLK
ctl_clk => dataid_vector_pipe[59][5].CLK
ctl_clk => dataid_vector_pipe[59][6].CLK
ctl_clk => dataid_vector_pipe[59][7].CLK
ctl_clk => dataid_vector_pipe[59][8].CLK
ctl_clk => dataid_vector_pipe[59][9].CLK
ctl_clk => dataid_vector_pipe[59][10].CLK
ctl_clk => dataid_vector_pipe[59][11].CLK
ctl_clk => dataid_vector_pipe[59][12].CLK
ctl_clk => dataid_vector_pipe[59][13].CLK
ctl_clk => dataid_vector_pipe[59][14].CLK
ctl_clk => dataid_vector_pipe[59][15].CLK
ctl_clk => dataid_vector_pipe[60][0].CLK
ctl_clk => dataid_vector_pipe[60][1].CLK
ctl_clk => dataid_vector_pipe[60][2].CLK
ctl_clk => dataid_vector_pipe[60][3].CLK
ctl_clk => dataid_vector_pipe[60][4].CLK
ctl_clk => dataid_vector_pipe[60][5].CLK
ctl_clk => dataid_vector_pipe[60][6].CLK
ctl_clk => dataid_vector_pipe[60][7].CLK
ctl_clk => dataid_vector_pipe[60][8].CLK
ctl_clk => dataid_vector_pipe[60][9].CLK
ctl_clk => dataid_vector_pipe[60][10].CLK
ctl_clk => dataid_vector_pipe[60][11].CLK
ctl_clk => dataid_vector_pipe[60][12].CLK
ctl_clk => dataid_vector_pipe[60][13].CLK
ctl_clk => dataid_vector_pipe[60][14].CLK
ctl_clk => dataid_vector_pipe[60][15].CLK
ctl_clk => dataid_vector_pipe[61][0].CLK
ctl_clk => dataid_vector_pipe[61][1].CLK
ctl_clk => dataid_vector_pipe[61][2].CLK
ctl_clk => dataid_vector_pipe[61][3].CLK
ctl_clk => dataid_vector_pipe[61][4].CLK
ctl_clk => dataid_vector_pipe[61][5].CLK
ctl_clk => dataid_vector_pipe[61][6].CLK
ctl_clk => dataid_vector_pipe[61][7].CLK
ctl_clk => dataid_vector_pipe[61][8].CLK
ctl_clk => dataid_vector_pipe[61][9].CLK
ctl_clk => dataid_vector_pipe[61][10].CLK
ctl_clk => dataid_vector_pipe[61][11].CLK
ctl_clk => dataid_vector_pipe[61][12].CLK
ctl_clk => dataid_vector_pipe[61][13].CLK
ctl_clk => dataid_vector_pipe[61][14].CLK
ctl_clk => dataid_vector_pipe[61][15].CLK
ctl_clk => dataid_vector_pipe[62][0].CLK
ctl_clk => dataid_vector_pipe[62][1].CLK
ctl_clk => dataid_vector_pipe[62][2].CLK
ctl_clk => dataid_vector_pipe[62][3].CLK
ctl_clk => dataid_vector_pipe[62][4].CLK
ctl_clk => dataid_vector_pipe[62][5].CLK
ctl_clk => dataid_vector_pipe[62][6].CLK
ctl_clk => dataid_vector_pipe[62][7].CLK
ctl_clk => dataid_vector_pipe[62][8].CLK
ctl_clk => dataid_vector_pipe[62][9].CLK
ctl_clk => dataid_vector_pipe[62][10].CLK
ctl_clk => dataid_vector_pipe[62][11].CLK
ctl_clk => dataid_vector_pipe[62][12].CLK
ctl_clk => dataid_vector_pipe[62][13].CLK
ctl_clk => dataid_vector_pipe[62][14].CLK
ctl_clk => dataid_vector_pipe[62][15].CLK
ctl_clk => dataid_vector_pipe[63][0].CLK
ctl_clk => dataid_vector_pipe[63][1].CLK
ctl_clk => dataid_vector_pipe[63][2].CLK
ctl_clk => dataid_vector_pipe[63][3].CLK
ctl_clk => dataid_vector_pipe[63][4].CLK
ctl_clk => dataid_vector_pipe[63][5].CLK
ctl_clk => dataid_vector_pipe[63][6].CLK
ctl_clk => dataid_vector_pipe[63][7].CLK
ctl_clk => dataid_vector_pipe[63][8].CLK
ctl_clk => dataid_vector_pipe[63][9].CLK
ctl_clk => dataid_vector_pipe[63][10].CLK
ctl_clk => dataid_vector_pipe[63][11].CLK
ctl_clk => dataid_vector_pipe[63][12].CLK
ctl_clk => dataid_vector_pipe[63][13].CLK
ctl_clk => dataid_vector_pipe[63][14].CLK
ctl_clk => dataid_vector_pipe[63][15].CLK
ctl_clk => dataid_pipe[0][0].CLK
ctl_clk => dataid_pipe[0][1].CLK
ctl_clk => dataid_pipe[0][2].CLK
ctl_clk => dataid_pipe[0][3].CLK
ctl_clk => dataid_pipe[1][0].CLK
ctl_clk => dataid_pipe[1][1].CLK
ctl_clk => dataid_pipe[1][2].CLK
ctl_clk => dataid_pipe[1][3].CLK
ctl_clk => dataid_pipe[2][0].CLK
ctl_clk => dataid_pipe[2][1].CLK
ctl_clk => dataid_pipe[2][2].CLK
ctl_clk => dataid_pipe[2][3].CLK
ctl_clk => dataid_pipe[3][0].CLK
ctl_clk => dataid_pipe[3][1].CLK
ctl_clk => dataid_pipe[3][2].CLK
ctl_clk => dataid_pipe[3][3].CLK
ctl_clk => dataid_pipe[4][0].CLK
ctl_clk => dataid_pipe[4][1].CLK
ctl_clk => dataid_pipe[4][2].CLK
ctl_clk => dataid_pipe[4][3].CLK
ctl_clk => dataid_pipe[5][0].CLK
ctl_clk => dataid_pipe[5][1].CLK
ctl_clk => dataid_pipe[5][2].CLK
ctl_clk => dataid_pipe[5][3].CLK
ctl_clk => dataid_pipe[6][0].CLK
ctl_clk => dataid_pipe[6][1].CLK
ctl_clk => dataid_pipe[6][2].CLK
ctl_clk => dataid_pipe[6][3].CLK
ctl_clk => dataid_pipe[7][0].CLK
ctl_clk => dataid_pipe[7][1].CLK
ctl_clk => dataid_pipe[7][2].CLK
ctl_clk => dataid_pipe[7][3].CLK
ctl_clk => dataid_pipe[8][0].CLK
ctl_clk => dataid_pipe[8][1].CLK
ctl_clk => dataid_pipe[8][2].CLK
ctl_clk => dataid_pipe[8][3].CLK
ctl_clk => dataid_pipe[9][0].CLK
ctl_clk => dataid_pipe[9][1].CLK
ctl_clk => dataid_pipe[9][2].CLK
ctl_clk => dataid_pipe[9][3].CLK
ctl_clk => dataid_pipe[10][0].CLK
ctl_clk => dataid_pipe[10][1].CLK
ctl_clk => dataid_pipe[10][2].CLK
ctl_clk => dataid_pipe[10][3].CLK
ctl_clk => dataid_pipe[11][0].CLK
ctl_clk => dataid_pipe[11][1].CLK
ctl_clk => dataid_pipe[11][2].CLK
ctl_clk => dataid_pipe[11][3].CLK
ctl_clk => dataid_pipe[12][0].CLK
ctl_clk => dataid_pipe[12][1].CLK
ctl_clk => dataid_pipe[12][2].CLK
ctl_clk => dataid_pipe[12][3].CLK
ctl_clk => dataid_pipe[13][0].CLK
ctl_clk => dataid_pipe[13][1].CLK
ctl_clk => dataid_pipe[13][2].CLK
ctl_clk => dataid_pipe[13][3].CLK
ctl_clk => dataid_pipe[14][0].CLK
ctl_clk => dataid_pipe[14][1].CLK
ctl_clk => dataid_pipe[14][2].CLK
ctl_clk => dataid_pipe[14][3].CLK
ctl_clk => dataid_pipe[15][0].CLK
ctl_clk => dataid_pipe[15][1].CLK
ctl_clk => dataid_pipe[15][2].CLK
ctl_clk => dataid_pipe[15][3].CLK
ctl_clk => dataid_pipe[16][0].CLK
ctl_clk => dataid_pipe[16][1].CLK
ctl_clk => dataid_pipe[16][2].CLK
ctl_clk => dataid_pipe[16][3].CLK
ctl_clk => dataid_pipe[17][0].CLK
ctl_clk => dataid_pipe[17][1].CLK
ctl_clk => dataid_pipe[17][2].CLK
ctl_clk => dataid_pipe[17][3].CLK
ctl_clk => dataid_pipe[18][0].CLK
ctl_clk => dataid_pipe[18][1].CLK
ctl_clk => dataid_pipe[18][2].CLK
ctl_clk => dataid_pipe[18][3].CLK
ctl_clk => dataid_pipe[19][0].CLK
ctl_clk => dataid_pipe[19][1].CLK
ctl_clk => dataid_pipe[19][2].CLK
ctl_clk => dataid_pipe[19][3].CLK
ctl_clk => dataid_pipe[20][0].CLK
ctl_clk => dataid_pipe[20][1].CLK
ctl_clk => dataid_pipe[20][2].CLK
ctl_clk => dataid_pipe[20][3].CLK
ctl_clk => dataid_pipe[21][0].CLK
ctl_clk => dataid_pipe[21][1].CLK
ctl_clk => dataid_pipe[21][2].CLK
ctl_clk => dataid_pipe[21][3].CLK
ctl_clk => dataid_pipe[22][0].CLK
ctl_clk => dataid_pipe[22][1].CLK
ctl_clk => dataid_pipe[22][2].CLK
ctl_clk => dataid_pipe[22][3].CLK
ctl_clk => dataid_pipe[23][0].CLK
ctl_clk => dataid_pipe[23][1].CLK
ctl_clk => dataid_pipe[23][2].CLK
ctl_clk => dataid_pipe[23][3].CLK
ctl_clk => dataid_pipe[24][0].CLK
ctl_clk => dataid_pipe[24][1].CLK
ctl_clk => dataid_pipe[24][2].CLK
ctl_clk => dataid_pipe[24][3].CLK
ctl_clk => dataid_pipe[25][0].CLK
ctl_clk => dataid_pipe[25][1].CLK
ctl_clk => dataid_pipe[25][2].CLK
ctl_clk => dataid_pipe[25][3].CLK
ctl_clk => dataid_pipe[26][0].CLK
ctl_clk => dataid_pipe[26][1].CLK
ctl_clk => dataid_pipe[26][2].CLK
ctl_clk => dataid_pipe[26][3].CLK
ctl_clk => dataid_pipe[27][0].CLK
ctl_clk => dataid_pipe[27][1].CLK
ctl_clk => dataid_pipe[27][2].CLK
ctl_clk => dataid_pipe[27][3].CLK
ctl_clk => dataid_pipe[28][0].CLK
ctl_clk => dataid_pipe[28][1].CLK
ctl_clk => dataid_pipe[28][2].CLK
ctl_clk => dataid_pipe[28][3].CLK
ctl_clk => dataid_pipe[29][0].CLK
ctl_clk => dataid_pipe[29][1].CLK
ctl_clk => dataid_pipe[29][2].CLK
ctl_clk => dataid_pipe[29][3].CLK
ctl_clk => dataid_pipe[30][0].CLK
ctl_clk => dataid_pipe[30][1].CLK
ctl_clk => dataid_pipe[30][2].CLK
ctl_clk => dataid_pipe[30][3].CLK
ctl_clk => dataid_pipe[31][0].CLK
ctl_clk => dataid_pipe[31][1].CLK
ctl_clk => dataid_pipe[31][2].CLK
ctl_clk => dataid_pipe[31][3].CLK
ctl_clk => dataid_pipe[32][0].CLK
ctl_clk => dataid_pipe[32][1].CLK
ctl_clk => dataid_pipe[32][2].CLK
ctl_clk => dataid_pipe[32][3].CLK
ctl_clk => dataid_pipe[33][0].CLK
ctl_clk => dataid_pipe[33][1].CLK
ctl_clk => dataid_pipe[33][2].CLK
ctl_clk => dataid_pipe[33][3].CLK
ctl_clk => dataid_pipe[34][0].CLK
ctl_clk => dataid_pipe[34][1].CLK
ctl_clk => dataid_pipe[34][2].CLK
ctl_clk => dataid_pipe[34][3].CLK
ctl_clk => dataid_pipe[35][0].CLK
ctl_clk => dataid_pipe[35][1].CLK
ctl_clk => dataid_pipe[35][2].CLK
ctl_clk => dataid_pipe[35][3].CLK
ctl_clk => dataid_pipe[36][0].CLK
ctl_clk => dataid_pipe[36][1].CLK
ctl_clk => dataid_pipe[36][2].CLK
ctl_clk => dataid_pipe[36][3].CLK
ctl_clk => dataid_pipe[37][0].CLK
ctl_clk => dataid_pipe[37][1].CLK
ctl_clk => dataid_pipe[37][2].CLK
ctl_clk => dataid_pipe[37][3].CLK
ctl_clk => dataid_pipe[38][0].CLK
ctl_clk => dataid_pipe[38][1].CLK
ctl_clk => dataid_pipe[38][2].CLK
ctl_clk => dataid_pipe[38][3].CLK
ctl_clk => dataid_pipe[39][0].CLK
ctl_clk => dataid_pipe[39][1].CLK
ctl_clk => dataid_pipe[39][2].CLK
ctl_clk => dataid_pipe[39][3].CLK
ctl_clk => dataid_pipe[40][0].CLK
ctl_clk => dataid_pipe[40][1].CLK
ctl_clk => dataid_pipe[40][2].CLK
ctl_clk => dataid_pipe[40][3].CLK
ctl_clk => dataid_pipe[41][0].CLK
ctl_clk => dataid_pipe[41][1].CLK
ctl_clk => dataid_pipe[41][2].CLK
ctl_clk => dataid_pipe[41][3].CLK
ctl_clk => dataid_pipe[42][0].CLK
ctl_clk => dataid_pipe[42][1].CLK
ctl_clk => dataid_pipe[42][2].CLK
ctl_clk => dataid_pipe[42][3].CLK
ctl_clk => dataid_pipe[43][0].CLK
ctl_clk => dataid_pipe[43][1].CLK
ctl_clk => dataid_pipe[43][2].CLK
ctl_clk => dataid_pipe[43][3].CLK
ctl_clk => dataid_pipe[44][0].CLK
ctl_clk => dataid_pipe[44][1].CLK
ctl_clk => dataid_pipe[44][2].CLK
ctl_clk => dataid_pipe[44][3].CLK
ctl_clk => dataid_pipe[45][0].CLK
ctl_clk => dataid_pipe[45][1].CLK
ctl_clk => dataid_pipe[45][2].CLK
ctl_clk => dataid_pipe[45][3].CLK
ctl_clk => dataid_pipe[46][0].CLK
ctl_clk => dataid_pipe[46][1].CLK
ctl_clk => dataid_pipe[46][2].CLK
ctl_clk => dataid_pipe[46][3].CLK
ctl_clk => dataid_pipe[47][0].CLK
ctl_clk => dataid_pipe[47][1].CLK
ctl_clk => dataid_pipe[47][2].CLK
ctl_clk => dataid_pipe[47][3].CLK
ctl_clk => dataid_pipe[48][0].CLK
ctl_clk => dataid_pipe[48][1].CLK
ctl_clk => dataid_pipe[48][2].CLK
ctl_clk => dataid_pipe[48][3].CLK
ctl_clk => dataid_pipe[49][0].CLK
ctl_clk => dataid_pipe[49][1].CLK
ctl_clk => dataid_pipe[49][2].CLK
ctl_clk => dataid_pipe[49][3].CLK
ctl_clk => dataid_pipe[50][0].CLK
ctl_clk => dataid_pipe[50][1].CLK
ctl_clk => dataid_pipe[50][2].CLK
ctl_clk => dataid_pipe[50][3].CLK
ctl_clk => dataid_pipe[51][0].CLK
ctl_clk => dataid_pipe[51][1].CLK
ctl_clk => dataid_pipe[51][2].CLK
ctl_clk => dataid_pipe[51][3].CLK
ctl_clk => dataid_pipe[52][0].CLK
ctl_clk => dataid_pipe[52][1].CLK
ctl_clk => dataid_pipe[52][2].CLK
ctl_clk => dataid_pipe[52][3].CLK
ctl_clk => dataid_pipe[53][0].CLK
ctl_clk => dataid_pipe[53][1].CLK
ctl_clk => dataid_pipe[53][2].CLK
ctl_clk => dataid_pipe[53][3].CLK
ctl_clk => dataid_pipe[54][0].CLK
ctl_clk => dataid_pipe[54][1].CLK
ctl_clk => dataid_pipe[54][2].CLK
ctl_clk => dataid_pipe[54][3].CLK
ctl_clk => dataid_pipe[55][0].CLK
ctl_clk => dataid_pipe[55][1].CLK
ctl_clk => dataid_pipe[55][2].CLK
ctl_clk => dataid_pipe[55][3].CLK
ctl_clk => dataid_pipe[56][0].CLK
ctl_clk => dataid_pipe[56][1].CLK
ctl_clk => dataid_pipe[56][2].CLK
ctl_clk => dataid_pipe[56][3].CLK
ctl_clk => dataid_pipe[57][0].CLK
ctl_clk => dataid_pipe[57][1].CLK
ctl_clk => dataid_pipe[57][2].CLK
ctl_clk => dataid_pipe[57][3].CLK
ctl_clk => dataid_pipe[58][0].CLK
ctl_clk => dataid_pipe[58][1].CLK
ctl_clk => dataid_pipe[58][2].CLK
ctl_clk => dataid_pipe[58][3].CLK
ctl_clk => dataid_pipe[59][0].CLK
ctl_clk => dataid_pipe[59][1].CLK
ctl_clk => dataid_pipe[59][2].CLK
ctl_clk => dataid_pipe[59][3].CLK
ctl_clk => dataid_pipe[60][0].CLK
ctl_clk => dataid_pipe[60][1].CLK
ctl_clk => dataid_pipe[60][2].CLK
ctl_clk => dataid_pipe[60][3].CLK
ctl_clk => dataid_pipe[61][0].CLK
ctl_clk => dataid_pipe[61][1].CLK
ctl_clk => dataid_pipe[61][2].CLK
ctl_clk => dataid_pipe[61][3].CLK
ctl_clk => dataid_pipe[62][0].CLK
ctl_clk => dataid_pipe[62][1].CLK
ctl_clk => dataid_pipe[62][2].CLK
ctl_clk => dataid_pipe[62][3].CLK
ctl_clk => dataid_pipe[63][0].CLK
ctl_clk => dataid_pipe[63][1].CLK
ctl_clk => dataid_pipe[63][2].CLK
ctl_clk => dataid_pipe[63][3].CLK
ctl_clk => rdwr_data_valid_pipe[0].CLK
ctl_clk => rdwr_data_valid_pipe[1].CLK
ctl_clk => rdwr_data_valid_pipe[2].CLK
ctl_clk => rdwr_data_valid_pipe[3].CLK
ctl_clk => rdwr_data_valid_pipe[4].CLK
ctl_clk => rdwr_data_valid_pipe[5].CLK
ctl_clk => rdwr_data_valid_pipe[6].CLK
ctl_clk => rdwr_data_valid_pipe[7].CLK
ctl_clk => rdwr_data_valid_pipe[8].CLK
ctl_clk => rdwr_data_valid_pipe[9].CLK
ctl_clk => rdwr_data_valid_pipe[10].CLK
ctl_clk => rdwr_data_valid_pipe[11].CLK
ctl_clk => rdwr_data_valid_pipe[12].CLK
ctl_clk => rdwr_data_valid_pipe[13].CLK
ctl_clk => rdwr_data_valid_pipe[14].CLK
ctl_clk => rdwr_data_valid_pipe[15].CLK
ctl_clk => rdwr_data_valid_pipe[16].CLK
ctl_clk => rdwr_data_valid_pipe[17].CLK
ctl_clk => rdwr_data_valid_pipe[18].CLK
ctl_clk => rdwr_data_valid_pipe[19].CLK
ctl_clk => rdwr_data_valid_pipe[20].CLK
ctl_clk => rdwr_data_valid_pipe[21].CLK
ctl_clk => rdwr_data_valid_pipe[22].CLK
ctl_clk => rdwr_data_valid_pipe[23].CLK
ctl_clk => rdwr_data_valid_pipe[24].CLK
ctl_clk => rdwr_data_valid_pipe[25].CLK
ctl_clk => rdwr_data_valid_pipe[26].CLK
ctl_clk => rdwr_data_valid_pipe[27].CLK
ctl_clk => rdwr_data_valid_pipe[28].CLK
ctl_clk => rdwr_data_valid_pipe[29].CLK
ctl_clk => rdwr_data_valid_pipe[30].CLK
ctl_clk => rdwr_data_valid_pipe[31].CLK
ctl_clk => rdwr_data_valid_pipe[32].CLK
ctl_clk => rdwr_data_valid_pipe[33].CLK
ctl_clk => rdwr_data_valid_pipe[34].CLK
ctl_clk => rdwr_data_valid_pipe[35].CLK
ctl_clk => rdwr_data_valid_pipe[36].CLK
ctl_clk => rdwr_data_valid_pipe[37].CLK
ctl_clk => rdwr_data_valid_pipe[38].CLK
ctl_clk => rdwr_data_valid_pipe[39].CLK
ctl_clk => rdwr_data_valid_pipe[40].CLK
ctl_clk => rdwr_data_valid_pipe[41].CLK
ctl_clk => rdwr_data_valid_pipe[42].CLK
ctl_clk => rdwr_data_valid_pipe[43].CLK
ctl_clk => rdwr_data_valid_pipe[44].CLK
ctl_clk => rdwr_data_valid_pipe[45].CLK
ctl_clk => rdwr_data_valid_pipe[46].CLK
ctl_clk => rdwr_data_valid_pipe[47].CLK
ctl_clk => rdwr_data_valid_pipe[48].CLK
ctl_clk => rdwr_data_valid_pipe[49].CLK
ctl_clk => rdwr_data_valid_pipe[50].CLK
ctl_clk => rdwr_data_valid_pipe[51].CLK
ctl_clk => rdwr_data_valid_pipe[52].CLK
ctl_clk => rdwr_data_valid_pipe[53].CLK
ctl_clk => rdwr_data_valid_pipe[54].CLK
ctl_clk => rdwr_data_valid_pipe[55].CLK
ctl_clk => rdwr_data_valid_pipe[56].CLK
ctl_clk => rdwr_data_valid_pipe[57].CLK
ctl_clk => rdwr_data_valid_pipe[58].CLK
ctl_clk => rdwr_data_valid_pipe[59].CLK
ctl_clk => rdwr_data_valid_pipe[60].CLK
ctl_clk => rdwr_data_valid_pipe[61].CLK
ctl_clk => rdwr_data_valid_pipe[62].CLK
ctl_clk => rdwr_data_valid_pipe[63].CLK
ctl_clk => doing_write_pipe[0].CLK
ctl_clk => doing_write_pipe[1].CLK
ctl_clk => doing_write_pipe[2].CLK
ctl_clk => doing_write_pipe[3].CLK
ctl_clk => doing_write_pipe[4].CLK
ctl_clk => doing_write_pipe[5].CLK
ctl_clk => doing_write_pipe[6].CLK
ctl_clk => doing_write_pipe[7].CLK
ctl_clk => doing_write_pipe[8].CLK
ctl_clk => doing_write_pipe[9].CLK
ctl_clk => doing_write_pipe[10].CLK
ctl_clk => doing_write_pipe[11].CLK
ctl_clk => doing_write_pipe[12].CLK
ctl_clk => doing_write_pipe[13].CLK
ctl_clk => doing_write_pipe[14].CLK
ctl_clk => doing_write_pipe[15].CLK
ctl_clk => doing_write_pipe[16].CLK
ctl_clk => doing_write_pipe[17].CLK
ctl_clk => doing_write_pipe[18].CLK
ctl_clk => doing_write_pipe[19].CLK
ctl_clk => doing_write_pipe[20].CLK
ctl_clk => doing_write_pipe[21].CLK
ctl_clk => doing_write_pipe[22].CLK
ctl_clk => doing_write_pipe[23].CLK
ctl_clk => doing_write_pipe[24].CLK
ctl_clk => doing_write_pipe[25].CLK
ctl_clk => doing_write_pipe[26].CLK
ctl_clk => doing_write_pipe[27].CLK
ctl_clk => doing_write_pipe[28].CLK
ctl_clk => doing_write_pipe[29].CLK
ctl_clk => doing_write_pipe[30].CLK
ctl_clk => doing_write_pipe[31].CLK
ctl_clk => doing_write_pipe[32].CLK
ctl_clk => doing_write_pipe[33].CLK
ctl_clk => doing_write_pipe[34].CLK
ctl_clk => doing_write_pipe[35].CLK
ctl_clk => doing_write_pipe[36].CLK
ctl_clk => doing_write_pipe[37].CLK
ctl_clk => doing_write_pipe[38].CLK
ctl_clk => doing_write_pipe[39].CLK
ctl_clk => doing_write_pipe[40].CLK
ctl_clk => doing_write_pipe[41].CLK
ctl_clk => doing_write_pipe[42].CLK
ctl_clk => doing_write_pipe[43].CLK
ctl_clk => doing_write_pipe[44].CLK
ctl_clk => doing_write_pipe[45].CLK
ctl_clk => doing_write_pipe[46].CLK
ctl_clk => doing_write_pipe[47].CLK
ctl_clk => doing_write_pipe[48].CLK
ctl_clk => doing_write_pipe[49].CLK
ctl_clk => doing_write_pipe[50].CLK
ctl_clk => doing_write_pipe[51].CLK
ctl_clk => doing_write_pipe[52].CLK
ctl_clk => doing_write_pipe[53].CLK
ctl_clk => doing_write_pipe[54].CLK
ctl_clk => doing_write_pipe[55].CLK
ctl_clk => doing_write_pipe[56].CLK
ctl_clk => doing_write_pipe[57].CLK
ctl_clk => doing_write_pipe[58].CLK
ctl_clk => doing_write_pipe[59].CLK
ctl_clk => doing_write_pipe[60].CLK
ctl_clk => doing_write_pipe[61].CLK
ctl_clk => doing_write_pipe[62].CLK
ctl_clk => doing_write_pipe[63].CLK
ctl_clk => int_afi_doing_read_full_r[0].CLK
ctl_clk => int_afi_doing_read_full_r[1].CLK
ctl_clk => int_afi_doing_read_full_r[2].CLK
ctl_clk => int_afi_doing_read_full_r[3].CLK
ctl_clk => int_afi_doing_read_r[0].CLK
ctl_clk => int_afi_doing_read_r[1].CLK
ctl_clk => int_afi_doing_read_r[2].CLK
ctl_clk => int_afi_doing_read_r[3].CLK
ctl_clk => doing_read_full_r.CLK
ctl_clk => doing_read_r.CLK
ctl_clk => cfg_output_regd_for_wdata_path[0].CLK
ctl_clk => cfg_output_regd_for_wdata_path[1].CLK
ctl_clk => cfg_output_regd_for_afi_output[0]~reg0.CLK
ctl_clk => cfg_output_regd_for_afi_output[1]~reg0.CLK
ctl_reset_n => dataid_vector_pipe[0][0].ACLR
ctl_reset_n => dataid_vector_pipe[0][1].ACLR
ctl_reset_n => dataid_vector_pipe[0][2].ACLR
ctl_reset_n => dataid_vector_pipe[0][3].ACLR
ctl_reset_n => dataid_vector_pipe[0][4].ACLR
ctl_reset_n => dataid_vector_pipe[0][5].ACLR
ctl_reset_n => dataid_vector_pipe[0][6].ACLR
ctl_reset_n => dataid_vector_pipe[0][7].ACLR
ctl_reset_n => dataid_vector_pipe[0][8].ACLR
ctl_reset_n => dataid_vector_pipe[0][9].ACLR
ctl_reset_n => dataid_vector_pipe[0][10].ACLR
ctl_reset_n => dataid_vector_pipe[0][11].ACLR
ctl_reset_n => dataid_vector_pipe[0][12].ACLR
ctl_reset_n => dataid_vector_pipe[0][13].ACLR
ctl_reset_n => dataid_vector_pipe[0][14].ACLR
ctl_reset_n => dataid_vector_pipe[0][15].ACLR
ctl_reset_n => dataid_vector_pipe[1][0].ACLR
ctl_reset_n => dataid_vector_pipe[1][1].ACLR
ctl_reset_n => dataid_vector_pipe[1][2].ACLR
ctl_reset_n => dataid_vector_pipe[1][3].ACLR
ctl_reset_n => dataid_vector_pipe[1][4].ACLR
ctl_reset_n => dataid_vector_pipe[1][5].ACLR
ctl_reset_n => dataid_vector_pipe[1][6].ACLR
ctl_reset_n => dataid_vector_pipe[1][7].ACLR
ctl_reset_n => dataid_vector_pipe[1][8].ACLR
ctl_reset_n => dataid_vector_pipe[1][9].ACLR
ctl_reset_n => dataid_vector_pipe[1][10].ACLR
ctl_reset_n => dataid_vector_pipe[1][11].ACLR
ctl_reset_n => dataid_vector_pipe[1][12].ACLR
ctl_reset_n => dataid_vector_pipe[1][13].ACLR
ctl_reset_n => dataid_vector_pipe[1][14].ACLR
ctl_reset_n => dataid_vector_pipe[1][15].ACLR
ctl_reset_n => dataid_vector_pipe[2][0].ACLR
ctl_reset_n => dataid_vector_pipe[2][1].ACLR
ctl_reset_n => dataid_vector_pipe[2][2].ACLR
ctl_reset_n => dataid_vector_pipe[2][3].ACLR
ctl_reset_n => dataid_vector_pipe[2][4].ACLR
ctl_reset_n => dataid_vector_pipe[2][5].ACLR
ctl_reset_n => dataid_vector_pipe[2][6].ACLR
ctl_reset_n => dataid_vector_pipe[2][7].ACLR
ctl_reset_n => dataid_vector_pipe[2][8].ACLR
ctl_reset_n => dataid_vector_pipe[2][9].ACLR
ctl_reset_n => dataid_vector_pipe[2][10].ACLR
ctl_reset_n => dataid_vector_pipe[2][11].ACLR
ctl_reset_n => dataid_vector_pipe[2][12].ACLR
ctl_reset_n => dataid_vector_pipe[2][13].ACLR
ctl_reset_n => dataid_vector_pipe[2][14].ACLR
ctl_reset_n => dataid_vector_pipe[2][15].ACLR
ctl_reset_n => dataid_vector_pipe[3][0].ACLR
ctl_reset_n => dataid_vector_pipe[3][1].ACLR
ctl_reset_n => dataid_vector_pipe[3][2].ACLR
ctl_reset_n => dataid_vector_pipe[3][3].ACLR
ctl_reset_n => dataid_vector_pipe[3][4].ACLR
ctl_reset_n => dataid_vector_pipe[3][5].ACLR
ctl_reset_n => dataid_vector_pipe[3][6].ACLR
ctl_reset_n => dataid_vector_pipe[3][7].ACLR
ctl_reset_n => dataid_vector_pipe[3][8].ACLR
ctl_reset_n => dataid_vector_pipe[3][9].ACLR
ctl_reset_n => dataid_vector_pipe[3][10].ACLR
ctl_reset_n => dataid_vector_pipe[3][11].ACLR
ctl_reset_n => dataid_vector_pipe[3][12].ACLR
ctl_reset_n => dataid_vector_pipe[3][13].ACLR
ctl_reset_n => dataid_vector_pipe[3][14].ACLR
ctl_reset_n => dataid_vector_pipe[3][15].ACLR
ctl_reset_n => dataid_vector_pipe[4][0].ACLR
ctl_reset_n => dataid_vector_pipe[4][1].ACLR
ctl_reset_n => dataid_vector_pipe[4][2].ACLR
ctl_reset_n => dataid_vector_pipe[4][3].ACLR
ctl_reset_n => dataid_vector_pipe[4][4].ACLR
ctl_reset_n => dataid_vector_pipe[4][5].ACLR
ctl_reset_n => dataid_vector_pipe[4][6].ACLR
ctl_reset_n => dataid_vector_pipe[4][7].ACLR
ctl_reset_n => dataid_vector_pipe[4][8].ACLR
ctl_reset_n => dataid_vector_pipe[4][9].ACLR
ctl_reset_n => dataid_vector_pipe[4][10].ACLR
ctl_reset_n => dataid_vector_pipe[4][11].ACLR
ctl_reset_n => dataid_vector_pipe[4][12].ACLR
ctl_reset_n => dataid_vector_pipe[4][13].ACLR
ctl_reset_n => dataid_vector_pipe[4][14].ACLR
ctl_reset_n => dataid_vector_pipe[4][15].ACLR
ctl_reset_n => dataid_vector_pipe[5][0].ACLR
ctl_reset_n => dataid_vector_pipe[5][1].ACLR
ctl_reset_n => dataid_vector_pipe[5][2].ACLR
ctl_reset_n => dataid_vector_pipe[5][3].ACLR
ctl_reset_n => dataid_vector_pipe[5][4].ACLR
ctl_reset_n => dataid_vector_pipe[5][5].ACLR
ctl_reset_n => dataid_vector_pipe[5][6].ACLR
ctl_reset_n => dataid_vector_pipe[5][7].ACLR
ctl_reset_n => dataid_vector_pipe[5][8].ACLR
ctl_reset_n => dataid_vector_pipe[5][9].ACLR
ctl_reset_n => dataid_vector_pipe[5][10].ACLR
ctl_reset_n => dataid_vector_pipe[5][11].ACLR
ctl_reset_n => dataid_vector_pipe[5][12].ACLR
ctl_reset_n => dataid_vector_pipe[5][13].ACLR
ctl_reset_n => dataid_vector_pipe[5][14].ACLR
ctl_reset_n => dataid_vector_pipe[5][15].ACLR
ctl_reset_n => dataid_vector_pipe[6][0].ACLR
ctl_reset_n => dataid_vector_pipe[6][1].ACLR
ctl_reset_n => dataid_vector_pipe[6][2].ACLR
ctl_reset_n => dataid_vector_pipe[6][3].ACLR
ctl_reset_n => dataid_vector_pipe[6][4].ACLR
ctl_reset_n => dataid_vector_pipe[6][5].ACLR
ctl_reset_n => dataid_vector_pipe[6][6].ACLR
ctl_reset_n => dataid_vector_pipe[6][7].ACLR
ctl_reset_n => dataid_vector_pipe[6][8].ACLR
ctl_reset_n => dataid_vector_pipe[6][9].ACLR
ctl_reset_n => dataid_vector_pipe[6][10].ACLR
ctl_reset_n => dataid_vector_pipe[6][11].ACLR
ctl_reset_n => dataid_vector_pipe[6][12].ACLR
ctl_reset_n => dataid_vector_pipe[6][13].ACLR
ctl_reset_n => dataid_vector_pipe[6][14].ACLR
ctl_reset_n => dataid_vector_pipe[6][15].ACLR
ctl_reset_n => dataid_vector_pipe[7][0].ACLR
ctl_reset_n => dataid_vector_pipe[7][1].ACLR
ctl_reset_n => dataid_vector_pipe[7][2].ACLR
ctl_reset_n => dataid_vector_pipe[7][3].ACLR
ctl_reset_n => dataid_vector_pipe[7][4].ACLR
ctl_reset_n => dataid_vector_pipe[7][5].ACLR
ctl_reset_n => dataid_vector_pipe[7][6].ACLR
ctl_reset_n => dataid_vector_pipe[7][7].ACLR
ctl_reset_n => dataid_vector_pipe[7][8].ACLR
ctl_reset_n => dataid_vector_pipe[7][9].ACLR
ctl_reset_n => dataid_vector_pipe[7][10].ACLR
ctl_reset_n => dataid_vector_pipe[7][11].ACLR
ctl_reset_n => dataid_vector_pipe[7][12].ACLR
ctl_reset_n => dataid_vector_pipe[7][13].ACLR
ctl_reset_n => dataid_vector_pipe[7][14].ACLR
ctl_reset_n => dataid_vector_pipe[7][15].ACLR
ctl_reset_n => dataid_vector_pipe[8][0].ACLR
ctl_reset_n => dataid_vector_pipe[8][1].ACLR
ctl_reset_n => dataid_vector_pipe[8][2].ACLR
ctl_reset_n => dataid_vector_pipe[8][3].ACLR
ctl_reset_n => dataid_vector_pipe[8][4].ACLR
ctl_reset_n => dataid_vector_pipe[8][5].ACLR
ctl_reset_n => dataid_vector_pipe[8][6].ACLR
ctl_reset_n => dataid_vector_pipe[8][7].ACLR
ctl_reset_n => dataid_vector_pipe[8][8].ACLR
ctl_reset_n => dataid_vector_pipe[8][9].ACLR
ctl_reset_n => dataid_vector_pipe[8][10].ACLR
ctl_reset_n => dataid_vector_pipe[8][11].ACLR
ctl_reset_n => dataid_vector_pipe[8][12].ACLR
ctl_reset_n => dataid_vector_pipe[8][13].ACLR
ctl_reset_n => dataid_vector_pipe[8][14].ACLR
ctl_reset_n => dataid_vector_pipe[8][15].ACLR
ctl_reset_n => dataid_vector_pipe[9][0].ACLR
ctl_reset_n => dataid_vector_pipe[9][1].ACLR
ctl_reset_n => dataid_vector_pipe[9][2].ACLR
ctl_reset_n => dataid_vector_pipe[9][3].ACLR
ctl_reset_n => dataid_vector_pipe[9][4].ACLR
ctl_reset_n => dataid_vector_pipe[9][5].ACLR
ctl_reset_n => dataid_vector_pipe[9][6].ACLR
ctl_reset_n => dataid_vector_pipe[9][7].ACLR
ctl_reset_n => dataid_vector_pipe[9][8].ACLR
ctl_reset_n => dataid_vector_pipe[9][9].ACLR
ctl_reset_n => dataid_vector_pipe[9][10].ACLR
ctl_reset_n => dataid_vector_pipe[9][11].ACLR
ctl_reset_n => dataid_vector_pipe[9][12].ACLR
ctl_reset_n => dataid_vector_pipe[9][13].ACLR
ctl_reset_n => dataid_vector_pipe[9][14].ACLR
ctl_reset_n => dataid_vector_pipe[9][15].ACLR
ctl_reset_n => dataid_vector_pipe[10][0].ACLR
ctl_reset_n => dataid_vector_pipe[10][1].ACLR
ctl_reset_n => dataid_vector_pipe[10][2].ACLR
ctl_reset_n => dataid_vector_pipe[10][3].ACLR
ctl_reset_n => dataid_vector_pipe[10][4].ACLR
ctl_reset_n => dataid_vector_pipe[10][5].ACLR
ctl_reset_n => dataid_vector_pipe[10][6].ACLR
ctl_reset_n => dataid_vector_pipe[10][7].ACLR
ctl_reset_n => dataid_vector_pipe[10][8].ACLR
ctl_reset_n => dataid_vector_pipe[10][9].ACLR
ctl_reset_n => dataid_vector_pipe[10][10].ACLR
ctl_reset_n => dataid_vector_pipe[10][11].ACLR
ctl_reset_n => dataid_vector_pipe[10][12].ACLR
ctl_reset_n => dataid_vector_pipe[10][13].ACLR
ctl_reset_n => dataid_vector_pipe[10][14].ACLR
ctl_reset_n => dataid_vector_pipe[10][15].ACLR
ctl_reset_n => dataid_vector_pipe[11][0].ACLR
ctl_reset_n => dataid_vector_pipe[11][1].ACLR
ctl_reset_n => dataid_vector_pipe[11][2].ACLR
ctl_reset_n => dataid_vector_pipe[11][3].ACLR
ctl_reset_n => dataid_vector_pipe[11][4].ACLR
ctl_reset_n => dataid_vector_pipe[11][5].ACLR
ctl_reset_n => dataid_vector_pipe[11][6].ACLR
ctl_reset_n => dataid_vector_pipe[11][7].ACLR
ctl_reset_n => dataid_vector_pipe[11][8].ACLR
ctl_reset_n => dataid_vector_pipe[11][9].ACLR
ctl_reset_n => dataid_vector_pipe[11][10].ACLR
ctl_reset_n => dataid_vector_pipe[11][11].ACLR
ctl_reset_n => dataid_vector_pipe[11][12].ACLR
ctl_reset_n => dataid_vector_pipe[11][13].ACLR
ctl_reset_n => dataid_vector_pipe[11][14].ACLR
ctl_reset_n => dataid_vector_pipe[11][15].ACLR
ctl_reset_n => dataid_vector_pipe[12][0].ACLR
ctl_reset_n => dataid_vector_pipe[12][1].ACLR
ctl_reset_n => dataid_vector_pipe[12][2].ACLR
ctl_reset_n => dataid_vector_pipe[12][3].ACLR
ctl_reset_n => dataid_vector_pipe[12][4].ACLR
ctl_reset_n => dataid_vector_pipe[12][5].ACLR
ctl_reset_n => dataid_vector_pipe[12][6].ACLR
ctl_reset_n => dataid_vector_pipe[12][7].ACLR
ctl_reset_n => dataid_vector_pipe[12][8].ACLR
ctl_reset_n => dataid_vector_pipe[12][9].ACLR
ctl_reset_n => dataid_vector_pipe[12][10].ACLR
ctl_reset_n => dataid_vector_pipe[12][11].ACLR
ctl_reset_n => dataid_vector_pipe[12][12].ACLR
ctl_reset_n => dataid_vector_pipe[12][13].ACLR
ctl_reset_n => dataid_vector_pipe[12][14].ACLR
ctl_reset_n => dataid_vector_pipe[12][15].ACLR
ctl_reset_n => dataid_vector_pipe[13][0].ACLR
ctl_reset_n => dataid_vector_pipe[13][1].ACLR
ctl_reset_n => dataid_vector_pipe[13][2].ACLR
ctl_reset_n => dataid_vector_pipe[13][3].ACLR
ctl_reset_n => dataid_vector_pipe[13][4].ACLR
ctl_reset_n => dataid_vector_pipe[13][5].ACLR
ctl_reset_n => dataid_vector_pipe[13][6].ACLR
ctl_reset_n => dataid_vector_pipe[13][7].ACLR
ctl_reset_n => dataid_vector_pipe[13][8].ACLR
ctl_reset_n => dataid_vector_pipe[13][9].ACLR
ctl_reset_n => dataid_vector_pipe[13][10].ACLR
ctl_reset_n => dataid_vector_pipe[13][11].ACLR
ctl_reset_n => dataid_vector_pipe[13][12].ACLR
ctl_reset_n => dataid_vector_pipe[13][13].ACLR
ctl_reset_n => dataid_vector_pipe[13][14].ACLR
ctl_reset_n => dataid_vector_pipe[13][15].ACLR
ctl_reset_n => dataid_vector_pipe[14][0].ACLR
ctl_reset_n => dataid_vector_pipe[14][1].ACLR
ctl_reset_n => dataid_vector_pipe[14][2].ACLR
ctl_reset_n => dataid_vector_pipe[14][3].ACLR
ctl_reset_n => dataid_vector_pipe[14][4].ACLR
ctl_reset_n => dataid_vector_pipe[14][5].ACLR
ctl_reset_n => dataid_vector_pipe[14][6].ACLR
ctl_reset_n => dataid_vector_pipe[14][7].ACLR
ctl_reset_n => dataid_vector_pipe[14][8].ACLR
ctl_reset_n => dataid_vector_pipe[14][9].ACLR
ctl_reset_n => dataid_vector_pipe[14][10].ACLR
ctl_reset_n => dataid_vector_pipe[14][11].ACLR
ctl_reset_n => dataid_vector_pipe[14][12].ACLR
ctl_reset_n => dataid_vector_pipe[14][13].ACLR
ctl_reset_n => dataid_vector_pipe[14][14].ACLR
ctl_reset_n => dataid_vector_pipe[14][15].ACLR
ctl_reset_n => dataid_vector_pipe[15][0].ACLR
ctl_reset_n => dataid_vector_pipe[15][1].ACLR
ctl_reset_n => dataid_vector_pipe[15][2].ACLR
ctl_reset_n => dataid_vector_pipe[15][3].ACLR
ctl_reset_n => dataid_vector_pipe[15][4].ACLR
ctl_reset_n => dataid_vector_pipe[15][5].ACLR
ctl_reset_n => dataid_vector_pipe[15][6].ACLR
ctl_reset_n => dataid_vector_pipe[15][7].ACLR
ctl_reset_n => dataid_vector_pipe[15][8].ACLR
ctl_reset_n => dataid_vector_pipe[15][9].ACLR
ctl_reset_n => dataid_vector_pipe[15][10].ACLR
ctl_reset_n => dataid_vector_pipe[15][11].ACLR
ctl_reset_n => dataid_vector_pipe[15][12].ACLR
ctl_reset_n => dataid_vector_pipe[15][13].ACLR
ctl_reset_n => dataid_vector_pipe[15][14].ACLR
ctl_reset_n => dataid_vector_pipe[15][15].ACLR
ctl_reset_n => dataid_vector_pipe[16][0].ACLR
ctl_reset_n => dataid_vector_pipe[16][1].ACLR
ctl_reset_n => dataid_vector_pipe[16][2].ACLR
ctl_reset_n => dataid_vector_pipe[16][3].ACLR
ctl_reset_n => dataid_vector_pipe[16][4].ACLR
ctl_reset_n => dataid_vector_pipe[16][5].ACLR
ctl_reset_n => dataid_vector_pipe[16][6].ACLR
ctl_reset_n => dataid_vector_pipe[16][7].ACLR
ctl_reset_n => dataid_vector_pipe[16][8].ACLR
ctl_reset_n => dataid_vector_pipe[16][9].ACLR
ctl_reset_n => dataid_vector_pipe[16][10].ACLR
ctl_reset_n => dataid_vector_pipe[16][11].ACLR
ctl_reset_n => dataid_vector_pipe[16][12].ACLR
ctl_reset_n => dataid_vector_pipe[16][13].ACLR
ctl_reset_n => dataid_vector_pipe[16][14].ACLR
ctl_reset_n => dataid_vector_pipe[16][15].ACLR
ctl_reset_n => dataid_vector_pipe[17][0].ACLR
ctl_reset_n => dataid_vector_pipe[17][1].ACLR
ctl_reset_n => dataid_vector_pipe[17][2].ACLR
ctl_reset_n => dataid_vector_pipe[17][3].ACLR
ctl_reset_n => dataid_vector_pipe[17][4].ACLR
ctl_reset_n => dataid_vector_pipe[17][5].ACLR
ctl_reset_n => dataid_vector_pipe[17][6].ACLR
ctl_reset_n => dataid_vector_pipe[17][7].ACLR
ctl_reset_n => dataid_vector_pipe[17][8].ACLR
ctl_reset_n => dataid_vector_pipe[17][9].ACLR
ctl_reset_n => dataid_vector_pipe[17][10].ACLR
ctl_reset_n => dataid_vector_pipe[17][11].ACLR
ctl_reset_n => dataid_vector_pipe[17][12].ACLR
ctl_reset_n => dataid_vector_pipe[17][13].ACLR
ctl_reset_n => dataid_vector_pipe[17][14].ACLR
ctl_reset_n => dataid_vector_pipe[17][15].ACLR
ctl_reset_n => dataid_vector_pipe[18][0].ACLR
ctl_reset_n => dataid_vector_pipe[18][1].ACLR
ctl_reset_n => dataid_vector_pipe[18][2].ACLR
ctl_reset_n => dataid_vector_pipe[18][3].ACLR
ctl_reset_n => dataid_vector_pipe[18][4].ACLR
ctl_reset_n => dataid_vector_pipe[18][5].ACLR
ctl_reset_n => dataid_vector_pipe[18][6].ACLR
ctl_reset_n => dataid_vector_pipe[18][7].ACLR
ctl_reset_n => dataid_vector_pipe[18][8].ACLR
ctl_reset_n => dataid_vector_pipe[18][9].ACLR
ctl_reset_n => dataid_vector_pipe[18][10].ACLR
ctl_reset_n => dataid_vector_pipe[18][11].ACLR
ctl_reset_n => dataid_vector_pipe[18][12].ACLR
ctl_reset_n => dataid_vector_pipe[18][13].ACLR
ctl_reset_n => dataid_vector_pipe[18][14].ACLR
ctl_reset_n => dataid_vector_pipe[18][15].ACLR
ctl_reset_n => dataid_vector_pipe[19][0].ACLR
ctl_reset_n => dataid_vector_pipe[19][1].ACLR
ctl_reset_n => dataid_vector_pipe[19][2].ACLR
ctl_reset_n => dataid_vector_pipe[19][3].ACLR
ctl_reset_n => dataid_vector_pipe[19][4].ACLR
ctl_reset_n => dataid_vector_pipe[19][5].ACLR
ctl_reset_n => dataid_vector_pipe[19][6].ACLR
ctl_reset_n => dataid_vector_pipe[19][7].ACLR
ctl_reset_n => dataid_vector_pipe[19][8].ACLR
ctl_reset_n => dataid_vector_pipe[19][9].ACLR
ctl_reset_n => dataid_vector_pipe[19][10].ACLR
ctl_reset_n => dataid_vector_pipe[19][11].ACLR
ctl_reset_n => dataid_vector_pipe[19][12].ACLR
ctl_reset_n => dataid_vector_pipe[19][13].ACLR
ctl_reset_n => dataid_vector_pipe[19][14].ACLR
ctl_reset_n => dataid_vector_pipe[19][15].ACLR
ctl_reset_n => dataid_vector_pipe[20][0].ACLR
ctl_reset_n => dataid_vector_pipe[20][1].ACLR
ctl_reset_n => dataid_vector_pipe[20][2].ACLR
ctl_reset_n => dataid_vector_pipe[20][3].ACLR
ctl_reset_n => dataid_vector_pipe[20][4].ACLR
ctl_reset_n => dataid_vector_pipe[20][5].ACLR
ctl_reset_n => dataid_vector_pipe[20][6].ACLR
ctl_reset_n => dataid_vector_pipe[20][7].ACLR
ctl_reset_n => dataid_vector_pipe[20][8].ACLR
ctl_reset_n => dataid_vector_pipe[20][9].ACLR
ctl_reset_n => dataid_vector_pipe[20][10].ACLR
ctl_reset_n => dataid_vector_pipe[20][11].ACLR
ctl_reset_n => dataid_vector_pipe[20][12].ACLR
ctl_reset_n => dataid_vector_pipe[20][13].ACLR
ctl_reset_n => dataid_vector_pipe[20][14].ACLR
ctl_reset_n => dataid_vector_pipe[20][15].ACLR
ctl_reset_n => dataid_vector_pipe[21][0].ACLR
ctl_reset_n => dataid_vector_pipe[21][1].ACLR
ctl_reset_n => dataid_vector_pipe[21][2].ACLR
ctl_reset_n => dataid_vector_pipe[21][3].ACLR
ctl_reset_n => dataid_vector_pipe[21][4].ACLR
ctl_reset_n => dataid_vector_pipe[21][5].ACLR
ctl_reset_n => dataid_vector_pipe[21][6].ACLR
ctl_reset_n => dataid_vector_pipe[21][7].ACLR
ctl_reset_n => dataid_vector_pipe[21][8].ACLR
ctl_reset_n => dataid_vector_pipe[21][9].ACLR
ctl_reset_n => dataid_vector_pipe[21][10].ACLR
ctl_reset_n => dataid_vector_pipe[21][11].ACLR
ctl_reset_n => dataid_vector_pipe[21][12].ACLR
ctl_reset_n => dataid_vector_pipe[21][13].ACLR
ctl_reset_n => dataid_vector_pipe[21][14].ACLR
ctl_reset_n => dataid_vector_pipe[21][15].ACLR
ctl_reset_n => dataid_vector_pipe[22][0].ACLR
ctl_reset_n => dataid_vector_pipe[22][1].ACLR
ctl_reset_n => dataid_vector_pipe[22][2].ACLR
ctl_reset_n => dataid_vector_pipe[22][3].ACLR
ctl_reset_n => dataid_vector_pipe[22][4].ACLR
ctl_reset_n => dataid_vector_pipe[22][5].ACLR
ctl_reset_n => dataid_vector_pipe[22][6].ACLR
ctl_reset_n => dataid_vector_pipe[22][7].ACLR
ctl_reset_n => dataid_vector_pipe[22][8].ACLR
ctl_reset_n => dataid_vector_pipe[22][9].ACLR
ctl_reset_n => dataid_vector_pipe[22][10].ACLR
ctl_reset_n => dataid_vector_pipe[22][11].ACLR
ctl_reset_n => dataid_vector_pipe[22][12].ACLR
ctl_reset_n => dataid_vector_pipe[22][13].ACLR
ctl_reset_n => dataid_vector_pipe[22][14].ACLR
ctl_reset_n => dataid_vector_pipe[22][15].ACLR
ctl_reset_n => dataid_vector_pipe[23][0].ACLR
ctl_reset_n => dataid_vector_pipe[23][1].ACLR
ctl_reset_n => dataid_vector_pipe[23][2].ACLR
ctl_reset_n => dataid_vector_pipe[23][3].ACLR
ctl_reset_n => dataid_vector_pipe[23][4].ACLR
ctl_reset_n => dataid_vector_pipe[23][5].ACLR
ctl_reset_n => dataid_vector_pipe[23][6].ACLR
ctl_reset_n => dataid_vector_pipe[23][7].ACLR
ctl_reset_n => dataid_vector_pipe[23][8].ACLR
ctl_reset_n => dataid_vector_pipe[23][9].ACLR
ctl_reset_n => dataid_vector_pipe[23][10].ACLR
ctl_reset_n => dataid_vector_pipe[23][11].ACLR
ctl_reset_n => dataid_vector_pipe[23][12].ACLR
ctl_reset_n => dataid_vector_pipe[23][13].ACLR
ctl_reset_n => dataid_vector_pipe[23][14].ACLR
ctl_reset_n => dataid_vector_pipe[23][15].ACLR
ctl_reset_n => dataid_vector_pipe[24][0].ACLR
ctl_reset_n => dataid_vector_pipe[24][1].ACLR
ctl_reset_n => dataid_vector_pipe[24][2].ACLR
ctl_reset_n => dataid_vector_pipe[24][3].ACLR
ctl_reset_n => dataid_vector_pipe[24][4].ACLR
ctl_reset_n => dataid_vector_pipe[24][5].ACLR
ctl_reset_n => dataid_vector_pipe[24][6].ACLR
ctl_reset_n => dataid_vector_pipe[24][7].ACLR
ctl_reset_n => dataid_vector_pipe[24][8].ACLR
ctl_reset_n => dataid_vector_pipe[24][9].ACLR
ctl_reset_n => dataid_vector_pipe[24][10].ACLR
ctl_reset_n => dataid_vector_pipe[24][11].ACLR
ctl_reset_n => dataid_vector_pipe[24][12].ACLR
ctl_reset_n => dataid_vector_pipe[24][13].ACLR
ctl_reset_n => dataid_vector_pipe[24][14].ACLR
ctl_reset_n => dataid_vector_pipe[24][15].ACLR
ctl_reset_n => dataid_vector_pipe[25][0].ACLR
ctl_reset_n => dataid_vector_pipe[25][1].ACLR
ctl_reset_n => dataid_vector_pipe[25][2].ACLR
ctl_reset_n => dataid_vector_pipe[25][3].ACLR
ctl_reset_n => dataid_vector_pipe[25][4].ACLR
ctl_reset_n => dataid_vector_pipe[25][5].ACLR
ctl_reset_n => dataid_vector_pipe[25][6].ACLR
ctl_reset_n => dataid_vector_pipe[25][7].ACLR
ctl_reset_n => dataid_vector_pipe[25][8].ACLR
ctl_reset_n => dataid_vector_pipe[25][9].ACLR
ctl_reset_n => dataid_vector_pipe[25][10].ACLR
ctl_reset_n => dataid_vector_pipe[25][11].ACLR
ctl_reset_n => dataid_vector_pipe[25][12].ACLR
ctl_reset_n => dataid_vector_pipe[25][13].ACLR
ctl_reset_n => dataid_vector_pipe[25][14].ACLR
ctl_reset_n => dataid_vector_pipe[25][15].ACLR
ctl_reset_n => dataid_vector_pipe[26][0].ACLR
ctl_reset_n => dataid_vector_pipe[26][1].ACLR
ctl_reset_n => dataid_vector_pipe[26][2].ACLR
ctl_reset_n => dataid_vector_pipe[26][3].ACLR
ctl_reset_n => dataid_vector_pipe[26][4].ACLR
ctl_reset_n => dataid_vector_pipe[26][5].ACLR
ctl_reset_n => dataid_vector_pipe[26][6].ACLR
ctl_reset_n => dataid_vector_pipe[26][7].ACLR
ctl_reset_n => dataid_vector_pipe[26][8].ACLR
ctl_reset_n => dataid_vector_pipe[26][9].ACLR
ctl_reset_n => dataid_vector_pipe[26][10].ACLR
ctl_reset_n => dataid_vector_pipe[26][11].ACLR
ctl_reset_n => dataid_vector_pipe[26][12].ACLR
ctl_reset_n => dataid_vector_pipe[26][13].ACLR
ctl_reset_n => dataid_vector_pipe[26][14].ACLR
ctl_reset_n => dataid_vector_pipe[26][15].ACLR
ctl_reset_n => dataid_vector_pipe[27][0].ACLR
ctl_reset_n => dataid_vector_pipe[27][1].ACLR
ctl_reset_n => dataid_vector_pipe[27][2].ACLR
ctl_reset_n => dataid_vector_pipe[27][3].ACLR
ctl_reset_n => dataid_vector_pipe[27][4].ACLR
ctl_reset_n => dataid_vector_pipe[27][5].ACLR
ctl_reset_n => dataid_vector_pipe[27][6].ACLR
ctl_reset_n => dataid_vector_pipe[27][7].ACLR
ctl_reset_n => dataid_vector_pipe[27][8].ACLR
ctl_reset_n => dataid_vector_pipe[27][9].ACLR
ctl_reset_n => dataid_vector_pipe[27][10].ACLR
ctl_reset_n => dataid_vector_pipe[27][11].ACLR
ctl_reset_n => dataid_vector_pipe[27][12].ACLR
ctl_reset_n => dataid_vector_pipe[27][13].ACLR
ctl_reset_n => dataid_vector_pipe[27][14].ACLR
ctl_reset_n => dataid_vector_pipe[27][15].ACLR
ctl_reset_n => dataid_vector_pipe[28][0].ACLR
ctl_reset_n => dataid_vector_pipe[28][1].ACLR
ctl_reset_n => dataid_vector_pipe[28][2].ACLR
ctl_reset_n => dataid_vector_pipe[28][3].ACLR
ctl_reset_n => dataid_vector_pipe[28][4].ACLR
ctl_reset_n => dataid_vector_pipe[28][5].ACLR
ctl_reset_n => dataid_vector_pipe[28][6].ACLR
ctl_reset_n => dataid_vector_pipe[28][7].ACLR
ctl_reset_n => dataid_vector_pipe[28][8].ACLR
ctl_reset_n => dataid_vector_pipe[28][9].ACLR
ctl_reset_n => dataid_vector_pipe[28][10].ACLR
ctl_reset_n => dataid_vector_pipe[28][11].ACLR
ctl_reset_n => dataid_vector_pipe[28][12].ACLR
ctl_reset_n => dataid_vector_pipe[28][13].ACLR
ctl_reset_n => dataid_vector_pipe[28][14].ACLR
ctl_reset_n => dataid_vector_pipe[28][15].ACLR
ctl_reset_n => dataid_vector_pipe[29][0].ACLR
ctl_reset_n => dataid_vector_pipe[29][1].ACLR
ctl_reset_n => dataid_vector_pipe[29][2].ACLR
ctl_reset_n => dataid_vector_pipe[29][3].ACLR
ctl_reset_n => dataid_vector_pipe[29][4].ACLR
ctl_reset_n => dataid_vector_pipe[29][5].ACLR
ctl_reset_n => dataid_vector_pipe[29][6].ACLR
ctl_reset_n => dataid_vector_pipe[29][7].ACLR
ctl_reset_n => dataid_vector_pipe[29][8].ACLR
ctl_reset_n => dataid_vector_pipe[29][9].ACLR
ctl_reset_n => dataid_vector_pipe[29][10].ACLR
ctl_reset_n => dataid_vector_pipe[29][11].ACLR
ctl_reset_n => dataid_vector_pipe[29][12].ACLR
ctl_reset_n => dataid_vector_pipe[29][13].ACLR
ctl_reset_n => dataid_vector_pipe[29][14].ACLR
ctl_reset_n => dataid_vector_pipe[29][15].ACLR
ctl_reset_n => dataid_vector_pipe[30][0].ACLR
ctl_reset_n => dataid_vector_pipe[30][1].ACLR
ctl_reset_n => dataid_vector_pipe[30][2].ACLR
ctl_reset_n => dataid_vector_pipe[30][3].ACLR
ctl_reset_n => dataid_vector_pipe[30][4].ACLR
ctl_reset_n => dataid_vector_pipe[30][5].ACLR
ctl_reset_n => dataid_vector_pipe[30][6].ACLR
ctl_reset_n => dataid_vector_pipe[30][7].ACLR
ctl_reset_n => dataid_vector_pipe[30][8].ACLR
ctl_reset_n => dataid_vector_pipe[30][9].ACLR
ctl_reset_n => dataid_vector_pipe[30][10].ACLR
ctl_reset_n => dataid_vector_pipe[30][11].ACLR
ctl_reset_n => dataid_vector_pipe[30][12].ACLR
ctl_reset_n => dataid_vector_pipe[30][13].ACLR
ctl_reset_n => dataid_vector_pipe[30][14].ACLR
ctl_reset_n => dataid_vector_pipe[30][15].ACLR
ctl_reset_n => dataid_vector_pipe[31][0].ACLR
ctl_reset_n => dataid_vector_pipe[31][1].ACLR
ctl_reset_n => dataid_vector_pipe[31][2].ACLR
ctl_reset_n => dataid_vector_pipe[31][3].ACLR
ctl_reset_n => dataid_vector_pipe[31][4].ACLR
ctl_reset_n => dataid_vector_pipe[31][5].ACLR
ctl_reset_n => dataid_vector_pipe[31][6].ACLR
ctl_reset_n => dataid_vector_pipe[31][7].ACLR
ctl_reset_n => dataid_vector_pipe[31][8].ACLR
ctl_reset_n => dataid_vector_pipe[31][9].ACLR
ctl_reset_n => dataid_vector_pipe[31][10].ACLR
ctl_reset_n => dataid_vector_pipe[31][11].ACLR
ctl_reset_n => dataid_vector_pipe[31][12].ACLR
ctl_reset_n => dataid_vector_pipe[31][13].ACLR
ctl_reset_n => dataid_vector_pipe[31][14].ACLR
ctl_reset_n => dataid_vector_pipe[31][15].ACLR
ctl_reset_n => dataid_vector_pipe[32][0].ACLR
ctl_reset_n => dataid_vector_pipe[32][1].ACLR
ctl_reset_n => dataid_vector_pipe[32][2].ACLR
ctl_reset_n => dataid_vector_pipe[32][3].ACLR
ctl_reset_n => dataid_vector_pipe[32][4].ACLR
ctl_reset_n => dataid_vector_pipe[32][5].ACLR
ctl_reset_n => dataid_vector_pipe[32][6].ACLR
ctl_reset_n => dataid_vector_pipe[32][7].ACLR
ctl_reset_n => dataid_vector_pipe[32][8].ACLR
ctl_reset_n => dataid_vector_pipe[32][9].ACLR
ctl_reset_n => dataid_vector_pipe[32][10].ACLR
ctl_reset_n => dataid_vector_pipe[32][11].ACLR
ctl_reset_n => dataid_vector_pipe[32][12].ACLR
ctl_reset_n => dataid_vector_pipe[32][13].ACLR
ctl_reset_n => dataid_vector_pipe[32][14].ACLR
ctl_reset_n => dataid_vector_pipe[32][15].ACLR
ctl_reset_n => dataid_vector_pipe[33][0].ACLR
ctl_reset_n => dataid_vector_pipe[33][1].ACLR
ctl_reset_n => dataid_vector_pipe[33][2].ACLR
ctl_reset_n => dataid_vector_pipe[33][3].ACLR
ctl_reset_n => dataid_vector_pipe[33][4].ACLR
ctl_reset_n => dataid_vector_pipe[33][5].ACLR
ctl_reset_n => dataid_vector_pipe[33][6].ACLR
ctl_reset_n => dataid_vector_pipe[33][7].ACLR
ctl_reset_n => dataid_vector_pipe[33][8].ACLR
ctl_reset_n => dataid_vector_pipe[33][9].ACLR
ctl_reset_n => dataid_vector_pipe[33][10].ACLR
ctl_reset_n => dataid_vector_pipe[33][11].ACLR
ctl_reset_n => dataid_vector_pipe[33][12].ACLR
ctl_reset_n => dataid_vector_pipe[33][13].ACLR
ctl_reset_n => dataid_vector_pipe[33][14].ACLR
ctl_reset_n => dataid_vector_pipe[33][15].ACLR
ctl_reset_n => dataid_vector_pipe[34][0].ACLR
ctl_reset_n => dataid_vector_pipe[34][1].ACLR
ctl_reset_n => dataid_vector_pipe[34][2].ACLR
ctl_reset_n => dataid_vector_pipe[34][3].ACLR
ctl_reset_n => dataid_vector_pipe[34][4].ACLR
ctl_reset_n => dataid_vector_pipe[34][5].ACLR
ctl_reset_n => dataid_vector_pipe[34][6].ACLR
ctl_reset_n => dataid_vector_pipe[34][7].ACLR
ctl_reset_n => dataid_vector_pipe[34][8].ACLR
ctl_reset_n => dataid_vector_pipe[34][9].ACLR
ctl_reset_n => dataid_vector_pipe[34][10].ACLR
ctl_reset_n => dataid_vector_pipe[34][11].ACLR
ctl_reset_n => dataid_vector_pipe[34][12].ACLR
ctl_reset_n => dataid_vector_pipe[34][13].ACLR
ctl_reset_n => dataid_vector_pipe[34][14].ACLR
ctl_reset_n => dataid_vector_pipe[34][15].ACLR
ctl_reset_n => dataid_vector_pipe[35][0].ACLR
ctl_reset_n => dataid_vector_pipe[35][1].ACLR
ctl_reset_n => dataid_vector_pipe[35][2].ACLR
ctl_reset_n => dataid_vector_pipe[35][3].ACLR
ctl_reset_n => dataid_vector_pipe[35][4].ACLR
ctl_reset_n => dataid_vector_pipe[35][5].ACLR
ctl_reset_n => dataid_vector_pipe[35][6].ACLR
ctl_reset_n => dataid_vector_pipe[35][7].ACLR
ctl_reset_n => dataid_vector_pipe[35][8].ACLR
ctl_reset_n => dataid_vector_pipe[35][9].ACLR
ctl_reset_n => dataid_vector_pipe[35][10].ACLR
ctl_reset_n => dataid_vector_pipe[35][11].ACLR
ctl_reset_n => dataid_vector_pipe[35][12].ACLR
ctl_reset_n => dataid_vector_pipe[35][13].ACLR
ctl_reset_n => dataid_vector_pipe[35][14].ACLR
ctl_reset_n => dataid_vector_pipe[35][15].ACLR
ctl_reset_n => dataid_vector_pipe[36][0].ACLR
ctl_reset_n => dataid_vector_pipe[36][1].ACLR
ctl_reset_n => dataid_vector_pipe[36][2].ACLR
ctl_reset_n => dataid_vector_pipe[36][3].ACLR
ctl_reset_n => dataid_vector_pipe[36][4].ACLR
ctl_reset_n => dataid_vector_pipe[36][5].ACLR
ctl_reset_n => dataid_vector_pipe[36][6].ACLR
ctl_reset_n => dataid_vector_pipe[36][7].ACLR
ctl_reset_n => dataid_vector_pipe[36][8].ACLR
ctl_reset_n => dataid_vector_pipe[36][9].ACLR
ctl_reset_n => dataid_vector_pipe[36][10].ACLR
ctl_reset_n => dataid_vector_pipe[36][11].ACLR
ctl_reset_n => dataid_vector_pipe[36][12].ACLR
ctl_reset_n => dataid_vector_pipe[36][13].ACLR
ctl_reset_n => dataid_vector_pipe[36][14].ACLR
ctl_reset_n => dataid_vector_pipe[36][15].ACLR
ctl_reset_n => dataid_vector_pipe[37][0].ACLR
ctl_reset_n => dataid_vector_pipe[37][1].ACLR
ctl_reset_n => dataid_vector_pipe[37][2].ACLR
ctl_reset_n => dataid_vector_pipe[37][3].ACLR
ctl_reset_n => dataid_vector_pipe[37][4].ACLR
ctl_reset_n => dataid_vector_pipe[37][5].ACLR
ctl_reset_n => dataid_vector_pipe[37][6].ACLR
ctl_reset_n => dataid_vector_pipe[37][7].ACLR
ctl_reset_n => dataid_vector_pipe[37][8].ACLR
ctl_reset_n => dataid_vector_pipe[37][9].ACLR
ctl_reset_n => dataid_vector_pipe[37][10].ACLR
ctl_reset_n => dataid_vector_pipe[37][11].ACLR
ctl_reset_n => dataid_vector_pipe[37][12].ACLR
ctl_reset_n => dataid_vector_pipe[37][13].ACLR
ctl_reset_n => dataid_vector_pipe[37][14].ACLR
ctl_reset_n => dataid_vector_pipe[37][15].ACLR
ctl_reset_n => dataid_vector_pipe[38][0].ACLR
ctl_reset_n => dataid_vector_pipe[38][1].ACLR
ctl_reset_n => dataid_vector_pipe[38][2].ACLR
ctl_reset_n => dataid_vector_pipe[38][3].ACLR
ctl_reset_n => dataid_vector_pipe[38][4].ACLR
ctl_reset_n => dataid_vector_pipe[38][5].ACLR
ctl_reset_n => dataid_vector_pipe[38][6].ACLR
ctl_reset_n => dataid_vector_pipe[38][7].ACLR
ctl_reset_n => dataid_vector_pipe[38][8].ACLR
ctl_reset_n => dataid_vector_pipe[38][9].ACLR
ctl_reset_n => dataid_vector_pipe[38][10].ACLR
ctl_reset_n => dataid_vector_pipe[38][11].ACLR
ctl_reset_n => dataid_vector_pipe[38][12].ACLR
ctl_reset_n => dataid_vector_pipe[38][13].ACLR
ctl_reset_n => dataid_vector_pipe[38][14].ACLR
ctl_reset_n => dataid_vector_pipe[38][15].ACLR
ctl_reset_n => dataid_vector_pipe[39][0].ACLR
ctl_reset_n => dataid_vector_pipe[39][1].ACLR
ctl_reset_n => dataid_vector_pipe[39][2].ACLR
ctl_reset_n => dataid_vector_pipe[39][3].ACLR
ctl_reset_n => dataid_vector_pipe[39][4].ACLR
ctl_reset_n => dataid_vector_pipe[39][5].ACLR
ctl_reset_n => dataid_vector_pipe[39][6].ACLR
ctl_reset_n => dataid_vector_pipe[39][7].ACLR
ctl_reset_n => dataid_vector_pipe[39][8].ACLR
ctl_reset_n => dataid_vector_pipe[39][9].ACLR
ctl_reset_n => dataid_vector_pipe[39][10].ACLR
ctl_reset_n => dataid_vector_pipe[39][11].ACLR
ctl_reset_n => dataid_vector_pipe[39][12].ACLR
ctl_reset_n => dataid_vector_pipe[39][13].ACLR
ctl_reset_n => dataid_vector_pipe[39][14].ACLR
ctl_reset_n => dataid_vector_pipe[39][15].ACLR
ctl_reset_n => dataid_vector_pipe[40][0].ACLR
ctl_reset_n => dataid_vector_pipe[40][1].ACLR
ctl_reset_n => dataid_vector_pipe[40][2].ACLR
ctl_reset_n => dataid_vector_pipe[40][3].ACLR
ctl_reset_n => dataid_vector_pipe[40][4].ACLR
ctl_reset_n => dataid_vector_pipe[40][5].ACLR
ctl_reset_n => dataid_vector_pipe[40][6].ACLR
ctl_reset_n => dataid_vector_pipe[40][7].ACLR
ctl_reset_n => dataid_vector_pipe[40][8].ACLR
ctl_reset_n => dataid_vector_pipe[40][9].ACLR
ctl_reset_n => dataid_vector_pipe[40][10].ACLR
ctl_reset_n => dataid_vector_pipe[40][11].ACLR
ctl_reset_n => dataid_vector_pipe[40][12].ACLR
ctl_reset_n => dataid_vector_pipe[40][13].ACLR
ctl_reset_n => dataid_vector_pipe[40][14].ACLR
ctl_reset_n => dataid_vector_pipe[40][15].ACLR
ctl_reset_n => dataid_vector_pipe[41][0].ACLR
ctl_reset_n => dataid_vector_pipe[41][1].ACLR
ctl_reset_n => dataid_vector_pipe[41][2].ACLR
ctl_reset_n => dataid_vector_pipe[41][3].ACLR
ctl_reset_n => dataid_vector_pipe[41][4].ACLR
ctl_reset_n => dataid_vector_pipe[41][5].ACLR
ctl_reset_n => dataid_vector_pipe[41][6].ACLR
ctl_reset_n => dataid_vector_pipe[41][7].ACLR
ctl_reset_n => dataid_vector_pipe[41][8].ACLR
ctl_reset_n => dataid_vector_pipe[41][9].ACLR
ctl_reset_n => dataid_vector_pipe[41][10].ACLR
ctl_reset_n => dataid_vector_pipe[41][11].ACLR
ctl_reset_n => dataid_vector_pipe[41][12].ACLR
ctl_reset_n => dataid_vector_pipe[41][13].ACLR
ctl_reset_n => dataid_vector_pipe[41][14].ACLR
ctl_reset_n => dataid_vector_pipe[41][15].ACLR
ctl_reset_n => dataid_vector_pipe[42][0].ACLR
ctl_reset_n => dataid_vector_pipe[42][1].ACLR
ctl_reset_n => dataid_vector_pipe[42][2].ACLR
ctl_reset_n => dataid_vector_pipe[42][3].ACLR
ctl_reset_n => dataid_vector_pipe[42][4].ACLR
ctl_reset_n => dataid_vector_pipe[42][5].ACLR
ctl_reset_n => dataid_vector_pipe[42][6].ACLR
ctl_reset_n => dataid_vector_pipe[42][7].ACLR
ctl_reset_n => dataid_vector_pipe[42][8].ACLR
ctl_reset_n => dataid_vector_pipe[42][9].ACLR
ctl_reset_n => dataid_vector_pipe[42][10].ACLR
ctl_reset_n => dataid_vector_pipe[42][11].ACLR
ctl_reset_n => dataid_vector_pipe[42][12].ACLR
ctl_reset_n => dataid_vector_pipe[42][13].ACLR
ctl_reset_n => dataid_vector_pipe[42][14].ACLR
ctl_reset_n => dataid_vector_pipe[42][15].ACLR
ctl_reset_n => dataid_vector_pipe[43][0].ACLR
ctl_reset_n => dataid_vector_pipe[43][1].ACLR
ctl_reset_n => dataid_vector_pipe[43][2].ACLR
ctl_reset_n => dataid_vector_pipe[43][3].ACLR
ctl_reset_n => dataid_vector_pipe[43][4].ACLR
ctl_reset_n => dataid_vector_pipe[43][5].ACLR
ctl_reset_n => dataid_vector_pipe[43][6].ACLR
ctl_reset_n => dataid_vector_pipe[43][7].ACLR
ctl_reset_n => dataid_vector_pipe[43][8].ACLR
ctl_reset_n => dataid_vector_pipe[43][9].ACLR
ctl_reset_n => dataid_vector_pipe[43][10].ACLR
ctl_reset_n => dataid_vector_pipe[43][11].ACLR
ctl_reset_n => dataid_vector_pipe[43][12].ACLR
ctl_reset_n => dataid_vector_pipe[43][13].ACLR
ctl_reset_n => dataid_vector_pipe[43][14].ACLR
ctl_reset_n => dataid_vector_pipe[43][15].ACLR
ctl_reset_n => dataid_vector_pipe[44][0].ACLR
ctl_reset_n => dataid_vector_pipe[44][1].ACLR
ctl_reset_n => dataid_vector_pipe[44][2].ACLR
ctl_reset_n => dataid_vector_pipe[44][3].ACLR
ctl_reset_n => dataid_vector_pipe[44][4].ACLR
ctl_reset_n => dataid_vector_pipe[44][5].ACLR
ctl_reset_n => dataid_vector_pipe[44][6].ACLR
ctl_reset_n => dataid_vector_pipe[44][7].ACLR
ctl_reset_n => dataid_vector_pipe[44][8].ACLR
ctl_reset_n => dataid_vector_pipe[44][9].ACLR
ctl_reset_n => dataid_vector_pipe[44][10].ACLR
ctl_reset_n => dataid_vector_pipe[44][11].ACLR
ctl_reset_n => dataid_vector_pipe[44][12].ACLR
ctl_reset_n => dataid_vector_pipe[44][13].ACLR
ctl_reset_n => dataid_vector_pipe[44][14].ACLR
ctl_reset_n => dataid_vector_pipe[44][15].ACLR
ctl_reset_n => dataid_vector_pipe[45][0].ACLR
ctl_reset_n => dataid_vector_pipe[45][1].ACLR
ctl_reset_n => dataid_vector_pipe[45][2].ACLR
ctl_reset_n => dataid_vector_pipe[45][3].ACLR
ctl_reset_n => dataid_vector_pipe[45][4].ACLR
ctl_reset_n => dataid_vector_pipe[45][5].ACLR
ctl_reset_n => dataid_vector_pipe[45][6].ACLR
ctl_reset_n => dataid_vector_pipe[45][7].ACLR
ctl_reset_n => dataid_vector_pipe[45][8].ACLR
ctl_reset_n => dataid_vector_pipe[45][9].ACLR
ctl_reset_n => dataid_vector_pipe[45][10].ACLR
ctl_reset_n => dataid_vector_pipe[45][11].ACLR
ctl_reset_n => dataid_vector_pipe[45][12].ACLR
ctl_reset_n => dataid_vector_pipe[45][13].ACLR
ctl_reset_n => dataid_vector_pipe[45][14].ACLR
ctl_reset_n => dataid_vector_pipe[45][15].ACLR
ctl_reset_n => dataid_vector_pipe[46][0].ACLR
ctl_reset_n => dataid_vector_pipe[46][1].ACLR
ctl_reset_n => dataid_vector_pipe[46][2].ACLR
ctl_reset_n => dataid_vector_pipe[46][3].ACLR
ctl_reset_n => dataid_vector_pipe[46][4].ACLR
ctl_reset_n => dataid_vector_pipe[46][5].ACLR
ctl_reset_n => dataid_vector_pipe[46][6].ACLR
ctl_reset_n => dataid_vector_pipe[46][7].ACLR
ctl_reset_n => dataid_vector_pipe[46][8].ACLR
ctl_reset_n => dataid_vector_pipe[46][9].ACLR
ctl_reset_n => dataid_vector_pipe[46][10].ACLR
ctl_reset_n => dataid_vector_pipe[46][11].ACLR
ctl_reset_n => dataid_vector_pipe[46][12].ACLR
ctl_reset_n => dataid_vector_pipe[46][13].ACLR
ctl_reset_n => dataid_vector_pipe[46][14].ACLR
ctl_reset_n => dataid_vector_pipe[46][15].ACLR
ctl_reset_n => dataid_vector_pipe[47][0].ACLR
ctl_reset_n => dataid_vector_pipe[47][1].ACLR
ctl_reset_n => dataid_vector_pipe[47][2].ACLR
ctl_reset_n => dataid_vector_pipe[47][3].ACLR
ctl_reset_n => dataid_vector_pipe[47][4].ACLR
ctl_reset_n => dataid_vector_pipe[47][5].ACLR
ctl_reset_n => dataid_vector_pipe[47][6].ACLR
ctl_reset_n => dataid_vector_pipe[47][7].ACLR
ctl_reset_n => dataid_vector_pipe[47][8].ACLR
ctl_reset_n => dataid_vector_pipe[47][9].ACLR
ctl_reset_n => dataid_vector_pipe[47][10].ACLR
ctl_reset_n => dataid_vector_pipe[47][11].ACLR
ctl_reset_n => dataid_vector_pipe[47][12].ACLR
ctl_reset_n => dataid_vector_pipe[47][13].ACLR
ctl_reset_n => dataid_vector_pipe[47][14].ACLR
ctl_reset_n => dataid_vector_pipe[47][15].ACLR
ctl_reset_n => dataid_vector_pipe[48][0].ACLR
ctl_reset_n => dataid_vector_pipe[48][1].ACLR
ctl_reset_n => dataid_vector_pipe[48][2].ACLR
ctl_reset_n => dataid_vector_pipe[48][3].ACLR
ctl_reset_n => dataid_vector_pipe[48][4].ACLR
ctl_reset_n => dataid_vector_pipe[48][5].ACLR
ctl_reset_n => dataid_vector_pipe[48][6].ACLR
ctl_reset_n => dataid_vector_pipe[48][7].ACLR
ctl_reset_n => dataid_vector_pipe[48][8].ACLR
ctl_reset_n => dataid_vector_pipe[48][9].ACLR
ctl_reset_n => dataid_vector_pipe[48][10].ACLR
ctl_reset_n => dataid_vector_pipe[48][11].ACLR
ctl_reset_n => dataid_vector_pipe[48][12].ACLR
ctl_reset_n => dataid_vector_pipe[48][13].ACLR
ctl_reset_n => dataid_vector_pipe[48][14].ACLR
ctl_reset_n => dataid_vector_pipe[48][15].ACLR
ctl_reset_n => dataid_vector_pipe[49][0].ACLR
ctl_reset_n => dataid_vector_pipe[49][1].ACLR
ctl_reset_n => dataid_vector_pipe[49][2].ACLR
ctl_reset_n => dataid_vector_pipe[49][3].ACLR
ctl_reset_n => dataid_vector_pipe[49][4].ACLR
ctl_reset_n => dataid_vector_pipe[49][5].ACLR
ctl_reset_n => dataid_vector_pipe[49][6].ACLR
ctl_reset_n => dataid_vector_pipe[49][7].ACLR
ctl_reset_n => dataid_vector_pipe[49][8].ACLR
ctl_reset_n => dataid_vector_pipe[49][9].ACLR
ctl_reset_n => dataid_vector_pipe[49][10].ACLR
ctl_reset_n => dataid_vector_pipe[49][11].ACLR
ctl_reset_n => dataid_vector_pipe[49][12].ACLR
ctl_reset_n => dataid_vector_pipe[49][13].ACLR
ctl_reset_n => dataid_vector_pipe[49][14].ACLR
ctl_reset_n => dataid_vector_pipe[49][15].ACLR
ctl_reset_n => dataid_vector_pipe[50][0].ACLR
ctl_reset_n => dataid_vector_pipe[50][1].ACLR
ctl_reset_n => dataid_vector_pipe[50][2].ACLR
ctl_reset_n => dataid_vector_pipe[50][3].ACLR
ctl_reset_n => dataid_vector_pipe[50][4].ACLR
ctl_reset_n => dataid_vector_pipe[50][5].ACLR
ctl_reset_n => dataid_vector_pipe[50][6].ACLR
ctl_reset_n => dataid_vector_pipe[50][7].ACLR
ctl_reset_n => dataid_vector_pipe[50][8].ACLR
ctl_reset_n => dataid_vector_pipe[50][9].ACLR
ctl_reset_n => dataid_vector_pipe[50][10].ACLR
ctl_reset_n => dataid_vector_pipe[50][11].ACLR
ctl_reset_n => dataid_vector_pipe[50][12].ACLR
ctl_reset_n => dataid_vector_pipe[50][13].ACLR
ctl_reset_n => dataid_vector_pipe[50][14].ACLR
ctl_reset_n => dataid_vector_pipe[50][15].ACLR
ctl_reset_n => dataid_vector_pipe[51][0].ACLR
ctl_reset_n => dataid_vector_pipe[51][1].ACLR
ctl_reset_n => dataid_vector_pipe[51][2].ACLR
ctl_reset_n => dataid_vector_pipe[51][3].ACLR
ctl_reset_n => dataid_vector_pipe[51][4].ACLR
ctl_reset_n => dataid_vector_pipe[51][5].ACLR
ctl_reset_n => dataid_vector_pipe[51][6].ACLR
ctl_reset_n => dataid_vector_pipe[51][7].ACLR
ctl_reset_n => dataid_vector_pipe[51][8].ACLR
ctl_reset_n => dataid_vector_pipe[51][9].ACLR
ctl_reset_n => dataid_vector_pipe[51][10].ACLR
ctl_reset_n => dataid_vector_pipe[51][11].ACLR
ctl_reset_n => dataid_vector_pipe[51][12].ACLR
ctl_reset_n => dataid_vector_pipe[51][13].ACLR
ctl_reset_n => dataid_vector_pipe[51][14].ACLR
ctl_reset_n => dataid_vector_pipe[51][15].ACLR
ctl_reset_n => dataid_vector_pipe[52][0].ACLR
ctl_reset_n => dataid_vector_pipe[52][1].ACLR
ctl_reset_n => dataid_vector_pipe[52][2].ACLR
ctl_reset_n => dataid_vector_pipe[52][3].ACLR
ctl_reset_n => dataid_vector_pipe[52][4].ACLR
ctl_reset_n => dataid_vector_pipe[52][5].ACLR
ctl_reset_n => dataid_vector_pipe[52][6].ACLR
ctl_reset_n => dataid_vector_pipe[52][7].ACLR
ctl_reset_n => dataid_vector_pipe[52][8].ACLR
ctl_reset_n => dataid_vector_pipe[52][9].ACLR
ctl_reset_n => dataid_vector_pipe[52][10].ACLR
ctl_reset_n => dataid_vector_pipe[52][11].ACLR
ctl_reset_n => dataid_vector_pipe[52][12].ACLR
ctl_reset_n => dataid_vector_pipe[52][13].ACLR
ctl_reset_n => dataid_vector_pipe[52][14].ACLR
ctl_reset_n => dataid_vector_pipe[52][15].ACLR
ctl_reset_n => dataid_vector_pipe[53][0].ACLR
ctl_reset_n => dataid_vector_pipe[53][1].ACLR
ctl_reset_n => dataid_vector_pipe[53][2].ACLR
ctl_reset_n => dataid_vector_pipe[53][3].ACLR
ctl_reset_n => dataid_vector_pipe[53][4].ACLR
ctl_reset_n => dataid_vector_pipe[53][5].ACLR
ctl_reset_n => dataid_vector_pipe[53][6].ACLR
ctl_reset_n => dataid_vector_pipe[53][7].ACLR
ctl_reset_n => dataid_vector_pipe[53][8].ACLR
ctl_reset_n => dataid_vector_pipe[53][9].ACLR
ctl_reset_n => dataid_vector_pipe[53][10].ACLR
ctl_reset_n => dataid_vector_pipe[53][11].ACLR
ctl_reset_n => dataid_vector_pipe[53][12].ACLR
ctl_reset_n => dataid_vector_pipe[53][13].ACLR
ctl_reset_n => dataid_vector_pipe[53][14].ACLR
ctl_reset_n => dataid_vector_pipe[53][15].ACLR
ctl_reset_n => dataid_vector_pipe[54][0].ACLR
ctl_reset_n => dataid_vector_pipe[54][1].ACLR
ctl_reset_n => dataid_vector_pipe[54][2].ACLR
ctl_reset_n => dataid_vector_pipe[54][3].ACLR
ctl_reset_n => dataid_vector_pipe[54][4].ACLR
ctl_reset_n => dataid_vector_pipe[54][5].ACLR
ctl_reset_n => dataid_vector_pipe[54][6].ACLR
ctl_reset_n => dataid_vector_pipe[54][7].ACLR
ctl_reset_n => dataid_vector_pipe[54][8].ACLR
ctl_reset_n => dataid_vector_pipe[54][9].ACLR
ctl_reset_n => dataid_vector_pipe[54][10].ACLR
ctl_reset_n => dataid_vector_pipe[54][11].ACLR
ctl_reset_n => dataid_vector_pipe[54][12].ACLR
ctl_reset_n => dataid_vector_pipe[54][13].ACLR
ctl_reset_n => dataid_vector_pipe[54][14].ACLR
ctl_reset_n => dataid_vector_pipe[54][15].ACLR
ctl_reset_n => dataid_vector_pipe[55][0].ACLR
ctl_reset_n => dataid_vector_pipe[55][1].ACLR
ctl_reset_n => dataid_vector_pipe[55][2].ACLR
ctl_reset_n => dataid_vector_pipe[55][3].ACLR
ctl_reset_n => dataid_vector_pipe[55][4].ACLR
ctl_reset_n => dataid_vector_pipe[55][5].ACLR
ctl_reset_n => dataid_vector_pipe[55][6].ACLR
ctl_reset_n => dataid_vector_pipe[55][7].ACLR
ctl_reset_n => dataid_vector_pipe[55][8].ACLR
ctl_reset_n => dataid_vector_pipe[55][9].ACLR
ctl_reset_n => dataid_vector_pipe[55][10].ACLR
ctl_reset_n => dataid_vector_pipe[55][11].ACLR
ctl_reset_n => dataid_vector_pipe[55][12].ACLR
ctl_reset_n => dataid_vector_pipe[55][13].ACLR
ctl_reset_n => dataid_vector_pipe[55][14].ACLR
ctl_reset_n => dataid_vector_pipe[55][15].ACLR
ctl_reset_n => dataid_vector_pipe[56][0].ACLR
ctl_reset_n => dataid_vector_pipe[56][1].ACLR
ctl_reset_n => dataid_vector_pipe[56][2].ACLR
ctl_reset_n => dataid_vector_pipe[56][3].ACLR
ctl_reset_n => dataid_vector_pipe[56][4].ACLR
ctl_reset_n => dataid_vector_pipe[56][5].ACLR
ctl_reset_n => dataid_vector_pipe[56][6].ACLR
ctl_reset_n => dataid_vector_pipe[56][7].ACLR
ctl_reset_n => dataid_vector_pipe[56][8].ACLR
ctl_reset_n => dataid_vector_pipe[56][9].ACLR
ctl_reset_n => dataid_vector_pipe[56][10].ACLR
ctl_reset_n => dataid_vector_pipe[56][11].ACLR
ctl_reset_n => dataid_vector_pipe[56][12].ACLR
ctl_reset_n => dataid_vector_pipe[56][13].ACLR
ctl_reset_n => dataid_vector_pipe[56][14].ACLR
ctl_reset_n => dataid_vector_pipe[56][15].ACLR
ctl_reset_n => dataid_vector_pipe[57][0].ACLR
ctl_reset_n => dataid_vector_pipe[57][1].ACLR
ctl_reset_n => dataid_vector_pipe[57][2].ACLR
ctl_reset_n => dataid_vector_pipe[57][3].ACLR
ctl_reset_n => dataid_vector_pipe[57][4].ACLR
ctl_reset_n => dataid_vector_pipe[57][5].ACLR
ctl_reset_n => dataid_vector_pipe[57][6].ACLR
ctl_reset_n => dataid_vector_pipe[57][7].ACLR
ctl_reset_n => dataid_vector_pipe[57][8].ACLR
ctl_reset_n => dataid_vector_pipe[57][9].ACLR
ctl_reset_n => dataid_vector_pipe[57][10].ACLR
ctl_reset_n => dataid_vector_pipe[57][11].ACLR
ctl_reset_n => dataid_vector_pipe[57][12].ACLR
ctl_reset_n => dataid_vector_pipe[57][13].ACLR
ctl_reset_n => dataid_vector_pipe[57][14].ACLR
ctl_reset_n => dataid_vector_pipe[57][15].ACLR
ctl_reset_n => dataid_vector_pipe[58][0].ACLR
ctl_reset_n => dataid_vector_pipe[58][1].ACLR
ctl_reset_n => dataid_vector_pipe[58][2].ACLR
ctl_reset_n => dataid_vector_pipe[58][3].ACLR
ctl_reset_n => dataid_vector_pipe[58][4].ACLR
ctl_reset_n => dataid_vector_pipe[58][5].ACLR
ctl_reset_n => dataid_vector_pipe[58][6].ACLR
ctl_reset_n => dataid_vector_pipe[58][7].ACLR
ctl_reset_n => dataid_vector_pipe[58][8].ACLR
ctl_reset_n => dataid_vector_pipe[58][9].ACLR
ctl_reset_n => dataid_vector_pipe[58][10].ACLR
ctl_reset_n => dataid_vector_pipe[58][11].ACLR
ctl_reset_n => dataid_vector_pipe[58][12].ACLR
ctl_reset_n => dataid_vector_pipe[58][13].ACLR
ctl_reset_n => dataid_vector_pipe[58][14].ACLR
ctl_reset_n => dataid_vector_pipe[58][15].ACLR
ctl_reset_n => dataid_vector_pipe[59][0].ACLR
ctl_reset_n => dataid_vector_pipe[59][1].ACLR
ctl_reset_n => dataid_vector_pipe[59][2].ACLR
ctl_reset_n => dataid_vector_pipe[59][3].ACLR
ctl_reset_n => dataid_vector_pipe[59][4].ACLR
ctl_reset_n => dataid_vector_pipe[59][5].ACLR
ctl_reset_n => dataid_vector_pipe[59][6].ACLR
ctl_reset_n => dataid_vector_pipe[59][7].ACLR
ctl_reset_n => dataid_vector_pipe[59][8].ACLR
ctl_reset_n => dataid_vector_pipe[59][9].ACLR
ctl_reset_n => dataid_vector_pipe[59][10].ACLR
ctl_reset_n => dataid_vector_pipe[59][11].ACLR
ctl_reset_n => dataid_vector_pipe[59][12].ACLR
ctl_reset_n => dataid_vector_pipe[59][13].ACLR
ctl_reset_n => dataid_vector_pipe[59][14].ACLR
ctl_reset_n => dataid_vector_pipe[59][15].ACLR
ctl_reset_n => dataid_vector_pipe[60][0].ACLR
ctl_reset_n => dataid_vector_pipe[60][1].ACLR
ctl_reset_n => dataid_vector_pipe[60][2].ACLR
ctl_reset_n => dataid_vector_pipe[60][3].ACLR
ctl_reset_n => dataid_vector_pipe[60][4].ACLR
ctl_reset_n => dataid_vector_pipe[60][5].ACLR
ctl_reset_n => dataid_vector_pipe[60][6].ACLR
ctl_reset_n => dataid_vector_pipe[60][7].ACLR
ctl_reset_n => dataid_vector_pipe[60][8].ACLR
ctl_reset_n => dataid_vector_pipe[60][9].ACLR
ctl_reset_n => dataid_vector_pipe[60][10].ACLR
ctl_reset_n => dataid_vector_pipe[60][11].ACLR
ctl_reset_n => dataid_vector_pipe[60][12].ACLR
ctl_reset_n => dataid_vector_pipe[60][13].ACLR
ctl_reset_n => dataid_vector_pipe[60][14].ACLR
ctl_reset_n => dataid_vector_pipe[60][15].ACLR
ctl_reset_n => dataid_vector_pipe[61][0].ACLR
ctl_reset_n => dataid_vector_pipe[61][1].ACLR
ctl_reset_n => dataid_vector_pipe[61][2].ACLR
ctl_reset_n => dataid_vector_pipe[61][3].ACLR
ctl_reset_n => dataid_vector_pipe[61][4].ACLR
ctl_reset_n => dataid_vector_pipe[61][5].ACLR
ctl_reset_n => dataid_vector_pipe[61][6].ACLR
ctl_reset_n => dataid_vector_pipe[61][7].ACLR
ctl_reset_n => dataid_vector_pipe[61][8].ACLR
ctl_reset_n => dataid_vector_pipe[61][9].ACLR
ctl_reset_n => dataid_vector_pipe[61][10].ACLR
ctl_reset_n => dataid_vector_pipe[61][11].ACLR
ctl_reset_n => dataid_vector_pipe[61][12].ACLR
ctl_reset_n => dataid_vector_pipe[61][13].ACLR
ctl_reset_n => dataid_vector_pipe[61][14].ACLR
ctl_reset_n => dataid_vector_pipe[61][15].ACLR
ctl_reset_n => dataid_vector_pipe[62][0].ACLR
ctl_reset_n => dataid_vector_pipe[62][1].ACLR
ctl_reset_n => dataid_vector_pipe[62][2].ACLR
ctl_reset_n => dataid_vector_pipe[62][3].ACLR
ctl_reset_n => dataid_vector_pipe[62][4].ACLR
ctl_reset_n => dataid_vector_pipe[62][5].ACLR
ctl_reset_n => dataid_vector_pipe[62][6].ACLR
ctl_reset_n => dataid_vector_pipe[62][7].ACLR
ctl_reset_n => dataid_vector_pipe[62][8].ACLR
ctl_reset_n => dataid_vector_pipe[62][9].ACLR
ctl_reset_n => dataid_vector_pipe[62][10].ACLR
ctl_reset_n => dataid_vector_pipe[62][11].ACLR
ctl_reset_n => dataid_vector_pipe[62][12].ACLR
ctl_reset_n => dataid_vector_pipe[62][13].ACLR
ctl_reset_n => dataid_vector_pipe[62][14].ACLR
ctl_reset_n => dataid_vector_pipe[62][15].ACLR
ctl_reset_n => dataid_vector_pipe[63][0].ACLR
ctl_reset_n => dataid_vector_pipe[63][1].ACLR
ctl_reset_n => dataid_vector_pipe[63][2].ACLR
ctl_reset_n => dataid_vector_pipe[63][3].ACLR
ctl_reset_n => dataid_vector_pipe[63][4].ACLR
ctl_reset_n => dataid_vector_pipe[63][5].ACLR
ctl_reset_n => dataid_vector_pipe[63][6].ACLR
ctl_reset_n => dataid_vector_pipe[63][7].ACLR
ctl_reset_n => dataid_vector_pipe[63][8].ACLR
ctl_reset_n => dataid_vector_pipe[63][9].ACLR
ctl_reset_n => dataid_vector_pipe[63][10].ACLR
ctl_reset_n => dataid_vector_pipe[63][11].ACLR
ctl_reset_n => dataid_vector_pipe[63][12].ACLR
ctl_reset_n => dataid_vector_pipe[63][13].ACLR
ctl_reset_n => dataid_vector_pipe[63][14].ACLR
ctl_reset_n => dataid_vector_pipe[63][15].ACLR
ctl_reset_n => dataid_pipe[0][0].ACLR
ctl_reset_n => dataid_pipe[0][1].ACLR
ctl_reset_n => dataid_pipe[0][2].ACLR
ctl_reset_n => dataid_pipe[0][3].ACLR
ctl_reset_n => dataid_pipe[1][0].ACLR
ctl_reset_n => dataid_pipe[1][1].ACLR
ctl_reset_n => dataid_pipe[1][2].ACLR
ctl_reset_n => dataid_pipe[1][3].ACLR
ctl_reset_n => dataid_pipe[2][0].ACLR
ctl_reset_n => dataid_pipe[2][1].ACLR
ctl_reset_n => dataid_pipe[2][2].ACLR
ctl_reset_n => dataid_pipe[2][3].ACLR
ctl_reset_n => dataid_pipe[3][0].ACLR
ctl_reset_n => dataid_pipe[3][1].ACLR
ctl_reset_n => dataid_pipe[3][2].ACLR
ctl_reset_n => dataid_pipe[3][3].ACLR
ctl_reset_n => dataid_pipe[4][0].ACLR
ctl_reset_n => dataid_pipe[4][1].ACLR
ctl_reset_n => dataid_pipe[4][2].ACLR
ctl_reset_n => dataid_pipe[4][3].ACLR
ctl_reset_n => dataid_pipe[5][0].ACLR
ctl_reset_n => dataid_pipe[5][1].ACLR
ctl_reset_n => dataid_pipe[5][2].ACLR
ctl_reset_n => dataid_pipe[5][3].ACLR
ctl_reset_n => dataid_pipe[6][0].ACLR
ctl_reset_n => dataid_pipe[6][1].ACLR
ctl_reset_n => dataid_pipe[6][2].ACLR
ctl_reset_n => dataid_pipe[6][3].ACLR
ctl_reset_n => dataid_pipe[7][0].ACLR
ctl_reset_n => dataid_pipe[7][1].ACLR
ctl_reset_n => dataid_pipe[7][2].ACLR
ctl_reset_n => dataid_pipe[7][3].ACLR
ctl_reset_n => dataid_pipe[8][0].ACLR
ctl_reset_n => dataid_pipe[8][1].ACLR
ctl_reset_n => dataid_pipe[8][2].ACLR
ctl_reset_n => dataid_pipe[8][3].ACLR
ctl_reset_n => dataid_pipe[9][0].ACLR
ctl_reset_n => dataid_pipe[9][1].ACLR
ctl_reset_n => dataid_pipe[9][2].ACLR
ctl_reset_n => dataid_pipe[9][3].ACLR
ctl_reset_n => dataid_pipe[10][0].ACLR
ctl_reset_n => dataid_pipe[10][1].ACLR
ctl_reset_n => dataid_pipe[10][2].ACLR
ctl_reset_n => dataid_pipe[10][3].ACLR
ctl_reset_n => dataid_pipe[11][0].ACLR
ctl_reset_n => dataid_pipe[11][1].ACLR
ctl_reset_n => dataid_pipe[11][2].ACLR
ctl_reset_n => dataid_pipe[11][3].ACLR
ctl_reset_n => dataid_pipe[12][0].ACLR
ctl_reset_n => dataid_pipe[12][1].ACLR
ctl_reset_n => dataid_pipe[12][2].ACLR
ctl_reset_n => dataid_pipe[12][3].ACLR
ctl_reset_n => dataid_pipe[13][0].ACLR
ctl_reset_n => dataid_pipe[13][1].ACLR
ctl_reset_n => dataid_pipe[13][2].ACLR
ctl_reset_n => dataid_pipe[13][3].ACLR
ctl_reset_n => dataid_pipe[14][0].ACLR
ctl_reset_n => dataid_pipe[14][1].ACLR
ctl_reset_n => dataid_pipe[14][2].ACLR
ctl_reset_n => dataid_pipe[14][3].ACLR
ctl_reset_n => dataid_pipe[15][0].ACLR
ctl_reset_n => dataid_pipe[15][1].ACLR
ctl_reset_n => dataid_pipe[15][2].ACLR
ctl_reset_n => dataid_pipe[15][3].ACLR
ctl_reset_n => dataid_pipe[16][0].ACLR
ctl_reset_n => dataid_pipe[16][1].ACLR
ctl_reset_n => dataid_pipe[16][2].ACLR
ctl_reset_n => dataid_pipe[16][3].ACLR
ctl_reset_n => dataid_pipe[17][0].ACLR
ctl_reset_n => dataid_pipe[17][1].ACLR
ctl_reset_n => dataid_pipe[17][2].ACLR
ctl_reset_n => dataid_pipe[17][3].ACLR
ctl_reset_n => dataid_pipe[18][0].ACLR
ctl_reset_n => dataid_pipe[18][1].ACLR
ctl_reset_n => dataid_pipe[18][2].ACLR
ctl_reset_n => dataid_pipe[18][3].ACLR
ctl_reset_n => dataid_pipe[19][0].ACLR
ctl_reset_n => dataid_pipe[19][1].ACLR
ctl_reset_n => dataid_pipe[19][2].ACLR
ctl_reset_n => dataid_pipe[19][3].ACLR
ctl_reset_n => dataid_pipe[20][0].ACLR
ctl_reset_n => dataid_pipe[20][1].ACLR
ctl_reset_n => dataid_pipe[20][2].ACLR
ctl_reset_n => dataid_pipe[20][3].ACLR
ctl_reset_n => dataid_pipe[21][0].ACLR
ctl_reset_n => dataid_pipe[21][1].ACLR
ctl_reset_n => dataid_pipe[21][2].ACLR
ctl_reset_n => dataid_pipe[21][3].ACLR
ctl_reset_n => dataid_pipe[22][0].ACLR
ctl_reset_n => dataid_pipe[22][1].ACLR
ctl_reset_n => dataid_pipe[22][2].ACLR
ctl_reset_n => dataid_pipe[22][3].ACLR
ctl_reset_n => dataid_pipe[23][0].ACLR
ctl_reset_n => dataid_pipe[23][1].ACLR
ctl_reset_n => dataid_pipe[23][2].ACLR
ctl_reset_n => dataid_pipe[23][3].ACLR
ctl_reset_n => dataid_pipe[24][0].ACLR
ctl_reset_n => dataid_pipe[24][1].ACLR
ctl_reset_n => dataid_pipe[24][2].ACLR
ctl_reset_n => dataid_pipe[24][3].ACLR
ctl_reset_n => dataid_pipe[25][0].ACLR
ctl_reset_n => dataid_pipe[25][1].ACLR
ctl_reset_n => dataid_pipe[25][2].ACLR
ctl_reset_n => dataid_pipe[25][3].ACLR
ctl_reset_n => dataid_pipe[26][0].ACLR
ctl_reset_n => dataid_pipe[26][1].ACLR
ctl_reset_n => dataid_pipe[26][2].ACLR
ctl_reset_n => dataid_pipe[26][3].ACLR
ctl_reset_n => dataid_pipe[27][0].ACLR
ctl_reset_n => dataid_pipe[27][1].ACLR
ctl_reset_n => dataid_pipe[27][2].ACLR
ctl_reset_n => dataid_pipe[27][3].ACLR
ctl_reset_n => dataid_pipe[28][0].ACLR
ctl_reset_n => dataid_pipe[28][1].ACLR
ctl_reset_n => dataid_pipe[28][2].ACLR
ctl_reset_n => dataid_pipe[28][3].ACLR
ctl_reset_n => dataid_pipe[29][0].ACLR
ctl_reset_n => dataid_pipe[29][1].ACLR
ctl_reset_n => dataid_pipe[29][2].ACLR
ctl_reset_n => dataid_pipe[29][3].ACLR
ctl_reset_n => dataid_pipe[30][0].ACLR
ctl_reset_n => dataid_pipe[30][1].ACLR
ctl_reset_n => dataid_pipe[30][2].ACLR
ctl_reset_n => dataid_pipe[30][3].ACLR
ctl_reset_n => dataid_pipe[31][0].ACLR
ctl_reset_n => dataid_pipe[31][1].ACLR
ctl_reset_n => dataid_pipe[31][2].ACLR
ctl_reset_n => dataid_pipe[31][3].ACLR
ctl_reset_n => dataid_pipe[32][0].ACLR
ctl_reset_n => dataid_pipe[32][1].ACLR
ctl_reset_n => dataid_pipe[32][2].ACLR
ctl_reset_n => dataid_pipe[32][3].ACLR
ctl_reset_n => dataid_pipe[33][0].ACLR
ctl_reset_n => dataid_pipe[33][1].ACLR
ctl_reset_n => dataid_pipe[33][2].ACLR
ctl_reset_n => dataid_pipe[33][3].ACLR
ctl_reset_n => dataid_pipe[34][0].ACLR
ctl_reset_n => dataid_pipe[34][1].ACLR
ctl_reset_n => dataid_pipe[34][2].ACLR
ctl_reset_n => dataid_pipe[34][3].ACLR
ctl_reset_n => dataid_pipe[35][0].ACLR
ctl_reset_n => dataid_pipe[35][1].ACLR
ctl_reset_n => dataid_pipe[35][2].ACLR
ctl_reset_n => dataid_pipe[35][3].ACLR
ctl_reset_n => dataid_pipe[36][0].ACLR
ctl_reset_n => dataid_pipe[36][1].ACLR
ctl_reset_n => dataid_pipe[36][2].ACLR
ctl_reset_n => dataid_pipe[36][3].ACLR
ctl_reset_n => dataid_pipe[37][0].ACLR
ctl_reset_n => dataid_pipe[37][1].ACLR
ctl_reset_n => dataid_pipe[37][2].ACLR
ctl_reset_n => dataid_pipe[37][3].ACLR
ctl_reset_n => dataid_pipe[38][0].ACLR
ctl_reset_n => dataid_pipe[38][1].ACLR
ctl_reset_n => dataid_pipe[38][2].ACLR
ctl_reset_n => dataid_pipe[38][3].ACLR
ctl_reset_n => dataid_pipe[39][0].ACLR
ctl_reset_n => dataid_pipe[39][1].ACLR
ctl_reset_n => dataid_pipe[39][2].ACLR
ctl_reset_n => dataid_pipe[39][3].ACLR
ctl_reset_n => dataid_pipe[40][0].ACLR
ctl_reset_n => dataid_pipe[40][1].ACLR
ctl_reset_n => dataid_pipe[40][2].ACLR
ctl_reset_n => dataid_pipe[40][3].ACLR
ctl_reset_n => dataid_pipe[41][0].ACLR
ctl_reset_n => dataid_pipe[41][1].ACLR
ctl_reset_n => dataid_pipe[41][2].ACLR
ctl_reset_n => dataid_pipe[41][3].ACLR
ctl_reset_n => dataid_pipe[42][0].ACLR
ctl_reset_n => dataid_pipe[42][1].ACLR
ctl_reset_n => dataid_pipe[42][2].ACLR
ctl_reset_n => dataid_pipe[42][3].ACLR
ctl_reset_n => dataid_pipe[43][0].ACLR
ctl_reset_n => dataid_pipe[43][1].ACLR
ctl_reset_n => dataid_pipe[43][2].ACLR
ctl_reset_n => dataid_pipe[43][3].ACLR
ctl_reset_n => dataid_pipe[44][0].ACLR
ctl_reset_n => dataid_pipe[44][1].ACLR
ctl_reset_n => dataid_pipe[44][2].ACLR
ctl_reset_n => dataid_pipe[44][3].ACLR
ctl_reset_n => dataid_pipe[45][0].ACLR
ctl_reset_n => dataid_pipe[45][1].ACLR
ctl_reset_n => dataid_pipe[45][2].ACLR
ctl_reset_n => dataid_pipe[45][3].ACLR
ctl_reset_n => dataid_pipe[46][0].ACLR
ctl_reset_n => dataid_pipe[46][1].ACLR
ctl_reset_n => dataid_pipe[46][2].ACLR
ctl_reset_n => dataid_pipe[46][3].ACLR
ctl_reset_n => dataid_pipe[47][0].ACLR
ctl_reset_n => dataid_pipe[47][1].ACLR
ctl_reset_n => dataid_pipe[47][2].ACLR
ctl_reset_n => dataid_pipe[47][3].ACLR
ctl_reset_n => dataid_pipe[48][0].ACLR
ctl_reset_n => dataid_pipe[48][1].ACLR
ctl_reset_n => dataid_pipe[48][2].ACLR
ctl_reset_n => dataid_pipe[48][3].ACLR
ctl_reset_n => dataid_pipe[49][0].ACLR
ctl_reset_n => dataid_pipe[49][1].ACLR
ctl_reset_n => dataid_pipe[49][2].ACLR
ctl_reset_n => dataid_pipe[49][3].ACLR
ctl_reset_n => dataid_pipe[50][0].ACLR
ctl_reset_n => dataid_pipe[50][1].ACLR
ctl_reset_n => dataid_pipe[50][2].ACLR
ctl_reset_n => dataid_pipe[50][3].ACLR
ctl_reset_n => dataid_pipe[51][0].ACLR
ctl_reset_n => dataid_pipe[51][1].ACLR
ctl_reset_n => dataid_pipe[51][2].ACLR
ctl_reset_n => dataid_pipe[51][3].ACLR
ctl_reset_n => dataid_pipe[52][0].ACLR
ctl_reset_n => dataid_pipe[52][1].ACLR
ctl_reset_n => dataid_pipe[52][2].ACLR
ctl_reset_n => dataid_pipe[52][3].ACLR
ctl_reset_n => dataid_pipe[53][0].ACLR
ctl_reset_n => dataid_pipe[53][1].ACLR
ctl_reset_n => dataid_pipe[53][2].ACLR
ctl_reset_n => dataid_pipe[53][3].ACLR
ctl_reset_n => dataid_pipe[54][0].ACLR
ctl_reset_n => dataid_pipe[54][1].ACLR
ctl_reset_n => dataid_pipe[54][2].ACLR
ctl_reset_n => dataid_pipe[54][3].ACLR
ctl_reset_n => dataid_pipe[55][0].ACLR
ctl_reset_n => dataid_pipe[55][1].ACLR
ctl_reset_n => dataid_pipe[55][2].ACLR
ctl_reset_n => dataid_pipe[55][3].ACLR
ctl_reset_n => dataid_pipe[56][0].ACLR
ctl_reset_n => dataid_pipe[56][1].ACLR
ctl_reset_n => dataid_pipe[56][2].ACLR
ctl_reset_n => dataid_pipe[56][3].ACLR
ctl_reset_n => dataid_pipe[57][0].ACLR
ctl_reset_n => dataid_pipe[57][1].ACLR
ctl_reset_n => dataid_pipe[57][2].ACLR
ctl_reset_n => dataid_pipe[57][3].ACLR
ctl_reset_n => dataid_pipe[58][0].ACLR
ctl_reset_n => dataid_pipe[58][1].ACLR
ctl_reset_n => dataid_pipe[58][2].ACLR
ctl_reset_n => dataid_pipe[58][3].ACLR
ctl_reset_n => dataid_pipe[59][0].ACLR
ctl_reset_n => dataid_pipe[59][1].ACLR
ctl_reset_n => dataid_pipe[59][2].ACLR
ctl_reset_n => dataid_pipe[59][3].ACLR
ctl_reset_n => dataid_pipe[60][0].ACLR
ctl_reset_n => dataid_pipe[60][1].ACLR
ctl_reset_n => dataid_pipe[60][2].ACLR
ctl_reset_n => dataid_pipe[60][3].ACLR
ctl_reset_n => dataid_pipe[61][0].ACLR
ctl_reset_n => dataid_pipe[61][1].ACLR
ctl_reset_n => dataid_pipe[61][2].ACLR
ctl_reset_n => dataid_pipe[61][3].ACLR
ctl_reset_n => dataid_pipe[62][0].ACLR
ctl_reset_n => dataid_pipe[62][1].ACLR
ctl_reset_n => dataid_pipe[62][2].ACLR
ctl_reset_n => dataid_pipe[62][3].ACLR
ctl_reset_n => dataid_pipe[63][0].ACLR
ctl_reset_n => dataid_pipe[63][1].ACLR
ctl_reset_n => dataid_pipe[63][2].ACLR
ctl_reset_n => dataid_pipe[63][3].ACLR
ctl_reset_n => doing_write_pipe[0].ACLR
ctl_reset_n => doing_write_pipe[1].ACLR
ctl_reset_n => doing_write_pipe[2].ACLR
ctl_reset_n => doing_write_pipe[3].ACLR
ctl_reset_n => doing_write_pipe[4].ACLR
ctl_reset_n => doing_write_pipe[5].ACLR
ctl_reset_n => doing_write_pipe[6].ACLR
ctl_reset_n => doing_write_pipe[7].ACLR
ctl_reset_n => doing_write_pipe[8].ACLR
ctl_reset_n => doing_write_pipe[9].ACLR
ctl_reset_n => doing_write_pipe[10].ACLR
ctl_reset_n => doing_write_pipe[11].ACLR
ctl_reset_n => doing_write_pipe[12].ACLR
ctl_reset_n => doing_write_pipe[13].ACLR
ctl_reset_n => doing_write_pipe[14].ACLR
ctl_reset_n => doing_write_pipe[15].ACLR
ctl_reset_n => doing_write_pipe[16].ACLR
ctl_reset_n => doing_write_pipe[17].ACLR
ctl_reset_n => doing_write_pipe[18].ACLR
ctl_reset_n => doing_write_pipe[19].ACLR
ctl_reset_n => doing_write_pipe[20].ACLR
ctl_reset_n => doing_write_pipe[21].ACLR
ctl_reset_n => doing_write_pipe[22].ACLR
ctl_reset_n => doing_write_pipe[23].ACLR
ctl_reset_n => doing_write_pipe[24].ACLR
ctl_reset_n => doing_write_pipe[25].ACLR
ctl_reset_n => doing_write_pipe[26].ACLR
ctl_reset_n => doing_write_pipe[27].ACLR
ctl_reset_n => doing_write_pipe[28].ACLR
ctl_reset_n => doing_write_pipe[29].ACLR
ctl_reset_n => doing_write_pipe[30].ACLR
ctl_reset_n => doing_write_pipe[31].ACLR
ctl_reset_n => doing_write_pipe[32].ACLR
ctl_reset_n => doing_write_pipe[33].ACLR
ctl_reset_n => doing_write_pipe[34].ACLR
ctl_reset_n => doing_write_pipe[35].ACLR
ctl_reset_n => doing_write_pipe[36].ACLR
ctl_reset_n => doing_write_pipe[37].ACLR
ctl_reset_n => doing_write_pipe[38].ACLR
ctl_reset_n => doing_write_pipe[39].ACLR
ctl_reset_n => doing_write_pipe[40].ACLR
ctl_reset_n => doing_write_pipe[41].ACLR
ctl_reset_n => doing_write_pipe[42].ACLR
ctl_reset_n => doing_write_pipe[43].ACLR
ctl_reset_n => doing_write_pipe[44].ACLR
ctl_reset_n => doing_write_pipe[45].ACLR
ctl_reset_n => doing_write_pipe[46].ACLR
ctl_reset_n => doing_write_pipe[47].ACLR
ctl_reset_n => doing_write_pipe[48].ACLR
ctl_reset_n => doing_write_pipe[49].ACLR
ctl_reset_n => doing_write_pipe[50].ACLR
ctl_reset_n => doing_write_pipe[51].ACLR
ctl_reset_n => doing_write_pipe[52].ACLR
ctl_reset_n => doing_write_pipe[53].ACLR
ctl_reset_n => doing_write_pipe[54].ACLR
ctl_reset_n => doing_write_pipe[55].ACLR
ctl_reset_n => doing_write_pipe[56].ACLR
ctl_reset_n => doing_write_pipe[57].ACLR
ctl_reset_n => doing_write_pipe[58].ACLR
ctl_reset_n => doing_write_pipe[59].ACLR
ctl_reset_n => doing_write_pipe[60].ACLR
ctl_reset_n => doing_write_pipe[61].ACLR
ctl_reset_n => doing_write_pipe[62].ACLR
ctl_reset_n => doing_write_pipe[63].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[0].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[1].ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[0]~reg0.ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[1]~reg0.ACLR
ctl_reset_n => ecc_wdata_fifo_first_vector[0]~reg0.ACLR
ctl_reset_n => doing_read_full_r.ACLR
ctl_reset_n => doing_read_r.ACLR
ctl_reset_n => int_afi_doing_read_full_r[0].ACLR
ctl_reset_n => int_afi_doing_read_full_r[1].ACLR
ctl_reset_n => int_afi_doing_read_full_r[2].ACLR
ctl_reset_n => int_afi_doing_read_full_r[3].ACLR
ctl_reset_n => int_afi_doing_read_r[0].ACLR
ctl_reset_n => int_afi_doing_read_r[1].ACLR
ctl_reset_n => int_afi_doing_read_r[2].ACLR
ctl_reset_n => int_afi_doing_read_r[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[2].ACLR
ctl_reset_n => rdwr_data_valid_pipe[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[4].ACLR
ctl_reset_n => rdwr_data_valid_pipe[5].ACLR
ctl_reset_n => rdwr_data_valid_pipe[6].ACLR
ctl_reset_n => rdwr_data_valid_pipe[7].ACLR
ctl_reset_n => rdwr_data_valid_pipe[8].ACLR
ctl_reset_n => rdwr_data_valid_pipe[9].ACLR
ctl_reset_n => rdwr_data_valid_pipe[10].ACLR
ctl_reset_n => rdwr_data_valid_pipe[11].ACLR
ctl_reset_n => rdwr_data_valid_pipe[12].ACLR
ctl_reset_n => rdwr_data_valid_pipe[13].ACLR
ctl_reset_n => rdwr_data_valid_pipe[14].ACLR
ctl_reset_n => rdwr_data_valid_pipe[15].ACLR
ctl_reset_n => rdwr_data_valid_pipe[16].ACLR
ctl_reset_n => rdwr_data_valid_pipe[17].ACLR
ctl_reset_n => rdwr_data_valid_pipe[18].ACLR
ctl_reset_n => rdwr_data_valid_pipe[19].ACLR
ctl_reset_n => rdwr_data_valid_pipe[20].ACLR
ctl_reset_n => rdwr_data_valid_pipe[21].ACLR
ctl_reset_n => rdwr_data_valid_pipe[22].ACLR
ctl_reset_n => rdwr_data_valid_pipe[23].ACLR
ctl_reset_n => rdwr_data_valid_pipe[24].ACLR
ctl_reset_n => rdwr_data_valid_pipe[25].ACLR
ctl_reset_n => rdwr_data_valid_pipe[26].ACLR
ctl_reset_n => rdwr_data_valid_pipe[27].ACLR
ctl_reset_n => rdwr_data_valid_pipe[28].ACLR
ctl_reset_n => rdwr_data_valid_pipe[29].ACLR
ctl_reset_n => rdwr_data_valid_pipe[30].ACLR
ctl_reset_n => rdwr_data_valid_pipe[31].ACLR
ctl_reset_n => rdwr_data_valid_pipe[32].ACLR
ctl_reset_n => rdwr_data_valid_pipe[33].ACLR
ctl_reset_n => rdwr_data_valid_pipe[34].ACLR
ctl_reset_n => rdwr_data_valid_pipe[35].ACLR
ctl_reset_n => rdwr_data_valid_pipe[36].ACLR
ctl_reset_n => rdwr_data_valid_pipe[37].ACLR
ctl_reset_n => rdwr_data_valid_pipe[38].ACLR
ctl_reset_n => rdwr_data_valid_pipe[39].ACLR
ctl_reset_n => rdwr_data_valid_pipe[40].ACLR
ctl_reset_n => rdwr_data_valid_pipe[41].ACLR
ctl_reset_n => rdwr_data_valid_pipe[42].ACLR
ctl_reset_n => rdwr_data_valid_pipe[43].ACLR
ctl_reset_n => rdwr_data_valid_pipe[44].ACLR
ctl_reset_n => rdwr_data_valid_pipe[45].ACLR
ctl_reset_n => rdwr_data_valid_pipe[46].ACLR
ctl_reset_n => rdwr_data_valid_pipe[47].ACLR
ctl_reset_n => rdwr_data_valid_pipe[48].ACLR
ctl_reset_n => rdwr_data_valid_pipe[49].ACLR
ctl_reset_n => rdwr_data_valid_pipe[50].ACLR
ctl_reset_n => rdwr_data_valid_pipe[51].ACLR
ctl_reset_n => rdwr_data_valid_pipe[52].ACLR
ctl_reset_n => rdwr_data_valid_pipe[53].ACLR
ctl_reset_n => rdwr_data_valid_pipe[54].ACLR
ctl_reset_n => rdwr_data_valid_pipe[55].ACLR
ctl_reset_n => rdwr_data_valid_pipe[56].ACLR
ctl_reset_n => rdwr_data_valid_pipe[57].ACLR
ctl_reset_n => rdwr_data_valid_pipe[58].ACLR
ctl_reset_n => rdwr_data_valid_pipe[59].ACLR
ctl_reset_n => rdwr_data_valid_pipe[60].ACLR
ctl_reset_n => rdwr_data_valid_pipe[61].ACLR
ctl_reset_n => rdwr_data_valid_pipe[62].ACLR
ctl_reset_n => rdwr_data_valid_pipe[63].ACLR
ctl_reset_n => rmw_correct_pipe[0].ACLR
ctl_reset_n => rmw_correct_pipe[1].ACLR
ctl_reset_n => rmw_correct_pipe[2].ACLR
ctl_reset_n => rmw_correct_pipe[3].ACLR
ctl_reset_n => rmw_correct_pipe[4].ACLR
ctl_reset_n => rmw_correct_pipe[5].ACLR
ctl_reset_n => rmw_correct_pipe[6].ACLR
ctl_reset_n => rmw_correct_pipe[7].ACLR
ctl_reset_n => rmw_correct_pipe[8].ACLR
ctl_reset_n => rmw_correct_pipe[9].ACLR
ctl_reset_n => rmw_correct_pipe[10].ACLR
ctl_reset_n => rmw_correct_pipe[11].ACLR
ctl_reset_n => rmw_correct_pipe[12].ACLR
ctl_reset_n => rmw_correct_pipe[13].ACLR
ctl_reset_n => rmw_correct_pipe[14].ACLR
ctl_reset_n => rmw_correct_pipe[15].ACLR
ctl_reset_n => rmw_correct_pipe[16].ACLR
ctl_reset_n => rmw_correct_pipe[17].ACLR
ctl_reset_n => rmw_correct_pipe[18].ACLR
ctl_reset_n => rmw_correct_pipe[19].ACLR
ctl_reset_n => rmw_correct_pipe[20].ACLR
ctl_reset_n => rmw_correct_pipe[21].ACLR
ctl_reset_n => rmw_correct_pipe[22].ACLR
ctl_reset_n => rmw_correct_pipe[23].ACLR
ctl_reset_n => rmw_correct_pipe[24].ACLR
ctl_reset_n => rmw_correct_pipe[25].ACLR
ctl_reset_n => rmw_correct_pipe[26].ACLR
ctl_reset_n => rmw_correct_pipe[27].ACLR
ctl_reset_n => rmw_correct_pipe[28].ACLR
ctl_reset_n => rmw_correct_pipe[29].ACLR
ctl_reset_n => rmw_correct_pipe[30].ACLR
ctl_reset_n => rmw_correct_pipe[31].ACLR
ctl_reset_n => rmw_correct_pipe[32].ACLR
ctl_reset_n => rmw_correct_pipe[33].ACLR
ctl_reset_n => rmw_correct_pipe[34].ACLR
ctl_reset_n => rmw_correct_pipe[35].ACLR
ctl_reset_n => rmw_correct_pipe[36].ACLR
ctl_reset_n => rmw_correct_pipe[37].ACLR
ctl_reset_n => rmw_correct_pipe[38].ACLR
ctl_reset_n => rmw_correct_pipe[39].ACLR
ctl_reset_n => rmw_correct_pipe[40].ACLR
ctl_reset_n => rmw_correct_pipe[41].ACLR
ctl_reset_n => rmw_correct_pipe[42].ACLR
ctl_reset_n => rmw_correct_pipe[43].ACLR
ctl_reset_n => rmw_correct_pipe[44].ACLR
ctl_reset_n => rmw_correct_pipe[45].ACLR
ctl_reset_n => rmw_correct_pipe[46].ACLR
ctl_reset_n => rmw_correct_pipe[47].ACLR
ctl_reset_n => rmw_correct_pipe[48].ACLR
ctl_reset_n => rmw_correct_pipe[49].ACLR
ctl_reset_n => rmw_correct_pipe[50].ACLR
ctl_reset_n => rmw_correct_pipe[51].ACLR
ctl_reset_n => rmw_correct_pipe[52].ACLR
ctl_reset_n => rmw_correct_pipe[53].ACLR
ctl_reset_n => rmw_correct_pipe[54].ACLR
ctl_reset_n => rmw_correct_pipe[55].ACLR
ctl_reset_n => rmw_correct_pipe[56].ACLR
ctl_reset_n => rmw_correct_pipe[57].ACLR
ctl_reset_n => rmw_correct_pipe[58].ACLR
ctl_reset_n => rmw_correct_pipe[59].ACLR
ctl_reset_n => rmw_correct_pipe[60].ACLR
ctl_reset_n => rmw_correct_pipe[61].ACLR
ctl_reset_n => rmw_correct_pipe[62].ACLR
ctl_reset_n => rmw_correct_pipe[63].ACLR
ctl_reset_n => rmw_partial_pipe[0].ACLR
ctl_reset_n => rmw_partial_pipe[1].ACLR
ctl_reset_n => rmw_partial_pipe[2].ACLR
ctl_reset_n => rmw_partial_pipe[3].ACLR
ctl_reset_n => rmw_partial_pipe[4].ACLR
ctl_reset_n => rmw_partial_pipe[5].ACLR
ctl_reset_n => rmw_partial_pipe[6].ACLR
ctl_reset_n => rmw_partial_pipe[7].ACLR
ctl_reset_n => rmw_partial_pipe[8].ACLR
ctl_reset_n => rmw_partial_pipe[9].ACLR
ctl_reset_n => rmw_partial_pipe[10].ACLR
ctl_reset_n => rmw_partial_pipe[11].ACLR
ctl_reset_n => rmw_partial_pipe[12].ACLR
ctl_reset_n => rmw_partial_pipe[13].ACLR
ctl_reset_n => rmw_partial_pipe[14].ACLR
ctl_reset_n => rmw_partial_pipe[15].ACLR
ctl_reset_n => rmw_partial_pipe[16].ACLR
ctl_reset_n => rmw_partial_pipe[17].ACLR
ctl_reset_n => rmw_partial_pipe[18].ACLR
ctl_reset_n => rmw_partial_pipe[19].ACLR
ctl_reset_n => rmw_partial_pipe[20].ACLR
ctl_reset_n => rmw_partial_pipe[21].ACLR
ctl_reset_n => rmw_partial_pipe[22].ACLR
ctl_reset_n => rmw_partial_pipe[23].ACLR
ctl_reset_n => rmw_partial_pipe[24].ACLR
ctl_reset_n => rmw_partial_pipe[25].ACLR
ctl_reset_n => rmw_partial_pipe[26].ACLR
ctl_reset_n => rmw_partial_pipe[27].ACLR
ctl_reset_n => rmw_partial_pipe[28].ACLR
ctl_reset_n => rmw_partial_pipe[29].ACLR
ctl_reset_n => rmw_partial_pipe[30].ACLR
ctl_reset_n => rmw_partial_pipe[31].ACLR
ctl_reset_n => rmw_partial_pipe[32].ACLR
ctl_reset_n => rmw_partial_pipe[33].ACLR
ctl_reset_n => rmw_partial_pipe[34].ACLR
ctl_reset_n => rmw_partial_pipe[35].ACLR
ctl_reset_n => rmw_partial_pipe[36].ACLR
ctl_reset_n => rmw_partial_pipe[37].ACLR
ctl_reset_n => rmw_partial_pipe[38].ACLR
ctl_reset_n => rmw_partial_pipe[39].ACLR
ctl_reset_n => rmw_partial_pipe[40].ACLR
ctl_reset_n => rmw_partial_pipe[41].ACLR
ctl_reset_n => rmw_partial_pipe[42].ACLR
ctl_reset_n => rmw_partial_pipe[43].ACLR
ctl_reset_n => rmw_partial_pipe[44].ACLR
ctl_reset_n => rmw_partial_pipe[45].ACLR
ctl_reset_n => rmw_partial_pipe[46].ACLR
ctl_reset_n => rmw_partial_pipe[47].ACLR
ctl_reset_n => rmw_partial_pipe[48].ACLR
ctl_reset_n => rmw_partial_pipe[49].ACLR
ctl_reset_n => rmw_partial_pipe[50].ACLR
ctl_reset_n => rmw_partial_pipe[51].ACLR
ctl_reset_n => rmw_partial_pipe[52].ACLR
ctl_reset_n => rmw_partial_pipe[53].ACLR
ctl_reset_n => rmw_partial_pipe[54].ACLR
ctl_reset_n => rmw_partial_pipe[55].ACLR
ctl_reset_n => rmw_partial_pipe[56].ACLR
ctl_reset_n => rmw_partial_pipe[57].ACLR
ctl_reset_n => rmw_partial_pipe[58].ACLR
ctl_reset_n => rmw_partial_pipe[59].ACLR
ctl_reset_n => rmw_partial_pipe[60].ACLR
ctl_reset_n => rmw_partial_pipe[61].ACLR
ctl_reset_n => rmw_partial_pipe[62].ACLR
ctl_reset_n => rmw_partial_pipe[63].ACLR
ctl_reset_n => afi_wlat_minus_3[0][0].ACLR
ctl_reset_n => afi_wlat_minus_3[0][1].ACLR
ctl_reset_n => afi_wlat_minus_3[0][2].ACLR
ctl_reset_n => afi_wlat_minus_3[0][3].ACLR
ctl_reset_n => afi_wlat_minus_3[0][4].ACLR
ctl_reset_n => afi_wlat_minus_3[0][5].ACLR
ctl_reset_n => afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => afi_wlat_minus_2[0][5].ACLR
ctl_reset_n => afi_wlat_minus_1[0][0].ACLR
ctl_reset_n => afi_wlat_minus_1[0][1].ACLR
ctl_reset_n => afi_wlat_minus_1[0][2].ACLR
ctl_reset_n => afi_wlat_minus_1[0][3].ACLR
ctl_reset_n => afi_wlat_minus_1[0][4].ACLR
ctl_reset_n => afi_wlat_minus_1[0][5].ACLR
ctl_reset_n => afi_wlat_eq_0[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_1[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_0[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => rmw_partial_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => rmw_correct_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => smallest_afi_wlat[0][0].ACLR
ctl_reset_n => smallest_afi_wlat[0][1].ACLR
ctl_reset_n => smallest_afi_wlat[0][2].ACLR
ctl_reset_n => smallest_afi_wlat[0][3].ACLR
ctl_reset_n => smallest_afi_wlat[0][4].ACLR
ctl_reset_n => smallest_afi_wlat[0][5].ACLR
ctl_reset_n => int_dqs_burst_r[0].ACLR
ctl_reset_n => int_dqs_burst_half_rate_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[1].ACLR
ctl_reset_n => int_afi_dqs_burst_r[2].ACLR
ctl_reset_n => int_afi_dqs_burst_r[3].ACLR
ctl_reset_n => int_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[1].ACLR
ctl_reset_n => int_afi_wdata_valid_r[2].ACLR
ctl_reset_n => int_afi_wdata_valid_r[3].ACLR
ctl_reset_n => int_ecc_wdata_fifo_read_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_partial_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_correct_r[0].ACLR
ctl_reset_n => ecc_wdata_fifo_read_r1[0].ACLR
ctl_reset_n => int_real_wdata_valid[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][3].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][4].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][5].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][6].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][7].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][8].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][9].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][10].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][11].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][12].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][13].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][14].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][15].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][3].ACLR
cfg_enable_ecc[0] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd_for_afi_output_combi[0][0].DATAA
cfg_output_regd[0] => cfg_output_regd_for_wdata_path_combi[0][0].DATAA
cfg_output_regd[1] => cfg_output_regd_for_afi_output_combi[0][1].DATAA
cfg_output_regd[1] => cfg_output_regd_for_wdata_path_combi[0][1].DATAA
cfg_output_regd_for_afi_output[0] <= cfg_output_regd_for_afi_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_output_regd_for_afi_output[1] <= cfg_output_regd_for_afi_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => ~NO_FANOUT~
bg_do_write[0] => ~NO_FANOUT~
bg_do_write[1] => ~NO_FANOUT~
bg_doing_read => int_afi_doing_read_full[0].DATAA
bg_doing_read => int_afi_doing_read_full[1].DATAA
bg_doing_read => int_afi_doing_read_full[2].DATAA
bg_doing_read => int_afi_doing_read_full[3].DATAA
bg_doing_read => doing_read_full_r.DATAIN
bg_doing_read => always3.IN0
bg_doing_write => always34.IN1
bg_doing_write => always42.IN0
bg_doing_write => doing_write_pipe[0].DATAIN
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_1.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => always3.IN1
bg_rdwr_data_valid => always42.IN1
bg_rdwr_data_valid => rdwr_data_valid_pipe[0].DATAIN
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => int_ecc_wdata_fifo_dataid.DATAB
dataid[0] => dataid_pipe[0][0].DATAIN
dataid[0] => Equal1.IN31
dataid[0] => Equal2.IN0
dataid[0] => Equal3.IN31
dataid[0] => Equal4.IN1
dataid[0] => Equal5.IN31
dataid[0] => Equal6.IN1
dataid[0] => Equal7.IN31
dataid[0] => Equal8.IN2
dataid[0] => Equal9.IN31
dataid[0] => Equal10.IN1
dataid[0] => Equal11.IN31
dataid[0] => Equal12.IN2
dataid[0] => Equal13.IN31
dataid[0] => Equal14.IN2
dataid[0] => Equal15.IN31
dataid[0] => Equal16.IN3
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => int_ecc_wdata_fifo_dataid.DATAB
dataid[1] => dataid_pipe[0][1].DATAIN
dataid[1] => Equal1.IN30
dataid[1] => Equal2.IN31
dataid[1] => Equal3.IN0
dataid[1] => Equal4.IN0
dataid[1] => Equal5.IN30
dataid[1] => Equal6.IN31
dataid[1] => Equal7.IN1
dataid[1] => Equal8.IN1
dataid[1] => Equal9.IN30
dataid[1] => Equal10.IN31
dataid[1] => Equal11.IN1
dataid[1] => Equal12.IN1
dataid[1] => Equal13.IN30
dataid[1] => Equal14.IN31
dataid[1] => Equal15.IN2
dataid[1] => Equal16.IN2
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => int_ecc_wdata_fifo_dataid.DATAB
dataid[2] => dataid_pipe[0][2].DATAIN
dataid[2] => Equal1.IN29
dataid[2] => Equal2.IN30
dataid[2] => Equal3.IN30
dataid[2] => Equal4.IN31
dataid[2] => Equal5.IN0
dataid[2] => Equal6.IN0
dataid[2] => Equal7.IN0
dataid[2] => Equal8.IN0
dataid[2] => Equal9.IN29
dataid[2] => Equal10.IN30
dataid[2] => Equal11.IN30
dataid[2] => Equal12.IN31
dataid[2] => Equal13.IN1
dataid[2] => Equal14.IN1
dataid[2] => Equal15.IN1
dataid[2] => Equal16.IN1
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => int_ecc_wdata_fifo_dataid.DATAB
dataid[3] => dataid_pipe[0][3].DATAIN
dataid[3] => Equal1.IN28
dataid[3] => Equal2.IN29
dataid[3] => Equal3.IN29
dataid[3] => Equal4.IN30
dataid[3] => Equal5.IN29
dataid[3] => Equal6.IN30
dataid[3] => Equal7.IN30
dataid[3] => Equal8.IN31
dataid[3] => Equal9.IN0
dataid[3] => Equal10.IN0
dataid[3] => Equal11.IN0
dataid[3] => Equal12.IN0
dataid[3] => Equal13.IN0
dataid[3] => Equal14.IN0
dataid[3] => Equal15.IN0
dataid[3] => Equal16.IN0
bg_do_rmw_correct[0] => WideOr1.IN0
bg_do_rmw_correct[1] => WideOr1.IN1
bg_do_rmw_partial[0] => WideOr2.IN0
bg_do_rmw_partial[1] => WideOr2.IN1
bg_to_chip[0] => ~NO_FANOUT~
bg_to_chip[1] => ~NO_FANOUT~
ecc_wdata[0] => afi_wdata[0].DATAIN
ecc_wdata[1] => afi_wdata[1].DATAIN
ecc_wdata[2] => afi_wdata[2].DATAIN
ecc_wdata[3] => afi_wdata[3].DATAIN
ecc_wdata[4] => afi_wdata[4].DATAIN
ecc_wdata[5] => afi_wdata[5].DATAIN
ecc_wdata[6] => afi_wdata[6].DATAIN
ecc_wdata[7] => afi_wdata[7].DATAIN
ecc_wdata[8] => afi_wdata[8].DATAIN
ecc_wdata[9] => afi_wdata[9].DATAIN
ecc_wdata[10] => afi_wdata[10].DATAIN
ecc_wdata[11] => afi_wdata[11].DATAIN
ecc_wdata[12] => afi_wdata[12].DATAIN
ecc_wdata[13] => afi_wdata[13].DATAIN
ecc_wdata[14] => afi_wdata[14].DATAIN
ecc_wdata[15] => afi_wdata[15].DATAIN
ecc_wdata[16] => afi_wdata[16].DATAIN
ecc_wdata[17] => afi_wdata[17].DATAIN
ecc_wdata[18] => afi_wdata[18].DATAIN
ecc_wdata[19] => afi_wdata[19].DATAIN
ecc_wdata[20] => afi_wdata[20].DATAIN
ecc_wdata[21] => afi_wdata[21].DATAIN
ecc_wdata[22] => afi_wdata[22].DATAIN
ecc_wdata[23] => afi_wdata[23].DATAIN
ecc_wdata[24] => afi_wdata[24].DATAIN
ecc_wdata[25] => afi_wdata[25].DATAIN
ecc_wdata[26] => afi_wdata[26].DATAIN
ecc_wdata[27] => afi_wdata[27].DATAIN
ecc_wdata[28] => afi_wdata[28].DATAIN
ecc_wdata[29] => afi_wdata[29].DATAIN
ecc_wdata[30] => afi_wdata[30].DATAIN
ecc_wdata[31] => afi_wdata[31].DATAIN
ecc_wdata[32] => afi_wdata[32].DATAIN
ecc_wdata[33] => afi_wdata[33].DATAIN
ecc_wdata[34] => afi_wdata[34].DATAIN
ecc_wdata[35] => afi_wdata[35].DATAIN
ecc_wdata[36] => afi_wdata[36].DATAIN
ecc_wdata[37] => afi_wdata[37].DATAIN
ecc_wdata[38] => afi_wdata[38].DATAIN
ecc_wdata[39] => afi_wdata[39].DATAIN
ecc_wdata[40] => afi_wdata[40].DATAIN
ecc_wdata[41] => afi_wdata[41].DATAIN
ecc_wdata[42] => afi_wdata[42].DATAIN
ecc_wdata[43] => afi_wdata[43].DATAIN
ecc_wdata[44] => afi_wdata[44].DATAIN
ecc_wdata[45] => afi_wdata[45].DATAIN
ecc_wdata[46] => afi_wdata[46].DATAIN
ecc_wdata[47] => afi_wdata[47].DATAIN
ecc_wdata[48] => afi_wdata[48].DATAIN
ecc_wdata[49] => afi_wdata[49].DATAIN
ecc_wdata[50] => afi_wdata[50].DATAIN
ecc_wdata[51] => afi_wdata[51].DATAIN
ecc_wdata[52] => afi_wdata[52].DATAIN
ecc_wdata[53] => afi_wdata[53].DATAIN
ecc_wdata[54] => afi_wdata[54].DATAIN
ecc_wdata[55] => afi_wdata[55].DATAIN
ecc_wdata[56] => afi_wdata[56].DATAIN
ecc_wdata[57] => afi_wdata[57].DATAIN
ecc_wdata[58] => afi_wdata[58].DATAIN
ecc_wdata[59] => afi_wdata[59].DATAIN
ecc_wdata[60] => afi_wdata[60].DATAIN
ecc_wdata[61] => afi_wdata[61].DATAIN
ecc_wdata[62] => afi_wdata[62].DATAIN
ecc_wdata[63] => afi_wdata[63].DATAIN
ecc_dm[0] => afi_dm.IN1
ecc_dm[1] => afi_dm.IN1
ecc_dm[2] => afi_dm.IN1
ecc_dm[3] => afi_dm.IN1
ecc_dm[4] => afi_dm.IN1
ecc_dm[5] => afi_dm.IN1
ecc_dm[6] => afi_dm.IN1
ecc_dm[7] => afi_dm.IN1
afi_wlat[0] => Add0.IN12
afi_wlat[0] => Add2.IN12
afi_wlat[0] => Equal21.IN11
afi_wlat[0] => afi_wlat_minus_2[0][0].DATAIN
afi_wlat[0] => LessThan0.IN12
afi_wlat[0] => smallest_afi_wlat[0][0].DATAIN
afi_wlat[0] => Equal17.IN31
afi_wlat[0] => Equal18.IN0
afi_wlat[0] => Equal19.IN31
afi_wlat[0] => Equal20.IN1
afi_wlat[1] => Add0.IN11
afi_wlat[1] => Add1.IN10
afi_wlat[1] => Add2.IN11
afi_wlat[1] => Equal21.IN10
afi_wlat[1] => LessThan0.IN11
afi_wlat[1] => smallest_afi_wlat[0][1].DATAIN
afi_wlat[1] => Equal17.IN30
afi_wlat[1] => Equal18.IN31
afi_wlat[1] => Equal19.IN0
afi_wlat[1] => Equal20.IN0
afi_wlat[2] => Add0.IN10
afi_wlat[2] => Add1.IN9
afi_wlat[2] => Add2.IN10
afi_wlat[2] => Equal21.IN9
afi_wlat[2] => LessThan0.IN10
afi_wlat[2] => smallest_afi_wlat[0][2].DATAIN
afi_wlat[2] => Equal17.IN29
afi_wlat[2] => Equal18.IN30
afi_wlat[2] => Equal19.IN30
afi_wlat[2] => Equal20.IN31
afi_wlat[3] => Add0.IN9
afi_wlat[3] => Add1.IN8
afi_wlat[3] => Add2.IN9
afi_wlat[3] => Equal21.IN8
afi_wlat[3] => LessThan0.IN9
afi_wlat[3] => smallest_afi_wlat[0][3].DATAIN
afi_wlat[3] => Equal17.IN28
afi_wlat[3] => Equal18.IN29
afi_wlat[3] => Equal19.IN29
afi_wlat[3] => Equal20.IN30
afi_wlat[4] => Add0.IN8
afi_wlat[4] => Add1.IN7
afi_wlat[4] => Add2.IN8
afi_wlat[4] => Equal21.IN7
afi_wlat[4] => LessThan0.IN8
afi_wlat[4] => smallest_afi_wlat[0][4].DATAIN
afi_wlat[4] => Equal17.IN27
afi_wlat[4] => Equal18.IN28
afi_wlat[4] => Equal19.IN28
afi_wlat[4] => Equal20.IN29
afi_wlat[5] => Add0.IN7
afi_wlat[5] => Add1.IN6
afi_wlat[5] => Add2.IN7
afi_wlat[5] => Equal21.IN6
afi_wlat[5] => LessThan0.IN7
afi_wlat[5] => smallest_afi_wlat[0][5].DATAIN
afi_wlat[5] => Equal17.IN26
afi_wlat[5] => Equal18.IN27
afi_wlat[5] => Equal19.IN27
afi_wlat[5] => Equal20.IN28
afi_doing_read[0] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[1] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[2] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[3] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[0] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[1] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[2] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[3] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read[0] <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct[0] <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial[0] <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_first <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_first <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_first <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_first_vector[0] <= ecc_wdata_fifo_first_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_last <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_last <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_last <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[0] <= <GND>
afi_rrank[1] <= <GND>
afi_rrank[2] <= <GND>
afi_rrank[3] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[1] <= <GND>
afi_wrank[2] <= <GND>
afi_wrank[3] <= <GND>
afi_dqs_burst[0] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[1] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[2] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[3] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[0] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[1] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[2] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[3] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[0] <= ecc_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[1] <= ecc_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[2] <= ecc_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[3] <= ecc_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[4] <= ecc_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[5] <= ecc_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[6] <= ecc_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[7] <= ecc_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[8] <= ecc_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[9] <= ecc_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[10] <= ecc_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[11] <= ecc_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[12] <= ecc_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[13] <= ecc_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[14] <= ecc_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[15] <= ecc_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[16] <= ecc_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[17] <= ecc_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[18] <= ecc_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[19] <= ecc_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[20] <= ecc_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[21] <= ecc_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[22] <= ecc_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[23] <= ecc_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[24] <= ecc_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[25] <= ecc_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[26] <= ecc_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[27] <= ecc_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[28] <= ecc_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[29] <= ecc_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[30] <= ecc_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[31] <= ecc_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[32] <= ecc_wdata[32].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[33] <= ecc_wdata[33].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[34] <= ecc_wdata[34].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[35] <= ecc_wdata[35].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[36] <= ecc_wdata[36].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[37] <= ecc_wdata[37].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[38] <= ecc_wdata[38].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[39] <= ecc_wdata[39].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[40] <= ecc_wdata[40].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[41] <= ecc_wdata[41].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[42] <= ecc_wdata[42].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[43] <= ecc_wdata[43].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[44] <= ecc_wdata[44].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[45] <= ecc_wdata[45].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[46] <= ecc_wdata[46].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[47] <= ecc_wdata[47].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[48] <= ecc_wdata[48].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[49] <= ecc_wdata[49].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[50] <= ecc_wdata[50].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[51] <= ecc_wdata[51].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[52] <= ecc_wdata[52].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[53] <= ecc_wdata[53].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[54] <= ecc_wdata[54].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[55] <= ecc_wdata[55].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[56] <= ecc_wdata[56].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[57] <= ecc_wdata[57].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[58] <= ecc_wdata[58].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[59] <= ecc_wdata[59].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[60] <= ecc_wdata[60].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[61] <= ecc_wdata[61].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[62] <= ecc_wdata[62].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[63] <= ecc_wdata[63].DB_MAX_OUTPUT_PORT_TYPE
afi_dm[0] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[1] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[2] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[3] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[4] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[5] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[6] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[7] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst
ctl_clk => ctl_clk.IN13
ctl_reset_n => ctl_reset_n.IN13
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN1
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN1
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_interface_width[0] => ~NO_FANOUT~
cfg_interface_width[1] => ~NO_FANOUT~
cfg_interface_width[2] => ~NO_FANOUT~
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_dram_data_width.DATAA
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_dram_data_width.DATAA
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_dram_data_width.DATAA
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_dram_data_width.DATAA
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_dram_data_width.DATAA
wdatap_free_id_valid <= wdatap_free_id_valid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[0] <= wdatap_free_id_dataid[0].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[1] <= wdatap_free_id_dataid[1].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[2] <= wdatap_free_id_dataid[2].DB_MAX_OUTPUT_PORT_TYPE
proc_busy => wdatap_cmdload_valid.IN0
proc_load => wdatap_cmdload_valid.IN1
proc_load_dataid => wdatap_cmdload_valid.IN1
proc_write => wdatap_cmdload_valid.IN1
tbp_load_index[0] => wdatap_cmdload_tbp_index[0].IN1
tbp_load_index[1] => wdatap_cmdload_tbp_index[1].IN1
tbp_load_index[2] => wdatap_cmdload_tbp_index[2].IN1
tbp_load_index[3] => wdatap_cmdload_tbp_index[3].IN1
proc_size[0] => wdatap_cmdload_burstcount[0].IN1
proc_size[1] => wdatap_cmdload_burstcount[1].IN1
proc_size[2] => wdatap_cmdload_burstcount[2].IN1
wr_data_mem_full <= wdatap_datawrite_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_en => wdatap_datawrite_valid.IN2
write_data[0] => wdatap_datawrite_data[0].IN1
write_data[1] => wdatap_datawrite_data[1].IN1
write_data[2] => wdatap_datawrite_data[2].IN1
write_data[3] => wdatap_datawrite_data[3].IN1
write_data[4] => wdatap_datawrite_data[4].IN1
write_data[5] => wdatap_datawrite_data[5].IN1
write_data[6] => wdatap_datawrite_data[6].IN1
write_data[7] => wdatap_datawrite_data[7].IN1
write_data[8] => wdatap_datawrite_data[8].IN1
write_data[9] => wdatap_datawrite_data[9].IN1
write_data[10] => wdatap_datawrite_data[10].IN1
write_data[11] => wdatap_datawrite_data[11].IN1
write_data[12] => wdatap_datawrite_data[12].IN1
write_data[13] => wdatap_datawrite_data[13].IN1
write_data[14] => wdatap_datawrite_data[14].IN1
write_data[15] => wdatap_datawrite_data[15].IN1
write_data[16] => wdatap_datawrite_data[16].IN1
write_data[17] => wdatap_datawrite_data[17].IN1
write_data[18] => wdatap_datawrite_data[18].IN1
write_data[19] => wdatap_datawrite_data[19].IN1
write_data[20] => wdatap_datawrite_data[20].IN1
write_data[21] => wdatap_datawrite_data[21].IN1
write_data[22] => wdatap_datawrite_data[22].IN1
write_data[23] => wdatap_datawrite_data[23].IN1
write_data[24] => wdatap_datawrite_data[24].IN1
write_data[25] => wdatap_datawrite_data[25].IN1
write_data[26] => wdatap_datawrite_data[26].IN1
write_data[27] => wdatap_datawrite_data[27].IN1
write_data[28] => wdatap_datawrite_data[28].IN1
write_data[29] => wdatap_datawrite_data[29].IN1
write_data[30] => wdatap_datawrite_data[30].IN1
write_data[31] => wdatap_datawrite_data[31].IN1
write_data[32] => wdatap_datawrite_data[32].IN1
write_data[33] => wdatap_datawrite_data[33].IN1
write_data[34] => wdatap_datawrite_data[34].IN1
write_data[35] => wdatap_datawrite_data[35].IN1
write_data[36] => wdatap_datawrite_data[36].IN1
write_data[37] => wdatap_datawrite_data[37].IN1
write_data[38] => wdatap_datawrite_data[38].IN1
write_data[39] => wdatap_datawrite_data[39].IN1
write_data[40] => wdatap_datawrite_data[40].IN1
write_data[41] => wdatap_datawrite_data[41].IN1
write_data[42] => wdatap_datawrite_data[42].IN1
write_data[43] => wdatap_datawrite_data[43].IN1
write_data[44] => wdatap_datawrite_data[44].IN1
write_data[45] => wdatap_datawrite_data[45].IN1
write_data[46] => wdatap_datawrite_data[46].IN1
write_data[47] => wdatap_datawrite_data[47].IN1
write_data[48] => wdatap_datawrite_data[48].IN1
write_data[49] => wdatap_datawrite_data[49].IN1
write_data[50] => wdatap_datawrite_data[50].IN1
write_data[51] => wdatap_datawrite_data[51].IN1
write_data[52] => wdatap_datawrite_data[52].IN1
write_data[53] => wdatap_datawrite_data[53].IN1
write_data[54] => wdatap_datawrite_data[54].IN1
write_data[55] => wdatap_datawrite_data[55].IN1
write_data[56] => wdatap_datawrite_data[56].IN1
write_data[57] => wdatap_datawrite_data[57].IN1
write_data[58] => wdatap_datawrite_data[58].IN1
write_data[59] => wdatap_datawrite_data[59].IN1
write_data[60] => wdatap_datawrite_data[60].IN1
write_data[61] => wdatap_datawrite_data[61].IN1
write_data[62] => wdatap_datawrite_data[62].IN1
write_data[63] => wdatap_datawrite_data[63].IN1
byte_en[0] => int_datawrite_dm_unused1[0][0].DATAB
byte_en[0] => int_datawrite_dm_unused0[0][0].DATAB
byte_en[1] => int_datawrite_dm_unused1[0][1].DATAB
byte_en[1] => int_datawrite_dm_unused0[0][1].DATAB
byte_en[2] => int_datawrite_dm_unused1[1][0].DATAB
byte_en[2] => int_datawrite_dm_unused0[1][0].DATAB
byte_en[3] => int_datawrite_dm_unused1[1][1].DATAB
byte_en[3] => int_datawrite_dm_unused0[1][1].DATAB
byte_en[4] => int_datawrite_dm_unused1[2][0].DATAB
byte_en[4] => int_datawrite_dm_unused0[2][0].DATAB
byte_en[5] => int_datawrite_dm_unused1[2][1].DATAB
byte_en[5] => int_datawrite_dm_unused0[2][1].DATAB
byte_en[6] => int_datawrite_dm_unused1[3][0].DATAB
byte_en[6] => int_datawrite_dm_unused0[3][0].DATAB
byte_en[7] => int_datawrite_dm_unused1[3][1].DATAB
byte_en[7] => int_datawrite_dm_unused0[3][1].DATAB
data_complete[0] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[1] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[2] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[3] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_rmw_complete <= data_rmw_complete.DB_MAX_OUTPUT_PORT_TYPE
data_rmw_fetch => rmwfifo_output_valid_handshake.OUTPUTSELECT
data_partial_be <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_partial_be
doing_write[0] => wdatap_dataread_valid.IN0
dataid[0] => wdatap_dataread_dataid[0].IN1
dataid[1] => wdatap_dataread_dataid[1].IN1
dataid[2] => wdatap_dataread_dataid[2].IN1
dataid_vector[0] => wdatap_dataread_dataid_vector[0].IN1
dataid_vector[1] => wdatap_dataread_dataid_vector[1].IN1
dataid_vector[2] => wdatap_dataread_dataid_vector[2].IN1
dataid_vector[3] => wdatap_dataread_dataid_vector[3].IN1
dataid_vector[4] => wdatap_dataread_dataid_vector[4].IN1
dataid_vector[5] => wdatap_dataread_dataid_vector[5].IN1
dataid_vector[6] => wdatap_dataread_dataid_vector[6].IN1
dataid_vector[7] => wdatap_dataread_dataid_vector[7].IN1
rdwr_data_valid[0] => wdatap_dataread_valid.IN1
rmw_correct[0] => rmw_correct_r1.DATAIN
rmw_correct[0] => wdatap_dataread_valid.IN1
rmw_partial[0] => rmw_partial_r1.DATAIN
doing_write_first => wdatap_dataread_valid_first.IN0
dataid_first[0] => wdatap_dataread_dataid_first[0].IN1
dataid_first[1] => wdatap_dataread_dataid_first[1].IN1
dataid_first[2] => wdatap_dataread_dataid_first[2].IN1
dataid_vector_first[0] => wdatap_dataread_dataid_vector_first[0].IN1
dataid_vector_first[1] => wdatap_dataread_dataid_vector_first[1].IN1
dataid_vector_first[2] => wdatap_dataread_dataid_vector_first[2].IN1
dataid_vector_first[3] => wdatap_dataread_dataid_vector_first[3].IN1
dataid_vector_first[4] => wdatap_dataread_dataid_vector_first[4].IN1
dataid_vector_first[5] => wdatap_dataread_dataid_vector_first[5].IN1
dataid_vector_first[6] => wdatap_dataread_dataid_vector_first[6].IN1
dataid_vector_first[7] => wdatap_dataread_dataid_vector_first[7].IN1
rdwr_data_valid_first => wdatap_dataread_valid_first.IN1
rmw_correct_first => wdatap_dataread_valid_first.IN1
rmw_partial_first => ~NO_FANOUT~
doing_write_first_vector[0] => ~NO_FANOUT~
rdwr_data_valid_first_vector[0] => wdatap_dataread_valid_first_vector[0].IN1
doing_write_last => wdatap_dataread_valid_last.IN0
dataid_last[0] => wdatap_dataread_dataid_last[0].IN1
dataid_last[1] => wdatap_dataread_dataid_last[1].IN1
dataid_last[2] => wdatap_dataread_dataid_last[2].IN1
dataid_vector_last[0] => wdatap_dataread_dataid_vector_last[0].IN1
dataid_vector_last[1] => wdatap_dataread_dataid_vector_last[1].IN1
dataid_vector_last[2] => wdatap_dataread_dataid_vector_last[2].IN1
dataid_vector_last[3] => wdatap_dataread_dataid_vector_last[3].IN1
dataid_vector_last[4] => wdatap_dataread_dataid_vector_last[4].IN1
dataid_vector_last[5] => wdatap_dataread_dataid_vector_last[5].IN1
dataid_vector_last[6] => wdatap_dataread_dataid_vector_last[6].IN1
dataid_vector_last[7] => wdatap_dataread_dataid_vector_last[7].IN1
rdwr_data_valid_last => wdatap_dataread_valid_last.IN1
rmw_correct_last => wdatap_dataread_valid_last.IN1
rmw_partial_last => ~NO_FANOUT~
wdatap_data[0] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[1] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[2] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[3] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[4] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[5] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[6] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[7] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[8] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[9] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[10] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[11] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[12] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[13] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[14] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[15] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[16] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[17] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[18] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[19] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[20] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[21] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[22] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[23] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[24] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[25] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[26] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[27] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[28] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[29] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[30] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[31] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[32] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[33] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[34] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[35] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[36] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[37] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[38] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[39] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[40] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[41] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[42] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[43] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[44] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[45] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[46] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[47] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[48] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[49] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[50] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[51] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[52] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[53] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[54] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[55] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[56] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[57] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[58] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[59] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[60] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[61] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[62] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[63] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_rmw_partial_data[0] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[1] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[2] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[3] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[4] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[5] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[6] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[7] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[8] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[9] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[10] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[11] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[12] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[13] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[14] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[15] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[16] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[17] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[18] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[19] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[20] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[21] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[22] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[23] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[24] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[25] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[26] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[27] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[28] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[29] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[30] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[31] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[32] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[33] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[34] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[35] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[36] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[37] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[38] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[39] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[40] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[41] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[42] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[43] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[44] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[45] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[46] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[47] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[48] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[49] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[50] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[51] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[52] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[53] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[54] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[55] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[56] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[57] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[58] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[59] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[60] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[61] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[62] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[63] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[0] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[1] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[2] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[3] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[4] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[5] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[6] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[7] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[8] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[9] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[10] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[11] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[12] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[13] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[14] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[15] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[16] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[17] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[18] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[19] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[20] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[21] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[22] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[23] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[24] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[25] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[26] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[27] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[28] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[29] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[30] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[31] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[32] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[33] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[34] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[35] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[36] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[37] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[38] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[39] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[40] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[41] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[42] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[43] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[44] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[45] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[46] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[47] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[48] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[49] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[50] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[51] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[52] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[53] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[54] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[55] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[56] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[57] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[58] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[59] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[60] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[61] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[62] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[63] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial <= wdatap_dataread_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct <= wdatap_dataread_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[0] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[1] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[2] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[3] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[4] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[5] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[6] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[7] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code[0] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[1] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[2] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[3] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[4] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[5] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[6] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[7] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[8] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[9] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[10] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[11] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[12] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[13] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[14] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[15] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[16] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[17] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[18] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[19] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[20] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[21] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[22] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[23] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[24] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[25] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[26] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[27] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[28] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[29] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[30] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[31] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code_overwrite[0] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[1] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[2] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[3] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid => rmwfifo_data_valid.IN1
rmwfifo_data[0] => rmwfifo_input[0].IN1
rmwfifo_data[1] => rmwfifo_input[1].IN1
rmwfifo_data[2] => rmwfifo_input[2].IN1
rmwfifo_data[3] => rmwfifo_input[3].IN1
rmwfifo_data[4] => rmwfifo_input[4].IN1
rmwfifo_data[5] => rmwfifo_input[5].IN1
rmwfifo_data[6] => rmwfifo_input[6].IN1
rmwfifo_data[7] => rmwfifo_input[7].IN1
rmwfifo_data[8] => rmwfifo_input[8].IN1
rmwfifo_data[9] => rmwfifo_input[9].IN1
rmwfifo_data[10] => rmwfifo_input[10].IN1
rmwfifo_data[11] => rmwfifo_input[11].IN1
rmwfifo_data[12] => rmwfifo_input[12].IN1
rmwfifo_data[13] => rmwfifo_input[13].IN1
rmwfifo_data[14] => rmwfifo_input[14].IN1
rmwfifo_data[15] => rmwfifo_input[15].IN1
rmwfifo_data[16] => rmwfifo_input[16].IN1
rmwfifo_data[17] => rmwfifo_input[17].IN1
rmwfifo_data[18] => rmwfifo_input[18].IN1
rmwfifo_data[19] => rmwfifo_input[19].IN1
rmwfifo_data[20] => rmwfifo_input[20].IN1
rmwfifo_data[21] => rmwfifo_input[21].IN1
rmwfifo_data[22] => rmwfifo_input[22].IN1
rmwfifo_data[23] => rmwfifo_input[23].IN1
rmwfifo_data[24] => rmwfifo_input[24].IN1
rmwfifo_data[25] => rmwfifo_input[25].IN1
rmwfifo_data[26] => rmwfifo_input[26].IN1
rmwfifo_data[27] => rmwfifo_input[27].IN1
rmwfifo_data[28] => rmwfifo_input[28].IN1
rmwfifo_data[29] => rmwfifo_input[29].IN1
rmwfifo_data[30] => rmwfifo_input[30].IN1
rmwfifo_data[31] => rmwfifo_input[31].IN1
rmwfifo_data[32] => rmwfifo_input[32].IN1
rmwfifo_data[33] => rmwfifo_input[33].IN1
rmwfifo_data[34] => rmwfifo_input[34].IN1
rmwfifo_data[35] => rmwfifo_input[35].IN1
rmwfifo_data[36] => rmwfifo_input[36].IN1
rmwfifo_data[37] => rmwfifo_input[37].IN1
rmwfifo_data[38] => rmwfifo_input[38].IN1
rmwfifo_data[39] => rmwfifo_input[39].IN1
rmwfifo_data[40] => rmwfifo_input[40].IN1
rmwfifo_data[41] => rmwfifo_input[41].IN1
rmwfifo_data[42] => rmwfifo_input[42].IN1
rmwfifo_data[43] => rmwfifo_input[43].IN1
rmwfifo_data[44] => rmwfifo_input[44].IN1
rmwfifo_data[45] => rmwfifo_input[45].IN1
rmwfifo_data[46] => rmwfifo_input[46].IN1
rmwfifo_data[47] => rmwfifo_input[47].IN1
rmwfifo_data[48] => rmwfifo_input[48].IN1
rmwfifo_data[49] => rmwfifo_input[49].IN1
rmwfifo_data[50] => rmwfifo_input[50].IN1
rmwfifo_data[51] => rmwfifo_input[51].IN1
rmwfifo_data[52] => rmwfifo_input[52].IN1
rmwfifo_data[53] => rmwfifo_input[53].IN1
rmwfifo_data[54] => rmwfifo_input[54].IN1
rmwfifo_data[55] => rmwfifo_input[55].IN1
rmwfifo_data[56] => rmwfifo_input[56].IN1
rmwfifo_data[57] => rmwfifo_input[57].IN1
rmwfifo_data[58] => rmwfifo_input[58].IN1
rmwfifo_data[59] => rmwfifo_input[59].IN1
rmwfifo_data[60] => rmwfifo_input[60].IN1
rmwfifo_data[61] => rmwfifo_input[61].IN1
rmwfifo_data[62] => rmwfifo_input[62].IN1
rmwfifo_data[63] => rmwfifo_input[63].IN1
rmwfifo_ecc_dbe[0] => rmwfifo_input[64].IN1
rmwfifo_ecc_dbe[1] => rmwfifo_input[65].IN1
rmwfifo_ecc_dbe[2] => rmwfifo_input[66].IN1
rmwfifo_ecc_dbe[3] => rmwfifo_input[67].IN1
rmwfifo_ecc_code[0] => rmwfifo_input[68].IN1
rmwfifo_ecc_code[1] => rmwfifo_input[69].IN1
rmwfifo_ecc_code[2] => rmwfifo_input[70].IN1
rmwfifo_ecc_code[3] => rmwfifo_input[71].IN1
rmwfifo_ecc_code[4] => rmwfifo_input[72].IN1
rmwfifo_ecc_code[5] => rmwfifo_input[73].IN1
rmwfifo_ecc_code[6] => rmwfifo_input[74].IN1
rmwfifo_ecc_code[7] => rmwfifo_input[75].IN1
rmwfifo_ecc_code[8] => rmwfifo_input[76].IN1
rmwfifo_ecc_code[9] => rmwfifo_input[77].IN1
rmwfifo_ecc_code[10] => rmwfifo_input[78].IN1
rmwfifo_ecc_code[11] => rmwfifo_input[79].IN1
rmwfifo_ecc_code[12] => rmwfifo_input[80].IN1
rmwfifo_ecc_code[13] => rmwfifo_input[81].IN1
rmwfifo_ecc_code[14] => rmwfifo_input[82].IN1
rmwfifo_ecc_code[15] => rmwfifo_input[83].IN1
rmwfifo_ecc_code[16] => rmwfifo_input[84].IN1
rmwfifo_ecc_code[17] => rmwfifo_input[85].IN1
rmwfifo_ecc_code[18] => rmwfifo_input[86].IN1
rmwfifo_ecc_code[19] => rmwfifo_input[87].IN1
rmwfifo_ecc_code[20] => rmwfifo_input[88].IN1
rmwfifo_ecc_code[21] => rmwfifo_input[89].IN1
rmwfifo_ecc_code[22] => rmwfifo_input[90].IN1
rmwfifo_ecc_code[23] => rmwfifo_input[91].IN1
rmwfifo_ecc_code[24] => rmwfifo_input[92].IN1
rmwfifo_ecc_code[25] => rmwfifo_input[93].IN1
rmwfifo_ecc_code[26] => rmwfifo_input[94].IN1
rmwfifo_ecc_code[27] => rmwfifo_input[95].IN1
rmwfifo_ecc_code[28] => rmwfifo_input[96].IN1
rmwfifo_ecc_code[29] => rmwfifo_input[97].IN1
rmwfifo_ecc_code[30] => rmwfifo_input[98].IN1
rmwfifo_ecc_code[31] => rmwfifo_input[99].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].PRESET
ctl_reset_n => list_v[1].PRESET
ctl_reset_n => list_v[2].PRESET
ctl_reset_n => list_v[3].PRESET
ctl_reset_n => list_v[4].PRESET
ctl_reset_n => list_v[5].PRESET
ctl_reset_n => list_v[6].PRESET
ctl_reset_n => list_v[7].PRESET
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].PRESET
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].PRESET
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].PRESET
ctl_reset_n => list[3][1].PRESET
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].PRESET
ctl_reset_n => list[5][0].PRESET
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].PRESET
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].PRESET
ctl_reset_n => list[6][2].PRESET
ctl_reset_n => list[7][0].PRESET
ctl_reset_n => list[7][1].PRESET
ctl_reset_n => list[7][2].PRESET
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst
ctl_clk => burst_counter[0].CLK
ctl_clk => burst_counter[1].CLK
ctl_clk => burst_counter[2].CLK
ctl_clk => burst_counter[3].CLK
ctl_clk => burst_counter[4].CLK
ctl_clk => burst_counter[5].CLK
ctl_clk => burst_counter[6].CLK
ctl_reset_n => burst_counter[0].ACLR
ctl_reset_n => burst_counter[1].ACLR
ctl_reset_n => burst_counter[2].ACLR
ctl_reset_n => burst_counter[3].ACLR
ctl_reset_n => burst_counter[4].ACLR
ctl_reset_n => burst_counter[5].ACLR
ctl_reset_n => burst_counter[6].ACLR
burst_ready => burst_accepted.IN0
burst_valid => burst_accepted.IN1
burst_pending_burstcount[0] <= burst_counter[0].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[1] <= burst_counter[1].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[2] <= burst_counter[2].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[3] <= burst_counter[3].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[4] <= burst_counter[4].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[5] <= burst_counter[5].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[6] <= burst_counter[6].DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[0] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[1] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[2] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[3] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[4] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[5] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[6] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_consumed_valid => always0.IN1
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_counsumed_burstcount[0] => Add2.IN7
burst_counsumed_burstcount[0] => Add0.IN16
burst_counsumed_burstcount[1] => Add2.IN6
burst_counsumed_burstcount[1] => Add0.IN15
burst_counsumed_burstcount[2] => Add2.IN5
burst_counsumed_burstcount[2] => Add0.IN14


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => Add19.IN12
cfg_burst_length[3] => Add19.IN11
cfg_burst_length[4] => Add19.IN10
cfg_enable_ecc => cfg_enable_partial_be_notification.IN0
cfg_enable_auto_corr => cfg_enable_partial_be_notification.IN1
cfg_enable_no_dm => cfg_enable_partial_be_notification.IN1
update_cmd_if_ready <= update_cmd_if_address_blocked.DB_MAX_OUTPUT_PORT_TYPE
update_cmd_if_valid => update_cmd_if_accepted.IN1
update_cmd_if_data_id[0] => Equal1.IN31
update_cmd_if_data_id[0] => Equal3.IN0
update_cmd_if_data_id[0] => Equal5.IN31
update_cmd_if_data_id[0] => Equal7.IN1
update_cmd_if_data_id[0] => Equal9.IN31
update_cmd_if_data_id[0] => Equal11.IN1
update_cmd_if_data_id[0] => Equal13.IN31
update_cmd_if_data_id[0] => Equal15.IN2
update_cmd_if_data_id[1] => Equal1.IN30
update_cmd_if_data_id[1] => Equal3.IN31
update_cmd_if_data_id[1] => Equal5.IN0
update_cmd_if_data_id[1] => Equal7.IN0
update_cmd_if_data_id[1] => Equal9.IN30
update_cmd_if_data_id[1] => Equal11.IN31
update_cmd_if_data_id[1] => Equal13.IN1
update_cmd_if_data_id[1] => Equal15.IN1
update_cmd_if_data_id[2] => Equal1.IN29
update_cmd_if_data_id[2] => Equal3.IN30
update_cmd_if_data_id[2] => Equal5.IN30
update_cmd_if_data_id[2] => Equal7.IN31
update_cmd_if_data_id[2] => Equal9.IN0
update_cmd_if_data_id[2] => Equal11.IN0
update_cmd_if_data_id[2] => Equal13.IN0
update_cmd_if_data_id[2] => Equal15.IN0
update_cmd_if_burstcount[0] => burstcount_list_write_data[0].IN1
update_cmd_if_burstcount[1] => burstcount_list_write_data[1].IN1
update_cmd_if_burstcount[2] => burstcount_list_write_data[2].IN1
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[0][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[1][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[2][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[3][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[4][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[5][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[6][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[7][0].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[0][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[1][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[2][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[3][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[4][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[5][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[6][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[7][1].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[0][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[1][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[2][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[3][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[4][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[5][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[6][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[7][2].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[0][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[1][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[2][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[3][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[4][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[5][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[6][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[7][3].DATAIN
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => notify_tbp_data_partial_be.IN1
update_data_if_valid => always43.IN0
update_data_if_valid => always43.IN0
update_data_if_valid => update_data_bc_gt_update_cmd_unnotified_bc.IN1
update_data_if_data_id[0] => ~NO_FANOUT~
update_data_if_data_id[1] => ~NO_FANOUT~
update_data_if_data_id[2] => ~NO_FANOUT~
update_data_if_data_id_vector[0] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[1] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[2] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[3] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[4] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[5] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[6] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[7] => update_data_if_burstcount_greatereq.IN1
update_data_if_burstcount[0] => LessThan0.IN11
update_data_if_burstcount[0] => Equal0.IN10
update_data_if_burstcount[0] => LessThan34.IN7
update_data_if_burstcount[1] => LessThan0.IN10
update_data_if_burstcount[1] => Equal0.IN9
update_data_if_burstcount[1] => LessThan34.IN6
update_data_if_burstcount[2] => LessThan0.IN9
update_data_if_burstcount[2] => Equal0.IN8
update_data_if_burstcount[2] => LessThan34.IN5
update_data_if_burstcount[3] => LessThan0.IN8
update_data_if_burstcount[3] => LessThan34.IN4
update_data_if_burstcount[3] => Equal0.IN3
update_data_if_burstcount[4] => LessThan0.IN7
update_data_if_burstcount[4] => LessThan34.IN3
update_data_if_burstcount[4] => Equal0.IN2
update_data_if_burstcount[5] => LessThan0.IN6
update_data_if_burstcount[5] => LessThan34.IN2
update_data_if_burstcount[5] => Equal0.IN1
update_data_if_burstcount[6] => LessThan0.IN5
update_data_if_burstcount[6] => LessThan34.IN1
update_data_if_burstcount[6] => Equal0.IN0
update_data_if_next_burstcount[0] => ~NO_FANOUT~
update_data_if_next_burstcount[1] => ~NO_FANOUT~
update_data_if_next_burstcount[2] => ~NO_FANOUT~
update_data_if_next_burstcount[3] => ~NO_FANOUT~
update_data_if_next_burstcount[4] => ~NO_FANOUT~
update_data_if_next_burstcount[5] => ~NO_FANOUT~
update_data_if_next_burstcount[6] => ~NO_FANOUT~
notify_data_if_valid <= burstcount_list_read.DB_MAX_OUTPUT_PORT_TYPE
notify_data_if_burstcount[0] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[1] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[2] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_tbp_data_ready[0] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[1] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[2] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[3] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_partial_be <= notify_tbp_data_partial_be.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_ready <= write_data_if_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_valid => write_data_if_accepted.IN1
write_data_if_accepted <= write_data_if_accepted.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[0] <= write_data_if_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[1] <= write_data_if_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[2] <= write_data_if_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[3] <= write_data_if_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[4] <= write_data_if_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[5] <= write_data_if_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_partial_be => partial_be_detected.IN1
write_data_if_allzeros_be => ~NO_FANOUT~
read_data_if_valid[0] => read_data_if_datavalid[0]~reg0.DATAIN
read_data_if_data_id[0] => ~NO_FANOUT~
read_data_if_data_id[1] => ~NO_FANOUT~
read_data_if_data_id[2] => ~NO_FANOUT~
read_data_if_data_id_vector[0] => ~NO_FANOUT~
read_data_if_data_id_vector[1] => ~NO_FANOUT~
read_data_if_data_id_vector[2] => ~NO_FANOUT~
read_data_if_data_id_vector[3] => ~NO_FANOUT~
read_data_if_data_id_vector[4] => ~NO_FANOUT~
read_data_if_data_id_vector[5] => ~NO_FANOUT~
read_data_if_data_id_vector[6] => ~NO_FANOUT~
read_data_if_data_id_vector[7] => ~NO_FANOUT~
read_data_if_valid_first => always3.IN0
read_data_if_valid_first => always5.IN0
read_data_if_valid_first => always7.IN0
read_data_if_valid_first => always9.IN0
read_data_if_valid_first => always11.IN0
read_data_if_valid_first => always13.IN0
read_data_if_valid_first => always15.IN0
read_data_if_valid_first => always17.IN0
read_data_if_data_id_first[0] => ~NO_FANOUT~
read_data_if_data_id_first[1] => ~NO_FANOUT~
read_data_if_data_id_first[2] => ~NO_FANOUT~
read_data_if_data_id_vector_first[0] => always3.IN1
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][5].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][4].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][3].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][2].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][1].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][0].OUTPUTSELECT
read_data_if_data_id_vector_first[1] => always5.IN1
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => always7.IN1
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => always9.IN1
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => always11.IN1
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => always13.IN1
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => always15.IN1
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => always17.IN1
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_valid_first_vector[0] => ~NO_FANOUT~
read_data_if_valid_last => always41.IN1
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter_full.OUTPUTSELECT
read_data_if_data_id_last[0] => ~NO_FANOUT~
read_data_if_data_id_last[1] => ~NO_FANOUT~
read_data_if_data_id_last[2] => ~NO_FANOUT~
read_data_if_data_id_vector_last[0] => ~NO_FANOUT~
read_data_if_data_id_vector_last[1] => ~NO_FANOUT~
read_data_if_data_id_vector_last[2] => ~NO_FANOUT~
read_data_if_data_id_vector_last[3] => ~NO_FANOUT~
read_data_if_data_id_vector_last[4] => ~NO_FANOUT~
read_data_if_data_id_vector_last[5] => ~NO_FANOUT~
read_data_if_data_id_vector_last[6] => ~NO_FANOUT~
read_data_if_data_id_vector_last[7] => ~NO_FANOUT~
read_data_if_address[0] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[1] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[2] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[3] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[4] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[5] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_datavalid[0] <= read_data_if_datavalid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_done <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[7].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_l0l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l0l1:auto_generated.data_a[0]
data_a[1] => altsyncram_l0l1:auto_generated.data_a[1]
data_a[2] => altsyncram_l0l1:auto_generated.data_a[2]
data_a[3] => altsyncram_l0l1:auto_generated.data_a[3]
data_a[4] => altsyncram_l0l1:auto_generated.data_a[4]
data_a[5] => altsyncram_l0l1:auto_generated.data_a[5]
data_a[6] => altsyncram_l0l1:auto_generated.data_a[6]
data_a[7] => altsyncram_l0l1:auto_generated.data_a[7]
data_a[8] => altsyncram_l0l1:auto_generated.data_a[8]
data_a[9] => altsyncram_l0l1:auto_generated.data_a[9]
data_a[10] => altsyncram_l0l1:auto_generated.data_a[10]
data_a[11] => altsyncram_l0l1:auto_generated.data_a[11]
data_a[12] => altsyncram_l0l1:auto_generated.data_a[12]
data_a[13] => altsyncram_l0l1:auto_generated.data_a[13]
data_a[14] => altsyncram_l0l1:auto_generated.data_a[14]
data_a[15] => altsyncram_l0l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_l0l1:auto_generated.address_a[0]
address_a[1] => altsyncram_l0l1:auto_generated.address_a[1]
address_a[2] => altsyncram_l0l1:auto_generated.address_a[2]
address_a[3] => altsyncram_l0l1:auto_generated.address_a[3]
address_a[4] => altsyncram_l0l1:auto_generated.address_a[4]
address_a[5] => altsyncram_l0l1:auto_generated.address_a[5]
address_b[0] => altsyncram_l0l1:auto_generated.address_b[0]
address_b[1] => altsyncram_l0l1:auto_generated.address_b[1]
address_b[2] => altsyncram_l0l1:auto_generated.address_b[2]
address_b[3] => altsyncram_l0l1:auto_generated.address_b[3]
address_b[4] => altsyncram_l0l1:auto_generated.address_b[4]
address_b[5] => altsyncram_l0l1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l0l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_l0l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_l0l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_l0l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_l0l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_l0l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_l0l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_l0l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_l0l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_l0l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_l0l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_l0l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_l0l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_l0l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_l0l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_l0l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_l0l1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_btk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_btk1:auto_generated.data_a[0]
data_a[1] => altsyncram_btk1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_btk1:auto_generated.address_a[0]
address_a[1] => altsyncram_btk1:auto_generated.address_a[1]
address_a[2] => altsyncram_btk1:auto_generated.address_a[2]
address_a[3] => altsyncram_btk1:auto_generated.address_a[3]
address_a[4] => altsyncram_btk1:auto_generated.address_a[4]
address_a[5] => altsyncram_btk1:auto_generated.address_a[5]
address_b[0] => altsyncram_btk1:auto_generated.address_b[0]
address_b[1] => altsyncram_btk1:auto_generated.address_b[1]
address_b[2] => altsyncram_btk1:auto_generated.address_b[2]
address_b[3] => altsyncram_btk1:auto_generated.address_b[3]
address_b[4] => altsyncram_btk1:auto_generated.address_b[4]
address_b[5] => altsyncram_btk1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_btk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_btk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_btk1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_l0l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l0l1:auto_generated.data_a[0]
data_a[1] => altsyncram_l0l1:auto_generated.data_a[1]
data_a[2] => altsyncram_l0l1:auto_generated.data_a[2]
data_a[3] => altsyncram_l0l1:auto_generated.data_a[3]
data_a[4] => altsyncram_l0l1:auto_generated.data_a[4]
data_a[5] => altsyncram_l0l1:auto_generated.data_a[5]
data_a[6] => altsyncram_l0l1:auto_generated.data_a[6]
data_a[7] => altsyncram_l0l1:auto_generated.data_a[7]
data_a[8] => altsyncram_l0l1:auto_generated.data_a[8]
data_a[9] => altsyncram_l0l1:auto_generated.data_a[9]
data_a[10] => altsyncram_l0l1:auto_generated.data_a[10]
data_a[11] => altsyncram_l0l1:auto_generated.data_a[11]
data_a[12] => altsyncram_l0l1:auto_generated.data_a[12]
data_a[13] => altsyncram_l0l1:auto_generated.data_a[13]
data_a[14] => altsyncram_l0l1:auto_generated.data_a[14]
data_a[15] => altsyncram_l0l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_l0l1:auto_generated.address_a[0]
address_a[1] => altsyncram_l0l1:auto_generated.address_a[1]
address_a[2] => altsyncram_l0l1:auto_generated.address_a[2]
address_a[3] => altsyncram_l0l1:auto_generated.address_a[3]
address_a[4] => altsyncram_l0l1:auto_generated.address_a[4]
address_a[5] => altsyncram_l0l1:auto_generated.address_a[5]
address_b[0] => altsyncram_l0l1:auto_generated.address_b[0]
address_b[1] => altsyncram_l0l1:auto_generated.address_b[1]
address_b[2] => altsyncram_l0l1:auto_generated.address_b[2]
address_b[3] => altsyncram_l0l1:auto_generated.address_b[3]
address_b[4] => altsyncram_l0l1:auto_generated.address_b[4]
address_b[5] => altsyncram_l0l1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l0l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_l0l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_l0l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_l0l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_l0l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_l0l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_l0l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_l0l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_l0l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_l0l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_l0l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_l0l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_l0l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_l0l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_l0l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_l0l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_l0l1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_btk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_btk1:auto_generated.data_a[0]
data_a[1] => altsyncram_btk1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_btk1:auto_generated.address_a[0]
address_a[1] => altsyncram_btk1:auto_generated.address_a[1]
address_a[2] => altsyncram_btk1:auto_generated.address_a[2]
address_a[3] => altsyncram_btk1:auto_generated.address_a[3]
address_a[4] => altsyncram_btk1:auto_generated.address_a[4]
address_a[5] => altsyncram_btk1:auto_generated.address_a[5]
address_b[0] => altsyncram_btk1:auto_generated.address_b[0]
address_b[1] => altsyncram_btk1:auto_generated.address_b[1]
address_b[2] => altsyncram_btk1:auto_generated.address_b[2]
address_b[3] => altsyncram_btk1:auto_generated.address_b[3]
address_b[4] => altsyncram_btk1:auto_generated.address_b[4]
address_b[5] => altsyncram_btk1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_btk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_btk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_btk1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_l0l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l0l1:auto_generated.data_a[0]
data_a[1] => altsyncram_l0l1:auto_generated.data_a[1]
data_a[2] => altsyncram_l0l1:auto_generated.data_a[2]
data_a[3] => altsyncram_l0l1:auto_generated.data_a[3]
data_a[4] => altsyncram_l0l1:auto_generated.data_a[4]
data_a[5] => altsyncram_l0l1:auto_generated.data_a[5]
data_a[6] => altsyncram_l0l1:auto_generated.data_a[6]
data_a[7] => altsyncram_l0l1:auto_generated.data_a[7]
data_a[8] => altsyncram_l0l1:auto_generated.data_a[8]
data_a[9] => altsyncram_l0l1:auto_generated.data_a[9]
data_a[10] => altsyncram_l0l1:auto_generated.data_a[10]
data_a[11] => altsyncram_l0l1:auto_generated.data_a[11]
data_a[12] => altsyncram_l0l1:auto_generated.data_a[12]
data_a[13] => altsyncram_l0l1:auto_generated.data_a[13]
data_a[14] => altsyncram_l0l1:auto_generated.data_a[14]
data_a[15] => altsyncram_l0l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_l0l1:auto_generated.address_a[0]
address_a[1] => altsyncram_l0l1:auto_generated.address_a[1]
address_a[2] => altsyncram_l0l1:auto_generated.address_a[2]
address_a[3] => altsyncram_l0l1:auto_generated.address_a[3]
address_a[4] => altsyncram_l0l1:auto_generated.address_a[4]
address_a[5] => altsyncram_l0l1:auto_generated.address_a[5]
address_b[0] => altsyncram_l0l1:auto_generated.address_b[0]
address_b[1] => altsyncram_l0l1:auto_generated.address_b[1]
address_b[2] => altsyncram_l0l1:auto_generated.address_b[2]
address_b[3] => altsyncram_l0l1:auto_generated.address_b[3]
address_b[4] => altsyncram_l0l1:auto_generated.address_b[4]
address_b[5] => altsyncram_l0l1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l0l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_l0l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_l0l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_l0l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_l0l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_l0l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_l0l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_l0l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_l0l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_l0l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_l0l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_l0l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_l0l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_l0l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_l0l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_l0l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_l0l1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_btk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_btk1:auto_generated.data_a[0]
data_a[1] => altsyncram_btk1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_btk1:auto_generated.address_a[0]
address_a[1] => altsyncram_btk1:auto_generated.address_a[1]
address_a[2] => altsyncram_btk1:auto_generated.address_a[2]
address_a[3] => altsyncram_btk1:auto_generated.address_a[3]
address_a[4] => altsyncram_btk1:auto_generated.address_a[4]
address_a[5] => altsyncram_btk1:auto_generated.address_a[5]
address_b[0] => altsyncram_btk1:auto_generated.address_b[0]
address_b[1] => altsyncram_btk1:auto_generated.address_b[1]
address_b[2] => altsyncram_btk1:auto_generated.address_b[2]
address_b[3] => altsyncram_btk1:auto_generated.address_b[3]
address_b[4] => altsyncram_btk1:auto_generated.address_b[4]
address_b[5] => altsyncram_btk1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_btk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_btk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_btk1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_l0l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l0l1:auto_generated.data_a[0]
data_a[1] => altsyncram_l0l1:auto_generated.data_a[1]
data_a[2] => altsyncram_l0l1:auto_generated.data_a[2]
data_a[3] => altsyncram_l0l1:auto_generated.data_a[3]
data_a[4] => altsyncram_l0l1:auto_generated.data_a[4]
data_a[5] => altsyncram_l0l1:auto_generated.data_a[5]
data_a[6] => altsyncram_l0l1:auto_generated.data_a[6]
data_a[7] => altsyncram_l0l1:auto_generated.data_a[7]
data_a[8] => altsyncram_l0l1:auto_generated.data_a[8]
data_a[9] => altsyncram_l0l1:auto_generated.data_a[9]
data_a[10] => altsyncram_l0l1:auto_generated.data_a[10]
data_a[11] => altsyncram_l0l1:auto_generated.data_a[11]
data_a[12] => altsyncram_l0l1:auto_generated.data_a[12]
data_a[13] => altsyncram_l0l1:auto_generated.data_a[13]
data_a[14] => altsyncram_l0l1:auto_generated.data_a[14]
data_a[15] => altsyncram_l0l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_l0l1:auto_generated.address_a[0]
address_a[1] => altsyncram_l0l1:auto_generated.address_a[1]
address_a[2] => altsyncram_l0l1:auto_generated.address_a[2]
address_a[3] => altsyncram_l0l1:auto_generated.address_a[3]
address_a[4] => altsyncram_l0l1:auto_generated.address_a[4]
address_a[5] => altsyncram_l0l1:auto_generated.address_a[5]
address_b[0] => altsyncram_l0l1:auto_generated.address_b[0]
address_b[1] => altsyncram_l0l1:auto_generated.address_b[1]
address_b[2] => altsyncram_l0l1:auto_generated.address_b[2]
address_b[3] => altsyncram_l0l1:auto_generated.address_b[3]
address_b[4] => altsyncram_l0l1:auto_generated.address_b[4]
address_b[5] => altsyncram_l0l1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l0l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_l0l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_l0l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_l0l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_l0l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_l0l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_l0l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_l0l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_l0l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_l0l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_l0l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_l0l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_l0l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_l0l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_l0l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_l0l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_l0l1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_l0l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_btk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_btk1:auto_generated.data_a[0]
data_a[1] => altsyncram_btk1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_btk1:auto_generated.address_a[0]
address_a[1] => altsyncram_btk1:auto_generated.address_a[1]
address_a[2] => altsyncram_btk1:auto_generated.address_a[2]
address_a[3] => altsyncram_btk1:auto_generated.address_a[3]
address_a[4] => altsyncram_btk1:auto_generated.address_a[4]
address_a[5] => altsyncram_btk1:auto_generated.address_a[5]
address_b[0] => altsyncram_btk1:auto_generated.address_b[0]
address_b[1] => altsyncram_btk1:auto_generated.address_b[1]
address_b[2] => altsyncram_btk1:auto_generated.address_b[2]
address_b[3] => altsyncram_btk1:auto_generated.address_b[3]
address_b[4] => altsyncram_btk1:auto_generated.address_b[4]
address_b[5] => altsyncram_btk1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_btk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_btk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_btk1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_btk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[43] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[44] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[45] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[46] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[47] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[48] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[49] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[50] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[51] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[52] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[53] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[54] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[55] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[56] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[57] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[58] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[59] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[60] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[61] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[62] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[63] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[64] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[65] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[66] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[67] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[68] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[69] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[70] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[71] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[72] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[73] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[74] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[75] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[76] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[77] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[78] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[79] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[80] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[81] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[82] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[83] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[84] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[85] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[86] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[87] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[88] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[89] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[90] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[91] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[92] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[93] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[94] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[95] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[96] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[97] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[98] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[99] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1
put_data[43] => put_data[43].IN1
put_data[44] => put_data[44].IN1
put_data[45] => put_data[45].IN1
put_data[46] => put_data[46].IN1
put_data[47] => put_data[47].IN1
put_data[48] => put_data[48].IN1
put_data[49] => put_data[49].IN1
put_data[50] => put_data[50].IN1
put_data[51] => put_data[51].IN1
put_data[52] => put_data[52].IN1
put_data[53] => put_data[53].IN1
put_data[54] => put_data[54].IN1
put_data[55] => put_data[55].IN1
put_data[56] => put_data[56].IN1
put_data[57] => put_data[57].IN1
put_data[58] => put_data[58].IN1
put_data[59] => put_data[59].IN1
put_data[60] => put_data[60].IN1
put_data[61] => put_data[61].IN1
put_data[62] => put_data[62].IN1
put_data[63] => put_data[63].IN1
put_data[64] => put_data[64].IN1
put_data[65] => put_data[65].IN1
put_data[66] => put_data[66].IN1
put_data[67] => put_data[67].IN1
put_data[68] => put_data[68].IN1
put_data[69] => put_data[69].IN1
put_data[70] => put_data[70].IN1
put_data[71] => put_data[71].IN1
put_data[72] => put_data[72].IN1
put_data[73] => put_data[73].IN1
put_data[74] => put_data[74].IN1
put_data[75] => put_data[75].IN1
put_data[76] => put_data[76].IN1
put_data[77] => put_data[77].IN1
put_data[78] => put_data[78].IN1
put_data[79] => put_data[79].IN1
put_data[80] => put_data[80].IN1
put_data[81] => put_data[81].IN1
put_data[82] => put_data[82].IN1
put_data[83] => put_data[83].IN1
put_data[84] => put_data[84].IN1
put_data[85] => put_data[85].IN1
put_data[86] => put_data[86].IN1
put_data[87] => put_data[87].IN1
put_data[88] => put_data[88].IN1
put_data[89] => put_data[89].IN1
put_data[90] => put_data[90].IN1
put_data[91] => put_data[91].IN1
put_data[92] => put_data[92].IN1
put_data[93] => put_data[93].IN1
put_data[94] => put_data[94].IN1
put_data[95] => put_data[95].IN1
put_data[96] => put_data[96].IN1
put_data[97] => put_data[97].IN1
put_data[98] => put_data[98].IN1
put_data[99] => put_data[99].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_2k31:auto_generated.data[0]
data[1] => scfifo_2k31:auto_generated.data[1]
data[2] => scfifo_2k31:auto_generated.data[2]
data[3] => scfifo_2k31:auto_generated.data[3]
data[4] => scfifo_2k31:auto_generated.data[4]
data[5] => scfifo_2k31:auto_generated.data[5]
data[6] => scfifo_2k31:auto_generated.data[6]
data[7] => scfifo_2k31:auto_generated.data[7]
data[8] => scfifo_2k31:auto_generated.data[8]
data[9] => scfifo_2k31:auto_generated.data[9]
data[10] => scfifo_2k31:auto_generated.data[10]
data[11] => scfifo_2k31:auto_generated.data[11]
data[12] => scfifo_2k31:auto_generated.data[12]
data[13] => scfifo_2k31:auto_generated.data[13]
data[14] => scfifo_2k31:auto_generated.data[14]
data[15] => scfifo_2k31:auto_generated.data[15]
data[16] => scfifo_2k31:auto_generated.data[16]
data[17] => scfifo_2k31:auto_generated.data[17]
data[18] => scfifo_2k31:auto_generated.data[18]
data[19] => scfifo_2k31:auto_generated.data[19]
data[20] => scfifo_2k31:auto_generated.data[20]
data[21] => scfifo_2k31:auto_generated.data[21]
data[22] => scfifo_2k31:auto_generated.data[22]
data[23] => scfifo_2k31:auto_generated.data[23]
data[24] => scfifo_2k31:auto_generated.data[24]
data[25] => scfifo_2k31:auto_generated.data[25]
data[26] => scfifo_2k31:auto_generated.data[26]
data[27] => scfifo_2k31:auto_generated.data[27]
data[28] => scfifo_2k31:auto_generated.data[28]
data[29] => scfifo_2k31:auto_generated.data[29]
data[30] => scfifo_2k31:auto_generated.data[30]
data[31] => scfifo_2k31:auto_generated.data[31]
data[32] => scfifo_2k31:auto_generated.data[32]
data[33] => scfifo_2k31:auto_generated.data[33]
data[34] => scfifo_2k31:auto_generated.data[34]
data[35] => scfifo_2k31:auto_generated.data[35]
data[36] => scfifo_2k31:auto_generated.data[36]
data[37] => scfifo_2k31:auto_generated.data[37]
data[38] => scfifo_2k31:auto_generated.data[38]
data[39] => scfifo_2k31:auto_generated.data[39]
data[40] => scfifo_2k31:auto_generated.data[40]
data[41] => scfifo_2k31:auto_generated.data[41]
data[42] => scfifo_2k31:auto_generated.data[42]
data[43] => scfifo_2k31:auto_generated.data[43]
data[44] => scfifo_2k31:auto_generated.data[44]
data[45] => scfifo_2k31:auto_generated.data[45]
data[46] => scfifo_2k31:auto_generated.data[46]
data[47] => scfifo_2k31:auto_generated.data[47]
data[48] => scfifo_2k31:auto_generated.data[48]
data[49] => scfifo_2k31:auto_generated.data[49]
data[50] => scfifo_2k31:auto_generated.data[50]
data[51] => scfifo_2k31:auto_generated.data[51]
data[52] => scfifo_2k31:auto_generated.data[52]
data[53] => scfifo_2k31:auto_generated.data[53]
data[54] => scfifo_2k31:auto_generated.data[54]
data[55] => scfifo_2k31:auto_generated.data[55]
data[56] => scfifo_2k31:auto_generated.data[56]
data[57] => scfifo_2k31:auto_generated.data[57]
data[58] => scfifo_2k31:auto_generated.data[58]
data[59] => scfifo_2k31:auto_generated.data[59]
data[60] => scfifo_2k31:auto_generated.data[60]
data[61] => scfifo_2k31:auto_generated.data[61]
data[62] => scfifo_2k31:auto_generated.data[62]
data[63] => scfifo_2k31:auto_generated.data[63]
data[64] => scfifo_2k31:auto_generated.data[64]
data[65] => scfifo_2k31:auto_generated.data[65]
data[66] => scfifo_2k31:auto_generated.data[66]
data[67] => scfifo_2k31:auto_generated.data[67]
data[68] => scfifo_2k31:auto_generated.data[68]
data[69] => scfifo_2k31:auto_generated.data[69]
data[70] => scfifo_2k31:auto_generated.data[70]
data[71] => scfifo_2k31:auto_generated.data[71]
data[72] => scfifo_2k31:auto_generated.data[72]
data[73] => scfifo_2k31:auto_generated.data[73]
data[74] => scfifo_2k31:auto_generated.data[74]
data[75] => scfifo_2k31:auto_generated.data[75]
data[76] => scfifo_2k31:auto_generated.data[76]
data[77] => scfifo_2k31:auto_generated.data[77]
data[78] => scfifo_2k31:auto_generated.data[78]
data[79] => scfifo_2k31:auto_generated.data[79]
data[80] => scfifo_2k31:auto_generated.data[80]
data[81] => scfifo_2k31:auto_generated.data[81]
data[82] => scfifo_2k31:auto_generated.data[82]
data[83] => scfifo_2k31:auto_generated.data[83]
data[84] => scfifo_2k31:auto_generated.data[84]
data[85] => scfifo_2k31:auto_generated.data[85]
data[86] => scfifo_2k31:auto_generated.data[86]
data[87] => scfifo_2k31:auto_generated.data[87]
data[88] => scfifo_2k31:auto_generated.data[88]
data[89] => scfifo_2k31:auto_generated.data[89]
data[90] => scfifo_2k31:auto_generated.data[90]
data[91] => scfifo_2k31:auto_generated.data[91]
data[92] => scfifo_2k31:auto_generated.data[92]
data[93] => scfifo_2k31:auto_generated.data[93]
data[94] => scfifo_2k31:auto_generated.data[94]
data[95] => scfifo_2k31:auto_generated.data[95]
data[96] => scfifo_2k31:auto_generated.data[96]
data[97] => scfifo_2k31:auto_generated.data[97]
data[98] => scfifo_2k31:auto_generated.data[98]
data[99] => scfifo_2k31:auto_generated.data[99]
q[0] <= scfifo_2k31:auto_generated.q[0]
q[1] <= scfifo_2k31:auto_generated.q[1]
q[2] <= scfifo_2k31:auto_generated.q[2]
q[3] <= scfifo_2k31:auto_generated.q[3]
q[4] <= scfifo_2k31:auto_generated.q[4]
q[5] <= scfifo_2k31:auto_generated.q[5]
q[6] <= scfifo_2k31:auto_generated.q[6]
q[7] <= scfifo_2k31:auto_generated.q[7]
q[8] <= scfifo_2k31:auto_generated.q[8]
q[9] <= scfifo_2k31:auto_generated.q[9]
q[10] <= scfifo_2k31:auto_generated.q[10]
q[11] <= scfifo_2k31:auto_generated.q[11]
q[12] <= scfifo_2k31:auto_generated.q[12]
q[13] <= scfifo_2k31:auto_generated.q[13]
q[14] <= scfifo_2k31:auto_generated.q[14]
q[15] <= scfifo_2k31:auto_generated.q[15]
q[16] <= scfifo_2k31:auto_generated.q[16]
q[17] <= scfifo_2k31:auto_generated.q[17]
q[18] <= scfifo_2k31:auto_generated.q[18]
q[19] <= scfifo_2k31:auto_generated.q[19]
q[20] <= scfifo_2k31:auto_generated.q[20]
q[21] <= scfifo_2k31:auto_generated.q[21]
q[22] <= scfifo_2k31:auto_generated.q[22]
q[23] <= scfifo_2k31:auto_generated.q[23]
q[24] <= scfifo_2k31:auto_generated.q[24]
q[25] <= scfifo_2k31:auto_generated.q[25]
q[26] <= scfifo_2k31:auto_generated.q[26]
q[27] <= scfifo_2k31:auto_generated.q[27]
q[28] <= scfifo_2k31:auto_generated.q[28]
q[29] <= scfifo_2k31:auto_generated.q[29]
q[30] <= scfifo_2k31:auto_generated.q[30]
q[31] <= scfifo_2k31:auto_generated.q[31]
q[32] <= scfifo_2k31:auto_generated.q[32]
q[33] <= scfifo_2k31:auto_generated.q[33]
q[34] <= scfifo_2k31:auto_generated.q[34]
q[35] <= scfifo_2k31:auto_generated.q[35]
q[36] <= scfifo_2k31:auto_generated.q[36]
q[37] <= scfifo_2k31:auto_generated.q[37]
q[38] <= scfifo_2k31:auto_generated.q[38]
q[39] <= scfifo_2k31:auto_generated.q[39]
q[40] <= scfifo_2k31:auto_generated.q[40]
q[41] <= scfifo_2k31:auto_generated.q[41]
q[42] <= scfifo_2k31:auto_generated.q[42]
q[43] <= scfifo_2k31:auto_generated.q[43]
q[44] <= scfifo_2k31:auto_generated.q[44]
q[45] <= scfifo_2k31:auto_generated.q[45]
q[46] <= scfifo_2k31:auto_generated.q[46]
q[47] <= scfifo_2k31:auto_generated.q[47]
q[48] <= scfifo_2k31:auto_generated.q[48]
q[49] <= scfifo_2k31:auto_generated.q[49]
q[50] <= scfifo_2k31:auto_generated.q[50]
q[51] <= scfifo_2k31:auto_generated.q[51]
q[52] <= scfifo_2k31:auto_generated.q[52]
q[53] <= scfifo_2k31:auto_generated.q[53]
q[54] <= scfifo_2k31:auto_generated.q[54]
q[55] <= scfifo_2k31:auto_generated.q[55]
q[56] <= scfifo_2k31:auto_generated.q[56]
q[57] <= scfifo_2k31:auto_generated.q[57]
q[58] <= scfifo_2k31:auto_generated.q[58]
q[59] <= scfifo_2k31:auto_generated.q[59]
q[60] <= scfifo_2k31:auto_generated.q[60]
q[61] <= scfifo_2k31:auto_generated.q[61]
q[62] <= scfifo_2k31:auto_generated.q[62]
q[63] <= scfifo_2k31:auto_generated.q[63]
q[64] <= scfifo_2k31:auto_generated.q[64]
q[65] <= scfifo_2k31:auto_generated.q[65]
q[66] <= scfifo_2k31:auto_generated.q[66]
q[67] <= scfifo_2k31:auto_generated.q[67]
q[68] <= scfifo_2k31:auto_generated.q[68]
q[69] <= scfifo_2k31:auto_generated.q[69]
q[70] <= scfifo_2k31:auto_generated.q[70]
q[71] <= scfifo_2k31:auto_generated.q[71]
q[72] <= scfifo_2k31:auto_generated.q[72]
q[73] <= scfifo_2k31:auto_generated.q[73]
q[74] <= scfifo_2k31:auto_generated.q[74]
q[75] <= scfifo_2k31:auto_generated.q[75]
q[76] <= scfifo_2k31:auto_generated.q[76]
q[77] <= scfifo_2k31:auto_generated.q[77]
q[78] <= scfifo_2k31:auto_generated.q[78]
q[79] <= scfifo_2k31:auto_generated.q[79]
q[80] <= scfifo_2k31:auto_generated.q[80]
q[81] <= scfifo_2k31:auto_generated.q[81]
q[82] <= scfifo_2k31:auto_generated.q[82]
q[83] <= scfifo_2k31:auto_generated.q[83]
q[84] <= scfifo_2k31:auto_generated.q[84]
q[85] <= scfifo_2k31:auto_generated.q[85]
q[86] <= scfifo_2k31:auto_generated.q[86]
q[87] <= scfifo_2k31:auto_generated.q[87]
q[88] <= scfifo_2k31:auto_generated.q[88]
q[89] <= scfifo_2k31:auto_generated.q[89]
q[90] <= scfifo_2k31:auto_generated.q[90]
q[91] <= scfifo_2k31:auto_generated.q[91]
q[92] <= scfifo_2k31:auto_generated.q[92]
q[93] <= scfifo_2k31:auto_generated.q[93]
q[94] <= scfifo_2k31:auto_generated.q[94]
q[95] <= scfifo_2k31:auto_generated.q[95]
q[96] <= scfifo_2k31:auto_generated.q[96]
q[97] <= scfifo_2k31:auto_generated.q[97]
q[98] <= scfifo_2k31:auto_generated.q[98]
q[99] <= scfifo_2k31:auto_generated.q[99]
wrreq => scfifo_2k31:auto_generated.wrreq
rdreq => scfifo_2k31:auto_generated.rdreq
clock => scfifo_2k31:auto_generated.clock
aclr => scfifo_2k31:auto_generated.aclr
sclr => scfifo_2k31:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_2k31:auto_generated.empty
full <= scfifo_2k31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated
aclr => a_dpfifo_bv21:dpfifo.aclr
clock => a_dpfifo_bv21:dpfifo.clock
data[0] => a_dpfifo_bv21:dpfifo.data[0]
data[1] => a_dpfifo_bv21:dpfifo.data[1]
data[2] => a_dpfifo_bv21:dpfifo.data[2]
data[3] => a_dpfifo_bv21:dpfifo.data[3]
data[4] => a_dpfifo_bv21:dpfifo.data[4]
data[5] => a_dpfifo_bv21:dpfifo.data[5]
data[6] => a_dpfifo_bv21:dpfifo.data[6]
data[7] => a_dpfifo_bv21:dpfifo.data[7]
data[8] => a_dpfifo_bv21:dpfifo.data[8]
data[9] => a_dpfifo_bv21:dpfifo.data[9]
data[10] => a_dpfifo_bv21:dpfifo.data[10]
data[11] => a_dpfifo_bv21:dpfifo.data[11]
data[12] => a_dpfifo_bv21:dpfifo.data[12]
data[13] => a_dpfifo_bv21:dpfifo.data[13]
data[14] => a_dpfifo_bv21:dpfifo.data[14]
data[15] => a_dpfifo_bv21:dpfifo.data[15]
data[16] => a_dpfifo_bv21:dpfifo.data[16]
data[17] => a_dpfifo_bv21:dpfifo.data[17]
data[18] => a_dpfifo_bv21:dpfifo.data[18]
data[19] => a_dpfifo_bv21:dpfifo.data[19]
data[20] => a_dpfifo_bv21:dpfifo.data[20]
data[21] => a_dpfifo_bv21:dpfifo.data[21]
data[22] => a_dpfifo_bv21:dpfifo.data[22]
data[23] => a_dpfifo_bv21:dpfifo.data[23]
data[24] => a_dpfifo_bv21:dpfifo.data[24]
data[25] => a_dpfifo_bv21:dpfifo.data[25]
data[26] => a_dpfifo_bv21:dpfifo.data[26]
data[27] => a_dpfifo_bv21:dpfifo.data[27]
data[28] => a_dpfifo_bv21:dpfifo.data[28]
data[29] => a_dpfifo_bv21:dpfifo.data[29]
data[30] => a_dpfifo_bv21:dpfifo.data[30]
data[31] => a_dpfifo_bv21:dpfifo.data[31]
data[32] => a_dpfifo_bv21:dpfifo.data[32]
data[33] => a_dpfifo_bv21:dpfifo.data[33]
data[34] => a_dpfifo_bv21:dpfifo.data[34]
data[35] => a_dpfifo_bv21:dpfifo.data[35]
data[36] => a_dpfifo_bv21:dpfifo.data[36]
data[37] => a_dpfifo_bv21:dpfifo.data[37]
data[38] => a_dpfifo_bv21:dpfifo.data[38]
data[39] => a_dpfifo_bv21:dpfifo.data[39]
data[40] => a_dpfifo_bv21:dpfifo.data[40]
data[41] => a_dpfifo_bv21:dpfifo.data[41]
data[42] => a_dpfifo_bv21:dpfifo.data[42]
data[43] => a_dpfifo_bv21:dpfifo.data[43]
data[44] => a_dpfifo_bv21:dpfifo.data[44]
data[45] => a_dpfifo_bv21:dpfifo.data[45]
data[46] => a_dpfifo_bv21:dpfifo.data[46]
data[47] => a_dpfifo_bv21:dpfifo.data[47]
data[48] => a_dpfifo_bv21:dpfifo.data[48]
data[49] => a_dpfifo_bv21:dpfifo.data[49]
data[50] => a_dpfifo_bv21:dpfifo.data[50]
data[51] => a_dpfifo_bv21:dpfifo.data[51]
data[52] => a_dpfifo_bv21:dpfifo.data[52]
data[53] => a_dpfifo_bv21:dpfifo.data[53]
data[54] => a_dpfifo_bv21:dpfifo.data[54]
data[55] => a_dpfifo_bv21:dpfifo.data[55]
data[56] => a_dpfifo_bv21:dpfifo.data[56]
data[57] => a_dpfifo_bv21:dpfifo.data[57]
data[58] => a_dpfifo_bv21:dpfifo.data[58]
data[59] => a_dpfifo_bv21:dpfifo.data[59]
data[60] => a_dpfifo_bv21:dpfifo.data[60]
data[61] => a_dpfifo_bv21:dpfifo.data[61]
data[62] => a_dpfifo_bv21:dpfifo.data[62]
data[63] => a_dpfifo_bv21:dpfifo.data[63]
data[64] => a_dpfifo_bv21:dpfifo.data[64]
data[65] => a_dpfifo_bv21:dpfifo.data[65]
data[66] => a_dpfifo_bv21:dpfifo.data[66]
data[67] => a_dpfifo_bv21:dpfifo.data[67]
data[68] => a_dpfifo_bv21:dpfifo.data[68]
data[69] => a_dpfifo_bv21:dpfifo.data[69]
data[70] => a_dpfifo_bv21:dpfifo.data[70]
data[71] => a_dpfifo_bv21:dpfifo.data[71]
data[72] => a_dpfifo_bv21:dpfifo.data[72]
data[73] => a_dpfifo_bv21:dpfifo.data[73]
data[74] => a_dpfifo_bv21:dpfifo.data[74]
data[75] => a_dpfifo_bv21:dpfifo.data[75]
data[76] => a_dpfifo_bv21:dpfifo.data[76]
data[77] => a_dpfifo_bv21:dpfifo.data[77]
data[78] => a_dpfifo_bv21:dpfifo.data[78]
data[79] => a_dpfifo_bv21:dpfifo.data[79]
data[80] => a_dpfifo_bv21:dpfifo.data[80]
data[81] => a_dpfifo_bv21:dpfifo.data[81]
data[82] => a_dpfifo_bv21:dpfifo.data[82]
data[83] => a_dpfifo_bv21:dpfifo.data[83]
data[84] => a_dpfifo_bv21:dpfifo.data[84]
data[85] => a_dpfifo_bv21:dpfifo.data[85]
data[86] => a_dpfifo_bv21:dpfifo.data[86]
data[87] => a_dpfifo_bv21:dpfifo.data[87]
data[88] => a_dpfifo_bv21:dpfifo.data[88]
data[89] => a_dpfifo_bv21:dpfifo.data[89]
data[90] => a_dpfifo_bv21:dpfifo.data[90]
data[91] => a_dpfifo_bv21:dpfifo.data[91]
data[92] => a_dpfifo_bv21:dpfifo.data[92]
data[93] => a_dpfifo_bv21:dpfifo.data[93]
data[94] => a_dpfifo_bv21:dpfifo.data[94]
data[95] => a_dpfifo_bv21:dpfifo.data[95]
data[96] => a_dpfifo_bv21:dpfifo.data[96]
data[97] => a_dpfifo_bv21:dpfifo.data[97]
data[98] => a_dpfifo_bv21:dpfifo.data[98]
data[99] => a_dpfifo_bv21:dpfifo.data[99]
empty <= a_dpfifo_bv21:dpfifo.empty
full <= a_dpfifo_bv21:dpfifo.full
q[0] <= a_dpfifo_bv21:dpfifo.q[0]
q[1] <= a_dpfifo_bv21:dpfifo.q[1]
q[2] <= a_dpfifo_bv21:dpfifo.q[2]
q[3] <= a_dpfifo_bv21:dpfifo.q[3]
q[4] <= a_dpfifo_bv21:dpfifo.q[4]
q[5] <= a_dpfifo_bv21:dpfifo.q[5]
q[6] <= a_dpfifo_bv21:dpfifo.q[6]
q[7] <= a_dpfifo_bv21:dpfifo.q[7]
q[8] <= a_dpfifo_bv21:dpfifo.q[8]
q[9] <= a_dpfifo_bv21:dpfifo.q[9]
q[10] <= a_dpfifo_bv21:dpfifo.q[10]
q[11] <= a_dpfifo_bv21:dpfifo.q[11]
q[12] <= a_dpfifo_bv21:dpfifo.q[12]
q[13] <= a_dpfifo_bv21:dpfifo.q[13]
q[14] <= a_dpfifo_bv21:dpfifo.q[14]
q[15] <= a_dpfifo_bv21:dpfifo.q[15]
q[16] <= a_dpfifo_bv21:dpfifo.q[16]
q[17] <= a_dpfifo_bv21:dpfifo.q[17]
q[18] <= a_dpfifo_bv21:dpfifo.q[18]
q[19] <= a_dpfifo_bv21:dpfifo.q[19]
q[20] <= a_dpfifo_bv21:dpfifo.q[20]
q[21] <= a_dpfifo_bv21:dpfifo.q[21]
q[22] <= a_dpfifo_bv21:dpfifo.q[22]
q[23] <= a_dpfifo_bv21:dpfifo.q[23]
q[24] <= a_dpfifo_bv21:dpfifo.q[24]
q[25] <= a_dpfifo_bv21:dpfifo.q[25]
q[26] <= a_dpfifo_bv21:dpfifo.q[26]
q[27] <= a_dpfifo_bv21:dpfifo.q[27]
q[28] <= a_dpfifo_bv21:dpfifo.q[28]
q[29] <= a_dpfifo_bv21:dpfifo.q[29]
q[30] <= a_dpfifo_bv21:dpfifo.q[30]
q[31] <= a_dpfifo_bv21:dpfifo.q[31]
q[32] <= a_dpfifo_bv21:dpfifo.q[32]
q[33] <= a_dpfifo_bv21:dpfifo.q[33]
q[34] <= a_dpfifo_bv21:dpfifo.q[34]
q[35] <= a_dpfifo_bv21:dpfifo.q[35]
q[36] <= a_dpfifo_bv21:dpfifo.q[36]
q[37] <= a_dpfifo_bv21:dpfifo.q[37]
q[38] <= a_dpfifo_bv21:dpfifo.q[38]
q[39] <= a_dpfifo_bv21:dpfifo.q[39]
q[40] <= a_dpfifo_bv21:dpfifo.q[40]
q[41] <= a_dpfifo_bv21:dpfifo.q[41]
q[42] <= a_dpfifo_bv21:dpfifo.q[42]
q[43] <= a_dpfifo_bv21:dpfifo.q[43]
q[44] <= a_dpfifo_bv21:dpfifo.q[44]
q[45] <= a_dpfifo_bv21:dpfifo.q[45]
q[46] <= a_dpfifo_bv21:dpfifo.q[46]
q[47] <= a_dpfifo_bv21:dpfifo.q[47]
q[48] <= a_dpfifo_bv21:dpfifo.q[48]
q[49] <= a_dpfifo_bv21:dpfifo.q[49]
q[50] <= a_dpfifo_bv21:dpfifo.q[50]
q[51] <= a_dpfifo_bv21:dpfifo.q[51]
q[52] <= a_dpfifo_bv21:dpfifo.q[52]
q[53] <= a_dpfifo_bv21:dpfifo.q[53]
q[54] <= a_dpfifo_bv21:dpfifo.q[54]
q[55] <= a_dpfifo_bv21:dpfifo.q[55]
q[56] <= a_dpfifo_bv21:dpfifo.q[56]
q[57] <= a_dpfifo_bv21:dpfifo.q[57]
q[58] <= a_dpfifo_bv21:dpfifo.q[58]
q[59] <= a_dpfifo_bv21:dpfifo.q[59]
q[60] <= a_dpfifo_bv21:dpfifo.q[60]
q[61] <= a_dpfifo_bv21:dpfifo.q[61]
q[62] <= a_dpfifo_bv21:dpfifo.q[62]
q[63] <= a_dpfifo_bv21:dpfifo.q[63]
q[64] <= a_dpfifo_bv21:dpfifo.q[64]
q[65] <= a_dpfifo_bv21:dpfifo.q[65]
q[66] <= a_dpfifo_bv21:dpfifo.q[66]
q[67] <= a_dpfifo_bv21:dpfifo.q[67]
q[68] <= a_dpfifo_bv21:dpfifo.q[68]
q[69] <= a_dpfifo_bv21:dpfifo.q[69]
q[70] <= a_dpfifo_bv21:dpfifo.q[70]
q[71] <= a_dpfifo_bv21:dpfifo.q[71]
q[72] <= a_dpfifo_bv21:dpfifo.q[72]
q[73] <= a_dpfifo_bv21:dpfifo.q[73]
q[74] <= a_dpfifo_bv21:dpfifo.q[74]
q[75] <= a_dpfifo_bv21:dpfifo.q[75]
q[76] <= a_dpfifo_bv21:dpfifo.q[76]
q[77] <= a_dpfifo_bv21:dpfifo.q[77]
q[78] <= a_dpfifo_bv21:dpfifo.q[78]
q[79] <= a_dpfifo_bv21:dpfifo.q[79]
q[80] <= a_dpfifo_bv21:dpfifo.q[80]
q[81] <= a_dpfifo_bv21:dpfifo.q[81]
q[82] <= a_dpfifo_bv21:dpfifo.q[82]
q[83] <= a_dpfifo_bv21:dpfifo.q[83]
q[84] <= a_dpfifo_bv21:dpfifo.q[84]
q[85] <= a_dpfifo_bv21:dpfifo.q[85]
q[86] <= a_dpfifo_bv21:dpfifo.q[86]
q[87] <= a_dpfifo_bv21:dpfifo.q[87]
q[88] <= a_dpfifo_bv21:dpfifo.q[88]
q[89] <= a_dpfifo_bv21:dpfifo.q[89]
q[90] <= a_dpfifo_bv21:dpfifo.q[90]
q[91] <= a_dpfifo_bv21:dpfifo.q[91]
q[92] <= a_dpfifo_bv21:dpfifo.q[92]
q[93] <= a_dpfifo_bv21:dpfifo.q[93]
q[94] <= a_dpfifo_bv21:dpfifo.q[94]
q[95] <= a_dpfifo_bv21:dpfifo.q[95]
q[96] <= a_dpfifo_bv21:dpfifo.q[96]
q[97] <= a_dpfifo_bv21:dpfifo.q[97]
q[98] <= a_dpfifo_bv21:dpfifo.q[98]
q[99] <= a_dpfifo_bv21:dpfifo.q[99]
rdreq => a_dpfifo_bv21:dpfifo.rreq
sclr => a_dpfifo_bv21:dpfifo.sclr
wrreq => a_dpfifo_bv21:dpfifo.wreq


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated|a_dpfifo_bv21:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[1].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_i2b:rd_ptr_msb.aclr
aclr => cntr_v27:usedw_counter.aclr
aclr => cntr_j2b:wr_ptr.aclr
clock => altsyncram_hkg1:FIFOram.clock0
clock => altsyncram_hkg1:FIFOram.clock1
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hkg1:FIFOram.data_a[0]
data[1] => altsyncram_hkg1:FIFOram.data_a[1]
data[2] => altsyncram_hkg1:FIFOram.data_a[2]
data[3] => altsyncram_hkg1:FIFOram.data_a[3]
data[4] => altsyncram_hkg1:FIFOram.data_a[4]
data[5] => altsyncram_hkg1:FIFOram.data_a[5]
data[6] => altsyncram_hkg1:FIFOram.data_a[6]
data[7] => altsyncram_hkg1:FIFOram.data_a[7]
data[8] => altsyncram_hkg1:FIFOram.data_a[8]
data[9] => altsyncram_hkg1:FIFOram.data_a[9]
data[10] => altsyncram_hkg1:FIFOram.data_a[10]
data[11] => altsyncram_hkg1:FIFOram.data_a[11]
data[12] => altsyncram_hkg1:FIFOram.data_a[12]
data[13] => altsyncram_hkg1:FIFOram.data_a[13]
data[14] => altsyncram_hkg1:FIFOram.data_a[14]
data[15] => altsyncram_hkg1:FIFOram.data_a[15]
data[16] => altsyncram_hkg1:FIFOram.data_a[16]
data[17] => altsyncram_hkg1:FIFOram.data_a[17]
data[18] => altsyncram_hkg1:FIFOram.data_a[18]
data[19] => altsyncram_hkg1:FIFOram.data_a[19]
data[20] => altsyncram_hkg1:FIFOram.data_a[20]
data[21] => altsyncram_hkg1:FIFOram.data_a[21]
data[22] => altsyncram_hkg1:FIFOram.data_a[22]
data[23] => altsyncram_hkg1:FIFOram.data_a[23]
data[24] => altsyncram_hkg1:FIFOram.data_a[24]
data[25] => altsyncram_hkg1:FIFOram.data_a[25]
data[26] => altsyncram_hkg1:FIFOram.data_a[26]
data[27] => altsyncram_hkg1:FIFOram.data_a[27]
data[28] => altsyncram_hkg1:FIFOram.data_a[28]
data[29] => altsyncram_hkg1:FIFOram.data_a[29]
data[30] => altsyncram_hkg1:FIFOram.data_a[30]
data[31] => altsyncram_hkg1:FIFOram.data_a[31]
data[32] => altsyncram_hkg1:FIFOram.data_a[32]
data[33] => altsyncram_hkg1:FIFOram.data_a[33]
data[34] => altsyncram_hkg1:FIFOram.data_a[34]
data[35] => altsyncram_hkg1:FIFOram.data_a[35]
data[36] => altsyncram_hkg1:FIFOram.data_a[36]
data[37] => altsyncram_hkg1:FIFOram.data_a[37]
data[38] => altsyncram_hkg1:FIFOram.data_a[38]
data[39] => altsyncram_hkg1:FIFOram.data_a[39]
data[40] => altsyncram_hkg1:FIFOram.data_a[40]
data[41] => altsyncram_hkg1:FIFOram.data_a[41]
data[42] => altsyncram_hkg1:FIFOram.data_a[42]
data[43] => altsyncram_hkg1:FIFOram.data_a[43]
data[44] => altsyncram_hkg1:FIFOram.data_a[44]
data[45] => altsyncram_hkg1:FIFOram.data_a[45]
data[46] => altsyncram_hkg1:FIFOram.data_a[46]
data[47] => altsyncram_hkg1:FIFOram.data_a[47]
data[48] => altsyncram_hkg1:FIFOram.data_a[48]
data[49] => altsyncram_hkg1:FIFOram.data_a[49]
data[50] => altsyncram_hkg1:FIFOram.data_a[50]
data[51] => altsyncram_hkg1:FIFOram.data_a[51]
data[52] => altsyncram_hkg1:FIFOram.data_a[52]
data[53] => altsyncram_hkg1:FIFOram.data_a[53]
data[54] => altsyncram_hkg1:FIFOram.data_a[54]
data[55] => altsyncram_hkg1:FIFOram.data_a[55]
data[56] => altsyncram_hkg1:FIFOram.data_a[56]
data[57] => altsyncram_hkg1:FIFOram.data_a[57]
data[58] => altsyncram_hkg1:FIFOram.data_a[58]
data[59] => altsyncram_hkg1:FIFOram.data_a[59]
data[60] => altsyncram_hkg1:FIFOram.data_a[60]
data[61] => altsyncram_hkg1:FIFOram.data_a[61]
data[62] => altsyncram_hkg1:FIFOram.data_a[62]
data[63] => altsyncram_hkg1:FIFOram.data_a[63]
data[64] => altsyncram_hkg1:FIFOram.data_a[64]
data[65] => altsyncram_hkg1:FIFOram.data_a[65]
data[66] => altsyncram_hkg1:FIFOram.data_a[66]
data[67] => altsyncram_hkg1:FIFOram.data_a[67]
data[68] => altsyncram_hkg1:FIFOram.data_a[68]
data[69] => altsyncram_hkg1:FIFOram.data_a[69]
data[70] => altsyncram_hkg1:FIFOram.data_a[70]
data[71] => altsyncram_hkg1:FIFOram.data_a[71]
data[72] => altsyncram_hkg1:FIFOram.data_a[72]
data[73] => altsyncram_hkg1:FIFOram.data_a[73]
data[74] => altsyncram_hkg1:FIFOram.data_a[74]
data[75] => altsyncram_hkg1:FIFOram.data_a[75]
data[76] => altsyncram_hkg1:FIFOram.data_a[76]
data[77] => altsyncram_hkg1:FIFOram.data_a[77]
data[78] => altsyncram_hkg1:FIFOram.data_a[78]
data[79] => altsyncram_hkg1:FIFOram.data_a[79]
data[80] => altsyncram_hkg1:FIFOram.data_a[80]
data[81] => altsyncram_hkg1:FIFOram.data_a[81]
data[82] => altsyncram_hkg1:FIFOram.data_a[82]
data[83] => altsyncram_hkg1:FIFOram.data_a[83]
data[84] => altsyncram_hkg1:FIFOram.data_a[84]
data[85] => altsyncram_hkg1:FIFOram.data_a[85]
data[86] => altsyncram_hkg1:FIFOram.data_a[86]
data[87] => altsyncram_hkg1:FIFOram.data_a[87]
data[88] => altsyncram_hkg1:FIFOram.data_a[88]
data[89] => altsyncram_hkg1:FIFOram.data_a[89]
data[90] => altsyncram_hkg1:FIFOram.data_a[90]
data[91] => altsyncram_hkg1:FIFOram.data_a[91]
data[92] => altsyncram_hkg1:FIFOram.data_a[92]
data[93] => altsyncram_hkg1:FIFOram.data_a[93]
data[94] => altsyncram_hkg1:FIFOram.data_a[94]
data[95] => altsyncram_hkg1:FIFOram.data_a[95]
data[96] => altsyncram_hkg1:FIFOram.data_a[96]
data[97] => altsyncram_hkg1:FIFOram.data_a[97]
data[98] => altsyncram_hkg1:FIFOram.data_a[98]
data[99] => altsyncram_hkg1:FIFOram.data_a[99]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hkg1:FIFOram.q_b[0]
q[1] <= altsyncram_hkg1:FIFOram.q_b[1]
q[2] <= altsyncram_hkg1:FIFOram.q_b[2]
q[3] <= altsyncram_hkg1:FIFOram.q_b[3]
q[4] <= altsyncram_hkg1:FIFOram.q_b[4]
q[5] <= altsyncram_hkg1:FIFOram.q_b[5]
q[6] <= altsyncram_hkg1:FIFOram.q_b[6]
q[7] <= altsyncram_hkg1:FIFOram.q_b[7]
q[8] <= altsyncram_hkg1:FIFOram.q_b[8]
q[9] <= altsyncram_hkg1:FIFOram.q_b[9]
q[10] <= altsyncram_hkg1:FIFOram.q_b[10]
q[11] <= altsyncram_hkg1:FIFOram.q_b[11]
q[12] <= altsyncram_hkg1:FIFOram.q_b[12]
q[13] <= altsyncram_hkg1:FIFOram.q_b[13]
q[14] <= altsyncram_hkg1:FIFOram.q_b[14]
q[15] <= altsyncram_hkg1:FIFOram.q_b[15]
q[16] <= altsyncram_hkg1:FIFOram.q_b[16]
q[17] <= altsyncram_hkg1:FIFOram.q_b[17]
q[18] <= altsyncram_hkg1:FIFOram.q_b[18]
q[19] <= altsyncram_hkg1:FIFOram.q_b[19]
q[20] <= altsyncram_hkg1:FIFOram.q_b[20]
q[21] <= altsyncram_hkg1:FIFOram.q_b[21]
q[22] <= altsyncram_hkg1:FIFOram.q_b[22]
q[23] <= altsyncram_hkg1:FIFOram.q_b[23]
q[24] <= altsyncram_hkg1:FIFOram.q_b[24]
q[25] <= altsyncram_hkg1:FIFOram.q_b[25]
q[26] <= altsyncram_hkg1:FIFOram.q_b[26]
q[27] <= altsyncram_hkg1:FIFOram.q_b[27]
q[28] <= altsyncram_hkg1:FIFOram.q_b[28]
q[29] <= altsyncram_hkg1:FIFOram.q_b[29]
q[30] <= altsyncram_hkg1:FIFOram.q_b[30]
q[31] <= altsyncram_hkg1:FIFOram.q_b[31]
q[32] <= altsyncram_hkg1:FIFOram.q_b[32]
q[33] <= altsyncram_hkg1:FIFOram.q_b[33]
q[34] <= altsyncram_hkg1:FIFOram.q_b[34]
q[35] <= altsyncram_hkg1:FIFOram.q_b[35]
q[36] <= altsyncram_hkg1:FIFOram.q_b[36]
q[37] <= altsyncram_hkg1:FIFOram.q_b[37]
q[38] <= altsyncram_hkg1:FIFOram.q_b[38]
q[39] <= altsyncram_hkg1:FIFOram.q_b[39]
q[40] <= altsyncram_hkg1:FIFOram.q_b[40]
q[41] <= altsyncram_hkg1:FIFOram.q_b[41]
q[42] <= altsyncram_hkg1:FIFOram.q_b[42]
q[43] <= altsyncram_hkg1:FIFOram.q_b[43]
q[44] <= altsyncram_hkg1:FIFOram.q_b[44]
q[45] <= altsyncram_hkg1:FIFOram.q_b[45]
q[46] <= altsyncram_hkg1:FIFOram.q_b[46]
q[47] <= altsyncram_hkg1:FIFOram.q_b[47]
q[48] <= altsyncram_hkg1:FIFOram.q_b[48]
q[49] <= altsyncram_hkg1:FIFOram.q_b[49]
q[50] <= altsyncram_hkg1:FIFOram.q_b[50]
q[51] <= altsyncram_hkg1:FIFOram.q_b[51]
q[52] <= altsyncram_hkg1:FIFOram.q_b[52]
q[53] <= altsyncram_hkg1:FIFOram.q_b[53]
q[54] <= altsyncram_hkg1:FIFOram.q_b[54]
q[55] <= altsyncram_hkg1:FIFOram.q_b[55]
q[56] <= altsyncram_hkg1:FIFOram.q_b[56]
q[57] <= altsyncram_hkg1:FIFOram.q_b[57]
q[58] <= altsyncram_hkg1:FIFOram.q_b[58]
q[59] <= altsyncram_hkg1:FIFOram.q_b[59]
q[60] <= altsyncram_hkg1:FIFOram.q_b[60]
q[61] <= altsyncram_hkg1:FIFOram.q_b[61]
q[62] <= altsyncram_hkg1:FIFOram.q_b[62]
q[63] <= altsyncram_hkg1:FIFOram.q_b[63]
q[64] <= altsyncram_hkg1:FIFOram.q_b[64]
q[65] <= altsyncram_hkg1:FIFOram.q_b[65]
q[66] <= altsyncram_hkg1:FIFOram.q_b[66]
q[67] <= altsyncram_hkg1:FIFOram.q_b[67]
q[68] <= altsyncram_hkg1:FIFOram.q_b[68]
q[69] <= altsyncram_hkg1:FIFOram.q_b[69]
q[70] <= altsyncram_hkg1:FIFOram.q_b[70]
q[71] <= altsyncram_hkg1:FIFOram.q_b[71]
q[72] <= altsyncram_hkg1:FIFOram.q_b[72]
q[73] <= altsyncram_hkg1:FIFOram.q_b[73]
q[74] <= altsyncram_hkg1:FIFOram.q_b[74]
q[75] <= altsyncram_hkg1:FIFOram.q_b[75]
q[76] <= altsyncram_hkg1:FIFOram.q_b[76]
q[77] <= altsyncram_hkg1:FIFOram.q_b[77]
q[78] <= altsyncram_hkg1:FIFOram.q_b[78]
q[79] <= altsyncram_hkg1:FIFOram.q_b[79]
q[80] <= altsyncram_hkg1:FIFOram.q_b[80]
q[81] <= altsyncram_hkg1:FIFOram.q_b[81]
q[82] <= altsyncram_hkg1:FIFOram.q_b[82]
q[83] <= altsyncram_hkg1:FIFOram.q_b[83]
q[84] <= altsyncram_hkg1:FIFOram.q_b[84]
q[85] <= altsyncram_hkg1:FIFOram.q_b[85]
q[86] <= altsyncram_hkg1:FIFOram.q_b[86]
q[87] <= altsyncram_hkg1:FIFOram.q_b[87]
q[88] <= altsyncram_hkg1:FIFOram.q_b[88]
q[89] <= altsyncram_hkg1:FIFOram.q_b[89]
q[90] <= altsyncram_hkg1:FIFOram.q_b[90]
q[91] <= altsyncram_hkg1:FIFOram.q_b[91]
q[92] <= altsyncram_hkg1:FIFOram.q_b[92]
q[93] <= altsyncram_hkg1:FIFOram.q_b[93]
q[94] <= altsyncram_hkg1:FIFOram.q_b[94]
q[95] <= altsyncram_hkg1:FIFOram.q_b[95]
q[96] <= altsyncram_hkg1:FIFOram.q_b[96]
q[97] <= altsyncram_hkg1:FIFOram.q_b[97]
q[98] <= altsyncram_hkg1:FIFOram.q_b[98]
q[99] <= altsyncram_hkg1:FIFOram.q_b[99]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_hkg1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_v27:usedw_counter.updown
wreq => cntr_j2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated|a_dpfifo_bv21:dpfifo|altsyncram_hkg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated|a_dpfifo_bv21:dpfifo|cmpr_578:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated|a_dpfifo_bv21:dpfifo|cmpr_578:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated|a_dpfifo_bv21:dpfifo|cntr_i2b:rd_ptr_msb
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated|a_dpfifo_bv21:dpfifo|cntr_v27:usedw_counter
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2k31:auto_generated|a_dpfifo_bv21:dpfifo|cntr_j2b:wr_ptr
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst
ctl_clk => ctl_clk.IN6
ctl_reset_n => ctl_reset_n.IN6
cfg_type[0] => Equal2.IN2
cfg_type[1] => Equal2.IN0
cfg_type[2] => Equal2.IN1
cfg_enable_ecc[0] => always8.IN0
cfg_enable_auto_corr[0] => rout_sbecmd_valid.OUTPUTSELECT
cfg_enable_auto_corr[0] => comb.IN0
cfg_enable_no_dm[0] => always8.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => errcmd_fifo_in[8].IN1
cfg_burst_length[3] => errcmd_fifo_in[9].IN1
cfg_burst_length[4] => errcmd_fifo_in[10].IN1
cfg_addr_order[0] => Equal3.IN0
cfg_addr_order[0] => Equal4.IN1
cfg_addr_order[1] => Equal3.IN1
cfg_addr_order[1] => Equal4.IN0
cfg_col_addr_width[0] => LessThan0.IN10
cfg_col_addr_width[0] => LessThan1.IN10
cfg_col_addr_width[0] => Add21.IN10
cfg_col_addr_width[0] => cfg_addr_bitsel_row.DATAB
cfg_col_addr_width[0] => Add23.IN5
cfg_col_addr_width[0] => cfg_addr_bitsel_bank.DATAA
cfg_col_addr_width[0] => Add26.IN7
cfg_col_addr_width[0] => Add29.IN12
cfg_col_addr_width[1] => LessThan0.IN9
cfg_col_addr_width[1] => LessThan1.IN9
cfg_col_addr_width[1] => Add21.IN9
cfg_col_addr_width[1] => Add23.IN4
cfg_col_addr_width[1] => Add25.IN8
cfg_col_addr_width[1] => Add26.IN6
cfg_col_addr_width[1] => Add29.IN11
cfg_col_addr_width[2] => LessThan0.IN8
cfg_col_addr_width[2] => LessThan1.IN8
cfg_col_addr_width[2] => Add21.IN8
cfg_col_addr_width[2] => Add23.IN3
cfg_col_addr_width[2] => Add25.IN7
cfg_col_addr_width[2] => Add26.IN5
cfg_col_addr_width[2] => Add29.IN10
cfg_col_addr_width[3] => LessThan0.IN7
cfg_col_addr_width[3] => LessThan1.IN7
cfg_col_addr_width[3] => Add21.IN7
cfg_col_addr_width[3] => Add23.IN2
cfg_col_addr_width[3] => Add25.IN6
cfg_col_addr_width[3] => Add26.IN4
cfg_col_addr_width[3] => Add29.IN9
cfg_col_addr_width[4] => LessThan0.IN6
cfg_col_addr_width[4] => LessThan1.IN6
cfg_col_addr_width[4] => Add21.IN6
cfg_col_addr_width[4] => Add23.IN1
cfg_col_addr_width[4] => Add25.IN5
cfg_col_addr_width[4] => Add26.IN3
cfg_col_addr_width[4] => Add29.IN8
cfg_row_addr_width[0] => LessThan13.IN10
cfg_row_addr_width[0] => LessThan15.IN10
cfg_row_addr_width[0] => LessThan17.IN10
cfg_row_addr_width[0] => Add23.IN10
cfg_row_addr_width[0] => Add28.IN7
cfg_row_addr_width[1] => LessThan13.IN9
cfg_row_addr_width[1] => LessThan15.IN9
cfg_row_addr_width[1] => LessThan17.IN9
cfg_row_addr_width[1] => Add23.IN9
cfg_row_addr_width[1] => Add28.IN6
cfg_row_addr_width[2] => LessThan13.IN8
cfg_row_addr_width[2] => LessThan15.IN8
cfg_row_addr_width[2] => LessThan17.IN8
cfg_row_addr_width[2] => Add23.IN8
cfg_row_addr_width[2] => Add28.IN5
cfg_row_addr_width[3] => LessThan13.IN7
cfg_row_addr_width[3] => LessThan15.IN7
cfg_row_addr_width[3] => LessThan17.IN7
cfg_row_addr_width[3] => Add23.IN7
cfg_row_addr_width[3] => Add28.IN4
cfg_row_addr_width[4] => LessThan13.IN6
cfg_row_addr_width[4] => LessThan15.IN6
cfg_row_addr_width[4] => LessThan17.IN6
cfg_row_addr_width[4] => Add23.IN6
cfg_row_addr_width[4] => Add28.IN3
cfg_bank_addr_width[0] => LessThan20.IN6
cfg_bank_addr_width[0] => Add20.IN3
cfg_bank_addr_width[0] => Add26.IN10
cfg_bank_addr_width[0] => Add28.IN10
cfg_bank_addr_width[1] => LessThan20.IN5
cfg_bank_addr_width[1] => Add20.IN2
cfg_bank_addr_width[1] => Add26.IN9
cfg_bank_addr_width[1] => Add28.IN9
cfg_bank_addr_width[2] => LessThan20.IN4
cfg_bank_addr_width[2] => Add20.IN1
cfg_bank_addr_width[2] => Add26.IN8
cfg_bank_addr_width[2] => Add28.IN8
cfg_cs_addr_width[0] => LessThan22.IN6
cfg_cs_addr_width[0] => Add20.IN6
cfg_cs_addr_width[1] => LessThan22.IN5
cfg_cs_addr_width[1] => Add20.IN5
cfg_cs_addr_width[2] => LessThan22.IN4
cfg_cs_addr_width[2] => Add20.IN4
rdatap_free_id_valid <= rdatap_free_id_valid.DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[0] <= free_id_dataid[0].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[1] <= free_id_dataid[1].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[2] <= free_id_dataid[2].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[3] <= free_id_dataid[3].DB_MAX_OUTPUT_PORT_TYPE
proc_busy => cmd_counter_load.IN0
proc_load => cmd_counter_load.IN1
proc_load_dataid => cmdload_valid.IN1
proc_read => cmd_counter_load.IN1
proc_size[0] => inordr_info_input[0].IN1
proc_size[1] => inordr_info_input[1].IN1
proc_size[2] => inordr_info_input[2].IN1
proc_localid[0] => inordr_info_input[3].IN1
proc_localid[1] => inordr_info_input[4].IN1
proc_localid[2] => inordr_info_input[5].IN1
proc_localid[3] => inordr_info_input[6].IN1
proc_localid[4] => inordr_info_input[7].IN1
proc_localid[5] => inordr_info_input[8].IN1
proc_localid[6] => inordr_info_input[9].IN1
proc_localid[7] => inordr_info_input[10].IN1
read_data_valid <= inordr_read_data_valid_r.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[1] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[2] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[3] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[4] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[5] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[6] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[7] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[8] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[9] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[10] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[11] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[12] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[13] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[14] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[15] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[16] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[17] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[18] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[19] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[20] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[21] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[22] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[23] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[24] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[25] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[26] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[27] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[28] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[29] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[30] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[31] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[32] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[33] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[34] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[35] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[36] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[37] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[38] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[39] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[40] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[41] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[42] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[43] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[44] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[45] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[46] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[47] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[48] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[49] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[50] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[51] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[52] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[53] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[54] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[55] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[56] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[57] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[58] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[59] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[60] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[61] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[62] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[63] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data_error <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data_localid[0] <= inordr_id_localid_r[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[1] <= inordr_id_localid_r[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[2] <= inordr_id_localid_r[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[3] <= inordr_id_localid_r[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[4] <= inordr_id_localid_r[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[5] <= inordr_id_localid_r[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[6] <= inordr_id_localid_r[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[7] <= inordr_id_localid_r[7].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => mux_pfifo_input_rmw[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_rmw_partial[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_chipsel[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][14].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][13].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][12].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][11].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][10].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][9].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][9].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][0].OUTPUTSELECT
bg_do_read[0] => WideOr0.IN0
bg_do_read[1] => mux_pfifo_input_rmw.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_rmw_partial.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_chipsel.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => WideOr0.IN1
bg_to_chipsel[0] => mux_pfifo_input_chipsel[0][0].DATAB
bg_to_chipsel[1] => mux_pfifo_input_chipsel.DATAB
bg_to_bank[0] => mux_pfifo_input_bank[0][0].DATAB
bg_to_bank[1] => mux_pfifo_input_bank[0][1].DATAB
bg_to_bank[2] => mux_pfifo_input_bank[0][2].DATAB
bg_to_bank[3] => mux_pfifo_input_bank.DATAB
bg_to_bank[4] => mux_pfifo_input_bank.DATAB
bg_to_bank[5] => mux_pfifo_input_bank.DATAB
bg_to_row[0] => mux_pfifo_input_row[0][0].DATAB
bg_to_row[1] => mux_pfifo_input_row[0][1].DATAB
bg_to_row[2] => mux_pfifo_input_row[0][2].DATAB
bg_to_row[3] => mux_pfifo_input_row[0][3].DATAB
bg_to_row[4] => mux_pfifo_input_row[0][4].DATAB
bg_to_row[5] => mux_pfifo_input_row[0][5].DATAB
bg_to_row[6] => mux_pfifo_input_row[0][6].DATAB
bg_to_row[7] => mux_pfifo_input_row[0][7].DATAB
bg_to_row[8] => mux_pfifo_input_row[0][8].DATAB
bg_to_row[9] => mux_pfifo_input_row[0][9].DATAB
bg_to_row[10] => mux_pfifo_input_row[0][10].DATAB
bg_to_row[11] => mux_pfifo_input_row[0][11].DATAB
bg_to_row[12] => mux_pfifo_input_row[0][12].DATAB
bg_to_row[13] => mux_pfifo_input_row[0][13].DATAB
bg_to_row[14] => mux_pfifo_input_row[0][14].DATAB
bg_to_row[15] => mux_pfifo_input_row.DATAB
bg_to_row[16] => mux_pfifo_input_row.DATAB
bg_to_row[17] => mux_pfifo_input_row.DATAB
bg_to_row[18] => mux_pfifo_input_row.DATAB
bg_to_row[19] => mux_pfifo_input_row.DATAB
bg_to_row[20] => mux_pfifo_input_row.DATAB
bg_to_row[21] => mux_pfifo_input_row.DATAB
bg_to_row[22] => mux_pfifo_input_row.DATAB
bg_to_row[23] => mux_pfifo_input_row.DATAB
bg_to_row[24] => mux_pfifo_input_row.DATAB
bg_to_row[25] => mux_pfifo_input_row.DATAB
bg_to_row[26] => mux_pfifo_input_row.DATAB
bg_to_row[27] => mux_pfifo_input_row.DATAB
bg_to_row[28] => mux_pfifo_input_row.DATAB
bg_to_row[29] => mux_pfifo_input_row.DATAB
bg_to_column[0] => mux_pfifo_input_column[0][0].DATAB
bg_to_column[1] => mux_pfifo_input_column[0][1].DATAB
bg_to_column[2] => mux_pfifo_input_column[0][2].DATAB
bg_to_column[3] => mux_pfifo_input_column[0][3].DATAB
bg_to_column[4] => mux_pfifo_input_column[0][4].DATAB
bg_to_column[5] => mux_pfifo_input_column[0][5].DATAB
bg_to_column[6] => mux_pfifo_input_column[0][6].DATAB
bg_to_column[7] => mux_pfifo_input_column[0][7].DATAB
bg_to_column[8] => mux_pfifo_input_column[0][8].DATAB
bg_to_column[9] => mux_pfifo_input_column[0][9].DATAB
bg_to_column[10] => mux_pfifo_input_column.DATAB
bg_to_column[11] => mux_pfifo_input_column.DATAB
bg_to_column[12] => mux_pfifo_input_column.DATAB
bg_to_column[13] => mux_pfifo_input_column.DATAB
bg_to_column[14] => mux_pfifo_input_column.DATAB
bg_to_column[15] => mux_pfifo_input_column.DATAB
bg_to_column[16] => mux_pfifo_input_column.DATAB
bg_to_column[17] => mux_pfifo_input_column.DATAB
bg_to_column[18] => mux_pfifo_input_column.DATAB
bg_to_column[19] => mux_pfifo_input_column.DATAB
bg_dataid[0] => pfifo_input[0].IN1
bg_dataid[1] => pfifo_input[1].IN1
bg_dataid[2] => pfifo_input[2].IN1
bg_dataid[3] => pfifo_input[3].IN1
bg_localid[0] => pfifo_input[9].IN1
bg_localid[1] => pfifo_input[10].IN1
bg_localid[2] => pfifo_input[11].IN1
bg_localid[3] => pfifo_input[12].IN1
bg_localid[4] => pfifo_input[13].IN1
bg_localid[5] => pfifo_input[14].IN1
bg_localid[6] => pfifo_input[15].IN1
bg_localid[7] => pfifo_input[16].IN1
bg_size[0] => pfifo_input[6].IN1
bg_size[1] => pfifo_input[7].IN1
bg_size[2] => pfifo_input[8].IN1
bg_do_rmw_correct[0] => mux_pfifo_input_rmw[0].DATAB
bg_do_rmw_correct[1] => mux_pfifo_input_rmw.DATAB
bg_do_rmw_partial[0] => mux_pfifo_input_rmw_partial[0].DATAB
bg_do_rmw_partial[1] => mux_pfifo_input_rmw_partial.DATAB
ecc_rdata[0] => buffwrite_data[0].IN1
ecc_rdata[1] => buffwrite_data[1].IN1
ecc_rdata[2] => buffwrite_data[2].IN1
ecc_rdata[3] => buffwrite_data[3].IN1
ecc_rdata[4] => buffwrite_data[4].IN1
ecc_rdata[5] => buffwrite_data[5].IN1
ecc_rdata[6] => buffwrite_data[6].IN1
ecc_rdata[7] => buffwrite_data[7].IN1
ecc_rdata[8] => buffwrite_data[8].IN1
ecc_rdata[9] => buffwrite_data[9].IN1
ecc_rdata[10] => buffwrite_data[10].IN1
ecc_rdata[11] => buffwrite_data[11].IN1
ecc_rdata[12] => buffwrite_data[12].IN1
ecc_rdata[13] => buffwrite_data[13].IN1
ecc_rdata[14] => buffwrite_data[14].IN1
ecc_rdata[15] => buffwrite_data[15].IN1
ecc_rdata[16] => buffwrite_data[16].IN1
ecc_rdata[17] => buffwrite_data[17].IN1
ecc_rdata[18] => buffwrite_data[18].IN1
ecc_rdata[19] => buffwrite_data[19].IN1
ecc_rdata[20] => buffwrite_data[20].IN1
ecc_rdata[21] => buffwrite_data[21].IN1
ecc_rdata[22] => buffwrite_data[22].IN1
ecc_rdata[23] => buffwrite_data[23].IN1
ecc_rdata[24] => buffwrite_data[24].IN1
ecc_rdata[25] => buffwrite_data[25].IN1
ecc_rdata[26] => buffwrite_data[26].IN1
ecc_rdata[27] => buffwrite_data[27].IN1
ecc_rdata[28] => buffwrite_data[28].IN1
ecc_rdata[29] => buffwrite_data[29].IN1
ecc_rdata[30] => buffwrite_data[30].IN1
ecc_rdata[31] => buffwrite_data[31].IN1
ecc_rdata[32] => buffwrite_data[32].IN1
ecc_rdata[33] => buffwrite_data[33].IN1
ecc_rdata[34] => buffwrite_data[34].IN1
ecc_rdata[35] => buffwrite_data[35].IN1
ecc_rdata[36] => buffwrite_data[36].IN1
ecc_rdata[37] => buffwrite_data[37].IN1
ecc_rdata[38] => buffwrite_data[38].IN1
ecc_rdata[39] => buffwrite_data[39].IN1
ecc_rdata[40] => buffwrite_data[40].IN1
ecc_rdata[41] => buffwrite_data[41].IN1
ecc_rdata[42] => buffwrite_data[42].IN1
ecc_rdata[43] => buffwrite_data[43].IN1
ecc_rdata[44] => buffwrite_data[44].IN1
ecc_rdata[45] => buffwrite_data[45].IN1
ecc_rdata[46] => buffwrite_data[46].IN1
ecc_rdata[47] => buffwrite_data[47].IN1
ecc_rdata[48] => buffwrite_data[48].IN1
ecc_rdata[49] => buffwrite_data[49].IN1
ecc_rdata[50] => buffwrite_data[50].IN1
ecc_rdata[51] => buffwrite_data[51].IN1
ecc_rdata[52] => buffwrite_data[52].IN1
ecc_rdata[53] => buffwrite_data[53].IN1
ecc_rdata[54] => buffwrite_data[54].IN1
ecc_rdata[55] => buffwrite_data[55].IN1
ecc_rdata[56] => buffwrite_data[56].IN1
ecc_rdata[57] => buffwrite_data[57].IN1
ecc_rdata[58] => buffwrite_data[58].IN1
ecc_rdata[59] => buffwrite_data[59].IN1
ecc_rdata[60] => buffwrite_data[60].IN1
ecc_rdata[61] => buffwrite_data[61].IN1
ecc_rdata[62] => buffwrite_data[62].IN1
ecc_rdata[63] => buffwrite_data[63].IN1
ecc_rdatav => rout_data_rmwfifo_valid.IN1
ecc_rdatav => rout_data_valid.IN1
ecc_rdatav => rout_data_valid.DATAB
ecc_rdatav => int_ecc_sbe.IN1
ecc_rdatav => int_ecc_dbe.IN1
ecc_rdatav => ecc_rdata_current_count[2].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[1].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[0].OUTPUTSELECT
ecc_sbe[0] => WideOr1.IN0
ecc_sbe[1] => WideOr1.IN1
ecc_sbe[2] => WideOr1.IN2
ecc_sbe[3] => WideOr1.IN3
ecc_dbe[0] => WideOr2.IN0
ecc_dbe[0] => rmwfifo_ecc_dbe[0].DATAIN
ecc_dbe[1] => WideOr2.IN1
ecc_dbe[1] => rmwfifo_ecc_dbe[1].DATAIN
ecc_dbe[2] => WideOr2.IN2
ecc_dbe[2] => rmwfifo_ecc_dbe[2].DATAIN
ecc_dbe[3] => WideOr2.IN3
ecc_dbe[3] => rmwfifo_ecc_dbe[3].DATAIN
ecc_code[0] => rmwfifo_ecc_code[0].DATAIN
ecc_code[1] => rmwfifo_ecc_code[1].DATAIN
ecc_code[2] => rmwfifo_ecc_code[2].DATAIN
ecc_code[3] => rmwfifo_ecc_code[3].DATAIN
ecc_code[4] => rmwfifo_ecc_code[4].DATAIN
ecc_code[5] => rmwfifo_ecc_code[5].DATAIN
ecc_code[6] => rmwfifo_ecc_code[6].DATAIN
ecc_code[7] => rmwfifo_ecc_code[7].DATAIN
ecc_code[8] => rmwfifo_ecc_code[8].DATAIN
ecc_code[9] => rmwfifo_ecc_code[9].DATAIN
ecc_code[10] => rmwfifo_ecc_code[10].DATAIN
ecc_code[11] => rmwfifo_ecc_code[11].DATAIN
ecc_code[12] => rmwfifo_ecc_code[12].DATAIN
ecc_code[13] => rmwfifo_ecc_code[13].DATAIN
ecc_code[14] => rmwfifo_ecc_code[14].DATAIN
ecc_code[15] => rmwfifo_ecc_code[15].DATAIN
ecc_code[16] => rmwfifo_ecc_code[16].DATAIN
ecc_code[17] => rmwfifo_ecc_code[17].DATAIN
ecc_code[18] => rmwfifo_ecc_code[18].DATAIN
ecc_code[19] => rmwfifo_ecc_code[19].DATAIN
ecc_code[20] => rmwfifo_ecc_code[20].DATAIN
ecc_code[21] => rmwfifo_ecc_code[21].DATAIN
ecc_code[22] => rmwfifo_ecc_code[22].DATAIN
ecc_code[23] => rmwfifo_ecc_code[23].DATAIN
ecc_code[24] => rmwfifo_ecc_code[24].DATAIN
ecc_code[25] => rmwfifo_ecc_code[25].DATAIN
ecc_code[26] => rmwfifo_ecc_code[26].DATAIN
ecc_code[27] => rmwfifo_ecc_code[27].DATAIN
ecc_code[28] => rmwfifo_ecc_code[28].DATAIN
ecc_code[29] => rmwfifo_ecc_code[29].DATAIN
ecc_code[30] => rmwfifo_ecc_code[30].DATAIN
ecc_code[31] => rmwfifo_ecc_code[31].DATAIN
errcmd_ready => comb.IN1
errcmd_valid <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_valid
errcmd_chipsel[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[9] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[10] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[11] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[12] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[13] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[14] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[9] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
rdatap_rcvd_addr[0] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[1] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[2] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[3] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[4] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[5] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[6] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[7] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[8] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[9] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[10] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[11] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[12] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[13] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[14] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[15] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[16] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[17] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[18] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[19] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[20] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[21] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[22] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[23] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[24] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[25] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_cmd <= rdatap_rcvd_cmd~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_corr_dropped <= rdatap_rcvd_corr_dropped~reg0.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid <= rout_data_rmwfifo_valid.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[0] <= buffwrite_data[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[1] <= buffwrite_data[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[2] <= buffwrite_data[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[3] <= buffwrite_data[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[4] <= buffwrite_data[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[5] <= buffwrite_data[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[6] <= buffwrite_data[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[7] <= buffwrite_data[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[8] <= buffwrite_data[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[9] <= buffwrite_data[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[10] <= buffwrite_data[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[11] <= buffwrite_data[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[12] <= buffwrite_data[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[13] <= buffwrite_data[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[14] <= buffwrite_data[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[15] <= buffwrite_data[15].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[16] <= buffwrite_data[16].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[17] <= buffwrite_data[17].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[18] <= buffwrite_data[18].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[19] <= buffwrite_data[19].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[20] <= buffwrite_data[20].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[21] <= buffwrite_data[21].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[22] <= buffwrite_data[22].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[23] <= buffwrite_data[23].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[24] <= buffwrite_data[24].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[25] <= buffwrite_data[25].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[26] <= buffwrite_data[26].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[27] <= buffwrite_data[27].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[28] <= buffwrite_data[28].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[29] <= buffwrite_data[29].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[30] <= buffwrite_data[30].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[31] <= buffwrite_data[31].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[32] <= buffwrite_data[32].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[33] <= buffwrite_data[33].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[34] <= buffwrite_data[34].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[35] <= buffwrite_data[35].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[36] <= buffwrite_data[36].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[37] <= buffwrite_data[37].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[38] <= buffwrite_data[38].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[39] <= buffwrite_data[39].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[40] <= buffwrite_data[40].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[41] <= buffwrite_data[41].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[42] <= buffwrite_data[42].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[43] <= buffwrite_data[43].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[44] <= buffwrite_data[44].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[45] <= buffwrite_data[45].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[46] <= buffwrite_data[46].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[47] <= buffwrite_data[47].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[48] <= buffwrite_data[48].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[49] <= buffwrite_data[49].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[50] <= buffwrite_data[50].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[51] <= buffwrite_data[51].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[52] <= buffwrite_data[52].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[53] <= buffwrite_data[53].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[54] <= buffwrite_data[54].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[55] <= buffwrite_data[55].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[56] <= buffwrite_data[56].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[57] <= buffwrite_data[57].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[58] <= buffwrite_data[58].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[59] <= buffwrite_data[59].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[60] <= buffwrite_data[60].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[61] <= buffwrite_data[61].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[62] <= buffwrite_data[62].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[63] <= buffwrite_data[63].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[0] <= ecc_dbe[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[1] <= ecc_dbe[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[2] <= ecc_dbe[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[3] <= ecc_dbe[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[0] <= ecc_code[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[1] <= ecc_code[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[2] <= ecc_code[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[3] <= ecc_code[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[4] <= ecc_code[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[5] <= ecc_code[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[6] <= ecc_code[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[7] <= ecc_code[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[8] <= ecc_code[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[9] <= ecc_code[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[10] <= ecc_code[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[11] <= ecc_code[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[12] <= ecc_code[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[13] <= ecc_code[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[14] <= ecc_code[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[15] <= ecc_code[15].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[16] <= ecc_code[16].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[17] <= ecc_code[17].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[18] <= ecc_code[18].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[19] <= ecc_code[19].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[20] <= ecc_code[20].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[21] <= ecc_code[21].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[22] <= ecc_code[22].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[23] <= ecc_code[23].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[24] <= ecc_code[24].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[25] <= ecc_code[25].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[26] <= ecc_code[26].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[27] <= ecc_code[27].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[28] <= ecc_code[28].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[29] <= ecc_code[29].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[30] <= ecc_code[30].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[31] <= ecc_code[31].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[43] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[44] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[45] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1
put_data[43] => put_data[43].IN1
put_data[44] => put_data[44].IN1
put_data[45] => put_data[45].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_gk31:auto_generated.data[0]
data[1] => scfifo_gk31:auto_generated.data[1]
data[2] => scfifo_gk31:auto_generated.data[2]
data[3] => scfifo_gk31:auto_generated.data[3]
data[4] => scfifo_gk31:auto_generated.data[4]
data[5] => scfifo_gk31:auto_generated.data[5]
data[6] => scfifo_gk31:auto_generated.data[6]
data[7] => scfifo_gk31:auto_generated.data[7]
data[8] => scfifo_gk31:auto_generated.data[8]
data[9] => scfifo_gk31:auto_generated.data[9]
data[10] => scfifo_gk31:auto_generated.data[10]
data[11] => scfifo_gk31:auto_generated.data[11]
data[12] => scfifo_gk31:auto_generated.data[12]
data[13] => scfifo_gk31:auto_generated.data[13]
data[14] => scfifo_gk31:auto_generated.data[14]
data[15] => scfifo_gk31:auto_generated.data[15]
data[16] => scfifo_gk31:auto_generated.data[16]
data[17] => scfifo_gk31:auto_generated.data[17]
data[18] => scfifo_gk31:auto_generated.data[18]
data[19] => scfifo_gk31:auto_generated.data[19]
data[20] => scfifo_gk31:auto_generated.data[20]
data[21] => scfifo_gk31:auto_generated.data[21]
data[22] => scfifo_gk31:auto_generated.data[22]
data[23] => scfifo_gk31:auto_generated.data[23]
data[24] => scfifo_gk31:auto_generated.data[24]
data[25] => scfifo_gk31:auto_generated.data[25]
data[26] => scfifo_gk31:auto_generated.data[26]
data[27] => scfifo_gk31:auto_generated.data[27]
data[28] => scfifo_gk31:auto_generated.data[28]
data[29] => scfifo_gk31:auto_generated.data[29]
data[30] => scfifo_gk31:auto_generated.data[30]
data[31] => scfifo_gk31:auto_generated.data[31]
data[32] => scfifo_gk31:auto_generated.data[32]
data[33] => scfifo_gk31:auto_generated.data[33]
data[34] => scfifo_gk31:auto_generated.data[34]
data[35] => scfifo_gk31:auto_generated.data[35]
data[36] => scfifo_gk31:auto_generated.data[36]
data[37] => scfifo_gk31:auto_generated.data[37]
data[38] => scfifo_gk31:auto_generated.data[38]
data[39] => scfifo_gk31:auto_generated.data[39]
data[40] => scfifo_gk31:auto_generated.data[40]
data[41] => scfifo_gk31:auto_generated.data[41]
data[42] => scfifo_gk31:auto_generated.data[42]
data[43] => scfifo_gk31:auto_generated.data[43]
data[44] => scfifo_gk31:auto_generated.data[44]
data[45] => scfifo_gk31:auto_generated.data[45]
q[0] <= scfifo_gk31:auto_generated.q[0]
q[1] <= scfifo_gk31:auto_generated.q[1]
q[2] <= scfifo_gk31:auto_generated.q[2]
q[3] <= scfifo_gk31:auto_generated.q[3]
q[4] <= scfifo_gk31:auto_generated.q[4]
q[5] <= scfifo_gk31:auto_generated.q[5]
q[6] <= scfifo_gk31:auto_generated.q[6]
q[7] <= scfifo_gk31:auto_generated.q[7]
q[8] <= scfifo_gk31:auto_generated.q[8]
q[9] <= scfifo_gk31:auto_generated.q[9]
q[10] <= scfifo_gk31:auto_generated.q[10]
q[11] <= scfifo_gk31:auto_generated.q[11]
q[12] <= scfifo_gk31:auto_generated.q[12]
q[13] <= scfifo_gk31:auto_generated.q[13]
q[14] <= scfifo_gk31:auto_generated.q[14]
q[15] <= scfifo_gk31:auto_generated.q[15]
q[16] <= scfifo_gk31:auto_generated.q[16]
q[17] <= scfifo_gk31:auto_generated.q[17]
q[18] <= scfifo_gk31:auto_generated.q[18]
q[19] <= scfifo_gk31:auto_generated.q[19]
q[20] <= scfifo_gk31:auto_generated.q[20]
q[21] <= scfifo_gk31:auto_generated.q[21]
q[22] <= scfifo_gk31:auto_generated.q[22]
q[23] <= scfifo_gk31:auto_generated.q[23]
q[24] <= scfifo_gk31:auto_generated.q[24]
q[25] <= scfifo_gk31:auto_generated.q[25]
q[26] <= scfifo_gk31:auto_generated.q[26]
q[27] <= scfifo_gk31:auto_generated.q[27]
q[28] <= scfifo_gk31:auto_generated.q[28]
q[29] <= scfifo_gk31:auto_generated.q[29]
q[30] <= scfifo_gk31:auto_generated.q[30]
q[31] <= scfifo_gk31:auto_generated.q[31]
q[32] <= scfifo_gk31:auto_generated.q[32]
q[33] <= scfifo_gk31:auto_generated.q[33]
q[34] <= scfifo_gk31:auto_generated.q[34]
q[35] <= scfifo_gk31:auto_generated.q[35]
q[36] <= scfifo_gk31:auto_generated.q[36]
q[37] <= scfifo_gk31:auto_generated.q[37]
q[38] <= scfifo_gk31:auto_generated.q[38]
q[39] <= scfifo_gk31:auto_generated.q[39]
q[40] <= scfifo_gk31:auto_generated.q[40]
q[41] <= scfifo_gk31:auto_generated.q[41]
q[42] <= scfifo_gk31:auto_generated.q[42]
q[43] <= scfifo_gk31:auto_generated.q[43]
q[44] <= scfifo_gk31:auto_generated.q[44]
q[45] <= scfifo_gk31:auto_generated.q[45]
wrreq => scfifo_gk31:auto_generated.wrreq
rdreq => scfifo_gk31:auto_generated.rdreq
clock => scfifo_gk31:auto_generated.clock
aclr => scfifo_gk31:auto_generated.aclr
sclr => scfifo_gk31:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_gk31:auto_generated.empty
full <= scfifo_gk31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated
aclr => a_dpfifo_pv21:dpfifo.aclr
clock => a_dpfifo_pv21:dpfifo.clock
data[0] => a_dpfifo_pv21:dpfifo.data[0]
data[1] => a_dpfifo_pv21:dpfifo.data[1]
data[2] => a_dpfifo_pv21:dpfifo.data[2]
data[3] => a_dpfifo_pv21:dpfifo.data[3]
data[4] => a_dpfifo_pv21:dpfifo.data[4]
data[5] => a_dpfifo_pv21:dpfifo.data[5]
data[6] => a_dpfifo_pv21:dpfifo.data[6]
data[7] => a_dpfifo_pv21:dpfifo.data[7]
data[8] => a_dpfifo_pv21:dpfifo.data[8]
data[9] => a_dpfifo_pv21:dpfifo.data[9]
data[10] => a_dpfifo_pv21:dpfifo.data[10]
data[11] => a_dpfifo_pv21:dpfifo.data[11]
data[12] => a_dpfifo_pv21:dpfifo.data[12]
data[13] => a_dpfifo_pv21:dpfifo.data[13]
data[14] => a_dpfifo_pv21:dpfifo.data[14]
data[15] => a_dpfifo_pv21:dpfifo.data[15]
data[16] => a_dpfifo_pv21:dpfifo.data[16]
data[17] => a_dpfifo_pv21:dpfifo.data[17]
data[18] => a_dpfifo_pv21:dpfifo.data[18]
data[19] => a_dpfifo_pv21:dpfifo.data[19]
data[20] => a_dpfifo_pv21:dpfifo.data[20]
data[21] => a_dpfifo_pv21:dpfifo.data[21]
data[22] => a_dpfifo_pv21:dpfifo.data[22]
data[23] => a_dpfifo_pv21:dpfifo.data[23]
data[24] => a_dpfifo_pv21:dpfifo.data[24]
data[25] => a_dpfifo_pv21:dpfifo.data[25]
data[26] => a_dpfifo_pv21:dpfifo.data[26]
data[27] => a_dpfifo_pv21:dpfifo.data[27]
data[28] => a_dpfifo_pv21:dpfifo.data[28]
data[29] => a_dpfifo_pv21:dpfifo.data[29]
data[30] => a_dpfifo_pv21:dpfifo.data[30]
data[31] => a_dpfifo_pv21:dpfifo.data[31]
data[32] => a_dpfifo_pv21:dpfifo.data[32]
data[33] => a_dpfifo_pv21:dpfifo.data[33]
data[34] => a_dpfifo_pv21:dpfifo.data[34]
data[35] => a_dpfifo_pv21:dpfifo.data[35]
data[36] => a_dpfifo_pv21:dpfifo.data[36]
data[37] => a_dpfifo_pv21:dpfifo.data[37]
data[38] => a_dpfifo_pv21:dpfifo.data[38]
data[39] => a_dpfifo_pv21:dpfifo.data[39]
data[40] => a_dpfifo_pv21:dpfifo.data[40]
data[41] => a_dpfifo_pv21:dpfifo.data[41]
data[42] => a_dpfifo_pv21:dpfifo.data[42]
data[43] => a_dpfifo_pv21:dpfifo.data[43]
data[44] => a_dpfifo_pv21:dpfifo.data[44]
data[45] => a_dpfifo_pv21:dpfifo.data[45]
empty <= a_dpfifo_pv21:dpfifo.empty
full <= a_dpfifo_pv21:dpfifo.full
q[0] <= a_dpfifo_pv21:dpfifo.q[0]
q[1] <= a_dpfifo_pv21:dpfifo.q[1]
q[2] <= a_dpfifo_pv21:dpfifo.q[2]
q[3] <= a_dpfifo_pv21:dpfifo.q[3]
q[4] <= a_dpfifo_pv21:dpfifo.q[4]
q[5] <= a_dpfifo_pv21:dpfifo.q[5]
q[6] <= a_dpfifo_pv21:dpfifo.q[6]
q[7] <= a_dpfifo_pv21:dpfifo.q[7]
q[8] <= a_dpfifo_pv21:dpfifo.q[8]
q[9] <= a_dpfifo_pv21:dpfifo.q[9]
q[10] <= a_dpfifo_pv21:dpfifo.q[10]
q[11] <= a_dpfifo_pv21:dpfifo.q[11]
q[12] <= a_dpfifo_pv21:dpfifo.q[12]
q[13] <= a_dpfifo_pv21:dpfifo.q[13]
q[14] <= a_dpfifo_pv21:dpfifo.q[14]
q[15] <= a_dpfifo_pv21:dpfifo.q[15]
q[16] <= a_dpfifo_pv21:dpfifo.q[16]
q[17] <= a_dpfifo_pv21:dpfifo.q[17]
q[18] <= a_dpfifo_pv21:dpfifo.q[18]
q[19] <= a_dpfifo_pv21:dpfifo.q[19]
q[20] <= a_dpfifo_pv21:dpfifo.q[20]
q[21] <= a_dpfifo_pv21:dpfifo.q[21]
q[22] <= a_dpfifo_pv21:dpfifo.q[22]
q[23] <= a_dpfifo_pv21:dpfifo.q[23]
q[24] <= a_dpfifo_pv21:dpfifo.q[24]
q[25] <= a_dpfifo_pv21:dpfifo.q[25]
q[26] <= a_dpfifo_pv21:dpfifo.q[26]
q[27] <= a_dpfifo_pv21:dpfifo.q[27]
q[28] <= a_dpfifo_pv21:dpfifo.q[28]
q[29] <= a_dpfifo_pv21:dpfifo.q[29]
q[30] <= a_dpfifo_pv21:dpfifo.q[30]
q[31] <= a_dpfifo_pv21:dpfifo.q[31]
q[32] <= a_dpfifo_pv21:dpfifo.q[32]
q[33] <= a_dpfifo_pv21:dpfifo.q[33]
q[34] <= a_dpfifo_pv21:dpfifo.q[34]
q[35] <= a_dpfifo_pv21:dpfifo.q[35]
q[36] <= a_dpfifo_pv21:dpfifo.q[36]
q[37] <= a_dpfifo_pv21:dpfifo.q[37]
q[38] <= a_dpfifo_pv21:dpfifo.q[38]
q[39] <= a_dpfifo_pv21:dpfifo.q[39]
q[40] <= a_dpfifo_pv21:dpfifo.q[40]
q[41] <= a_dpfifo_pv21:dpfifo.q[41]
q[42] <= a_dpfifo_pv21:dpfifo.q[42]
q[43] <= a_dpfifo_pv21:dpfifo.q[43]
q[44] <= a_dpfifo_pv21:dpfifo.q[44]
q[45] <= a_dpfifo_pv21:dpfifo.q[45]
rdreq => a_dpfifo_pv21:dpfifo.rreq
sclr => a_dpfifo_pv21:dpfifo.sclr
wrreq => a_dpfifo_pv21:dpfifo.wreq


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_k2b:rd_ptr_msb.aclr
aclr => cntr_137:usedw_counter.aclr
aclr => cntr_l2b:wr_ptr.aclr
clock => altsyncram_dlg1:FIFOram.clock0
clock => altsyncram_dlg1:FIFOram.clock1
clock => cntr_k2b:rd_ptr_msb.clock
clock => cntr_137:usedw_counter.clock
clock => cntr_l2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_dlg1:FIFOram.data_a[0]
data[1] => altsyncram_dlg1:FIFOram.data_a[1]
data[2] => altsyncram_dlg1:FIFOram.data_a[2]
data[3] => altsyncram_dlg1:FIFOram.data_a[3]
data[4] => altsyncram_dlg1:FIFOram.data_a[4]
data[5] => altsyncram_dlg1:FIFOram.data_a[5]
data[6] => altsyncram_dlg1:FIFOram.data_a[6]
data[7] => altsyncram_dlg1:FIFOram.data_a[7]
data[8] => altsyncram_dlg1:FIFOram.data_a[8]
data[9] => altsyncram_dlg1:FIFOram.data_a[9]
data[10] => altsyncram_dlg1:FIFOram.data_a[10]
data[11] => altsyncram_dlg1:FIFOram.data_a[11]
data[12] => altsyncram_dlg1:FIFOram.data_a[12]
data[13] => altsyncram_dlg1:FIFOram.data_a[13]
data[14] => altsyncram_dlg1:FIFOram.data_a[14]
data[15] => altsyncram_dlg1:FIFOram.data_a[15]
data[16] => altsyncram_dlg1:FIFOram.data_a[16]
data[17] => altsyncram_dlg1:FIFOram.data_a[17]
data[18] => altsyncram_dlg1:FIFOram.data_a[18]
data[19] => altsyncram_dlg1:FIFOram.data_a[19]
data[20] => altsyncram_dlg1:FIFOram.data_a[20]
data[21] => altsyncram_dlg1:FIFOram.data_a[21]
data[22] => altsyncram_dlg1:FIFOram.data_a[22]
data[23] => altsyncram_dlg1:FIFOram.data_a[23]
data[24] => altsyncram_dlg1:FIFOram.data_a[24]
data[25] => altsyncram_dlg1:FIFOram.data_a[25]
data[26] => altsyncram_dlg1:FIFOram.data_a[26]
data[27] => altsyncram_dlg1:FIFOram.data_a[27]
data[28] => altsyncram_dlg1:FIFOram.data_a[28]
data[29] => altsyncram_dlg1:FIFOram.data_a[29]
data[30] => altsyncram_dlg1:FIFOram.data_a[30]
data[31] => altsyncram_dlg1:FIFOram.data_a[31]
data[32] => altsyncram_dlg1:FIFOram.data_a[32]
data[33] => altsyncram_dlg1:FIFOram.data_a[33]
data[34] => altsyncram_dlg1:FIFOram.data_a[34]
data[35] => altsyncram_dlg1:FIFOram.data_a[35]
data[36] => altsyncram_dlg1:FIFOram.data_a[36]
data[37] => altsyncram_dlg1:FIFOram.data_a[37]
data[38] => altsyncram_dlg1:FIFOram.data_a[38]
data[39] => altsyncram_dlg1:FIFOram.data_a[39]
data[40] => altsyncram_dlg1:FIFOram.data_a[40]
data[41] => altsyncram_dlg1:FIFOram.data_a[41]
data[42] => altsyncram_dlg1:FIFOram.data_a[42]
data[43] => altsyncram_dlg1:FIFOram.data_a[43]
data[44] => altsyncram_dlg1:FIFOram.data_a[44]
data[45] => altsyncram_dlg1:FIFOram.data_a[45]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_dlg1:FIFOram.q_b[0]
q[1] <= altsyncram_dlg1:FIFOram.q_b[1]
q[2] <= altsyncram_dlg1:FIFOram.q_b[2]
q[3] <= altsyncram_dlg1:FIFOram.q_b[3]
q[4] <= altsyncram_dlg1:FIFOram.q_b[4]
q[5] <= altsyncram_dlg1:FIFOram.q_b[5]
q[6] <= altsyncram_dlg1:FIFOram.q_b[6]
q[7] <= altsyncram_dlg1:FIFOram.q_b[7]
q[8] <= altsyncram_dlg1:FIFOram.q_b[8]
q[9] <= altsyncram_dlg1:FIFOram.q_b[9]
q[10] <= altsyncram_dlg1:FIFOram.q_b[10]
q[11] <= altsyncram_dlg1:FIFOram.q_b[11]
q[12] <= altsyncram_dlg1:FIFOram.q_b[12]
q[13] <= altsyncram_dlg1:FIFOram.q_b[13]
q[14] <= altsyncram_dlg1:FIFOram.q_b[14]
q[15] <= altsyncram_dlg1:FIFOram.q_b[15]
q[16] <= altsyncram_dlg1:FIFOram.q_b[16]
q[17] <= altsyncram_dlg1:FIFOram.q_b[17]
q[18] <= altsyncram_dlg1:FIFOram.q_b[18]
q[19] <= altsyncram_dlg1:FIFOram.q_b[19]
q[20] <= altsyncram_dlg1:FIFOram.q_b[20]
q[21] <= altsyncram_dlg1:FIFOram.q_b[21]
q[22] <= altsyncram_dlg1:FIFOram.q_b[22]
q[23] <= altsyncram_dlg1:FIFOram.q_b[23]
q[24] <= altsyncram_dlg1:FIFOram.q_b[24]
q[25] <= altsyncram_dlg1:FIFOram.q_b[25]
q[26] <= altsyncram_dlg1:FIFOram.q_b[26]
q[27] <= altsyncram_dlg1:FIFOram.q_b[27]
q[28] <= altsyncram_dlg1:FIFOram.q_b[28]
q[29] <= altsyncram_dlg1:FIFOram.q_b[29]
q[30] <= altsyncram_dlg1:FIFOram.q_b[30]
q[31] <= altsyncram_dlg1:FIFOram.q_b[31]
q[32] <= altsyncram_dlg1:FIFOram.q_b[32]
q[33] <= altsyncram_dlg1:FIFOram.q_b[33]
q[34] <= altsyncram_dlg1:FIFOram.q_b[34]
q[35] <= altsyncram_dlg1:FIFOram.q_b[35]
q[36] <= altsyncram_dlg1:FIFOram.q_b[36]
q[37] <= altsyncram_dlg1:FIFOram.q_b[37]
q[38] <= altsyncram_dlg1:FIFOram.q_b[38]
q[39] <= altsyncram_dlg1:FIFOram.q_b[39]
q[40] <= altsyncram_dlg1:FIFOram.q_b[40]
q[41] <= altsyncram_dlg1:FIFOram.q_b[41]
q[42] <= altsyncram_dlg1:FIFOram.q_b[42]
q[43] <= altsyncram_dlg1:FIFOram.q_b[43]
q[44] <= altsyncram_dlg1:FIFOram.q_b[44]
q[45] <= altsyncram_dlg1:FIFOram.q_b[45]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_k2b:rd_ptr_msb.sclr
sclr => cntr_137:usedw_counter.sclr
sclr => cntr_l2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_dlg1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_137:usedw_counter.updown
wreq => cntr_l2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|altsyncram_dlg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cmpr_778:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cntr_k2b:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cntr_137:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_gk31:auto_generated|a_dpfifo_pv21:dpfifo|cntr_l2b:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_qi31:auto_generated.data[0]
data[1] => scfifo_qi31:auto_generated.data[1]
data[2] => scfifo_qi31:auto_generated.data[2]
data[3] => scfifo_qi31:auto_generated.data[3]
data[4] => scfifo_qi31:auto_generated.data[4]
data[5] => scfifo_qi31:auto_generated.data[5]
data[6] => scfifo_qi31:auto_generated.data[6]
data[7] => scfifo_qi31:auto_generated.data[7]
data[8] => scfifo_qi31:auto_generated.data[8]
data[9] => scfifo_qi31:auto_generated.data[9]
data[10] => scfifo_qi31:auto_generated.data[10]
data[11] => scfifo_qi31:auto_generated.data[11]
data[12] => scfifo_qi31:auto_generated.data[12]
data[13] => scfifo_qi31:auto_generated.data[13]
data[14] => scfifo_qi31:auto_generated.data[14]
data[15] => scfifo_qi31:auto_generated.data[15]
data[16] => scfifo_qi31:auto_generated.data[16]
data[17] => scfifo_qi31:auto_generated.data[17]
data[18] => scfifo_qi31:auto_generated.data[18]
data[19] => scfifo_qi31:auto_generated.data[19]
data[20] => scfifo_qi31:auto_generated.data[20]
data[21] => scfifo_qi31:auto_generated.data[21]
data[22] => scfifo_qi31:auto_generated.data[22]
data[23] => scfifo_qi31:auto_generated.data[23]
data[24] => scfifo_qi31:auto_generated.data[24]
data[25] => scfifo_qi31:auto_generated.data[25]
data[26] => scfifo_qi31:auto_generated.data[26]
data[27] => scfifo_qi31:auto_generated.data[27]
data[28] => scfifo_qi31:auto_generated.data[28]
data[29] => scfifo_qi31:auto_generated.data[29]
data[30] => scfifo_qi31:auto_generated.data[30]
data[31] => scfifo_qi31:auto_generated.data[31]
data[32] => scfifo_qi31:auto_generated.data[32]
data[33] => scfifo_qi31:auto_generated.data[33]
data[34] => scfifo_qi31:auto_generated.data[34]
data[35] => scfifo_qi31:auto_generated.data[35]
data[36] => scfifo_qi31:auto_generated.data[36]
data[37] => scfifo_qi31:auto_generated.data[37]
data[38] => scfifo_qi31:auto_generated.data[38]
data[39] => scfifo_qi31:auto_generated.data[39]
q[0] <= scfifo_qi31:auto_generated.q[0]
q[1] <= scfifo_qi31:auto_generated.q[1]
q[2] <= scfifo_qi31:auto_generated.q[2]
q[3] <= scfifo_qi31:auto_generated.q[3]
q[4] <= scfifo_qi31:auto_generated.q[4]
q[5] <= scfifo_qi31:auto_generated.q[5]
q[6] <= scfifo_qi31:auto_generated.q[6]
q[7] <= scfifo_qi31:auto_generated.q[7]
q[8] <= scfifo_qi31:auto_generated.q[8]
q[9] <= scfifo_qi31:auto_generated.q[9]
q[10] <= scfifo_qi31:auto_generated.q[10]
q[11] <= scfifo_qi31:auto_generated.q[11]
q[12] <= scfifo_qi31:auto_generated.q[12]
q[13] <= scfifo_qi31:auto_generated.q[13]
q[14] <= scfifo_qi31:auto_generated.q[14]
q[15] <= scfifo_qi31:auto_generated.q[15]
q[16] <= scfifo_qi31:auto_generated.q[16]
q[17] <= scfifo_qi31:auto_generated.q[17]
q[18] <= scfifo_qi31:auto_generated.q[18]
q[19] <= scfifo_qi31:auto_generated.q[19]
q[20] <= scfifo_qi31:auto_generated.q[20]
q[21] <= scfifo_qi31:auto_generated.q[21]
q[22] <= scfifo_qi31:auto_generated.q[22]
q[23] <= scfifo_qi31:auto_generated.q[23]
q[24] <= scfifo_qi31:auto_generated.q[24]
q[25] <= scfifo_qi31:auto_generated.q[25]
q[26] <= scfifo_qi31:auto_generated.q[26]
q[27] <= scfifo_qi31:auto_generated.q[27]
q[28] <= scfifo_qi31:auto_generated.q[28]
q[29] <= scfifo_qi31:auto_generated.q[29]
q[30] <= scfifo_qi31:auto_generated.q[30]
q[31] <= scfifo_qi31:auto_generated.q[31]
q[32] <= scfifo_qi31:auto_generated.q[32]
q[33] <= scfifo_qi31:auto_generated.q[33]
q[34] <= scfifo_qi31:auto_generated.q[34]
q[35] <= scfifo_qi31:auto_generated.q[35]
q[36] <= scfifo_qi31:auto_generated.q[36]
q[37] <= scfifo_qi31:auto_generated.q[37]
q[38] <= scfifo_qi31:auto_generated.q[38]
q[39] <= scfifo_qi31:auto_generated.q[39]
wrreq => scfifo_qi31:auto_generated.wrreq
rdreq => scfifo_qi31:auto_generated.rdreq
clock => scfifo_qi31:auto_generated.clock
aclr => scfifo_qi31:auto_generated.aclr
sclr => scfifo_qi31:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_qi31:auto_generated.empty
full <= scfifo_qi31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated
aclr => a_dpfifo_3u21:dpfifo.aclr
clock => a_dpfifo_3u21:dpfifo.clock
data[0] => a_dpfifo_3u21:dpfifo.data[0]
data[1] => a_dpfifo_3u21:dpfifo.data[1]
data[2] => a_dpfifo_3u21:dpfifo.data[2]
data[3] => a_dpfifo_3u21:dpfifo.data[3]
data[4] => a_dpfifo_3u21:dpfifo.data[4]
data[5] => a_dpfifo_3u21:dpfifo.data[5]
data[6] => a_dpfifo_3u21:dpfifo.data[6]
data[7] => a_dpfifo_3u21:dpfifo.data[7]
data[8] => a_dpfifo_3u21:dpfifo.data[8]
data[9] => a_dpfifo_3u21:dpfifo.data[9]
data[10] => a_dpfifo_3u21:dpfifo.data[10]
data[11] => a_dpfifo_3u21:dpfifo.data[11]
data[12] => a_dpfifo_3u21:dpfifo.data[12]
data[13] => a_dpfifo_3u21:dpfifo.data[13]
data[14] => a_dpfifo_3u21:dpfifo.data[14]
data[15] => a_dpfifo_3u21:dpfifo.data[15]
data[16] => a_dpfifo_3u21:dpfifo.data[16]
data[17] => a_dpfifo_3u21:dpfifo.data[17]
data[18] => a_dpfifo_3u21:dpfifo.data[18]
data[19] => a_dpfifo_3u21:dpfifo.data[19]
data[20] => a_dpfifo_3u21:dpfifo.data[20]
data[21] => a_dpfifo_3u21:dpfifo.data[21]
data[22] => a_dpfifo_3u21:dpfifo.data[22]
data[23] => a_dpfifo_3u21:dpfifo.data[23]
data[24] => a_dpfifo_3u21:dpfifo.data[24]
data[25] => a_dpfifo_3u21:dpfifo.data[25]
data[26] => a_dpfifo_3u21:dpfifo.data[26]
data[27] => a_dpfifo_3u21:dpfifo.data[27]
data[28] => a_dpfifo_3u21:dpfifo.data[28]
data[29] => a_dpfifo_3u21:dpfifo.data[29]
data[30] => a_dpfifo_3u21:dpfifo.data[30]
data[31] => a_dpfifo_3u21:dpfifo.data[31]
data[32] => a_dpfifo_3u21:dpfifo.data[32]
data[33] => a_dpfifo_3u21:dpfifo.data[33]
data[34] => a_dpfifo_3u21:dpfifo.data[34]
data[35] => a_dpfifo_3u21:dpfifo.data[35]
data[36] => a_dpfifo_3u21:dpfifo.data[36]
data[37] => a_dpfifo_3u21:dpfifo.data[37]
data[38] => a_dpfifo_3u21:dpfifo.data[38]
data[39] => a_dpfifo_3u21:dpfifo.data[39]
empty <= a_dpfifo_3u21:dpfifo.empty
full <= a_dpfifo_3u21:dpfifo.full
q[0] <= a_dpfifo_3u21:dpfifo.q[0]
q[1] <= a_dpfifo_3u21:dpfifo.q[1]
q[2] <= a_dpfifo_3u21:dpfifo.q[2]
q[3] <= a_dpfifo_3u21:dpfifo.q[3]
q[4] <= a_dpfifo_3u21:dpfifo.q[4]
q[5] <= a_dpfifo_3u21:dpfifo.q[5]
q[6] <= a_dpfifo_3u21:dpfifo.q[6]
q[7] <= a_dpfifo_3u21:dpfifo.q[7]
q[8] <= a_dpfifo_3u21:dpfifo.q[8]
q[9] <= a_dpfifo_3u21:dpfifo.q[9]
q[10] <= a_dpfifo_3u21:dpfifo.q[10]
q[11] <= a_dpfifo_3u21:dpfifo.q[11]
q[12] <= a_dpfifo_3u21:dpfifo.q[12]
q[13] <= a_dpfifo_3u21:dpfifo.q[13]
q[14] <= a_dpfifo_3u21:dpfifo.q[14]
q[15] <= a_dpfifo_3u21:dpfifo.q[15]
q[16] <= a_dpfifo_3u21:dpfifo.q[16]
q[17] <= a_dpfifo_3u21:dpfifo.q[17]
q[18] <= a_dpfifo_3u21:dpfifo.q[18]
q[19] <= a_dpfifo_3u21:dpfifo.q[19]
q[20] <= a_dpfifo_3u21:dpfifo.q[20]
q[21] <= a_dpfifo_3u21:dpfifo.q[21]
q[22] <= a_dpfifo_3u21:dpfifo.q[22]
q[23] <= a_dpfifo_3u21:dpfifo.q[23]
q[24] <= a_dpfifo_3u21:dpfifo.q[24]
q[25] <= a_dpfifo_3u21:dpfifo.q[25]
q[26] <= a_dpfifo_3u21:dpfifo.q[26]
q[27] <= a_dpfifo_3u21:dpfifo.q[27]
q[28] <= a_dpfifo_3u21:dpfifo.q[28]
q[29] <= a_dpfifo_3u21:dpfifo.q[29]
q[30] <= a_dpfifo_3u21:dpfifo.q[30]
q[31] <= a_dpfifo_3u21:dpfifo.q[31]
q[32] <= a_dpfifo_3u21:dpfifo.q[32]
q[33] <= a_dpfifo_3u21:dpfifo.q[33]
q[34] <= a_dpfifo_3u21:dpfifo.q[34]
q[35] <= a_dpfifo_3u21:dpfifo.q[35]
q[36] <= a_dpfifo_3u21:dpfifo.q[36]
q[37] <= a_dpfifo_3u21:dpfifo.q[37]
q[38] <= a_dpfifo_3u21:dpfifo.q[38]
q[39] <= a_dpfifo_3u21:dpfifo.q[39]
rdreq => a_dpfifo_3u21:dpfifo.rreq
sclr => a_dpfifo_3u21:dpfifo.sclr
wrreq => a_dpfifo_3u21:dpfifo.wreq


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated|a_dpfifo_3u21:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_j2b:rd_ptr_msb.aclr
aclr => cntr_037:usedw_counter.aclr
aclr => cntr_k2b:wr_ptr.aclr
clock => altsyncram_1ig1:FIFOram.clock0
clock => altsyncram_1ig1:FIFOram.clock1
clock => cntr_j2b:rd_ptr_msb.clock
clock => cntr_037:usedw_counter.clock
clock => cntr_k2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_1ig1:FIFOram.data_a[0]
data[1] => altsyncram_1ig1:FIFOram.data_a[1]
data[2] => altsyncram_1ig1:FIFOram.data_a[2]
data[3] => altsyncram_1ig1:FIFOram.data_a[3]
data[4] => altsyncram_1ig1:FIFOram.data_a[4]
data[5] => altsyncram_1ig1:FIFOram.data_a[5]
data[6] => altsyncram_1ig1:FIFOram.data_a[6]
data[7] => altsyncram_1ig1:FIFOram.data_a[7]
data[8] => altsyncram_1ig1:FIFOram.data_a[8]
data[9] => altsyncram_1ig1:FIFOram.data_a[9]
data[10] => altsyncram_1ig1:FIFOram.data_a[10]
data[11] => altsyncram_1ig1:FIFOram.data_a[11]
data[12] => altsyncram_1ig1:FIFOram.data_a[12]
data[13] => altsyncram_1ig1:FIFOram.data_a[13]
data[14] => altsyncram_1ig1:FIFOram.data_a[14]
data[15] => altsyncram_1ig1:FIFOram.data_a[15]
data[16] => altsyncram_1ig1:FIFOram.data_a[16]
data[17] => altsyncram_1ig1:FIFOram.data_a[17]
data[18] => altsyncram_1ig1:FIFOram.data_a[18]
data[19] => altsyncram_1ig1:FIFOram.data_a[19]
data[20] => altsyncram_1ig1:FIFOram.data_a[20]
data[21] => altsyncram_1ig1:FIFOram.data_a[21]
data[22] => altsyncram_1ig1:FIFOram.data_a[22]
data[23] => altsyncram_1ig1:FIFOram.data_a[23]
data[24] => altsyncram_1ig1:FIFOram.data_a[24]
data[25] => altsyncram_1ig1:FIFOram.data_a[25]
data[26] => altsyncram_1ig1:FIFOram.data_a[26]
data[27] => altsyncram_1ig1:FIFOram.data_a[27]
data[28] => altsyncram_1ig1:FIFOram.data_a[28]
data[29] => altsyncram_1ig1:FIFOram.data_a[29]
data[30] => altsyncram_1ig1:FIFOram.data_a[30]
data[31] => altsyncram_1ig1:FIFOram.data_a[31]
data[32] => altsyncram_1ig1:FIFOram.data_a[32]
data[33] => altsyncram_1ig1:FIFOram.data_a[33]
data[34] => altsyncram_1ig1:FIFOram.data_a[34]
data[35] => altsyncram_1ig1:FIFOram.data_a[35]
data[36] => altsyncram_1ig1:FIFOram.data_a[36]
data[37] => altsyncram_1ig1:FIFOram.data_a[37]
data[38] => altsyncram_1ig1:FIFOram.data_a[38]
data[39] => altsyncram_1ig1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_1ig1:FIFOram.q_b[0]
q[1] <= altsyncram_1ig1:FIFOram.q_b[1]
q[2] <= altsyncram_1ig1:FIFOram.q_b[2]
q[3] <= altsyncram_1ig1:FIFOram.q_b[3]
q[4] <= altsyncram_1ig1:FIFOram.q_b[4]
q[5] <= altsyncram_1ig1:FIFOram.q_b[5]
q[6] <= altsyncram_1ig1:FIFOram.q_b[6]
q[7] <= altsyncram_1ig1:FIFOram.q_b[7]
q[8] <= altsyncram_1ig1:FIFOram.q_b[8]
q[9] <= altsyncram_1ig1:FIFOram.q_b[9]
q[10] <= altsyncram_1ig1:FIFOram.q_b[10]
q[11] <= altsyncram_1ig1:FIFOram.q_b[11]
q[12] <= altsyncram_1ig1:FIFOram.q_b[12]
q[13] <= altsyncram_1ig1:FIFOram.q_b[13]
q[14] <= altsyncram_1ig1:FIFOram.q_b[14]
q[15] <= altsyncram_1ig1:FIFOram.q_b[15]
q[16] <= altsyncram_1ig1:FIFOram.q_b[16]
q[17] <= altsyncram_1ig1:FIFOram.q_b[17]
q[18] <= altsyncram_1ig1:FIFOram.q_b[18]
q[19] <= altsyncram_1ig1:FIFOram.q_b[19]
q[20] <= altsyncram_1ig1:FIFOram.q_b[20]
q[21] <= altsyncram_1ig1:FIFOram.q_b[21]
q[22] <= altsyncram_1ig1:FIFOram.q_b[22]
q[23] <= altsyncram_1ig1:FIFOram.q_b[23]
q[24] <= altsyncram_1ig1:FIFOram.q_b[24]
q[25] <= altsyncram_1ig1:FIFOram.q_b[25]
q[26] <= altsyncram_1ig1:FIFOram.q_b[26]
q[27] <= altsyncram_1ig1:FIFOram.q_b[27]
q[28] <= altsyncram_1ig1:FIFOram.q_b[28]
q[29] <= altsyncram_1ig1:FIFOram.q_b[29]
q[30] <= altsyncram_1ig1:FIFOram.q_b[30]
q[31] <= altsyncram_1ig1:FIFOram.q_b[31]
q[32] <= altsyncram_1ig1:FIFOram.q_b[32]
q[33] <= altsyncram_1ig1:FIFOram.q_b[33]
q[34] <= altsyncram_1ig1:FIFOram.q_b[34]
q[35] <= altsyncram_1ig1:FIFOram.q_b[35]
q[36] <= altsyncram_1ig1:FIFOram.q_b[36]
q[37] <= altsyncram_1ig1:FIFOram.q_b[37]
q[38] <= altsyncram_1ig1:FIFOram.q_b[38]
q[39] <= altsyncram_1ig1:FIFOram.q_b[39]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_j2b:rd_ptr_msb.sclr
sclr => cntr_037:usedw_counter.sclr
sclr => cntr_k2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_1ig1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_037:usedw_counter.updown
wreq => cntr_k2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated|a_dpfifo_3u21:dpfifo|altsyncram_1ig1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated|a_dpfifo_3u21:dpfifo|cmpr_678:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated|a_dpfifo_3u21:dpfifo|cmpr_678:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated|a_dpfifo_3u21:dpfifo|cntr_j2b:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated|a_dpfifo_3u21:dpfifo|cntr_037:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_qi31:auto_generated|a_dpfifo_3u21:dpfifo|cntr_k2b:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].PRESET
ctl_reset_n => list_v[1].PRESET
ctl_reset_n => list_v[2].PRESET
ctl_reset_n => list_v[3].PRESET
ctl_reset_n => list_v[4].PRESET
ctl_reset_n => list_v[5].PRESET
ctl_reset_n => list_v[6].PRESET
ctl_reset_n => list_v[7].PRESET
ctl_reset_n => list_v[8].PRESET
ctl_reset_n => list_v[9].PRESET
ctl_reset_n => list_v[10].PRESET
ctl_reset_n => list_v[11].PRESET
ctl_reset_n => list_v[12].PRESET
ctl_reset_n => list_v[13].PRESET
ctl_reset_n => list_v[14].PRESET
ctl_reset_n => list_v[15].PRESET
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].PRESET
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].PRESET
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].PRESET
ctl_reset_n => list[3][1].PRESET
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].PRESET
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].PRESET
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].PRESET
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].PRESET
ctl_reset_n => list[6][2].PRESET
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].PRESET
ctl_reset_n => list[7][1].PRESET
ctl_reset_n => list[7][2].PRESET
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].PRESET
ctl_reset_n => list[9][0].PRESET
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].PRESET
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].PRESET
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].PRESET
ctl_reset_n => list[11][0].PRESET
ctl_reset_n => list[11][1].PRESET
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].PRESET
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].PRESET
ctl_reset_n => list[12][3].PRESET
ctl_reset_n => list[13][0].PRESET
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].PRESET
ctl_reset_n => list[13][3].PRESET
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].PRESET
ctl_reset_n => list[14][2].PRESET
ctl_reset_n => list[14][3].PRESET
ctl_reset_n => list[15][0].PRESET
ctl_reset_n => list[15][1].PRESET
ctl_reset_n => list[15][2].PRESET
ctl_reset_n => list[15][3].PRESET
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list_v[8].ACLR
ctl_reset_n => list_v[9].ACLR
ctl_reset_n => list_v[10].ACLR
ctl_reset_n => list_v[11].ACLR
ctl_reset_n => list_v[12].ACLR
ctl_reset_n => list_v[13].ACLR
ctl_reset_n => list_v[14].ACLR
ctl_reset_n => list_v[15].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].ACLR
ctl_reset_n => list[9][0].ACLR
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].ACLR
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].ACLR
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].ACLR
ctl_reset_n => list[11][0].ACLR
ctl_reset_n => list[11][1].ACLR
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].ACLR
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].ACLR
ctl_reset_n => list[12][3].ACLR
ctl_reset_n => list[13][0].ACLR
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].ACLR
ctl_reset_n => list[13][3].ACLR
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].ACLR
ctl_reset_n => list[14][2].ACLR
ctl_reset_n => list[14][3].ACLR
ctl_reset_n => list[15][0].ACLR
ctl_reset_n => list[15][1].ACLR
ctl_reset_n => list[15][2].ACLR
ctl_reset_n => list[15][3].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_8k31:auto_generated.data[0]
data[1] => scfifo_8k31:auto_generated.data[1]
data[2] => scfifo_8k31:auto_generated.data[2]
data[3] => scfifo_8k31:auto_generated.data[3]
data[4] => scfifo_8k31:auto_generated.data[4]
data[5] => scfifo_8k31:auto_generated.data[5]
data[6] => scfifo_8k31:auto_generated.data[6]
data[7] => scfifo_8k31:auto_generated.data[7]
data[8] => scfifo_8k31:auto_generated.data[8]
data[9] => scfifo_8k31:auto_generated.data[9]
data[10] => scfifo_8k31:auto_generated.data[10]
q[0] <= scfifo_8k31:auto_generated.q[0]
q[1] <= scfifo_8k31:auto_generated.q[1]
q[2] <= scfifo_8k31:auto_generated.q[2]
q[3] <= scfifo_8k31:auto_generated.q[3]
q[4] <= scfifo_8k31:auto_generated.q[4]
q[5] <= scfifo_8k31:auto_generated.q[5]
q[6] <= scfifo_8k31:auto_generated.q[6]
q[7] <= scfifo_8k31:auto_generated.q[7]
q[8] <= scfifo_8k31:auto_generated.q[8]
q[9] <= scfifo_8k31:auto_generated.q[9]
q[10] <= scfifo_8k31:auto_generated.q[10]
wrreq => scfifo_8k31:auto_generated.wrreq
rdreq => scfifo_8k31:auto_generated.rdreq
clock => scfifo_8k31:auto_generated.clock
aclr => scfifo_8k31:auto_generated.aclr
sclr => scfifo_8k31:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8k31:auto_generated.empty
full <= scfifo_8k31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated
aclr => a_dpfifo_hv21:dpfifo.aclr
clock => a_dpfifo_hv21:dpfifo.clock
data[0] => a_dpfifo_hv21:dpfifo.data[0]
data[1] => a_dpfifo_hv21:dpfifo.data[1]
data[2] => a_dpfifo_hv21:dpfifo.data[2]
data[3] => a_dpfifo_hv21:dpfifo.data[3]
data[4] => a_dpfifo_hv21:dpfifo.data[4]
data[5] => a_dpfifo_hv21:dpfifo.data[5]
data[6] => a_dpfifo_hv21:dpfifo.data[6]
data[7] => a_dpfifo_hv21:dpfifo.data[7]
data[8] => a_dpfifo_hv21:dpfifo.data[8]
data[9] => a_dpfifo_hv21:dpfifo.data[9]
data[10] => a_dpfifo_hv21:dpfifo.data[10]
empty <= a_dpfifo_hv21:dpfifo.empty
full <= a_dpfifo_hv21:dpfifo.full
q[0] <= a_dpfifo_hv21:dpfifo.q[0]
q[1] <= a_dpfifo_hv21:dpfifo.q[1]
q[2] <= a_dpfifo_hv21:dpfifo.q[2]
q[3] <= a_dpfifo_hv21:dpfifo.q[3]
q[4] <= a_dpfifo_hv21:dpfifo.q[4]
q[5] <= a_dpfifo_hv21:dpfifo.q[5]
q[6] <= a_dpfifo_hv21:dpfifo.q[6]
q[7] <= a_dpfifo_hv21:dpfifo.q[7]
q[8] <= a_dpfifo_hv21:dpfifo.q[8]
q[9] <= a_dpfifo_hv21:dpfifo.q[9]
q[10] <= a_dpfifo_hv21:dpfifo.q[10]
rdreq => a_dpfifo_hv21:dpfifo.rreq
sclr => a_dpfifo_hv21:dpfifo.sclr
wrreq => a_dpfifo_hv21:dpfifo.wreq


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_k2b:rd_ptr_msb.aclr
aclr => cntr_137:usedw_counter.aclr
aclr => cntr_l2b:wr_ptr.aclr
clock => altsyncram_tkg1:FIFOram.clock0
clock => altsyncram_tkg1:FIFOram.clock1
clock => cntr_k2b:rd_ptr_msb.clock
clock => cntr_137:usedw_counter.clock
clock => cntr_l2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tkg1:FIFOram.data_a[0]
data[1] => altsyncram_tkg1:FIFOram.data_a[1]
data[2] => altsyncram_tkg1:FIFOram.data_a[2]
data[3] => altsyncram_tkg1:FIFOram.data_a[3]
data[4] => altsyncram_tkg1:FIFOram.data_a[4]
data[5] => altsyncram_tkg1:FIFOram.data_a[5]
data[6] => altsyncram_tkg1:FIFOram.data_a[6]
data[7] => altsyncram_tkg1:FIFOram.data_a[7]
data[8] => altsyncram_tkg1:FIFOram.data_a[8]
data[9] => altsyncram_tkg1:FIFOram.data_a[9]
data[10] => altsyncram_tkg1:FIFOram.data_a[10]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_tkg1:FIFOram.q_b[0]
q[1] <= altsyncram_tkg1:FIFOram.q_b[1]
q[2] <= altsyncram_tkg1:FIFOram.q_b[2]
q[3] <= altsyncram_tkg1:FIFOram.q_b[3]
q[4] <= altsyncram_tkg1:FIFOram.q_b[4]
q[5] <= altsyncram_tkg1:FIFOram.q_b[5]
q[6] <= altsyncram_tkg1:FIFOram.q_b[6]
q[7] <= altsyncram_tkg1:FIFOram.q_b[7]
q[8] <= altsyncram_tkg1:FIFOram.q_b[8]
q[9] <= altsyncram_tkg1:FIFOram.q_b[9]
q[10] <= altsyncram_tkg1:FIFOram.q_b[10]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_k2b:rd_ptr_msb.sclr
sclr => cntr_137:usedw_counter.sclr
sclr => cntr_l2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_tkg1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_137:usedw_counter.updown
wreq => cntr_l2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|altsyncram_tkg1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cmpr_778:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cmpr_778:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cntr_k2b:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cntr_137:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_8k31:auto_generated|a_dpfifo_hv21:dpfifo|cntr_l2b:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_address[6] => write_address[6].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
write_data[33] => write_data[33].IN1
write_data[34] => write_data[34].IN1
write_data[35] => write_data[35].IN1
write_data[36] => write_data[36].IN1
write_data[37] => write_data[37].IN1
write_data[38] => write_data[38].IN1
write_data[39] => write_data[39].IN1
write_data[40] => write_data[40].IN1
write_data[41] => write_data[41].IN1
write_data[42] => write_data[42].IN1
write_data[43] => write_data[43].IN1
write_data[44] => write_data[44].IN1
write_data[45] => write_data[45].IN1
write_data[46] => write_data[46].IN1
write_data[47] => write_data[47].IN1
write_data[48] => write_data[48].IN1
write_data[49] => write_data[49].IN1
write_data[50] => write_data[50].IN1
write_data[51] => write_data[51].IN1
write_data[52] => write_data[52].IN1
write_data[53] => write_data[53].IN1
write_data[54] => write_data[54].IN1
write_data[55] => write_data[55].IN1
write_data[56] => write_data[56].IN1
write_data[57] => write_data[57].IN1
write_data[58] => write_data[58].IN1
write_data[59] => write_data[59].IN1
write_data[60] => write_data[60].IN1
write_data[61] => write_data[61].IN1
write_data[62] => write_data[62].IN1
write_data[63] => write_data[63].IN1
write_data[64] => write_data[64].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_address[6] => read_address[6].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b
read_data[16] <= altsyncram:altsyncram_component.q_b
read_data[17] <= altsyncram:altsyncram_component.q_b
read_data[18] <= altsyncram:altsyncram_component.q_b
read_data[19] <= altsyncram:altsyncram_component.q_b
read_data[20] <= altsyncram:altsyncram_component.q_b
read_data[21] <= altsyncram:altsyncram_component.q_b
read_data[22] <= altsyncram:altsyncram_component.q_b
read_data[23] <= altsyncram:altsyncram_component.q_b
read_data[24] <= altsyncram:altsyncram_component.q_b
read_data[25] <= altsyncram:altsyncram_component.q_b
read_data[26] <= altsyncram:altsyncram_component.q_b
read_data[27] <= altsyncram:altsyncram_component.q_b
read_data[28] <= altsyncram:altsyncram_component.q_b
read_data[29] <= altsyncram:altsyncram_component.q_b
read_data[30] <= altsyncram:altsyncram_component.q_b
read_data[31] <= altsyncram:altsyncram_component.q_b
read_data[32] <= altsyncram:altsyncram_component.q_b
read_data[33] <= altsyncram:altsyncram_component.q_b
read_data[34] <= altsyncram:altsyncram_component.q_b
read_data[35] <= altsyncram:altsyncram_component.q_b
read_data[36] <= altsyncram:altsyncram_component.q_b
read_data[37] <= altsyncram:altsyncram_component.q_b
read_data[38] <= altsyncram:altsyncram_component.q_b
read_data[39] <= altsyncram:altsyncram_component.q_b
read_data[40] <= altsyncram:altsyncram_component.q_b
read_data[41] <= altsyncram:altsyncram_component.q_b
read_data[42] <= altsyncram:altsyncram_component.q_b
read_data[43] <= altsyncram:altsyncram_component.q_b
read_data[44] <= altsyncram:altsyncram_component.q_b
read_data[45] <= altsyncram:altsyncram_component.q_b
read_data[46] <= altsyncram:altsyncram_component.q_b
read_data[47] <= altsyncram:altsyncram_component.q_b
read_data[48] <= altsyncram:altsyncram_component.q_b
read_data[49] <= altsyncram:altsyncram_component.q_b
read_data[50] <= altsyncram:altsyncram_component.q_b
read_data[51] <= altsyncram:altsyncram_component.q_b
read_data[52] <= altsyncram:altsyncram_component.q_b
read_data[53] <= altsyncram:altsyncram_component.q_b
read_data[54] <= altsyncram:altsyncram_component.q_b
read_data[55] <= altsyncram:altsyncram_component.q_b
read_data[56] <= altsyncram:altsyncram_component.q_b
read_data[57] <= altsyncram:altsyncram_component.q_b
read_data[58] <= altsyncram:altsyncram_component.q_b
read_data[59] <= altsyncram:altsyncram_component.q_b
read_data[60] <= altsyncram:altsyncram_component.q_b
read_data[61] <= altsyncram:altsyncram_component.q_b
read_data[62] <= altsyncram:altsyncram_component.q_b
read_data[63] <= altsyncram:altsyncram_component.q_b
read_data[64] <= altsyncram:altsyncram_component.q_b


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component
wren_a => altsyncram_14l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_14l1:auto_generated.data_a[0]
data_a[1] => altsyncram_14l1:auto_generated.data_a[1]
data_a[2] => altsyncram_14l1:auto_generated.data_a[2]
data_a[3] => altsyncram_14l1:auto_generated.data_a[3]
data_a[4] => altsyncram_14l1:auto_generated.data_a[4]
data_a[5] => altsyncram_14l1:auto_generated.data_a[5]
data_a[6] => altsyncram_14l1:auto_generated.data_a[6]
data_a[7] => altsyncram_14l1:auto_generated.data_a[7]
data_a[8] => altsyncram_14l1:auto_generated.data_a[8]
data_a[9] => altsyncram_14l1:auto_generated.data_a[9]
data_a[10] => altsyncram_14l1:auto_generated.data_a[10]
data_a[11] => altsyncram_14l1:auto_generated.data_a[11]
data_a[12] => altsyncram_14l1:auto_generated.data_a[12]
data_a[13] => altsyncram_14l1:auto_generated.data_a[13]
data_a[14] => altsyncram_14l1:auto_generated.data_a[14]
data_a[15] => altsyncram_14l1:auto_generated.data_a[15]
data_a[16] => altsyncram_14l1:auto_generated.data_a[16]
data_a[17] => altsyncram_14l1:auto_generated.data_a[17]
data_a[18] => altsyncram_14l1:auto_generated.data_a[18]
data_a[19] => altsyncram_14l1:auto_generated.data_a[19]
data_a[20] => altsyncram_14l1:auto_generated.data_a[20]
data_a[21] => altsyncram_14l1:auto_generated.data_a[21]
data_a[22] => altsyncram_14l1:auto_generated.data_a[22]
data_a[23] => altsyncram_14l1:auto_generated.data_a[23]
data_a[24] => altsyncram_14l1:auto_generated.data_a[24]
data_a[25] => altsyncram_14l1:auto_generated.data_a[25]
data_a[26] => altsyncram_14l1:auto_generated.data_a[26]
data_a[27] => altsyncram_14l1:auto_generated.data_a[27]
data_a[28] => altsyncram_14l1:auto_generated.data_a[28]
data_a[29] => altsyncram_14l1:auto_generated.data_a[29]
data_a[30] => altsyncram_14l1:auto_generated.data_a[30]
data_a[31] => altsyncram_14l1:auto_generated.data_a[31]
data_a[32] => altsyncram_14l1:auto_generated.data_a[32]
data_a[33] => altsyncram_14l1:auto_generated.data_a[33]
data_a[34] => altsyncram_14l1:auto_generated.data_a[34]
data_a[35] => altsyncram_14l1:auto_generated.data_a[35]
data_a[36] => altsyncram_14l1:auto_generated.data_a[36]
data_a[37] => altsyncram_14l1:auto_generated.data_a[37]
data_a[38] => altsyncram_14l1:auto_generated.data_a[38]
data_a[39] => altsyncram_14l1:auto_generated.data_a[39]
data_a[40] => altsyncram_14l1:auto_generated.data_a[40]
data_a[41] => altsyncram_14l1:auto_generated.data_a[41]
data_a[42] => altsyncram_14l1:auto_generated.data_a[42]
data_a[43] => altsyncram_14l1:auto_generated.data_a[43]
data_a[44] => altsyncram_14l1:auto_generated.data_a[44]
data_a[45] => altsyncram_14l1:auto_generated.data_a[45]
data_a[46] => altsyncram_14l1:auto_generated.data_a[46]
data_a[47] => altsyncram_14l1:auto_generated.data_a[47]
data_a[48] => altsyncram_14l1:auto_generated.data_a[48]
data_a[49] => altsyncram_14l1:auto_generated.data_a[49]
data_a[50] => altsyncram_14l1:auto_generated.data_a[50]
data_a[51] => altsyncram_14l1:auto_generated.data_a[51]
data_a[52] => altsyncram_14l1:auto_generated.data_a[52]
data_a[53] => altsyncram_14l1:auto_generated.data_a[53]
data_a[54] => altsyncram_14l1:auto_generated.data_a[54]
data_a[55] => altsyncram_14l1:auto_generated.data_a[55]
data_a[56] => altsyncram_14l1:auto_generated.data_a[56]
data_a[57] => altsyncram_14l1:auto_generated.data_a[57]
data_a[58] => altsyncram_14l1:auto_generated.data_a[58]
data_a[59] => altsyncram_14l1:auto_generated.data_a[59]
data_a[60] => altsyncram_14l1:auto_generated.data_a[60]
data_a[61] => altsyncram_14l1:auto_generated.data_a[61]
data_a[62] => altsyncram_14l1:auto_generated.data_a[62]
data_a[63] => altsyncram_14l1:auto_generated.data_a[63]
data_a[64] => altsyncram_14l1:auto_generated.data_a[64]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
address_a[0] => altsyncram_14l1:auto_generated.address_a[0]
address_a[1] => altsyncram_14l1:auto_generated.address_a[1]
address_a[2] => altsyncram_14l1:auto_generated.address_a[2]
address_a[3] => altsyncram_14l1:auto_generated.address_a[3]
address_a[4] => altsyncram_14l1:auto_generated.address_a[4]
address_a[5] => altsyncram_14l1:auto_generated.address_a[5]
address_a[6] => altsyncram_14l1:auto_generated.address_a[6]
address_b[0] => altsyncram_14l1:auto_generated.address_b[0]
address_b[1] => altsyncram_14l1:auto_generated.address_b[1]
address_b[2] => altsyncram_14l1:auto_generated.address_b[2]
address_b[3] => altsyncram_14l1:auto_generated.address_b[3]
address_b[4] => altsyncram_14l1:auto_generated.address_b[4]
address_b[5] => altsyncram_14l1:auto_generated.address_b[5]
address_b[6] => altsyncram_14l1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_14l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_b[0] <= altsyncram_14l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_14l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_14l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_14l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_14l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_14l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_14l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_14l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_14l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_14l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_14l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_14l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_14l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_14l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_14l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_14l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_14l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_14l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_14l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_14l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_14l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_14l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_14l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_14l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_14l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_14l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_14l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_14l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_14l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_14l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_14l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_14l1:auto_generated.q_b[31]
q_b[32] <= altsyncram_14l1:auto_generated.q_b[32]
q_b[33] <= altsyncram_14l1:auto_generated.q_b[33]
q_b[34] <= altsyncram_14l1:auto_generated.q_b[34]
q_b[35] <= altsyncram_14l1:auto_generated.q_b[35]
q_b[36] <= altsyncram_14l1:auto_generated.q_b[36]
q_b[37] <= altsyncram_14l1:auto_generated.q_b[37]
q_b[38] <= altsyncram_14l1:auto_generated.q_b[38]
q_b[39] <= altsyncram_14l1:auto_generated.q_b[39]
q_b[40] <= altsyncram_14l1:auto_generated.q_b[40]
q_b[41] <= altsyncram_14l1:auto_generated.q_b[41]
q_b[42] <= altsyncram_14l1:auto_generated.q_b[42]
q_b[43] <= altsyncram_14l1:auto_generated.q_b[43]
q_b[44] <= altsyncram_14l1:auto_generated.q_b[44]
q_b[45] <= altsyncram_14l1:auto_generated.q_b[45]
q_b[46] <= altsyncram_14l1:auto_generated.q_b[46]
q_b[47] <= altsyncram_14l1:auto_generated.q_b[47]
q_b[48] <= altsyncram_14l1:auto_generated.q_b[48]
q_b[49] <= altsyncram_14l1:auto_generated.q_b[49]
q_b[50] <= altsyncram_14l1:auto_generated.q_b[50]
q_b[51] <= altsyncram_14l1:auto_generated.q_b[51]
q_b[52] <= altsyncram_14l1:auto_generated.q_b[52]
q_b[53] <= altsyncram_14l1:auto_generated.q_b[53]
q_b[54] <= altsyncram_14l1:auto_generated.q_b[54]
q_b[55] <= altsyncram_14l1:auto_generated.q_b[55]
q_b[56] <= altsyncram_14l1:auto_generated.q_b[56]
q_b[57] <= altsyncram_14l1:auto_generated.q_b[57]
q_b[58] <= altsyncram_14l1:auto_generated.q_b[58]
q_b[59] <= altsyncram_14l1:auto_generated.q_b[59]
q_b[60] <= altsyncram_14l1:auto_generated.q_b[60]
q_b[61] <= altsyncram_14l1:auto_generated.q_b[61]
q_b[62] <= altsyncram_14l1:auto_generated.q_b[62]
q_b[63] <= altsyncram_14l1:auto_generated.q_b[63]
q_b[64] <= altsyncram_14l1:auto_generated.q_b[64]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_14l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a64.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst
ctl_clk => ctl_clk.IN16
ctl_reset_n => ctl_reset_n.IN16
cfg_interface_width[0] => cfg_local_data_width[0].DATAIN
cfg_interface_width[0] => cfg_dram_data_width[0].DATAIN
cfg_interface_width[1] => cfg_local_data_width[1].DATAIN
cfg_interface_width[1] => cfg_dram_data_width[1].DATAIN
cfg_interface_width[2] => cfg_local_data_width[2].DATAIN
cfg_interface_width[2] => cfg_dram_data_width[2].DATAIN
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_local_data_width.DATAA
cfg_interface_width[3] => cfg_dram_data_width[3].DATAIN
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_local_data_width.DATAA
cfg_interface_width[4] => cfg_dram_data_width[4].DATAIN
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_local_data_width.DATAA
cfg_interface_width[5] => cfg_dram_data_width[5].DATAIN
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_local_data_width.DATAA
cfg_interface_width[6] => cfg_dram_data_width[6].DATAIN
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_local_data_width.DATAA
cfg_interface_width[7] => cfg_dram_data_width[7].DATAIN
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN16
cfg_gen_sbe[0] => inject_data_error.DATAA
cfg_gen_dbe[0] => inject_data_error.OUTPUTSELECT
cfg_gen_dbe[0] => inject_data_error[1].DATAIN
cfg_enable_intr[0] => always48.IN0
cfg_mask_sbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_dbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_corr_dropped_intr[0] => int_interruptable_error_detected.IN0
cfg_clr_intr[0] => int_sbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_ecc_interrupt.OUTPUTSELECT
wdatap_dm[0] => int_encoder_output_dm_r[0].DATAIN
wdatap_dm[1] => int_encoder_output_dm_r[1].DATAIN
wdatap_dm[2] => int_encoder_output_dm_r[2].DATAIN
wdatap_dm[3] => int_encoder_output_dm_r[3].DATAIN
wdatap_dm[4] => int_encoder_output_dm_r[4].DATAIN
wdatap_dm[5] => int_encoder_output_dm_r[5].DATAIN
wdatap_dm[6] => int_encoder_output_dm_r[6].DATAIN
wdatap_dm[7] => int_encoder_output_dm_r[7].DATAIN
wdatap_data[0] => encoder_inst_per_drate[0].input_data[0].IN1
wdatap_data[1] => encoder_inst_per_drate[0].input_data[1].IN1
wdatap_data[2] => encoder_inst_per_drate[0].input_data[2].IN1
wdatap_data[3] => encoder_inst_per_drate[0].input_data[3].IN1
wdatap_data[4] => encoder_inst_per_drate[0].input_data[4].IN1
wdatap_data[5] => encoder_inst_per_drate[0].input_data[5].IN1
wdatap_data[6] => encoder_inst_per_drate[0].input_data[6].IN1
wdatap_data[7] => encoder_inst_per_drate[0].input_data[7].IN1
wdatap_data[8] => encoder_inst_per_drate[0].input_data[8].IN1
wdatap_data[9] => encoder_inst_per_drate[0].input_data[9].IN1
wdatap_data[10] => encoder_inst_per_drate[0].input_data[10].IN1
wdatap_data[11] => encoder_inst_per_drate[0].input_data[11].IN1
wdatap_data[12] => encoder_inst_per_drate[0].input_data[12].IN1
wdatap_data[13] => encoder_inst_per_drate[0].input_data[13].IN1
wdatap_data[14] => encoder_inst_per_drate[0].input_data[14].IN1
wdatap_data[15] => encoder_inst_per_drate[0].input_data[15].IN1
wdatap_data[16] => encoder_inst_per_drate[1].input_data[0].IN1
wdatap_data[17] => encoder_inst_per_drate[1].input_data[1].IN1
wdatap_data[18] => encoder_inst_per_drate[1].input_data[2].IN1
wdatap_data[19] => encoder_inst_per_drate[1].input_data[3].IN1
wdatap_data[20] => encoder_inst_per_drate[1].input_data[4].IN1
wdatap_data[21] => encoder_inst_per_drate[1].input_data[5].IN1
wdatap_data[22] => encoder_inst_per_drate[1].input_data[6].IN1
wdatap_data[23] => encoder_inst_per_drate[1].input_data[7].IN1
wdatap_data[24] => encoder_inst_per_drate[1].input_data[8].IN1
wdatap_data[25] => encoder_inst_per_drate[1].input_data[9].IN1
wdatap_data[26] => encoder_inst_per_drate[1].input_data[10].IN1
wdatap_data[27] => encoder_inst_per_drate[1].input_data[11].IN1
wdatap_data[28] => encoder_inst_per_drate[1].input_data[12].IN1
wdatap_data[29] => encoder_inst_per_drate[1].input_data[13].IN1
wdatap_data[30] => encoder_inst_per_drate[1].input_data[14].IN1
wdatap_data[31] => encoder_inst_per_drate[1].input_data[15].IN1
wdatap_data[32] => encoder_inst_per_drate[2].input_data[0].IN1
wdatap_data[33] => encoder_inst_per_drate[2].input_data[1].IN1
wdatap_data[34] => encoder_inst_per_drate[2].input_data[2].IN1
wdatap_data[35] => encoder_inst_per_drate[2].input_data[3].IN1
wdatap_data[36] => encoder_inst_per_drate[2].input_data[4].IN1
wdatap_data[37] => encoder_inst_per_drate[2].input_data[5].IN1
wdatap_data[38] => encoder_inst_per_drate[2].input_data[6].IN1
wdatap_data[39] => encoder_inst_per_drate[2].input_data[7].IN1
wdatap_data[40] => encoder_inst_per_drate[2].input_data[8].IN1
wdatap_data[41] => encoder_inst_per_drate[2].input_data[9].IN1
wdatap_data[42] => encoder_inst_per_drate[2].input_data[10].IN1
wdatap_data[43] => encoder_inst_per_drate[2].input_data[11].IN1
wdatap_data[44] => encoder_inst_per_drate[2].input_data[12].IN1
wdatap_data[45] => encoder_inst_per_drate[2].input_data[13].IN1
wdatap_data[46] => encoder_inst_per_drate[2].input_data[14].IN1
wdatap_data[47] => encoder_inst_per_drate[2].input_data[15].IN1
wdatap_data[48] => encoder_inst_per_drate[3].input_data[0].IN1
wdatap_data[49] => encoder_inst_per_drate[3].input_data[1].IN1
wdatap_data[50] => encoder_inst_per_drate[3].input_data[2].IN1
wdatap_data[51] => encoder_inst_per_drate[3].input_data[3].IN1
wdatap_data[52] => encoder_inst_per_drate[3].input_data[4].IN1
wdatap_data[53] => encoder_inst_per_drate[3].input_data[5].IN1
wdatap_data[54] => encoder_inst_per_drate[3].input_data[6].IN1
wdatap_data[55] => encoder_inst_per_drate[3].input_data[7].IN1
wdatap_data[56] => encoder_inst_per_drate[3].input_data[8].IN1
wdatap_data[57] => encoder_inst_per_drate[3].input_data[9].IN1
wdatap_data[58] => encoder_inst_per_drate[3].input_data[10].IN1
wdatap_data[59] => encoder_inst_per_drate[3].input_data[11].IN1
wdatap_data[60] => encoder_inst_per_drate[3].input_data[12].IN1
wdatap_data[61] => encoder_inst_per_drate[3].input_data[13].IN1
wdatap_data[62] => encoder_inst_per_drate[3].input_data[14].IN1
wdatap_data[63] => encoder_inst_per_drate[3].input_data[15].IN1
wdatap_rmw_partial_data[0] => encoder_inst_per_drate[0].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[1] => encoder_inst_per_drate[0].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[2] => encoder_inst_per_drate[0].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[3] => encoder_inst_per_drate[0].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[4] => encoder_inst_per_drate[0].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[5] => encoder_inst_per_drate[0].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[6] => encoder_inst_per_drate[0].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[7] => encoder_inst_per_drate[0].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[8] => encoder_inst_per_drate[0].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[9] => encoder_inst_per_drate[0].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[10] => encoder_inst_per_drate[0].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[11] => encoder_inst_per_drate[0].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[12] => encoder_inst_per_drate[0].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[13] => encoder_inst_per_drate[0].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[14] => encoder_inst_per_drate[0].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[15] => encoder_inst_per_drate[0].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[16] => encoder_inst_per_drate[1].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[17] => encoder_inst_per_drate[1].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[18] => encoder_inst_per_drate[1].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[19] => encoder_inst_per_drate[1].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[20] => encoder_inst_per_drate[1].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[21] => encoder_inst_per_drate[1].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[22] => encoder_inst_per_drate[1].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[23] => encoder_inst_per_drate[1].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[24] => encoder_inst_per_drate[1].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[25] => encoder_inst_per_drate[1].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[26] => encoder_inst_per_drate[1].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[27] => encoder_inst_per_drate[1].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[28] => encoder_inst_per_drate[1].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[29] => encoder_inst_per_drate[1].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[30] => encoder_inst_per_drate[1].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[31] => encoder_inst_per_drate[1].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[32] => encoder_inst_per_drate[2].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[33] => encoder_inst_per_drate[2].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[34] => encoder_inst_per_drate[2].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[35] => encoder_inst_per_drate[2].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[36] => encoder_inst_per_drate[2].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[37] => encoder_inst_per_drate[2].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[38] => encoder_inst_per_drate[2].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[39] => encoder_inst_per_drate[2].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[40] => encoder_inst_per_drate[2].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[41] => encoder_inst_per_drate[2].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[42] => encoder_inst_per_drate[2].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[43] => encoder_inst_per_drate[2].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[44] => encoder_inst_per_drate[2].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[45] => encoder_inst_per_drate[2].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[46] => encoder_inst_per_drate[2].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[47] => encoder_inst_per_drate[2].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[48] => encoder_inst_per_drate[3].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[49] => encoder_inst_per_drate[3].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[50] => encoder_inst_per_drate[3].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[51] => encoder_inst_per_drate[3].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[52] => encoder_inst_per_drate[3].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[53] => encoder_inst_per_drate[3].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[54] => encoder_inst_per_drate[3].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[55] => encoder_inst_per_drate[3].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[56] => encoder_inst_per_drate[3].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[57] => encoder_inst_per_drate[3].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[58] => encoder_inst_per_drate[3].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[59] => encoder_inst_per_drate[3].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[60] => encoder_inst_per_drate[3].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[61] => encoder_inst_per_drate[3].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[62] => encoder_inst_per_drate[3].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[63] => encoder_inst_per_drate[3].input_rmw_partial_data[15].IN1
wdatap_rmw_correct_data[0] => encoder_inst_per_drate[0].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[1] => encoder_inst_per_drate[0].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[2] => encoder_inst_per_drate[0].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[3] => encoder_inst_per_drate[0].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[4] => encoder_inst_per_drate[0].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[5] => encoder_inst_per_drate[0].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[6] => encoder_inst_per_drate[0].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[7] => encoder_inst_per_drate[0].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[8] => encoder_inst_per_drate[0].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[9] => encoder_inst_per_drate[0].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[10] => encoder_inst_per_drate[0].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[11] => encoder_inst_per_drate[0].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[12] => encoder_inst_per_drate[0].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[13] => encoder_inst_per_drate[0].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[14] => encoder_inst_per_drate[0].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[15] => encoder_inst_per_drate[0].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[16] => encoder_inst_per_drate[1].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[17] => encoder_inst_per_drate[1].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[18] => encoder_inst_per_drate[1].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[19] => encoder_inst_per_drate[1].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[20] => encoder_inst_per_drate[1].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[21] => encoder_inst_per_drate[1].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[22] => encoder_inst_per_drate[1].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[23] => encoder_inst_per_drate[1].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[24] => encoder_inst_per_drate[1].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[25] => encoder_inst_per_drate[1].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[26] => encoder_inst_per_drate[1].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[27] => encoder_inst_per_drate[1].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[28] => encoder_inst_per_drate[1].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[29] => encoder_inst_per_drate[1].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[30] => encoder_inst_per_drate[1].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[31] => encoder_inst_per_drate[1].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[32] => encoder_inst_per_drate[2].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[33] => encoder_inst_per_drate[2].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[34] => encoder_inst_per_drate[2].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[35] => encoder_inst_per_drate[2].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[36] => encoder_inst_per_drate[2].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[37] => encoder_inst_per_drate[2].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[38] => encoder_inst_per_drate[2].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[39] => encoder_inst_per_drate[2].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[40] => encoder_inst_per_drate[2].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[41] => encoder_inst_per_drate[2].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[42] => encoder_inst_per_drate[2].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[43] => encoder_inst_per_drate[2].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[44] => encoder_inst_per_drate[2].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[45] => encoder_inst_per_drate[2].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[46] => encoder_inst_per_drate[2].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[47] => encoder_inst_per_drate[2].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[48] => encoder_inst_per_drate[3].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[49] => encoder_inst_per_drate[3].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[50] => encoder_inst_per_drate[3].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[51] => encoder_inst_per_drate[3].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[52] => encoder_inst_per_drate[3].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[53] => encoder_inst_per_drate[3].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[54] => encoder_inst_per_drate[3].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[55] => encoder_inst_per_drate[3].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[56] => encoder_inst_per_drate[3].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[57] => encoder_inst_per_drate[3].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[58] => encoder_inst_per_drate[3].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[59] => encoder_inst_per_drate[3].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[60] => encoder_inst_per_drate[3].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[61] => encoder_inst_per_drate[3].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[62] => encoder_inst_per_drate[3].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[63] => encoder_inst_per_drate[3].input_rmw_correct_data[15].IN1
wdatap_rmw_partial => wdatap_rmw_partial_r.DATAIN
wdatap_rmw_correct => wdatap_rmw_correct_r.DATAIN
wdatap_ecc_code[0] => encoder_inst_per_drate[0].input_ecc_code[0].IN3
wdatap_ecc_code[1] => encoder_inst_per_drate[0].input_ecc_code[1].IN3
wdatap_ecc_code[2] => encoder_inst_per_drate[0].input_ecc_code[2].IN3
wdatap_ecc_code[3] => encoder_inst_per_drate[0].input_ecc_code[3].IN3
wdatap_ecc_code[4] => encoder_inst_per_drate[0].input_ecc_code[4].IN3
wdatap_ecc_code[5] => encoder_inst_per_drate[0].input_ecc_code[5].IN3
wdatap_ecc_code[6] => encoder_inst_per_drate[0].input_ecc_code[6].IN3
wdatap_ecc_code[7] => encoder_inst_per_drate[0].input_ecc_code[7].IN3
wdatap_ecc_code[8] => encoder_inst_per_drate[1].input_ecc_code[0].IN3
wdatap_ecc_code[9] => encoder_inst_per_drate[1].input_ecc_code[1].IN3
wdatap_ecc_code[10] => encoder_inst_per_drate[1].input_ecc_code[2].IN3
wdatap_ecc_code[11] => encoder_inst_per_drate[1].input_ecc_code[3].IN3
wdatap_ecc_code[12] => encoder_inst_per_drate[1].input_ecc_code[4].IN3
wdatap_ecc_code[13] => encoder_inst_per_drate[1].input_ecc_code[5].IN3
wdatap_ecc_code[14] => encoder_inst_per_drate[1].input_ecc_code[6].IN3
wdatap_ecc_code[15] => encoder_inst_per_drate[1].input_ecc_code[7].IN3
wdatap_ecc_code[16] => encoder_inst_per_drate[2].input_ecc_code[0].IN3
wdatap_ecc_code[17] => encoder_inst_per_drate[2].input_ecc_code[1].IN3
wdatap_ecc_code[18] => encoder_inst_per_drate[2].input_ecc_code[2].IN3
wdatap_ecc_code[19] => encoder_inst_per_drate[2].input_ecc_code[3].IN3
wdatap_ecc_code[20] => encoder_inst_per_drate[2].input_ecc_code[4].IN3
wdatap_ecc_code[21] => encoder_inst_per_drate[2].input_ecc_code[5].IN3
wdatap_ecc_code[22] => encoder_inst_per_drate[2].input_ecc_code[6].IN3
wdatap_ecc_code[23] => encoder_inst_per_drate[2].input_ecc_code[7].IN3
wdatap_ecc_code[24] => encoder_inst_per_drate[3].input_ecc_code[0].IN3
wdatap_ecc_code[25] => encoder_inst_per_drate[3].input_ecc_code[1].IN3
wdatap_ecc_code[26] => encoder_inst_per_drate[3].input_ecc_code[2].IN3
wdatap_ecc_code[27] => encoder_inst_per_drate[3].input_ecc_code[3].IN3
wdatap_ecc_code[28] => encoder_inst_per_drate[3].input_ecc_code[4].IN3
wdatap_ecc_code[29] => encoder_inst_per_drate[3].input_ecc_code[5].IN3
wdatap_ecc_code[30] => encoder_inst_per_drate[3].input_ecc_code[6].IN3
wdatap_ecc_code[31] => encoder_inst_per_drate[3].input_ecc_code[7].IN3
wdatap_ecc_code_overwrite[0] => encoder_inst_per_drate[0].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[1] => encoder_inst_per_drate[1].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[2] => encoder_inst_per_drate[2].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[3] => encoder_inst_per_drate[3].input_ecc_code_overwrite.IN1
rdatap_rcvd_addr[0] => int_err_addr.DATAB
rdatap_rcvd_addr[0] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[1] => int_err_addr.DATAB
rdatap_rcvd_addr[1] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[2] => int_err_addr.DATAB
rdatap_rcvd_addr[2] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[3] => int_err_addr.DATAB
rdatap_rcvd_addr[3] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[4] => int_err_addr.DATAB
rdatap_rcvd_addr[4] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[5] => int_err_addr.DATAB
rdatap_rcvd_addr[5] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[6] => int_err_addr.DATAB
rdatap_rcvd_addr[6] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[7] => int_err_addr.DATAB
rdatap_rcvd_addr[7] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[8] => int_err_addr.DATAB
rdatap_rcvd_addr[8] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[9] => int_err_addr.DATAB
rdatap_rcvd_addr[9] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[10] => int_err_addr.DATAB
rdatap_rcvd_addr[10] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[11] => int_err_addr.DATAB
rdatap_rcvd_addr[11] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[12] => int_err_addr.DATAB
rdatap_rcvd_addr[12] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[13] => int_err_addr.DATAB
rdatap_rcvd_addr[13] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[14] => int_err_addr.DATAB
rdatap_rcvd_addr[14] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[15] => int_err_addr.DATAB
rdatap_rcvd_addr[15] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[16] => int_err_addr.DATAB
rdatap_rcvd_addr[16] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[17] => int_err_addr.DATAB
rdatap_rcvd_addr[17] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[18] => int_err_addr.DATAB
rdatap_rcvd_addr[18] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[19] => int_err_addr.DATAB
rdatap_rcvd_addr[19] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[20] => int_err_addr.DATAB
rdatap_rcvd_addr[20] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[21] => int_err_addr.DATAB
rdatap_rcvd_addr[21] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[22] => int_err_addr.DATAB
rdatap_rcvd_addr[22] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[23] => int_err_addr.DATAB
rdatap_rcvd_addr[23] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[24] => int_err_addr.DATAB
rdatap_rcvd_addr[24] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[25] => int_err_addr.DATAB
rdatap_rcvd_addr[25] => int_corr_dropped_addr.DATAB
rdatap_rcvd_cmd => int_sbe_detected.IN1
rdatap_rcvd_cmd => int_dbe_detected.IN1
rdatap_rcvd_cmd => int_sbe_store.IN1
rdatap_rcvd_cmd => int_dbe_store.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_interruptable_error_detected.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped_count.DATAB
afi_rdata[0] => decoder_inst_per_drate[0].input_data[0].IN1
afi_rdata[1] => decoder_inst_per_drate[0].input_data[1].IN1
afi_rdata[2] => decoder_inst_per_drate[0].input_data[2].IN1
afi_rdata[3] => decoder_inst_per_drate[0].input_data[3].IN1
afi_rdata[4] => decoder_inst_per_drate[0].input_data[4].IN1
afi_rdata[5] => decoder_inst_per_drate[0].input_data[5].IN1
afi_rdata[6] => decoder_inst_per_drate[0].input_data[6].IN1
afi_rdata[7] => decoder_inst_per_drate[0].input_data[7].IN1
afi_rdata[8] => decoder_inst_per_drate[0].input_data[8].IN1
afi_rdata[9] => decoder_inst_per_drate[0].input_data[9].IN1
afi_rdata[10] => decoder_inst_per_drate[0].input_data[10].IN1
afi_rdata[11] => decoder_inst_per_drate[0].input_data[11].IN1
afi_rdata[12] => decoder_inst_per_drate[0].input_data[12].IN1
afi_rdata[13] => decoder_inst_per_drate[0].input_data[13].IN1
afi_rdata[14] => decoder_inst_per_drate[0].input_data[14].IN1
afi_rdata[15] => decoder_inst_per_drate[0].input_data[15].IN1
afi_rdata[16] => decoder_inst_per_drate[1].input_data[0].IN1
afi_rdata[17] => decoder_inst_per_drate[1].input_data[1].IN1
afi_rdata[18] => decoder_inst_per_drate[1].input_data[2].IN1
afi_rdata[19] => decoder_inst_per_drate[1].input_data[3].IN1
afi_rdata[20] => decoder_inst_per_drate[1].input_data[4].IN1
afi_rdata[21] => decoder_inst_per_drate[1].input_data[5].IN1
afi_rdata[22] => decoder_inst_per_drate[1].input_data[6].IN1
afi_rdata[23] => decoder_inst_per_drate[1].input_data[7].IN1
afi_rdata[24] => decoder_inst_per_drate[1].input_data[8].IN1
afi_rdata[25] => decoder_inst_per_drate[1].input_data[9].IN1
afi_rdata[26] => decoder_inst_per_drate[1].input_data[10].IN1
afi_rdata[27] => decoder_inst_per_drate[1].input_data[11].IN1
afi_rdata[28] => decoder_inst_per_drate[1].input_data[12].IN1
afi_rdata[29] => decoder_inst_per_drate[1].input_data[13].IN1
afi_rdata[30] => decoder_inst_per_drate[1].input_data[14].IN1
afi_rdata[31] => decoder_inst_per_drate[1].input_data[15].IN1
afi_rdata[32] => decoder_inst_per_drate[2].input_data[0].IN1
afi_rdata[33] => decoder_inst_per_drate[2].input_data[1].IN1
afi_rdata[34] => decoder_inst_per_drate[2].input_data[2].IN1
afi_rdata[35] => decoder_inst_per_drate[2].input_data[3].IN1
afi_rdata[36] => decoder_inst_per_drate[2].input_data[4].IN1
afi_rdata[37] => decoder_inst_per_drate[2].input_data[5].IN1
afi_rdata[38] => decoder_inst_per_drate[2].input_data[6].IN1
afi_rdata[39] => decoder_inst_per_drate[2].input_data[7].IN1
afi_rdata[40] => decoder_inst_per_drate[2].input_data[8].IN1
afi_rdata[41] => decoder_inst_per_drate[2].input_data[9].IN1
afi_rdata[42] => decoder_inst_per_drate[2].input_data[10].IN1
afi_rdata[43] => decoder_inst_per_drate[2].input_data[11].IN1
afi_rdata[44] => decoder_inst_per_drate[2].input_data[12].IN1
afi_rdata[45] => decoder_inst_per_drate[2].input_data[13].IN1
afi_rdata[46] => decoder_inst_per_drate[2].input_data[14].IN1
afi_rdata[47] => decoder_inst_per_drate[2].input_data[15].IN1
afi_rdata[48] => decoder_inst_per_drate[3].input_data[0].IN1
afi_rdata[49] => decoder_inst_per_drate[3].input_data[1].IN1
afi_rdata[50] => decoder_inst_per_drate[3].input_data[2].IN1
afi_rdata[51] => decoder_inst_per_drate[3].input_data[3].IN1
afi_rdata[52] => decoder_inst_per_drate[3].input_data[4].IN1
afi_rdata[53] => decoder_inst_per_drate[3].input_data[5].IN1
afi_rdata[54] => decoder_inst_per_drate[3].input_data[6].IN1
afi_rdata[55] => decoder_inst_per_drate[3].input_data[7].IN1
afi_rdata[56] => decoder_inst_per_drate[3].input_data[8].IN1
afi_rdata[57] => decoder_inst_per_drate[3].input_data[9].IN1
afi_rdata[58] => decoder_inst_per_drate[3].input_data[10].IN1
afi_rdata[59] => decoder_inst_per_drate[3].input_data[11].IN1
afi_rdata[60] => decoder_inst_per_drate[3].input_data[12].IN1
afi_rdata[61] => decoder_inst_per_drate[3].input_data[13].IN1
afi_rdata[62] => decoder_inst_per_drate[3].input_data[14].IN1
afi_rdata[63] => decoder_inst_per_drate[3].input_data[15].IN1
afi_rdata_valid[0] => decoder_inst_per_drate[3].input_data_valid.IN4
afi_rdata_valid[1] => ~NO_FANOUT~
ecc_rdata[0] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[1] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[2] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[3] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[4] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[5] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[6] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[7] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[8] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[9] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[10] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[11] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[12] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[13] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[14] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[15] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[16] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[17] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[18] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[19] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[20] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[21] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[22] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[23] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[24] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[25] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[26] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[27] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[28] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[29] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[30] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[31] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[32] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[33] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[34] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[35] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[36] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[37] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[38] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[39] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[40] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[41] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[42] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[43] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[44] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[45] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[46] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[47] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[48] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[49] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[50] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[51] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[52] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[53] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[54] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[55] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[56] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[57] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[58] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[59] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[60] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[61] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[62] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[63] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[0] <= int_encoder_output_dm_r[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[1] <= int_encoder_output_dm_r[1].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[2] <= int_encoder_output_dm_r[2].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[3] <= int_encoder_output_dm_r[3].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[4] <= int_encoder_output_dm_r[4].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[5] <= int_encoder_output_dm_r[5].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[6] <= int_encoder_output_dm_r[6].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[7] <= int_encoder_output_dm_r[7].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[0] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[1] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[2] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[3] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[4] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[5] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[6] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[7] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[8] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[9] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[10] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[11] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[12] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[13] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[14] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[15] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[16] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[17] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[18] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[19] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[20] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[21] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[22] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[23] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[24] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[25] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[26] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[27] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[28] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[29] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[30] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[31] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[32] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[33] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[34] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[35] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[36] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[37] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[38] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[39] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[40] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[41] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[42] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[43] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[44] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[45] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[46] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[47] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[48] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[49] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[50] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[51] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[52] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[53] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[54] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[55] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[56] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[57] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[58] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[59] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[60] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[61] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[62] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[63] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[0] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[1] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[2] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[3] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[0] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[1] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[2] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[3] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[0] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[1] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[2] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[3] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[4] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[5] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[6] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[7] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[8] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[9] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[10] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[11] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[12] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[13] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[14] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[15] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[16] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[17] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[18] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[19] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[20] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[21] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[22] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[23] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[24] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[25] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[26] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[27] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[28] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[29] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[30] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[31] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_interrupt <= int_ecc_interrupt.DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_error[0] <= int_sbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_error[0] <= int_dbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[0] <= int_sbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[1] <= int_sbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[2] <= int_sbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[3] <= int_sbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[4] <= int_sbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[5] <= int_sbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[6] <= int_sbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[7] <= int_sbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[0] <= int_dbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[1] <= int_dbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[2] <= int_dbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[3] <= int_dbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[4] <= int_dbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[5] <= int_dbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[6] <= int_dbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[7] <= int_dbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[0] <= int_err_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[1] <= int_err_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[2] <= int_err_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[3] <= int_err_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[4] <= int_err_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[5] <= int_err_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[6] <= int_err_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[7] <= int_err_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[8] <= int_err_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[9] <= int_err_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[10] <= int_err_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[11] <= int_err_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[12] <= int_err_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[13] <= int_err_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[14] <= int_err_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[15] <= int_err_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[16] <= int_err_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[17] <= int_err_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[18] <= int_err_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[19] <= int_err_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[20] <= int_err_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[21] <= int_err_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[22] <= int_err_addr[22].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[23] <= int_err_addr[23].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[24] <= int_err_addr[24].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[25] <= int_err_addr[25].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped[0] <= int_corr_dropped[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[0] <= int_corr_dropped_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[1] <= int_corr_dropped_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[2] <= int_corr_dropped_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[3] <= int_corr_dropped_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[4] <= int_corr_dropped_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[5] <= int_corr_dropped_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[6] <= int_corr_dropped_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[7] <= int_corr_dropped_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[0] <= int_corr_dropped_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[1] <= int_corr_dropped_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[2] <= int_corr_dropped_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[3] <= int_corr_dropped_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[4] <= int_corr_dropped_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[5] <= int_corr_dropped_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[6] <= int_corr_dropped_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[7] <= int_corr_dropped_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[8] <= int_corr_dropped_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[9] <= int_corr_dropped_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[10] <= int_corr_dropped_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[11] <= int_corr_dropped_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[12] <= int_corr_dropped_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[13] <= int_corr_dropped_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[14] <= int_corr_dropped_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[15] <= int_corr_dropped_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[16] <= int_corr_dropped_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[17] <= int_corr_dropped_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[18] <= int_corr_dropped_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[19] <= int_corr_dropped_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[20] <= int_corr_dropped_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[21] <= int_corr_dropped_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[22] <= int_corr_dropped_addr[22].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[23] <= int_corr_dropped_addr[23].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[24] <= int_corr_dropped_addr[24].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[25] <= int_corr_dropped_addr[25].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst
ctl_clk => power_down_chip_req[0].CLK
ctl_clk => power_down_cnt[0].CLK
ctl_clk => power_down_cnt[1].CLK
ctl_clk => power_down_cnt[2].CLK
ctl_clk => power_down_cnt[3].CLK
ctl_clk => power_down_cnt[4].CLK
ctl_clk => power_down_cnt[5].CLK
ctl_clk => power_down_cnt[6].CLK
ctl_clk => power_down_cnt[7].CLK
ctl_clk => power_down_cnt[8].CLK
ctl_clk => power_down_cnt[9].CLK
ctl_clk => power_down_cnt[10].CLK
ctl_clk => power_down_cnt[11].CLK
ctl_clk => power_down_cnt[12].CLK
ctl_clk => power_down_cnt[13].CLK
ctl_clk => power_down_cnt[14].CLK
ctl_clk => power_down_cnt[15].CLK
ctl_clk => power_down_cnt[16].CLK
ctl_clk => no_command_r1.CLK
ctl_clk => cs_refresh_req[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[1].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[2].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[3].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[4].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[5].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[6].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[7].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[8].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[9].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[10].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[11].CLK
ctl_clk => sideband_in_refresh[0]~reg0.CLK
ctl_clk => power_saving_logic_per_chip[0].int_zq_cal_req.CLK
ctl_clk => power_saving_logic_per_chip[0].int_enter_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[2].CLK
ctl_clk => disable_clk[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[1].CLK
ctl_clk => trk_rfsh_cntr[0][0].CLK
ctl_clk => trk_rfsh_cntr[0][1].CLK
ctl_clk => trk_rfsh_cntr[0][2].CLK
ctl_clk => init_req[0].CLK
ctl_clk => dqstrk_exit[0].CLK
ctl_clk => afi_ctl_refresh_done[0]~reg0.CLK
ctl_clk => do_refresh_req[0].CLK
ctl_clk => do_pch_all_req[0].CLK
ctl_clk => doing_zqcal[0].CLK
ctl_clk => do_zqcal_req[0].CLK
ctl_clk => do_self_rfsh_req[0].CLK
ctl_clk => do_deep_pdown[0].CLK
ctl_clk => do_power_down[0].CLK
ctl_clk => stall_arbiter[0].CLK
ctl_clk => int_stall_chip[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].state[2].CLK
ctl_clk => power_saving_logic_per_chip[0].state[3].CLK
ctl_clk => power_saving_logic_per_chip[0].state[4].CLK
ctl_clk => power_saving_logic_per_chip[0].state[5].CLK
ctl_clk => power_saving_logic_per_chip[0].state[6].CLK
ctl_clk => power_saving_logic_per_chip[0].state[7].CLK
ctl_clk => power_saving_logic_per_chip[0].state[8].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_exit.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_entry.CLK
ctl_clk => power_saving_logic_per_chip[0].int_exit_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy_r.CLK
ctl_clk => power_saving_logic_per_chip[0].int_disable_clk_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_self_refresh_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[5].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[6].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[7].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[8].CLK
ctl_clk => afi_seq_busy_r2[0].CLK
ctl_clk => afi_seq_busy_r[0].CLK
ctl_clk => do_self_rfsh_r[0].CLK
ctl_clk => self_rfsh_req_r.CLK
ctl_clk => deep_pdown_chip_req[0].CLK
ctl_clk => self_refresh_chip_req[0].CLK
ctl_clk => do_refresh_to_all_chip_r.CLK
ctl_clk => do_self_rfsh_req_r2[0].CLK
ctl_clk => do_self_rfsh_req_r1[0].CLK
ctl_clk => sb_tbp_precharge_all[3]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[2]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[1]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[0]~reg0.CLK
ctl_clk => sb_do_zq_cal[0]~reg0.CLK
ctl_clk => sb_do_deep_pdown[0]~reg0.CLK
ctl_clk => sb_do_power_down[0]~reg0.CLK
ctl_clk => sb_do_self_refresh[0]~reg0.CLK
ctl_clk => sb_do_refresh[0]~reg0.CLK
ctl_clk => sb_do_precharge_all[0]~reg0.CLK
ctl_clk => tcom_not_running_pipe[0][0].CLK
ctl_clk => tcom_not_running_pipe[0][1].CLK
ctl_clk => tcom_not_running_pipe[0][2].CLK
ctl_clk => tcom_not_running_pipe[0][3].CLK
ctl_clk => tcom_not_running_pipe[0][4].CLK
ctl_clk => tcom_not_running_pipe[0][5].CLK
ctl_clk => tcom_not_running_pipe[0][6].CLK
ctl_clk => tcom_not_running_pipe[0][7].CLK
ctl_clk => tcom_not_running_pipe[0][8].CLK
ctl_clk => tcom_not_running_pipe[0][9].CLK
ctl_clk => tcom_not_running_pipe[0][10].CLK
ctl_clk => tcom_not_running_pipe[0][11].CLK
ctl_clk => tcom_not_running_pipe[0][12].CLK
ctl_clk => tcom_not_running_pipe[0][13].CLK
ctl_clk => tcom_not_running_pipe[0][14].CLK
ctl_clk => tcom_not_running_pipe[0][15].CLK
ctl_reset_n => trk_rfsh_cntr[0][0].ACLR
ctl_reset_n => trk_rfsh_cntr[0][1].ACLR
ctl_reset_n => trk_rfsh_cntr[0][2].ACLR
ctl_reset_n => init_req[0].ACLR
ctl_reset_n => dqstrk_exit[0].ACLR
ctl_reset_n => afi_ctl_refresh_done[0]~reg0.ACLR
ctl_reset_n => do_refresh_req[0].ACLR
ctl_reset_n => do_pch_all_req[0].ACLR
ctl_reset_n => doing_zqcal[0].ACLR
ctl_reset_n => do_zqcal_req[0].ACLR
ctl_reset_n => do_self_rfsh_req[0].ACLR
ctl_reset_n => do_deep_pdown[0].ACLR
ctl_reset_n => do_power_down[0].ACLR
ctl_reset_n => stall_arbiter[0].ACLR
ctl_reset_n => int_stall_chip[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[0].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[8].ACLR
ctl_reset_n => sb_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => sb_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => sb_do_power_down[0]~reg0.ACLR
ctl_reset_n => sb_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[3]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[2]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[1]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[0]~reg0.ACLR
ctl_reset_n => sideband_in_refresh[0]~reg0.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_zq_cal_req.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_enter_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][0].ACLR
ctl_reset_n => tcom_not_running_pipe[0][1].ACLR
ctl_reset_n => tcom_not_running_pipe[0][2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][3].ACLR
ctl_reset_n => tcom_not_running_pipe[0][4].ACLR
ctl_reset_n => tcom_not_running_pipe[0][5].ACLR
ctl_reset_n => tcom_not_running_pipe[0][6].ACLR
ctl_reset_n => tcom_not_running_pipe[0][7].ACLR
ctl_reset_n => tcom_not_running_pipe[0][8].ACLR
ctl_reset_n => tcom_not_running_pipe[0][9].ACLR
ctl_reset_n => tcom_not_running_pipe[0][10].ACLR
ctl_reset_n => tcom_not_running_pipe[0][11].ACLR
ctl_reset_n => tcom_not_running_pipe[0][12].ACLR
ctl_reset_n => tcom_not_running_pipe[0][13].ACLR
ctl_reset_n => tcom_not_running_pipe[0][14].ACLR
ctl_reset_n => tcom_not_running_pipe[0][15].ACLR
ctl_reset_n => do_refresh_to_all_chip_r.ACLR
ctl_reset_n => do_self_rfsh_req_r2[0].ACLR
ctl_reset_n => do_self_rfsh_req_r1[0].ACLR
ctl_reset_n => do_self_rfsh_r[0].ACLR
ctl_reset_n => self_rfsh_req_r.ACLR
ctl_reset_n => deep_pdown_chip_req[0].ACLR
ctl_reset_n => self_refresh_chip_req[0].ACLR
ctl_reset_n => afi_seq_busy_r2[0].ACLR
ctl_reset_n => afi_seq_busy_r[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[8].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_self_refresh_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_disable_clk_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy_r.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_exit_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_exit.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_entry.ACLR
ctl_reset_n => disable_clk[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[0].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[2].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[3].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[4].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[5].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[6].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[7].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[8].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[9].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[10].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[11].ACLR
ctl_reset_n => cs_refresh_req[0].ACLR
ctl_reset_n => power_down_chip_req[0].ACLR
ctl_reset_n => no_command_r1.ACLR
ctl_reset_n => power_down_cnt[0].ACLR
ctl_reset_n => power_down_cnt[1].ACLR
ctl_reset_n => power_down_cnt[2].ACLR
ctl_reset_n => power_down_cnt[3].ACLR
ctl_reset_n => power_down_cnt[4].ACLR
ctl_reset_n => power_down_cnt[5].ACLR
ctl_reset_n => power_down_cnt[6].ACLR
ctl_reset_n => power_down_cnt[7].ACLR
ctl_reset_n => power_down_cnt[8].ACLR
ctl_reset_n => power_down_cnt[9].ACLR
ctl_reset_n => power_down_cnt[10].ACLR
ctl_reset_n => power_down_cnt[11].ACLR
ctl_reset_n => power_down_cnt[12].ACLR
ctl_reset_n => power_down_cnt[13].ACLR
ctl_reset_n => power_down_cnt[14].ACLR
ctl_reset_n => power_down_cnt[15].ACLR
ctl_reset_n => power_down_cnt[16].ACLR
rfsh_req => refresh_chip_req.OUTPUTSELECT
rfsh_req => refresh_req.DATAB
rfsh_chip[0] => refresh_chip_req.DATAB
rfsh_ack <= do_refresh.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req => self_refresh_chip_req.OUTPUTSELECT
self_rfsh_req => self_rfsh_req_r.IN0
self_rfsh_req => always39.IN1
self_rfsh_req => always42.IN1
self_rfsh_req => always43.IN0
self_rfsh_chip[0] => self_refresh_chip_req.DATAB
self_rfsh_chip[0] => self_rfsh_req_r.IN1
self_rfsh_chip[0] => always39.IN1
self_rfsh_ack <= power_saving_logic_per_chip[0].int_do_self_refresh.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req => deep_pdown_chip_req.OUTPUTSELECT
deep_powerdn_chip[0] => deep_pdown_chip_req.DATAB
deep_powerdn_ack <= do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
power_down_ack <= do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
stall_row_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_col_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_chip[0] <= stall_chip.DB_MAX_OUTPUT_PORT_TYPE
sb_do_precharge_all[0] <= sb_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_refresh[0] <= sb_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_self_refresh[0] <= sb_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_power_down[0] <= sb_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_deep_pdown[0] <= sb_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_zq_cal[0] <= sb_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] <= sb_tbp_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[1] <= sb_tbp_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[2] <= sb_tbp_precharge_all[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[3] <= sb_tbp_precharge_all[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_clk_disable[0] <= int_disable_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_req <= int_init_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= <GND>
ctl_cal_success => always42.IN1
ctl_cal_success => init_req.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => Selector8.IN9
ctl_cal_success => Selector13.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
t_param_arf_to_valid[0] => LessThan4.IN9
t_param_arf_to_valid[1] => LessThan4.IN8
t_param_arf_to_valid[2] => LessThan4.IN7
t_param_arf_to_valid[3] => LessThan4.IN6
t_param_arf_to_valid[4] => LessThan4.IN5
t_param_arf_to_valid[5] => LessThan4.IN4
t_param_arf_to_valid[6] => LessThan4.IN3
t_param_arf_to_valid[7] => LessThan4.IN2
t_param_arf_period[0] => LessThan7.IN12
t_param_arf_period[1] => LessThan7.IN11
t_param_arf_period[2] => LessThan7.IN10
t_param_arf_period[3] => LessThan7.IN9
t_param_arf_period[4] => LessThan7.IN8
t_param_arf_period[5] => LessThan7.IN7
t_param_arf_period[6] => LessThan7.IN6
t_param_arf_period[7] => LessThan7.IN5
t_param_arf_period[8] => LessThan7.IN4
t_param_arf_period[9] => LessThan7.IN3
t_param_arf_period[10] => LessThan7.IN2
t_param_arf_period[11] => LessThan7.IN1
t_param_pch_all_to_valid[0] => LessThan3.IN9
t_param_pch_all_to_valid[1] => LessThan3.IN8
t_param_pch_all_to_valid[2] => LessThan3.IN7
t_param_srf_to_valid[0] => LessThan5.IN9
t_param_srf_to_valid[1] => LessThan5.IN8
t_param_srf_to_valid[2] => LessThan5.IN7
t_param_srf_to_valid[3] => LessThan5.IN6
t_param_srf_to_valid[4] => LessThan5.IN5
t_param_srf_to_valid[5] => LessThan5.IN4
t_param_srf_to_valid[6] => LessThan5.IN3
t_param_srf_to_valid[7] => LessThan5.IN2
t_param_srf_to_valid[8] => LessThan5.IN1
t_param_srf_to_zq_cal[0] => Equal6.IN8
t_param_srf_to_zq_cal[1] => Equal6.IN7
t_param_srf_to_zq_cal[2] => Equal6.IN6
t_param_srf_to_zq_cal[3] => Equal6.IN5
t_param_srf_to_zq_cal[4] => Equal6.IN4
t_param_srf_to_zq_cal[5] => Equal6.IN3
t_param_srf_to_zq_cal[6] => Equal6.IN2
t_param_srf_to_zq_cal[7] => Equal6.IN1
t_param_pdn_to_valid[0] => LessThan6.IN9
t_param_pdn_to_valid[1] => LessThan6.IN8
t_param_pdn_to_valid[2] => LessThan6.IN7
t_param_pdn_period[0] => LessThan8.IN17
t_param_pdn_period[0] => Equal9.IN31
t_param_pdn_period[1] => LessThan8.IN16
t_param_pdn_period[1] => Equal9.IN30
t_param_pdn_period[2] => LessThan8.IN15
t_param_pdn_period[2] => Equal9.IN29
t_param_pdn_period[3] => LessThan8.IN14
t_param_pdn_period[3] => Equal9.IN28
t_param_pdn_period[4] => LessThan8.IN13
t_param_pdn_period[4] => Equal9.IN27
t_param_pdn_period[5] => LessThan8.IN12
t_param_pdn_period[5] => Equal9.IN26
t_param_pdn_period[6] => LessThan8.IN11
t_param_pdn_period[6] => Equal9.IN25
t_param_pdn_period[7] => LessThan8.IN10
t_param_pdn_period[7] => Equal9.IN24
t_param_pdn_period[8] => LessThan8.IN9
t_param_pdn_period[8] => Equal9.IN23
t_param_pdn_period[9] => LessThan8.IN8
t_param_pdn_period[9] => Equal9.IN22
t_param_pdn_period[10] => LessThan8.IN7
t_param_pdn_period[10] => Equal9.IN21
t_param_pdn_period[11] => LessThan8.IN6
t_param_pdn_period[11] => Equal9.IN20
t_param_pdn_period[12] => LessThan8.IN5
t_param_pdn_period[12] => Equal9.IN19
t_param_pdn_period[13] => LessThan8.IN4
t_param_pdn_period[13] => Equal9.IN18
t_param_pdn_period[14] => LessThan8.IN3
t_param_pdn_period[14] => Equal9.IN17
t_param_pdn_period[15] => LessThan8.IN2
t_param_pdn_period[15] => Equal9.IN16
t_param_pdn_period[16] => LessThan8.IN1
t_param_pdn_period[16] => Equal9.IN15
t_param_power_saving_exit[0] => LessThan1.IN2
t_param_power_saving_exit[1] => LessThan1.IN1
t_param_mem_clk_entry_cycles[0] => LessThan2.IN5
t_param_mem_clk_entry_cycles[1] => LessThan2.IN4
t_param_mem_clk_entry_cycles[2] => LessThan2.IN3
t_param_mem_clk_entry_cycles[3] => LessThan2.IN2
t_param_mem_clk_entry_cycles[4] => LessThan2.IN1
tbp_empty => always42.IN1
tbp_empty => power_down_chip_req_combi.IN1
tbp_empty => no_command_r1.DATAIN
tbp_empty => always43.IN1
tbp_empty => always42.IN1
tbp_bank_closed[0] => can_deep_pdown.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_deep_pdown.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_self_rfsh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => doing_zqcal.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_refresh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => always36.IN0
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_timer_ready[0] => can_deep_pdown.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe[0][0].DATAIN
row_grant => grant.IN0
col_grant => grant.IN1
afi_ctl_refresh_done[0] <= afi_ctl_refresh_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
afi_seq_busy[0] => afi_seq_busy_r[0].DATAIN
afi_ctl_long_idle[0] <= <GND>
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => ShiftLeft0.IN33
cfg_enable_dqs_tracking => always36.IN1
cfg_user_rfsh => refresh_req.OUTPUTSELECT
cfg_user_rfsh => refresh_chip_req[0].OUTPUTSELECT
cfg_type[0] => Equal5.IN2
cfg_type[1] => Equal5.IN0
cfg_type[2] => Equal5.IN1
cfg_tcl[0] => Mux0.IN3
cfg_tcl[1] => Mux0.IN2
cfg_tcl[2] => Mux0.IN1
cfg_tcl[3] => Mux0.IN0
cfg_regdimm_enable => ~NO_FANOUT~
zqcal_req => doing_zqcal.OUTPUTSELECT
zqcal_req => state.DATAA
zqcal_req => state.DATAA
sideband_in_refresh[0] <= sideband_in_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst
ctl_clk => rdwr_monitor_per_chip[0].int_write_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].int_read_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_terminate.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_chop.CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].CLK
ctl_clk => effective_wr_to_rd_diff_chip[0].CLK
ctl_clk => effective_wr_to_rd_diff_chip[1].CLK
ctl_clk => effective_wr_to_rd_diff_chip[2].CLK
ctl_clk => effective_wr_to_rd_diff_chip[3].CLK
ctl_clk => effective_wr_to_rd_diff_chip[4].CLK
ctl_clk => effective_wr_to_rd[0].CLK
ctl_clk => effective_wr_to_rd[1].CLK
ctl_clk => effective_wr_to_rd[2].CLK
ctl_clk => effective_wr_to_rd[3].CLK
ctl_clk => effective_wr_to_rd[4].CLK
ctl_clk => effective_rd_to_wr_diff_chip[0].CLK
ctl_clk => effective_rd_to_wr_diff_chip[1].CLK
ctl_clk => effective_rd_to_wr_diff_chip[2].CLK
ctl_clk => effective_rd_to_wr_diff_chip[3].CLK
ctl_clk => effective_rd_to_wr_diff_chip[4].CLK
ctl_clk => effective_rd_to_wr[0].CLK
ctl_clk => effective_rd_to_wr[1].CLK
ctl_clk => effective_rd_to_wr[2].CLK
ctl_clk => effective_rd_to_wr[3].CLK
ctl_clk => effective_rd_to_wr[4].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[3].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[4].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[31].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[30].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[29].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[28].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[27].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[26].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[25].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[24].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[23].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[22].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[21].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[20].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[19].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[18].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[17].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[16].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[15].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[14].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[13].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[12].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[11].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[10].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[9].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[8].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[7].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[6].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[5].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[4].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[0].CLK
ctl_clk => sel_act_tfaw_shift_out_point[1].CLK
ctl_clk => sel_act_tfaw_shift_out_point[2].CLK
ctl_clk => sel_act_tfaw_shift_out_point[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[4].CLK
ctl_clk => more_than_3_wr_to_rd_bc.CLK
ctl_clk => more_than_3_rd_to_wr_bc.CLK
ctl_clk => more_than_3_wr_to_rd.CLK
ctl_clk => more_than_3_wr_to_wr.CLK
ctl_clk => more_than_3_rd_to_wr.CLK
ctl_clk => more_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_rd.CLK
ctl_clk => less_than_4_wr_to_wr.CLK
ctl_clk => less_than_4_rd_to_wr.CLK
ctl_clk => less_than_4_rd_to_rd.CLK
ctl_clk => less_than_3_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_rd_bc.CLK
ctl_clk => less_than_3_rd_to_wr_bc.CLK
ctl_clk => less_than_3_wr_to_rd.CLK
ctl_clk => less_than_3_wr_to_wr.CLK
ctl_clk => less_than_3_rd_to_wr.CLK
ctl_clk => less_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_four_act_to_act.CLK
ctl_clk => less_than_2_act_to_act_diff_bank.CLK
ctl_clk => int_can_write[3].CLK
ctl_clk => int_can_read[3].CLK
ctl_clk => int_can_precharge[3].CLK
ctl_clk => int_can_activate[3].CLK
ctl_clk => int_can_write[2].CLK
ctl_clk => int_can_read[2].CLK
ctl_clk => int_can_precharge[2].CLK
ctl_clk => int_can_activate[2].CLK
ctl_clk => int_can_write[1].CLK
ctl_clk => int_can_read[1].CLK
ctl_clk => int_can_precharge[1].CLK
ctl_clk => int_can_activate[1].CLK
ctl_clk => int_can_write[0].CLK
ctl_clk => int_can_read[0].CLK
ctl_clk => int_can_precharge[0].CLK
ctl_clk => int_can_activate[0].CLK
ctl_reset_n => int_can_activate[3].ACLR
ctl_reset_n => int_can_activate[2].ACLR
ctl_reset_n => int_can_activate[1].ACLR
ctl_reset_n => int_can_activate[0].ACLR
ctl_reset_n => int_can_precharge[3].ACLR
ctl_reset_n => int_can_precharge[2].ACLR
ctl_reset_n => int_can_precharge[1].ACLR
ctl_reset_n => int_can_precharge[0].ACLR
ctl_reset_n => int_can_read[0].ACLR
ctl_reset_n => int_can_write[0].ACLR
ctl_reset_n => int_can_read[1].ACLR
ctl_reset_n => int_can_write[1].ACLR
ctl_reset_n => int_can_read[2].ACLR
ctl_reset_n => int_can_write[2].ACLR
ctl_reset_n => int_can_read[3].ACLR
ctl_reset_n => int_can_write[3].ACLR
ctl_reset_n => less_than_2_act_to_act_diff_bank.ACLR
ctl_reset_n => less_than_4_four_act_to_act.ACLR
ctl_reset_n => less_than_3_rd_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => less_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => less_than_3_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_3_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_rd_diff_chip.ACLR
ctl_reset_n => more_than_3_rd_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => more_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[0].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[1].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[2].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[3].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[5].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[6].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[7].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[8].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[9].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[10].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[11].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[12].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[13].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[14].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[15].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[16].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[17].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[18].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[19].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[20].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[21].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[22].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[23].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[24].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[25].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[26].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[27].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[28].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[29].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[30].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[31].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[4].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => effective_wr_to_rd[0].ACLR
ctl_reset_n => effective_wr_to_rd[1].ACLR
ctl_reset_n => effective_wr_to_rd[2].ACLR
ctl_reset_n => effective_wr_to_rd[3].ACLR
ctl_reset_n => effective_wr_to_rd[4].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[0].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[1].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[2].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[3].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[4].ACLR
ctl_reset_n => effective_rd_to_wr[0].ACLR
ctl_reset_n => effective_rd_to_wr[1].ACLR
ctl_reset_n => effective_rd_to_wr[2].ACLR
ctl_reset_n => effective_rd_to_wr[3].ACLR
ctl_reset_n => effective_rd_to_wr[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_chop.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_terminate.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_write_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_read_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.ACLR
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => max_local_burst_size[0].DATAIN
cfg_burst_length[3] => max_local_burst_size[1].DATAIN
cfg_burst_length[4] => max_local_burst_size[2].DATAIN
t_param_four_act_to_act[0] => LessThan1.IN10
t_param_four_act_to_act[0] => Add1.IN64
t_param_four_act_to_act[1] => LessThan1.IN9
t_param_four_act_to_act[1] => Add0.IN8
t_param_four_act_to_act[2] => LessThan1.IN8
t_param_four_act_to_act[2] => Add0.IN7
t_param_four_act_to_act[3] => LessThan1.IN7
t_param_four_act_to_act[3] => Add0.IN6
t_param_four_act_to_act[4] => LessThan1.IN6
t_param_four_act_to_act[4] => Add0.IN5
t_param_act_to_act_diff_bank[0] => LessThan0.IN10
t_param_act_to_act_diff_bank[0] => LessThan27.IN5
t_param_act_to_act_diff_bank[1] => LessThan0.IN9
t_param_act_to_act_diff_bank[1] => LessThan27.IN4
t_param_act_to_act_diff_bank[2] => LessThan0.IN8
t_param_act_to_act_diff_bank[2] => LessThan27.IN3
t_param_act_to_act_diff_bank[3] => LessThan0.IN7
t_param_act_to_act_diff_bank[3] => LessThan27.IN2
t_param_act_to_act_diff_bank[4] => LessThan0.IN6
t_param_act_to_act_diff_bank[4] => LessThan27.IN1
t_param_wr_to_wr[0] => LessThan4.IN10
t_param_wr_to_wr[0] => LessThan14.IN10
t_param_wr_to_wr[0] => LessThan22.IN10
t_param_wr_to_wr[0] => Add18.IN10
t_param_wr_to_wr[1] => LessThan4.IN9
t_param_wr_to_wr[1] => LessThan14.IN9
t_param_wr_to_wr[1] => LessThan22.IN9
t_param_wr_to_wr[1] => Add18.IN9
t_param_wr_to_wr[2] => LessThan4.IN8
t_param_wr_to_wr[2] => LessThan14.IN8
t_param_wr_to_wr[2] => LessThan22.IN8
t_param_wr_to_wr[2] => Add18.IN8
t_param_wr_to_wr[3] => LessThan4.IN7
t_param_wr_to_wr[3] => LessThan14.IN7
t_param_wr_to_wr[3] => LessThan22.IN7
t_param_wr_to_wr[3] => Add18.IN7
t_param_wr_to_wr[4] => LessThan4.IN6
t_param_wr_to_wr[4] => LessThan14.IN6
t_param_wr_to_wr[4] => LessThan22.IN6
t_param_wr_to_wr[4] => Add18.IN6
t_param_wr_to_wr_diff_chip[0] => LessThan10.IN6
t_param_wr_to_wr_diff_chip[0] => LessThan18.IN6
t_param_wr_to_wr_diff_chip[0] => Add20.IN6
t_param_wr_to_wr_diff_chip[1] => LessThan10.IN5
t_param_wr_to_wr_diff_chip[1] => LessThan18.IN5
t_param_wr_to_wr_diff_chip[1] => Add20.IN5
t_param_wr_to_wr_diff_chip[2] => LessThan10.IN4
t_param_wr_to_wr_diff_chip[2] => LessThan18.IN4
t_param_wr_to_wr_diff_chip[2] => Add20.IN4
t_param_wr_to_rd[0] => LessThan5.IN10
t_param_wr_to_rd[0] => LessThan15.IN10
t_param_wr_to_rd[0] => LessThan23.IN10
t_param_wr_to_rd[0] => LessThan30.IN10
t_param_wr_to_rd[0] => Add8.IN10
t_param_wr_to_rd[0] => Add19.IN10
t_param_wr_to_rd[1] => LessThan5.IN9
t_param_wr_to_rd[1] => LessThan15.IN9
t_param_wr_to_rd[1] => LessThan23.IN9
t_param_wr_to_rd[1] => LessThan30.IN9
t_param_wr_to_rd[1] => Add8.IN9
t_param_wr_to_rd[1] => Add19.IN9
t_param_wr_to_rd[2] => LessThan5.IN8
t_param_wr_to_rd[2] => LessThan15.IN8
t_param_wr_to_rd[2] => LessThan23.IN8
t_param_wr_to_rd[2] => LessThan30.IN8
t_param_wr_to_rd[2] => Add8.IN8
t_param_wr_to_rd[2] => Add19.IN8
t_param_wr_to_rd[3] => LessThan5.IN7
t_param_wr_to_rd[3] => LessThan15.IN7
t_param_wr_to_rd[3] => LessThan23.IN7
t_param_wr_to_rd[3] => LessThan30.IN7
t_param_wr_to_rd[3] => Add8.IN7
t_param_wr_to_rd[3] => Add19.IN7
t_param_wr_to_rd[4] => LessThan5.IN6
t_param_wr_to_rd[4] => LessThan15.IN6
t_param_wr_to_rd[4] => LessThan23.IN6
t_param_wr_to_rd[4] => LessThan30.IN6
t_param_wr_to_rd[4] => Add8.IN6
t_param_wr_to_rd[4] => Add19.IN6
t_param_wr_to_rd_bc[0] => LessThan7.IN10
t_param_wr_to_rd_bc[0] => LessThan25.IN10
t_param_wr_to_rd_bc[0] => effective_wr_to_rd_combi[0].DATAB
t_param_wr_to_rd_bc[1] => LessThan7.IN9
t_param_wr_to_rd_bc[1] => LessThan25.IN9
t_param_wr_to_rd_bc[1] => effective_wr_to_rd_combi[1].DATAB
t_param_wr_to_rd_bc[2] => LessThan7.IN8
t_param_wr_to_rd_bc[2] => LessThan25.IN8
t_param_wr_to_rd_bc[2] => effective_wr_to_rd_combi[2].DATAB
t_param_wr_to_rd_bc[3] => LessThan7.IN7
t_param_wr_to_rd_bc[3] => LessThan25.IN7
t_param_wr_to_rd_bc[3] => effective_wr_to_rd_combi[3].DATAB
t_param_wr_to_rd_bc[4] => LessThan7.IN6
t_param_wr_to_rd_bc[4] => LessThan25.IN6
t_param_wr_to_rd_bc[4] => effective_wr_to_rd_combi[4].DATAB
t_param_wr_to_rd_diff_chip[0] => LessThan11.IN10
t_param_wr_to_rd_diff_chip[0] => LessThan19.IN10
t_param_wr_to_rd_diff_chip[0] => LessThan31.IN10
t_param_wr_to_rd_diff_chip[0] => Add9.IN10
t_param_wr_to_rd_diff_chip[0] => effective_wr_to_rd_diff_chip_combi[0].DATAB
t_param_wr_to_rd_diff_chip[0] => Add21.IN10
t_param_wr_to_rd_diff_chip[1] => LessThan11.IN9
t_param_wr_to_rd_diff_chip[1] => LessThan19.IN9
t_param_wr_to_rd_diff_chip[1] => LessThan31.IN9
t_param_wr_to_rd_diff_chip[1] => Add9.IN9
t_param_wr_to_rd_diff_chip[1] => effective_wr_to_rd_diff_chip_combi[1].DATAB
t_param_wr_to_rd_diff_chip[1] => Add21.IN9
t_param_wr_to_rd_diff_chip[2] => LessThan11.IN8
t_param_wr_to_rd_diff_chip[2] => LessThan19.IN8
t_param_wr_to_rd_diff_chip[2] => LessThan31.IN8
t_param_wr_to_rd_diff_chip[2] => Add9.IN8
t_param_wr_to_rd_diff_chip[2] => effective_wr_to_rd_diff_chip_combi[2].DATAB
t_param_wr_to_rd_diff_chip[2] => Add21.IN8
t_param_wr_to_rd_diff_chip[3] => LessThan11.IN7
t_param_wr_to_rd_diff_chip[3] => LessThan19.IN7
t_param_wr_to_rd_diff_chip[3] => LessThan31.IN7
t_param_wr_to_rd_diff_chip[3] => Add9.IN7
t_param_wr_to_rd_diff_chip[3] => effective_wr_to_rd_diff_chip_combi[3].DATAB
t_param_wr_to_rd_diff_chip[3] => Add21.IN7
t_param_wr_to_rd_diff_chip[4] => LessThan11.IN6
t_param_wr_to_rd_diff_chip[4] => LessThan19.IN6
t_param_wr_to_rd_diff_chip[4] => LessThan31.IN6
t_param_wr_to_rd_diff_chip[4] => Add9.IN6
t_param_wr_to_rd_diff_chip[4] => effective_wr_to_rd_diff_chip_combi[4].DATAB
t_param_wr_to_rd_diff_chip[4] => Add21.IN6
t_param_rd_to_rd[0] => LessThan2.IN10
t_param_rd_to_rd[0] => LessThan12.IN10
t_param_rd_to_rd[0] => LessThan20.IN10
t_param_rd_to_rd[0] => Add14.IN10
t_param_rd_to_rd[1] => LessThan2.IN9
t_param_rd_to_rd[1] => LessThan12.IN9
t_param_rd_to_rd[1] => LessThan20.IN9
t_param_rd_to_rd[1] => Add14.IN9
t_param_rd_to_rd[2] => LessThan2.IN8
t_param_rd_to_rd[2] => LessThan12.IN8
t_param_rd_to_rd[2] => LessThan20.IN8
t_param_rd_to_rd[2] => Add14.IN8
t_param_rd_to_rd[3] => LessThan2.IN7
t_param_rd_to_rd[3] => LessThan12.IN7
t_param_rd_to_rd[3] => LessThan20.IN7
t_param_rd_to_rd[3] => Add14.IN7
t_param_rd_to_rd[4] => LessThan2.IN6
t_param_rd_to_rd[4] => LessThan12.IN6
t_param_rd_to_rd[4] => LessThan20.IN6
t_param_rd_to_rd[4] => Add14.IN6
t_param_rd_to_rd_diff_chip[0] => LessThan8.IN6
t_param_rd_to_rd_diff_chip[0] => LessThan16.IN6
t_param_rd_to_rd_diff_chip[0] => Add16.IN6
t_param_rd_to_rd_diff_chip[1] => LessThan8.IN5
t_param_rd_to_rd_diff_chip[1] => LessThan16.IN5
t_param_rd_to_rd_diff_chip[1] => Add16.IN5
t_param_rd_to_rd_diff_chip[2] => LessThan8.IN4
t_param_rd_to_rd_diff_chip[2] => LessThan16.IN4
t_param_rd_to_rd_diff_chip[2] => Add16.IN4
t_param_rd_to_wr[0] => LessThan3.IN10
t_param_rd_to_wr[0] => LessThan13.IN10
t_param_rd_to_wr[0] => LessThan21.IN10
t_param_rd_to_wr[0] => LessThan28.IN10
t_param_rd_to_wr[0] => Add6.IN10
t_param_rd_to_wr[0] => Add15.IN10
t_param_rd_to_wr[1] => LessThan3.IN9
t_param_rd_to_wr[1] => LessThan13.IN9
t_param_rd_to_wr[1] => LessThan21.IN9
t_param_rd_to_wr[1] => LessThan28.IN9
t_param_rd_to_wr[1] => Add6.IN9
t_param_rd_to_wr[1] => Add15.IN9
t_param_rd_to_wr[2] => LessThan3.IN8
t_param_rd_to_wr[2] => LessThan13.IN8
t_param_rd_to_wr[2] => LessThan21.IN8
t_param_rd_to_wr[2] => LessThan28.IN8
t_param_rd_to_wr[2] => Add6.IN8
t_param_rd_to_wr[2] => Add15.IN8
t_param_rd_to_wr[3] => LessThan3.IN7
t_param_rd_to_wr[3] => LessThan13.IN7
t_param_rd_to_wr[3] => LessThan21.IN7
t_param_rd_to_wr[3] => LessThan28.IN7
t_param_rd_to_wr[3] => Add6.IN7
t_param_rd_to_wr[3] => Add15.IN7
t_param_rd_to_wr[4] => LessThan3.IN6
t_param_rd_to_wr[4] => LessThan13.IN6
t_param_rd_to_wr[4] => LessThan21.IN6
t_param_rd_to_wr[4] => LessThan28.IN6
t_param_rd_to_wr[4] => Add6.IN6
t_param_rd_to_wr[4] => Add15.IN6
t_param_rd_to_wr_bc[0] => LessThan6.IN10
t_param_rd_to_wr_bc[0] => LessThan24.IN10
t_param_rd_to_wr_bc[0] => effective_rd_to_wr_combi[0].DATAB
t_param_rd_to_wr_bc[1] => LessThan6.IN9
t_param_rd_to_wr_bc[1] => LessThan24.IN9
t_param_rd_to_wr_bc[1] => effective_rd_to_wr_combi[1].DATAB
t_param_rd_to_wr_bc[2] => LessThan6.IN8
t_param_rd_to_wr_bc[2] => LessThan24.IN8
t_param_rd_to_wr_bc[2] => effective_rd_to_wr_combi[2].DATAB
t_param_rd_to_wr_bc[3] => LessThan6.IN7
t_param_rd_to_wr_bc[3] => LessThan24.IN7
t_param_rd_to_wr_bc[3] => effective_rd_to_wr_combi[3].DATAB
t_param_rd_to_wr_bc[4] => LessThan6.IN6
t_param_rd_to_wr_bc[4] => LessThan24.IN6
t_param_rd_to_wr_bc[4] => effective_rd_to_wr_combi[4].DATAB
t_param_rd_to_wr_diff_chip[0] => LessThan9.IN10
t_param_rd_to_wr_diff_chip[0] => LessThan17.IN10
t_param_rd_to_wr_diff_chip[0] => LessThan29.IN10
t_param_rd_to_wr_diff_chip[0] => Add7.IN10
t_param_rd_to_wr_diff_chip[0] => effective_rd_to_wr_diff_chip_combi[0].DATAB
t_param_rd_to_wr_diff_chip[0] => Add17.IN10
t_param_rd_to_wr_diff_chip[1] => LessThan9.IN9
t_param_rd_to_wr_diff_chip[1] => LessThan17.IN9
t_param_rd_to_wr_diff_chip[1] => LessThan29.IN9
t_param_rd_to_wr_diff_chip[1] => Add7.IN9
t_param_rd_to_wr_diff_chip[1] => effective_rd_to_wr_diff_chip_combi[1].DATAB
t_param_rd_to_wr_diff_chip[1] => Add17.IN9
t_param_rd_to_wr_diff_chip[2] => LessThan9.IN8
t_param_rd_to_wr_diff_chip[2] => LessThan17.IN8
t_param_rd_to_wr_diff_chip[2] => LessThan29.IN8
t_param_rd_to_wr_diff_chip[2] => Add7.IN8
t_param_rd_to_wr_diff_chip[2] => effective_rd_to_wr_diff_chip_combi[2].DATAB
t_param_rd_to_wr_diff_chip[2] => Add17.IN8
t_param_rd_to_wr_diff_chip[3] => LessThan9.IN7
t_param_rd_to_wr_diff_chip[3] => LessThan17.IN7
t_param_rd_to_wr_diff_chip[3] => LessThan29.IN7
t_param_rd_to_wr_diff_chip[3] => Add7.IN7
t_param_rd_to_wr_diff_chip[3] => effective_rd_to_wr_diff_chip_combi[3].DATAB
t_param_rd_to_wr_diff_chip[3] => Add17.IN7
t_param_rd_to_wr_diff_chip[4] => LessThan9.IN6
t_param_rd_to_wr_diff_chip[4] => LessThan17.IN6
t_param_rd_to_wr_diff_chip[4] => LessThan29.IN6
t_param_rd_to_wr_diff_chip[4] => Add7.IN6
t_param_rd_to_wr_diff_chip[4] => effective_rd_to_wr_diff_chip_combi[4].DATAB
t_param_rd_to_wr_diff_chip[4] => Add17.IN6
bg_do_write[0] => WideOr3.IN0
bg_do_write[1] => WideOr3.IN1
bg_do_read[0] => WideOr4.IN0
bg_do_read[1] => WideOr4.IN1
bg_do_burst_chop[0] => WideOr1.IN0
bg_do_burst_chop[1] => WideOr1.IN1
bg_do_burst_terminate[0] => WideOr2.IN0
bg_do_burst_terminate[1] => WideOr2.IN1
bg_do_activate[0] => WideOr0.IN0
bg_do_activate[1] => WideOr0.IN1
bg_do_precharge[0] => ~NO_FANOUT~
bg_do_precharge[1] => ~NO_FANOUT~
bg_to_chip[0] => always132.IN1
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => always146.IN1
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_diff_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_diff_chip.DATAB
bg_effective_size[0] => Add5.IN3
bg_effective_size[1] => Add5.IN2
bg_effective_size[2] => Add5.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
stall_chip[0] => int_can_read.OUTPUTSELECT
stall_chip[0] => int_can_write.OUTPUTSELECT
stall_chip[0] => int_can_activate.OUTPUTSELECT
stall_chip[0] => int_can_precharge[3].DATAIN
stall_chip[0] => int_can_precharge[2].DATAIN
stall_chip[0] => int_can_precharge[1].DATAIN
stall_chip[0] => int_can_precharge[0].DATAIN
can_activate[0] <= int_can_activate[0].DB_MAX_OUTPUT_PORT_TYPE
can_activate[1] <= int_can_activate[1].DB_MAX_OUTPUT_PORT_TYPE
can_activate[2] <= int_can_activate[2].DB_MAX_OUTPUT_PORT_TYPE
can_activate[3] <= int_can_activate[3].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[0] <= int_can_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[1] <= int_can_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[2] <= int_can_precharge[2].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[3] <= int_can_precharge[3].DB_MAX_OUTPUT_PORT_TYPE
can_read[0] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[1] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[2] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[3] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_write[0] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[1] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[2] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[3] <= can_write.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst
ctl_clk => temp_wr_to_rd_diff_chip[0].CLK
ctl_clk => temp_wr_to_rd_diff_chip[1].CLK
ctl_clk => temp_wr_to_rd_diff_chip[2].CLK
ctl_clk => temp_wr_to_rd_diff_chip[3].CLK
ctl_clk => temp_wr_to_rd_diff_chip[4].CLK
ctl_clk => t_param_srf_to_zq_cal[0]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[1]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[2]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[3]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[4]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[5]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[6]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[7]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[0].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[1].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[2].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[3].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[4].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[5].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[6].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[7].CLK
ctl_clk => t_param_pch_all_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[2]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_wr_to_pch[0]~reg0.CLK
ctl_clk => t_param_wr_to_pch[1]~reg0.CLK
ctl_clk => t_param_wr_to_pch[2]~reg0.CLK
ctl_clk => t_param_wr_to_pch[3]~reg0.CLK
ctl_clk => t_param_wr_to_pch[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd[4]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr[3]~reg0.CLK
ctl_clk => t_param_wr_to_wr[4]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_rd_to_pch[0]~reg0.CLK
ctl_clk => t_param_rd_to_pch[1]~reg0.CLK
ctl_clk => t_param_rd_to_pch[2]~reg0.CLK
ctl_clk => t_param_rd_to_pch[3]~reg0.CLK
ctl_clk => t_param_rd_to_pch[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr[4]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd[3]~reg0.CLK
ctl_clk => t_param_rd_to_rd[4]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[0]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[1]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[2]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[3]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[4]~reg0.CLK
ctl_clk => t_param_power_saving_exit[0]~reg0.CLK
ctl_clk => t_param_power_saving_exit[1]~reg0.CLK
ctl_clk => t_param_pdn_period[0]~reg0.CLK
ctl_clk => t_param_pdn_period[1]~reg0.CLK
ctl_clk => t_param_pdn_period[2]~reg0.CLK
ctl_clk => t_param_pdn_period[3]~reg0.CLK
ctl_clk => t_param_pdn_period[4]~reg0.CLK
ctl_clk => t_param_pdn_period[5]~reg0.CLK
ctl_clk => t_param_pdn_period[6]~reg0.CLK
ctl_clk => t_param_pdn_period[7]~reg0.CLK
ctl_clk => t_param_pdn_period[8]~reg0.CLK
ctl_clk => t_param_pdn_period[9]~reg0.CLK
ctl_clk => t_param_pdn_period[10]~reg0.CLK
ctl_clk => t_param_pdn_period[11]~reg0.CLK
ctl_clk => t_param_pdn_period[12]~reg0.CLK
ctl_clk => t_param_pdn_period[13]~reg0.CLK
ctl_clk => t_param_pdn_period[14]~reg0.CLK
ctl_clk => t_param_pdn_period[15]~reg0.CLK
ctl_clk => t_param_pdn_period[16]~reg0.CLK
ctl_clk => t_param_arf_period[0]~reg0.CLK
ctl_clk => t_param_arf_period[1]~reg0.CLK
ctl_clk => t_param_arf_period[2]~reg0.CLK
ctl_clk => t_param_arf_period[3]~reg0.CLK
ctl_clk => t_param_arf_period[4]~reg0.CLK
ctl_clk => t_param_arf_period[5]~reg0.CLK
ctl_clk => t_param_arf_period[6]~reg0.CLK
ctl_clk => t_param_arf_period[7]~reg0.CLK
ctl_clk => t_param_arf_period[8]~reg0.CLK
ctl_clk => t_param_arf_period[9]~reg0.CLK
ctl_clk => t_param_arf_period[10]~reg0.CLK
ctl_clk => t_param_arf_period[11]~reg0.CLK
ctl_clk => t_param_srf_to_valid[0]~reg0.CLK
ctl_clk => t_param_srf_to_valid[1]~reg0.CLK
ctl_clk => t_param_srf_to_valid[2]~reg0.CLK
ctl_clk => t_param_srf_to_valid[3]~reg0.CLK
ctl_clk => t_param_srf_to_valid[4]~reg0.CLK
ctl_clk => t_param_srf_to_valid[5]~reg0.CLK
ctl_clk => t_param_srf_to_valid[6]~reg0.CLK
ctl_clk => t_param_srf_to_valid[7]~reg0.CLK
ctl_clk => t_param_srf_to_valid[8]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[0]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[1]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[2]~reg0.CLK
ctl_clk => t_param_arf_to_valid[0]~reg0.CLK
ctl_clk => t_param_arf_to_valid[1]~reg0.CLK
ctl_clk => t_param_arf_to_valid[2]~reg0.CLK
ctl_clk => t_param_arf_to_valid[3]~reg0.CLK
ctl_clk => t_param_arf_to_valid[4]~reg0.CLK
ctl_clk => t_param_arf_to_valid[5]~reg0.CLK
ctl_clk => t_param_arf_to_valid[6]~reg0.CLK
ctl_clk => t_param_arf_to_valid[7]~reg0.CLK
ctl_clk => t_param_four_act_to_act[0]~reg0.CLK
ctl_clk => t_param_four_act_to_act[1]~reg0.CLK
ctl_clk => t_param_four_act_to_act[2]~reg0.CLK
ctl_clk => t_param_four_act_to_act[3]~reg0.CLK
ctl_clk => t_param_four_act_to_act[4]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[0]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[1]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[2]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[3]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[4]~reg0.CLK
ctl_clk => t_param_pch_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_to_valid[2]~reg0.CLK
ctl_clk => t_param_act_to_act[0]~reg0.CLK
ctl_clk => t_param_act_to_act[1]~reg0.CLK
ctl_clk => t_param_act_to_act[2]~reg0.CLK
ctl_clk => t_param_act_to_act[3]~reg0.CLK
ctl_clk => t_param_act_to_act[4]~reg0.CLK
ctl_clk => t_param_act_to_pch[0]~reg0.CLK
ctl_clk => t_param_act_to_pch[1]~reg0.CLK
ctl_clk => t_param_act_to_pch[2]~reg0.CLK
ctl_clk => t_param_act_to_pch[3]~reg0.CLK
ctl_clk => t_param_act_to_pch[4]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[0]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[1]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[2]~reg0.CLK
ctl_reset_n => temp_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => t_param_srf_to_zq_cal[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[0].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[1].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[2].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[3].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[4].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[5].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[6].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[7].ACLR
ctl_reset_n => t_param_pch_all_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[0]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[1]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[2]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[3]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[4]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[0]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[3]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[4]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[5]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[6]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[7]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[8]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[9]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[10]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[11]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[12]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[13]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[14]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[15]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[16]~reg0.ACLR
ctl_reset_n => t_param_arf_period[0]~reg0.ACLR
ctl_reset_n => t_param_arf_period[1]~reg0.ACLR
ctl_reset_n => t_param_arf_period[2]~reg0.ACLR
ctl_reset_n => t_param_arf_period[3]~reg0.ACLR
ctl_reset_n => t_param_arf_period[4]~reg0.ACLR
ctl_reset_n => t_param_arf_period[5]~reg0.ACLR
ctl_reset_n => t_param_arf_period[6]~reg0.ACLR
ctl_reset_n => t_param_arf_period[7]~reg0.ACLR
ctl_reset_n => t_param_arf_period[8]~reg0.ACLR
ctl_reset_n => t_param_arf_period[9]~reg0.ACLR
ctl_reset_n => t_param_arf_period[10]~reg0.ACLR
ctl_reset_n => t_param_arf_period[11]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[8]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[4]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[2]~reg0.ACLR
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => LessThan10.IN2
cfg_burst_length[1] => Add36.IN64
cfg_burst_length[1] => Add38.IN64
cfg_burst_length[1] => Add46.IN64
cfg_burst_length[1] => Add50.IN64
cfg_burst_length[1] => Add57.IN64
cfg_burst_length[1] => Add59.IN64
cfg_burst_length[1] => Add67.IN64
cfg_burst_length[1] => Add69.IN64
cfg_burst_length[1] => Add95.IN4
cfg_burst_length[1] => Add100.IN4
cfg_burst_length[1] => Add107.IN8
cfg_burst_length[1] => Add123.IN64
cfg_burst_length[1] => Add125.IN64
cfg_burst_length[1] => Add129.IN64
cfg_burst_length[1] => Add131.IN64
cfg_burst_length[1] => Add135.IN4
cfg_burst_length[1] => Add146.IN4
cfg_burst_length[1] => Add151.IN5
cfg_burst_length[1] => Add155.IN10
cfg_burst_length[1] => Add103.IN0
cfg_burst_length[2] => Add36.IN63
cfg_burst_length[2] => Add38.IN63
cfg_burst_length[2] => Add46.IN63
cfg_burst_length[2] => Add50.IN63
cfg_burst_length[2] => Add56.IN4
cfg_burst_length[2] => Add57.IN63
cfg_burst_length[2] => Add59.IN63
cfg_burst_length[2] => Add62.IN64
cfg_burst_length[2] => Add64.IN64
cfg_burst_length[2] => Add67.IN63
cfg_burst_length[2] => Add69.IN63
cfg_burst_length[2] => Add78.IN4
cfg_burst_length[2] => Add95.IN3
cfg_burst_length[2] => Add100.IN3
cfg_burst_length[2] => Add107.IN7
cfg_burst_length[2] => Add120.IN6
cfg_burst_length[2] => Add123.IN63
cfg_burst_length[2] => Add125.IN63
cfg_burst_length[2] => Add129.IN63
cfg_burst_length[2] => Add131.IN63
cfg_burst_length[2] => Add135.IN3
cfg_burst_length[2] => Add146.IN3
cfg_burst_length[2] => Add151.IN4
cfg_burst_length[2] => Add155.IN9
cfg_burst_length[2] => Add103.IN4
cfg_burst_length[3] => Add36.IN62
cfg_burst_length[3] => Add38.IN62
cfg_burst_length[3] => Add46.IN62
cfg_burst_length[3] => Add50.IN62
cfg_burst_length[3] => Add56.IN3
cfg_burst_length[3] => Add57.IN62
cfg_burst_length[3] => Add59.IN62
cfg_burst_length[3] => Add62.IN63
cfg_burst_length[3] => Add64.IN63
cfg_burst_length[3] => Add67.IN62
cfg_burst_length[3] => Add69.IN62
cfg_burst_length[3] => Add78.IN3
cfg_burst_length[3] => Add95.IN2
cfg_burst_length[3] => Add100.IN2
cfg_burst_length[3] => Add107.IN6
cfg_burst_length[3] => Add120.IN5
cfg_burst_length[3] => Add123.IN62
cfg_burst_length[3] => Add125.IN62
cfg_burst_length[3] => Add129.IN62
cfg_burst_length[3] => Add131.IN62
cfg_burst_length[3] => Add135.IN2
cfg_burst_length[3] => Add146.IN2
cfg_burst_length[3] => Add151.IN3
cfg_burst_length[3] => Add155.IN8
cfg_burst_length[3] => Add103.IN3
cfg_burst_length[4] => Add36.IN61
cfg_burst_length[4] => Add38.IN61
cfg_burst_length[4] => Add46.IN61
cfg_burst_length[4] => Add50.IN61
cfg_burst_length[4] => Add56.IN2
cfg_burst_length[4] => Add57.IN61
cfg_burst_length[4] => Add59.IN61
cfg_burst_length[4] => Add62.IN62
cfg_burst_length[4] => Add64.IN62
cfg_burst_length[4] => Add67.IN61
cfg_burst_length[4] => Add69.IN61
cfg_burst_length[4] => Add78.IN2
cfg_burst_length[4] => Add95.IN1
cfg_burst_length[4] => Add100.IN1
cfg_burst_length[4] => Add107.IN5
cfg_burst_length[4] => Add120.IN4
cfg_burst_length[4] => Add123.IN61
cfg_burst_length[4] => Add125.IN61
cfg_burst_length[4] => Add129.IN61
cfg_burst_length[4] => Add131.IN61
cfg_burst_length[4] => Add135.IN1
cfg_burst_length[4] => Add146.IN1
cfg_burst_length[4] => Add151.IN2
cfg_burst_length[4] => Add155.IN7
cfg_burst_length[4] => Add103.IN2
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN0
cfg_type[0] => Equal2.IN2
cfg_type[0] => Equal3.IN1
cfg_type[0] => Equal4.IN2
cfg_type[1] => Equal0.IN1
cfg_type[1] => Equal1.IN2
cfg_type[1] => Equal2.IN0
cfg_type[1] => Equal3.IN0
cfg_type[1] => Equal4.IN1
cfg_type[2] => Equal0.IN0
cfg_type[2] => Equal1.IN1
cfg_type[2] => Equal2.IN1
cfg_type[2] => Equal3.IN2
cfg_type[2] => Equal4.IN0
cfg_cas_wr_lat[0] => Add117.IN10
cfg_cas_wr_lat[0] => Add146.IN8
cfg_cas_wr_lat[0] => Add154.IN4
cfg_cas_wr_lat[0] => Add122.IN4
cfg_cas_wr_lat[1] => Add116.IN6
cfg_cas_wr_lat[1] => Add146.IN7
cfg_cas_wr_lat[1] => Add154.IN3
cfg_cas_wr_lat[1] => Add122.IN3
cfg_cas_wr_lat[2] => Add116.IN5
cfg_cas_wr_lat[2] => Add146.IN6
cfg_cas_wr_lat[2] => Add154.IN2
cfg_cas_wr_lat[2] => Add122.IN2
cfg_cas_wr_lat[3] => Add116.IN4
cfg_cas_wr_lat[3] => Add146.IN5
cfg_cas_wr_lat[3] => Add154.IN1
cfg_cas_wr_lat[3] => Add122.IN1
cfg_add_lat[0] => LessThan0.IN64
cfg_add_lat[0] => Add44.IN4
cfg_add_lat[0] => Add72.IN8
cfg_add_lat[0] => Add135.IN8
cfg_add_lat[0] => Add154.IN8
cfg_add_lat[0] => Add1.IN4
cfg_add_lat[1] => LessThan0.IN63
cfg_add_lat[1] => Add44.IN3
cfg_add_lat[1] => Add72.IN7
cfg_add_lat[1] => Add135.IN7
cfg_add_lat[1] => Add154.IN7
cfg_add_lat[1] => Add1.IN3
cfg_add_lat[2] => LessThan0.IN62
cfg_add_lat[2] => Add44.IN2
cfg_add_lat[2] => Add72.IN6
cfg_add_lat[2] => Add135.IN6
cfg_add_lat[2] => Add154.IN6
cfg_add_lat[2] => Add1.IN2
cfg_add_lat[3] => LessThan0.IN61
cfg_add_lat[3] => Add44.IN1
cfg_add_lat[3] => Add72.IN5
cfg_add_lat[3] => Add135.IN5
cfg_add_lat[3] => Add154.IN5
cfg_add_lat[3] => Add1.IN1
cfg_tcl[0] => Add35.IN8
cfg_tcl[0] => Add44.IN8
cfg_tcl[0] => Add95.IN8
cfg_tcl[0] => Add122.IN8
cfg_tcl[0] => Add83.IN5
cfg_tcl[0] => Add117.IN5
cfg_tcl[1] => Add35.IN7
cfg_tcl[1] => Add44.IN7
cfg_tcl[1] => Add95.IN7
cfg_tcl[1] => Add122.IN7
cfg_tcl[1] => Add83.IN4
cfg_tcl[1] => Add117.IN4
cfg_tcl[2] => Add35.IN6
cfg_tcl[2] => Add44.IN6
cfg_tcl[2] => Add95.IN6
cfg_tcl[2] => Add122.IN6
cfg_tcl[2] => Add83.IN3
cfg_tcl[2] => Add117.IN3
cfg_tcl[3] => Add35.IN5
cfg_tcl[3] => Add44.IN5
cfg_tcl[3] => Add95.IN5
cfg_tcl[3] => Add122.IN5
cfg_tcl[3] => Add83.IN2
cfg_tcl[3] => Add117.IN2
cfg_trrd[0] => LessThan5.IN2
cfg_trrd[1] => Add10.IN6
cfg_trrd[2] => Add10.IN5
cfg_trrd[3] => Add10.IN4
cfg_tfaw[0] => LessThan6.IN2
cfg_tfaw[1] => Add12.IN10
cfg_tfaw[2] => Add12.IN9
cfg_tfaw[3] => Add12.IN8
cfg_tfaw[4] => Add12.IN7
cfg_tfaw[5] => Add12.IN6
cfg_trfc[0] => ~NO_FANOUT~
cfg_trfc[1] => Add14.IN16
cfg_trfc[2] => Add14.IN15
cfg_trfc[3] => Add14.IN14
cfg_trfc[4] => Add14.IN13
cfg_trfc[5] => Add14.IN12
cfg_trfc[6] => Add14.IN11
cfg_trfc[7] => Add14.IN10
cfg_trfc[8] => Add14.IN9
cfg_trefi[0] => LessThan7.IN2
cfg_trefi[1] => Add20.IN26
cfg_trefi[2] => Add20.IN25
cfg_trefi[3] => Add20.IN24
cfg_trefi[4] => Add20.IN23
cfg_trefi[5] => Add20.IN22
cfg_trefi[6] => Add20.IN21
cfg_trefi[7] => Add20.IN20
cfg_trefi[8] => Add20.IN19
cfg_trefi[9] => Add20.IN18
cfg_trefi[10] => Add20.IN17
cfg_trefi[11] => Add20.IN16
cfg_trefi[12] => Add20.IN15
cfg_trefi[13] => Add20.IN14
cfg_trcd[0] => Add0.IN8
cfg_trcd[0] => Add1.IN8
cfg_trcd[1] => Add0.IN7
cfg_trcd[1] => Add1.IN7
cfg_trcd[2] => Add0.IN6
cfg_trcd[2] => Add1.IN6
cfg_trcd[3] => Add0.IN5
cfg_trcd[3] => Add1.IN5
cfg_trp[0] => LessThan4.IN2
cfg_trp[0] => Add32.IN64
cfg_trp[0] => Add52.IN64
cfg_trp[0] => Add75.IN10
cfg_trp[0] => Add88.IN14
cfg_trp[0] => Add100.IN8
cfg_trp[0] => Add113.IN12
cfg_trp[0] => Add141.IN64
cfg_trp[0] => Add160.IN16
cfg_trp[0] => Add163.IN8
cfg_trp[1] => Add8.IN6
cfg_trp[1] => Add32.IN63
cfg_trp[1] => Add52.IN63
cfg_trp[1] => Add75.IN9
cfg_trp[1] => Add88.IN13
cfg_trp[1] => Add91.IN6
cfg_trp[1] => Add100.IN7
cfg_trp[1] => Add113.IN11
cfg_trp[1] => Add141.IN63
cfg_trp[1] => Add160.IN15
cfg_trp[1] => Add163.IN7
cfg_trp[2] => Add8.IN5
cfg_trp[2] => Add32.IN62
cfg_trp[2] => Add52.IN62
cfg_trp[2] => Add75.IN8
cfg_trp[2] => Add88.IN12
cfg_trp[2] => Add91.IN5
cfg_trp[2] => Add100.IN6
cfg_trp[2] => Add113.IN10
cfg_trp[2] => Add141.IN62
cfg_trp[2] => Add160.IN14
cfg_trp[2] => Add163.IN6
cfg_trp[3] => Add8.IN4
cfg_trp[3] => Add32.IN61
cfg_trp[3] => Add52.IN61
cfg_trp[3] => Add75.IN7
cfg_trp[3] => Add88.IN11
cfg_trp[3] => Add91.IN4
cfg_trp[3] => Add100.IN5
cfg_trp[3] => Add113.IN9
cfg_trp[3] => Add141.IN61
cfg_trp[3] => Add160.IN13
cfg_trp[3] => Add163.IN5
cfg_twr[0] => Add47.IN64
cfg_twr[0] => Add51.IN64
cfg_twr[0] => Add110.IN10
cfg_twr[0] => Add156.IN12
cfg_twr[1] => Add47.IN63
cfg_twr[1] => Add51.IN63
cfg_twr[1] => Add110.IN9
cfg_twr[1] => Add156.IN11
cfg_twr[2] => Add47.IN62
cfg_twr[2] => Add51.IN62
cfg_twr[2] => Add110.IN8
cfg_twr[2] => Add156.IN10
cfg_twr[3] => Add47.IN61
cfg_twr[3] => Add51.IN61
cfg_twr[3] => Add110.IN7
cfg_twr[3] => Add156.IN9
cfg_twr[4] => Add47.IN60
cfg_twr[4] => Add51.IN60
cfg_twr[4] => Add110.IN6
cfg_twr[4] => Add156.IN8
cfg_twtr[0] => Add37.IN64
cfg_twtr[0] => Add39.IN64
cfg_twtr[0] => LessThan17.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[0] => Add104.IN10
cfg_twtr[0] => LessThan29.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[1] => Add37.IN63
cfg_twtr[1] => Add39.IN63
cfg_twtr[1] => LessThan17.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[1] => Add104.IN9
cfg_twtr[1] => LessThan29.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[2] => Add37.IN62
cfg_twtr[2] => Add39.IN62
cfg_twtr[2] => LessThan17.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[2] => Add104.IN8
cfg_twtr[2] => LessThan29.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[3] => Add37.IN61
cfg_twtr[3] => Add39.IN61
cfg_twtr[3] => LessThan17.IN5
cfg_twtr[3] => max.DATAB
cfg_twtr[3] => Add104.IN7
cfg_twtr[3] => LessThan29.IN5
cfg_twtr[3] => max.DATAB
cfg_trtp[0] => LessThan16.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[0] => LessThan28.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[1] => LessThan16.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[1] => LessThan28.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[2] => LessThan16.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[2] => LessThan28.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[3] => LessThan16.IN5
cfg_trtp[3] => max.DATAB
cfg_trtp[3] => LessThan28.IN5
cfg_trtp[3] => max.DATAB
cfg_tras[0] => LessThan2.IN2
cfg_tras[1] => Add4.IN10
cfg_tras[2] => Add4.IN9
cfg_tras[3] => Add4.IN8
cfg_tras[4] => Add4.IN7
cfg_tras[5] => Add4.IN6
cfg_trc[0] => LessThan3.IN2
cfg_trc[1] => Add6.IN10
cfg_trc[2] => Add6.IN9
cfg_trc[3] => Add6.IN8
cfg_trc[4] => Add6.IN7
cfg_trc[5] => Add6.IN6
cfg_tccd[0] => LessThan25.IN2
cfg_tccd[0] => Add136.IN10
cfg_tccd[1] => Add118.IN6
cfg_tccd[1] => Add136.IN9
cfg_tccd[2] => Add118.IN5
cfg_tccd[2] => Add136.IN8
cfg_tccd[3] => Add118.IN4
cfg_tccd[3] => Add136.IN7
cfg_tmrd[0] => ~NO_FANOUT~
cfg_tmrd[1] => ~NO_FANOUT~
cfg_tmrd[2] => ~NO_FANOUT~
cfg_self_rfsh_exit_cycles[0] => ~NO_FANOUT~
cfg_self_rfsh_exit_cycles[1] => Add18.IN18
cfg_self_rfsh_exit_cycles[2] => Add18.IN17
cfg_self_rfsh_exit_cycles[2] => Add93.IN15
cfg_self_rfsh_exit_cycles[3] => Add18.IN16
cfg_self_rfsh_exit_cycles[3] => Add93.IN14
cfg_self_rfsh_exit_cycles[4] => Add18.IN15
cfg_self_rfsh_exit_cycles[4] => Add93.IN13
cfg_self_rfsh_exit_cycles[5] => Add18.IN14
cfg_self_rfsh_exit_cycles[5] => Add93.IN12
cfg_self_rfsh_exit_cycles[6] => Add18.IN13
cfg_self_rfsh_exit_cycles[6] => Add93.IN11
cfg_self_rfsh_exit_cycles[7] => Add18.IN12
cfg_self_rfsh_exit_cycles[7] => Add93.IN10
cfg_self_rfsh_exit_cycles[8] => Add18.IN11
cfg_self_rfsh_exit_cycles[8] => Add93.IN9
cfg_self_rfsh_exit_cycles[9] => Add18.IN10
cfg_self_rfsh_exit_cycles[9] => Add93.IN8
cfg_pdn_exit_cycles[0] => ~NO_FANOUT~
cfg_pdn_exit_cycles[1] => Add16.IN6
cfg_pdn_exit_cycles[2] => Add16.IN5
cfg_pdn_exit_cycles[3] => Add16.IN4
cfg_auto_pd_cycles[0] => Add22.IN31
cfg_auto_pd_cycles[1] => Add22.IN30
cfg_auto_pd_cycles[2] => Add22.IN29
cfg_auto_pd_cycles[3] => Add22.IN28
cfg_auto_pd_cycles[4] => Add22.IN27
cfg_auto_pd_cycles[5] => Add22.IN26
cfg_auto_pd_cycles[6] => Add22.IN25
cfg_auto_pd_cycles[7] => Add22.IN24
cfg_auto_pd_cycles[8] => Add22.IN23
cfg_auto_pd_cycles[9] => Add22.IN22
cfg_auto_pd_cycles[10] => Add22.IN21
cfg_auto_pd_cycles[11] => Add22.IN20
cfg_auto_pd_cycles[12] => Add22.IN19
cfg_auto_pd_cycles[13] => Add22.IN18
cfg_auto_pd_cycles[14] => Add22.IN17
cfg_auto_pd_cycles[15] => Add22.IN16
cfg_power_saving_exit_cycles[0] => LessThan8.IN2
cfg_power_saving_exit_cycles[1] => Add23.IN6
cfg_power_saving_exit_cycles[2] => Add23.IN5
cfg_power_saving_exit_cycles[3] => Add23.IN4
cfg_mem_clk_entry_cycles[0] => LessThan9.IN2
cfg_mem_clk_entry_cycles[1] => Add24.IN10
cfg_mem_clk_entry_cycles[2] => Add24.IN9
cfg_mem_clk_entry_cycles[3] => Add24.IN8
cfg_mem_clk_entry_cycles[4] => Add24.IN7
cfg_mem_clk_entry_cycles[5] => Add24.IN6
cfg_extra_ctl_clk_act_to_rdwr[0] => Add3.IN64
cfg_extra_ctl_clk_act_to_rdwr[0] => t_param_act_to_rdwr.DATAB
cfg_extra_ctl_clk_act_to_pch[0] => Add5.IN12
cfg_extra_ctl_clk_act_to_act[0] => Add7.IN12
cfg_extra_ctl_clk_rd_to_rd[0] => Add56.IN8
cfg_extra_ctl_clk_rd_to_rd[0] => Add119.IN8
cfg_extra_ctl_clk_rd_to_rd[1] => Add56.IN7
cfg_extra_ctl_clk_rd_to_rd[1] => Add119.IN7
cfg_extra_ctl_clk_rd_to_rd[2] => Add56.IN6
cfg_extra_ctl_clk_rd_to_rd[2] => Add119.IN6
cfg_extra_ctl_clk_rd_to_rd[3] => Add56.IN5
cfg_extra_ctl_clk_rd_to_rd[3] => Add119.IN5
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => Add121.IN8
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => Add121.IN7
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => Add121.IN6
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => Add121.IN5
cfg_extra_ctl_clk_rd_to_wr[0] => Add26.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add61.IN64
cfg_extra_ctl_clk_rd_to_wr[0] => Add97.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add128.IN64
cfg_extra_ctl_clk_rd_to_wr[1] => Add26.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add61.IN63
cfg_extra_ctl_clk_rd_to_wr[1] => Add97.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add128.IN63
cfg_extra_ctl_clk_rd_to_wr[2] => Add26.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add61.IN62
cfg_extra_ctl_clk_rd_to_wr[2] => Add97.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add128.IN62
cfg_extra_ctl_clk_rd_to_wr[3] => Add26.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add61.IN61
cfg_extra_ctl_clk_rd_to_wr[3] => Add97.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add128.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[0] => Add66.IN64
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => Add66.IN63
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => Add66.IN62
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => Add66.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add71.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add98.IN10
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add134.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add71.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add98.IN9
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add134.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add71.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add98.IN8
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add134.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add71.IN61
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add98.IN7
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add134.IN61
cfg_extra_ctl_clk_rd_to_pch[0] => Add30.IN64
cfg_extra_ctl_clk_rd_to_pch[0] => Add74.IN10
cfg_extra_ctl_clk_rd_to_pch[0] => Add99.IN8
cfg_extra_ctl_clk_rd_to_pch[0] => Add139.IN64
cfg_extra_ctl_clk_rd_to_pch[1] => Add30.IN63
cfg_extra_ctl_clk_rd_to_pch[1] => Add74.IN9
cfg_extra_ctl_clk_rd_to_pch[1] => Add99.IN7
cfg_extra_ctl_clk_rd_to_pch[1] => Add139.IN63
cfg_extra_ctl_clk_rd_to_pch[2] => Add30.IN62
cfg_extra_ctl_clk_rd_to_pch[2] => Add74.IN8
cfg_extra_ctl_clk_rd_to_pch[2] => Add99.IN6
cfg_extra_ctl_clk_rd_to_pch[2] => Add139.IN62
cfg_extra_ctl_clk_rd_to_pch[3] => Add30.IN61
cfg_extra_ctl_clk_rd_to_pch[3] => Add74.IN7
cfg_extra_ctl_clk_rd_to_pch[3] => Add99.IN5
cfg_extra_ctl_clk_rd_to_pch[3] => Add139.IN61
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add34.IN64
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add77.IN12
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add102.IN10
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add143.IN64
cfg_extra_ctl_clk_wr_to_wr[0] => Add78.IN8
cfg_extra_ctl_clk_wr_to_wr[0] => Add144.IN8
cfg_extra_ctl_clk_wr_to_wr[1] => Add78.IN7
cfg_extra_ctl_clk_wr_to_wr[1] => Add144.IN7
cfg_extra_ctl_clk_wr_to_wr[2] => Add78.IN6
cfg_extra_ctl_clk_wr_to_wr[2] => Add144.IN6
cfg_extra_ctl_clk_wr_to_wr[3] => Add78.IN5
cfg_extra_ctl_clk_wr_to_wr[3] => Add144.IN5
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => Add145.IN8
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => Add145.IN7
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => Add145.IN6
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => Add145.IN5
cfg_extra_ctl_clk_wr_to_rd[0] => Add41.IN64
cfg_extra_ctl_clk_wr_to_rd[0] => Add81.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add106.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add150.IN14
cfg_extra_ctl_clk_wr_to_rd[1] => Add41.IN63
cfg_extra_ctl_clk_wr_to_rd[1] => Add81.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add106.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add150.IN13
cfg_extra_ctl_clk_wr_to_rd[2] => Add41.IN62
cfg_extra_ctl_clk_wr_to_rd[2] => Add81.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add106.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add150.IN12
cfg_extra_ctl_clk_wr_to_rd[3] => Add41.IN61
cfg_extra_ctl_clk_wr_to_rd[3] => Add81.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add106.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add150.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[0] => Add82.IN12
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => Add82.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => Add82.IN10
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => Add82.IN9
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add43.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add85.IN64
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add109.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add153.IN12
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add43.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add85.IN63
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add109.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add153.IN11
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add43.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add85.IN62
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add109.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add153.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add43.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add85.IN61
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add109.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add153.IN9
cfg_extra_ctl_clk_wr_to_pch[0] => Add49.IN64
cfg_extra_ctl_clk_wr_to_pch[0] => Add87.IN14
cfg_extra_ctl_clk_wr_to_pch[0] => Add112.IN12
cfg_extra_ctl_clk_wr_to_pch[0] => Add159.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add54.IN64
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add90.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add115.IN14
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add162.IN18
cfg_extra_ctl_clk_pch_to_valid[0] => Add9.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add92.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add165.IN10
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => Add11.IN8
cfg_extra_ctl_clk_four_act_to_act[0] => Add13.IN12
cfg_extra_ctl_clk_arf_to_valid[0] => Add15.IN18
cfg_extra_ctl_clk_pdn_to_valid[0] => Add17.IN8
cfg_extra_ctl_clk_srf_to_valid[0] => Add19.IN20
cfg_extra_ctl_clk_srf_to_zq_cal[0] => Add93.IN16
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_arf_period[0] => Add21.IN28
cfg_extra_ctl_clk_pdn_period[0] => Add22.IN32
t_param_act_to_rdwr[0] <= t_param_act_to_rdwr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[1] <= t_param_act_to_rdwr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[2] <= t_param_act_to_rdwr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[0] <= t_param_act_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[1] <= t_param_act_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[2] <= t_param_act_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[3] <= t_param_act_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[4] <= t_param_act_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[0] <= t_param_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[1] <= t_param_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[2] <= t_param_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[3] <= t_param_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[4] <= t_param_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[0] <= t_param_rd_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[1] <= t_param_rd_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[2] <= t_param_rd_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[3] <= t_param_rd_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[4] <= t_param_rd_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[0] <= t_param_rd_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[1] <= t_param_rd_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[2] <= t_param_rd_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[0] <= t_param_rd_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[1] <= t_param_rd_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[2] <= t_param_rd_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[3] <= t_param_rd_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[4] <= t_param_rd_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[0] <= t_param_rd_to_wr_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[1] <= t_param_rd_to_wr_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[2] <= t_param_rd_to_wr_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[3] <= t_param_rd_to_wr_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[4] <= t_param_rd_to_wr_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[0] <= t_param_rd_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[1] <= t_param_rd_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[2] <= t_param_rd_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[3] <= t_param_rd_to_wr_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[4] <= t_param_rd_to_wr_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[0] <= t_param_rd_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[1] <= t_param_rd_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[2] <= t_param_rd_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[3] <= t_param_rd_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[4] <= t_param_rd_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[0] <= t_param_rd_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[1] <= t_param_rd_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[2] <= t_param_rd_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[3] <= t_param_rd_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[4] <= t_param_rd_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[0] <= t_param_wr_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[1] <= t_param_wr_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[2] <= t_param_wr_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[3] <= t_param_wr_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[4] <= t_param_wr_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[0] <= t_param_wr_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[1] <= t_param_wr_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[2] <= t_param_wr_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[0] <= t_param_wr_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[1] <= t_param_wr_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[2] <= t_param_wr_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[3] <= t_param_wr_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[4] <= t_param_wr_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[0] <= t_param_wr_to_rd_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[1] <= t_param_wr_to_rd_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[2] <= t_param_wr_to_rd_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[3] <= t_param_wr_to_rd_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[4] <= t_param_wr_to_rd_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[0] <= t_param_wr_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[1] <= t_param_wr_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[2] <= t_param_wr_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[3] <= t_param_wr_to_rd_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[4] <= t_param_wr_to_rd_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[0] <= t_param_wr_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[1] <= t_param_wr_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[2] <= t_param_wr_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[3] <= t_param_wr_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[4] <= t_param_wr_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[0] <= t_param_wr_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[1] <= t_param_wr_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[2] <= t_param_wr_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[3] <= t_param_wr_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[4] <= t_param_wr_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[0] <= t_param_pch_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[1] <= t_param_pch_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[2] <= t_param_pch_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[0] <= t_param_pch_all_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[1] <= t_param_pch_all_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[2] <= t_param_pch_all_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[0] <= t_param_act_to_act_diff_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[1] <= t_param_act_to_act_diff_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[2] <= t_param_act_to_act_diff_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[3] <= t_param_act_to_act_diff_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[4] <= t_param_act_to_act_diff_bank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[0] <= t_param_four_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[1] <= t_param_four_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[2] <= t_param_four_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[3] <= t_param_four_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[4] <= t_param_four_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[0] <= t_param_arf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[1] <= t_param_arf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[2] <= t_param_arf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[3] <= t_param_arf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[4] <= t_param_arf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[5] <= t_param_arf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[6] <= t_param_arf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[7] <= t_param_arf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[0] <= t_param_pdn_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[1] <= t_param_pdn_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[2] <= t_param_pdn_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[0] <= t_param_srf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[1] <= t_param_srf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[2] <= t_param_srf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[3] <= t_param_srf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[4] <= t_param_srf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[5] <= t_param_srf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[6] <= t_param_srf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[7] <= t_param_srf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[8] <= t_param_srf_to_valid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[0] <= t_param_srf_to_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[1] <= t_param_srf_to_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[2] <= t_param_srf_to_zq_cal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[3] <= t_param_srf_to_zq_cal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[4] <= t_param_srf_to_zq_cal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[5] <= t_param_srf_to_zq_cal[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[6] <= t_param_srf_to_zq_cal[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[7] <= t_param_srf_to_zq_cal[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[0] <= t_param_arf_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[1] <= t_param_arf_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[2] <= t_param_arf_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[3] <= t_param_arf_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[4] <= t_param_arf_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[5] <= t_param_arf_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[6] <= t_param_arf_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[7] <= t_param_arf_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[8] <= t_param_arf_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[9] <= t_param_arf_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[10] <= t_param_arf_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[11] <= t_param_arf_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[0] <= t_param_pdn_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[1] <= t_param_pdn_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[2] <= t_param_pdn_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[3] <= t_param_pdn_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[4] <= t_param_pdn_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[5] <= t_param_pdn_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[6] <= t_param_pdn_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[7] <= t_param_pdn_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[8] <= t_param_pdn_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[9] <= t_param_pdn_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[10] <= t_param_pdn_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[11] <= t_param_pdn_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[12] <= t_param_pdn_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[13] <= t_param_pdn_period[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[14] <= t_param_pdn_period[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[15] <= t_param_pdn_period[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[16] <= t_param_pdn_period[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[0] <= t_param_power_saving_exit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[1] <= t_param_power_saving_exit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[0] <= t_param_mem_clk_entry_cycles[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[1] <= t_param_mem_clk_entry_cycles[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[2] <= t_param_mem_clk_entry_cycles[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[3] <= t_param_mem_clk_entry_cycles[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[4] <= t_param_mem_clk_entry_cycles[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_ddrx_mm_st_converter:a0
ctl_clk => data_pass.CLK
ctl_clk => burst_counter[0].CLK
ctl_clk => burst_counter[1].CLK
ctl_clk => burst_counter[2].CLK
ctl_reset_n => burst_counter[0].ACLR
ctl_reset_n => burst_counter[1].ACLR
ctl_reset_n => burst_counter[2].ACLR
ctl_reset_n => data_pass.ACLR
ctl_half_clk => ~NO_FANOUT~
ctl_half_clk_reset_n => ~NO_FANOUT~
avl_ready <= int_ready.DB_MAX_OUTPUT_PORT_TYPE
avl_read_req => itf_cmd_valid.IN1
avl_write_req => itf_wr_if_ready.IN0
avl_write_req => itf_wr_data_valid.IN0
avl_write_req => itf_wr_data_valid.DATAB
avl_write_req => always2.IN1
avl_write_req => int_ready.OUTPUTSELECT
avl_write_req => itf_cmd.DATAIN
avl_size[0] => Add0.IN6
avl_size[0] => LessThan0.IN6
avl_size[0] => itf_cmd_burstlen[0].DATAIN
avl_size[1] => Add0.IN5
avl_size[1] => LessThan0.IN5
avl_size[1] => itf_cmd_burstlen[1].DATAIN
avl_size[2] => Add0.IN4
avl_size[2] => LessThan0.IN4
avl_size[2] => itf_cmd_burstlen[2].DATAIN
avl_burstbegin => ~NO_FANOUT~
avl_addr[0] => itf_cmd_address[0].DATAIN
avl_addr[1] => itf_cmd_address[1].DATAIN
avl_addr[2] => itf_cmd_address[2].DATAIN
avl_addr[3] => itf_cmd_address[3].DATAIN
avl_addr[4] => itf_cmd_address[4].DATAIN
avl_addr[5] => itf_cmd_address[5].DATAIN
avl_addr[6] => itf_cmd_address[6].DATAIN
avl_addr[7] => itf_cmd_address[7].DATAIN
avl_addr[8] => itf_cmd_address[8].DATAIN
avl_addr[9] => itf_cmd_address[9].DATAIN
avl_addr[10] => itf_cmd_address[10].DATAIN
avl_addr[11] => itf_cmd_address[11].DATAIN
avl_addr[12] => itf_cmd_address[12].DATAIN
avl_addr[13] => itf_cmd_address[13].DATAIN
avl_addr[14] => itf_cmd_address[14].DATAIN
avl_addr[15] => itf_cmd_address[15].DATAIN
avl_addr[16] => itf_cmd_address[16].DATAIN
avl_addr[17] => itf_cmd_address[17].DATAIN
avl_addr[18] => itf_cmd_address[18].DATAIN
avl_addr[19] => itf_cmd_address[19].DATAIN
avl_addr[20] => itf_cmd_address[20].DATAIN
avl_addr[21] => itf_cmd_address[21].DATAIN
avl_addr[22] => itf_cmd_address[22].DATAIN
avl_addr[23] => itf_cmd_address[23].DATAIN
avl_addr[24] => itf_cmd_address[24].DATAIN
avl_addr[25] => itf_cmd_address[25].DATAIN
avl_rdata_valid <= itf_rd_data_valid.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[0] <= itf_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[1] <= itf_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[2] <= itf_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[3] <= itf_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[4] <= itf_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[5] <= itf_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[6] <= itf_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[7] <= itf_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[8] <= itf_rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[9] <= itf_rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[10] <= itf_rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[11] <= itf_rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[12] <= itf_rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[13] <= itf_rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[14] <= itf_rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[15] <= itf_rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[16] <= itf_rd_data[16].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[17] <= itf_rd_data[17].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[18] <= itf_rd_data[18].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[19] <= itf_rd_data[19].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[20] <= itf_rd_data[20].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[21] <= itf_rd_data[21].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[22] <= itf_rd_data[22].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[23] <= itf_rd_data[23].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[24] <= itf_rd_data[24].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[25] <= itf_rd_data[25].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[26] <= itf_rd_data[26].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[27] <= itf_rd_data[27].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[28] <= itf_rd_data[28].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[29] <= itf_rd_data[29].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[30] <= itf_rd_data[30].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[31] <= itf_rd_data[31].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[32] <= itf_rd_data[32].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[33] <= itf_rd_data[33].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[34] <= itf_rd_data[34].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[35] <= itf_rd_data[35].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[36] <= itf_rd_data[36].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[37] <= itf_rd_data[37].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[38] <= itf_rd_data[38].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[39] <= itf_rd_data[39].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[40] <= itf_rd_data[40].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[41] <= itf_rd_data[41].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[42] <= itf_rd_data[42].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[43] <= itf_rd_data[43].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[44] <= itf_rd_data[44].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[45] <= itf_rd_data[45].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[46] <= itf_rd_data[46].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[47] <= itf_rd_data[47].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[48] <= itf_rd_data[48].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[49] <= itf_rd_data[49].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[50] <= itf_rd_data[50].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[51] <= itf_rd_data[51].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[52] <= itf_rd_data[52].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[53] <= itf_rd_data[53].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[54] <= itf_rd_data[54].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[55] <= itf_rd_data[55].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[56] <= itf_rd_data[56].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[57] <= itf_rd_data[57].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[58] <= itf_rd_data[58].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[59] <= itf_rd_data[59].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[60] <= itf_rd_data[60].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[61] <= itf_rd_data[61].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[62] <= itf_rd_data[62].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[63] <= itf_rd_data[63].DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[0] => itf_wr_data[0].DATAIN
avl_wdata[1] => itf_wr_data[1].DATAIN
avl_wdata[2] => itf_wr_data[2].DATAIN
avl_wdata[3] => itf_wr_data[3].DATAIN
avl_wdata[4] => itf_wr_data[4].DATAIN
avl_wdata[5] => itf_wr_data[5].DATAIN
avl_wdata[6] => itf_wr_data[6].DATAIN
avl_wdata[7] => itf_wr_data[7].DATAIN
avl_wdata[8] => itf_wr_data[8].DATAIN
avl_wdata[9] => itf_wr_data[9].DATAIN
avl_wdata[10] => itf_wr_data[10].DATAIN
avl_wdata[11] => itf_wr_data[11].DATAIN
avl_wdata[12] => itf_wr_data[12].DATAIN
avl_wdata[13] => itf_wr_data[13].DATAIN
avl_wdata[14] => itf_wr_data[14].DATAIN
avl_wdata[15] => itf_wr_data[15].DATAIN
avl_wdata[16] => itf_wr_data[16].DATAIN
avl_wdata[17] => itf_wr_data[17].DATAIN
avl_wdata[18] => itf_wr_data[18].DATAIN
avl_wdata[19] => itf_wr_data[19].DATAIN
avl_wdata[20] => itf_wr_data[20].DATAIN
avl_wdata[21] => itf_wr_data[21].DATAIN
avl_wdata[22] => itf_wr_data[22].DATAIN
avl_wdata[23] => itf_wr_data[23].DATAIN
avl_wdata[24] => itf_wr_data[24].DATAIN
avl_wdata[25] => itf_wr_data[25].DATAIN
avl_wdata[26] => itf_wr_data[26].DATAIN
avl_wdata[27] => itf_wr_data[27].DATAIN
avl_wdata[28] => itf_wr_data[28].DATAIN
avl_wdata[29] => itf_wr_data[29].DATAIN
avl_wdata[30] => itf_wr_data[30].DATAIN
avl_wdata[31] => itf_wr_data[31].DATAIN
avl_wdata[32] => itf_wr_data[32].DATAIN
avl_wdata[33] => itf_wr_data[33].DATAIN
avl_wdata[34] => itf_wr_data[34].DATAIN
avl_wdata[35] => itf_wr_data[35].DATAIN
avl_wdata[36] => itf_wr_data[36].DATAIN
avl_wdata[37] => itf_wr_data[37].DATAIN
avl_wdata[38] => itf_wr_data[38].DATAIN
avl_wdata[39] => itf_wr_data[39].DATAIN
avl_wdata[40] => itf_wr_data[40].DATAIN
avl_wdata[41] => itf_wr_data[41].DATAIN
avl_wdata[42] => itf_wr_data[42].DATAIN
avl_wdata[43] => itf_wr_data[43].DATAIN
avl_wdata[44] => itf_wr_data[44].DATAIN
avl_wdata[45] => itf_wr_data[45].DATAIN
avl_wdata[46] => itf_wr_data[46].DATAIN
avl_wdata[47] => itf_wr_data[47].DATAIN
avl_wdata[48] => itf_wr_data[48].DATAIN
avl_wdata[49] => itf_wr_data[49].DATAIN
avl_wdata[50] => itf_wr_data[50].DATAIN
avl_wdata[51] => itf_wr_data[51].DATAIN
avl_wdata[52] => itf_wr_data[52].DATAIN
avl_wdata[53] => itf_wr_data[53].DATAIN
avl_wdata[54] => itf_wr_data[54].DATAIN
avl_wdata[55] => itf_wr_data[55].DATAIN
avl_wdata[56] => itf_wr_data[56].DATAIN
avl_wdata[57] => itf_wr_data[57].DATAIN
avl_wdata[58] => itf_wr_data[58].DATAIN
avl_wdata[59] => itf_wr_data[59].DATAIN
avl_wdata[60] => itf_wr_data[60].DATAIN
avl_wdata[61] => itf_wr_data[61].DATAIN
avl_wdata[62] => itf_wr_data[62].DATAIN
avl_wdata[63] => itf_wr_data[63].DATAIN
avl_be[0] => itf_wr_data_byte_en[0].DATAIN
avl_be[1] => itf_wr_data_byte_en[1].DATAIN
avl_be[2] => itf_wr_data_byte_en[2].DATAIN
avl_be[3] => itf_wr_data_byte_en[3].DATAIN
avl_be[4] => itf_wr_data_byte_en[4].DATAIN
avl_be[5] => itf_wr_data_byte_en[5].DATAIN
avl_be[6] => itf_wr_data_byte_en[6].DATAIN
avl_be[7] => itf_wr_data_byte_en[7].DATAIN
local_rdata_error[0] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[1] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[2] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[3] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_multicast => itf_cmd_multicast.DATAIN
local_autopch_req => itf_cmd_autopercharge.DATAIN
local_priority => itf_cmd_priority.DATAIN
itf_cmd_ready => itf_wr_data_valid.IN1
itf_cmd_ready => int_ready.IN0
itf_cmd_ready => int_ready.DATAA
itf_cmd_ready => always2.IN1
itf_cmd_valid <= itf_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd <= avl_write_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[0] <= avl_addr[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[1] <= avl_addr[1].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[2] <= avl_addr[2].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[3] <= avl_addr[3].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[4] <= avl_addr[4].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[5] <= avl_addr[5].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[6] <= avl_addr[6].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[7] <= avl_addr[7].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[8] <= avl_addr[8].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[9] <= avl_addr[9].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[10] <= avl_addr[10].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[11] <= avl_addr[11].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[12] <= avl_addr[12].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[13] <= avl_addr[13].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[14] <= avl_addr[14].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[15] <= avl_addr[15].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[16] <= avl_addr[16].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[17] <= avl_addr[17].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[18] <= avl_addr[18].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[19] <= avl_addr[19].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[20] <= avl_addr[20].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[21] <= avl_addr[21].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[22] <= avl_addr[22].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[23] <= avl_addr[23].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[24] <= avl_addr[24].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[25] <= avl_addr[25].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[0] <= avl_size[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[1] <= avl_size[1].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[2] <= avl_size[2].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_id[0] <= <GND>
itf_cmd_id[1] <= <GND>
itf_cmd_id[2] <= <GND>
itf_cmd_id[3] <= <GND>
itf_cmd_id[4] <= <GND>
itf_cmd_id[5] <= <GND>
itf_cmd_id[6] <= <GND>
itf_cmd_id[7] <= <GND>
itf_cmd_priority <= local_priority.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_autopercharge <= local_autopch_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_multicast <= local_multicast.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_ready => itf_wr_if_ready.IN1
itf_wr_data_ready => int_ready.IN1
itf_wr_data_ready => int_ready.DATAB
itf_wr_data_ready => always2.IN1
itf_wr_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[0] <= avl_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[1] <= avl_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[2] <= avl_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[3] <= avl_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[4] <= avl_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[5] <= avl_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[6] <= avl_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[7] <= avl_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[8] <= avl_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[9] <= avl_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[10] <= avl_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[11] <= avl_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[12] <= avl_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[13] <= avl_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[14] <= avl_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[15] <= avl_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[16] <= avl_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[17] <= avl_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[18] <= avl_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[19] <= avl_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[20] <= avl_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[21] <= avl_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[22] <= avl_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[23] <= avl_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[24] <= avl_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[25] <= avl_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[26] <= avl_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[27] <= avl_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[28] <= avl_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[29] <= avl_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[30] <= avl_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[31] <= avl_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[32] <= avl_wdata[32].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[33] <= avl_wdata[33].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[34] <= avl_wdata[34].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[35] <= avl_wdata[35].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[36] <= avl_wdata[36].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[37] <= avl_wdata[37].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[38] <= avl_wdata[38].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[39] <= avl_wdata[39].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[40] <= avl_wdata[40].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[41] <= avl_wdata[41].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[42] <= avl_wdata[42].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[43] <= avl_wdata[43].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[44] <= avl_wdata[44].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[45] <= avl_wdata[45].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[46] <= avl_wdata[46].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[47] <= avl_wdata[47].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[48] <= avl_wdata[48].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[49] <= avl_wdata[49].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[50] <= avl_wdata[50].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[51] <= avl_wdata[51].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[52] <= avl_wdata[52].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[53] <= avl_wdata[53].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[54] <= avl_wdata[54].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[55] <= avl_wdata[55].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[56] <= avl_wdata[56].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[57] <= avl_wdata[57].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[58] <= avl_wdata[58].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[59] <= avl_wdata[59].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[60] <= avl_wdata[60].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[61] <= avl_wdata[61].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[62] <= avl_wdata[62].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[63] <= avl_wdata[63].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[0] <= avl_be[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[1] <= avl_be[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[2] <= avl_be[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[3] <= avl_be[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[4] <= avl_be[4].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[5] <= avl_be[5].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[6] <= avl_be[6].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[7] <= avl_be[7].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_begin <= <GND>
itf_wr_data_last <= <GND>
itf_wr_data_id[0] <= <GND>
itf_wr_data_id[1] <= <GND>
itf_wr_data_id[2] <= <GND>
itf_wr_data_id[3] <= <GND>
itf_wr_data_id[4] <= <GND>
itf_wr_data_id[5] <= <GND>
itf_wr_data_id[6] <= <GND>
itf_wr_data_id[7] <= <GND>
itf_rd_data_ready <= <VCC>
itf_rd_data_valid => avl_rdata_valid.DATAIN
itf_rd_data[0] => avl_rdata[0].DATAIN
itf_rd_data[1] => avl_rdata[1].DATAIN
itf_rd_data[2] => avl_rdata[2].DATAIN
itf_rd_data[3] => avl_rdata[3].DATAIN
itf_rd_data[4] => avl_rdata[4].DATAIN
itf_rd_data[5] => avl_rdata[5].DATAIN
itf_rd_data[6] => avl_rdata[6].DATAIN
itf_rd_data[7] => avl_rdata[7].DATAIN
itf_rd_data[8] => avl_rdata[8].DATAIN
itf_rd_data[9] => avl_rdata[9].DATAIN
itf_rd_data[10] => avl_rdata[10].DATAIN
itf_rd_data[11] => avl_rdata[11].DATAIN
itf_rd_data[12] => avl_rdata[12].DATAIN
itf_rd_data[13] => avl_rdata[13].DATAIN
itf_rd_data[14] => avl_rdata[14].DATAIN
itf_rd_data[15] => avl_rdata[15].DATAIN
itf_rd_data[16] => avl_rdata[16].DATAIN
itf_rd_data[17] => avl_rdata[17].DATAIN
itf_rd_data[18] => avl_rdata[18].DATAIN
itf_rd_data[19] => avl_rdata[19].DATAIN
itf_rd_data[20] => avl_rdata[20].DATAIN
itf_rd_data[21] => avl_rdata[21].DATAIN
itf_rd_data[22] => avl_rdata[22].DATAIN
itf_rd_data[23] => avl_rdata[23].DATAIN
itf_rd_data[24] => avl_rdata[24].DATAIN
itf_rd_data[25] => avl_rdata[25].DATAIN
itf_rd_data[26] => avl_rdata[26].DATAIN
itf_rd_data[27] => avl_rdata[27].DATAIN
itf_rd_data[28] => avl_rdata[28].DATAIN
itf_rd_data[29] => avl_rdata[29].DATAIN
itf_rd_data[30] => avl_rdata[30].DATAIN
itf_rd_data[31] => avl_rdata[31].DATAIN
itf_rd_data[32] => avl_rdata[32].DATAIN
itf_rd_data[33] => avl_rdata[33].DATAIN
itf_rd_data[34] => avl_rdata[34].DATAIN
itf_rd_data[35] => avl_rdata[35].DATAIN
itf_rd_data[36] => avl_rdata[36].DATAIN
itf_rd_data[37] => avl_rdata[37].DATAIN
itf_rd_data[38] => avl_rdata[38].DATAIN
itf_rd_data[39] => avl_rdata[39].DATAIN
itf_rd_data[40] => avl_rdata[40].DATAIN
itf_rd_data[41] => avl_rdata[41].DATAIN
itf_rd_data[42] => avl_rdata[42].DATAIN
itf_rd_data[43] => avl_rdata[43].DATAIN
itf_rd_data[44] => avl_rdata[44].DATAIN
itf_rd_data[45] => avl_rdata[45].DATAIN
itf_rd_data[46] => avl_rdata[46].DATAIN
itf_rd_data[47] => avl_rdata[47].DATAIN
itf_rd_data[48] => avl_rdata[48].DATAIN
itf_rd_data[49] => avl_rdata[49].DATAIN
itf_rd_data[50] => avl_rdata[50].DATAIN
itf_rd_data[51] => avl_rdata[51].DATAIN
itf_rd_data[52] => avl_rdata[52].DATAIN
itf_rd_data[53] => avl_rdata[53].DATAIN
itf_rd_data[54] => avl_rdata[54].DATAIN
itf_rd_data[55] => avl_rdata[55].DATAIN
itf_rd_data[56] => avl_rdata[56].DATAIN
itf_rd_data[57] => avl_rdata[57].DATAIN
itf_rd_data[58] => avl_rdata[58].DATAIN
itf_rd_data[59] => avl_rdata[59].DATAIN
itf_rd_data[60] => avl_rdata[60].DATAIN
itf_rd_data[61] => avl_rdata[61].DATAIN
itf_rd_data[62] => avl_rdata[62].DATAIN
itf_rd_data[63] => avl_rdata[63].DATAIN
itf_rd_data_error => local_rdata_error[0].DATAIN
itf_rd_data_error => local_rdata_error[3].DATAIN
itf_rd_data_error => local_rdata_error[2].DATAIN
itf_rd_data_error => local_rdata_error[1].DATAIN
itf_rd_data_begin => ~NO_FANOUT~
itf_rd_data_last => ~NO_FANOUT~
itf_rd_data_id[0] => ~NO_FANOUT~
itf_rd_data_id[1] => ~NO_FANOUT~
itf_rd_data_id[2] => ~NO_FANOUT~
itf_rd_data_id[3] => ~NO_FANOUT~
itf_rd_data_id[4] => ~NO_FANOUT~
itf_rd_data_id[5] => ~NO_FANOUT~
itf_rd_data_id[6] => ~NO_FANOUT~
itf_rd_data_id[7] => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
s0_clk => s0_clk.IN2
s0_reset => _.IN1
s0_reset => _.IN1
m0_clk => m0_clk.IN2
m0_reset => old_read.ACLR
m0_reset => stop_cmd_r.ACLR
m0_reset => pending_read_count[0].ACLR
m0_reset => pending_read_count[1].ACLR
m0_reset => pending_read_count[2].ACLR
m0_reset => pending_read_count[3].ACLR
m0_reset => pending_read_count[4].ACLR
m0_reset => pending_read_count[5].ACLR
m0_reset => _.IN1
m0_reset => _.IN1
s0_waitrequest <= altera_avalon_dc_fifo:cmd_fifo.in_ready
s0_readdata[0] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[1] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[2] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[3] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[4] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[5] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[6] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[7] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[8] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[9] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[10] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[11] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[12] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[13] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[14] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[15] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[16] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[17] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[18] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[19] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[20] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[21] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[22] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[23] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[24] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[25] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[26] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[27] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[28] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[29] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[30] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[31] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[32] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[33] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[34] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[35] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[36] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[37] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[38] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[39] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[40] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[41] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[42] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[43] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[44] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[45] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[46] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[47] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[48] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[49] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[50] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[51] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[52] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[53] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[54] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[55] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[56] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[57] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[58] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[59] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[60] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[61] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[62] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[63] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdatavalid <= altera_avalon_dc_fifo:rsp_fifo.out_valid
s0_burstcount[0] => s0_cmd_payload[75].IN1
s0_burstcount[1] => s0_cmd_payload[76].IN1
s0_burstcount[2] => s0_cmd_payload[77].IN1
s0_burstcount[3] => s0_cmd_payload[78].IN1
s0_burstcount[4] => s0_cmd_payload[79].IN1
s0_writedata[0] => s0_cmd_payload[9].IN1
s0_writedata[1] => s0_cmd_payload[10].IN1
s0_writedata[2] => s0_cmd_payload[11].IN1
s0_writedata[3] => s0_cmd_payload[12].IN1
s0_writedata[4] => s0_cmd_payload[13].IN1
s0_writedata[5] => s0_cmd_payload[14].IN1
s0_writedata[6] => s0_cmd_payload[15].IN1
s0_writedata[7] => s0_cmd_payload[16].IN1
s0_writedata[8] => s0_cmd_payload[17].IN1
s0_writedata[9] => s0_cmd_payload[18].IN1
s0_writedata[10] => s0_cmd_payload[19].IN1
s0_writedata[11] => s0_cmd_payload[20].IN1
s0_writedata[12] => s0_cmd_payload[21].IN1
s0_writedata[13] => s0_cmd_payload[22].IN1
s0_writedata[14] => s0_cmd_payload[23].IN1
s0_writedata[15] => s0_cmd_payload[24].IN1
s0_writedata[16] => s0_cmd_payload[25].IN1
s0_writedata[17] => s0_cmd_payload[26].IN1
s0_writedata[18] => s0_cmd_payload[27].IN1
s0_writedata[19] => s0_cmd_payload[28].IN1
s0_writedata[20] => s0_cmd_payload[29].IN1
s0_writedata[21] => s0_cmd_payload[30].IN1
s0_writedata[22] => s0_cmd_payload[31].IN1
s0_writedata[23] => s0_cmd_payload[32].IN1
s0_writedata[24] => s0_cmd_payload[33].IN1
s0_writedata[25] => s0_cmd_payload[34].IN1
s0_writedata[26] => s0_cmd_payload[35].IN1
s0_writedata[27] => s0_cmd_payload[36].IN1
s0_writedata[28] => s0_cmd_payload[37].IN1
s0_writedata[29] => s0_cmd_payload[38].IN1
s0_writedata[30] => s0_cmd_payload[39].IN1
s0_writedata[31] => s0_cmd_payload[40].IN1
s0_writedata[32] => s0_cmd_payload[41].IN1
s0_writedata[33] => s0_cmd_payload[42].IN1
s0_writedata[34] => s0_cmd_payload[43].IN1
s0_writedata[35] => s0_cmd_payload[44].IN1
s0_writedata[36] => s0_cmd_payload[45].IN1
s0_writedata[37] => s0_cmd_payload[46].IN1
s0_writedata[38] => s0_cmd_payload[47].IN1
s0_writedata[39] => s0_cmd_payload[48].IN1
s0_writedata[40] => s0_cmd_payload[49].IN1
s0_writedata[41] => s0_cmd_payload[50].IN1
s0_writedata[42] => s0_cmd_payload[51].IN1
s0_writedata[43] => s0_cmd_payload[52].IN1
s0_writedata[44] => s0_cmd_payload[53].IN1
s0_writedata[45] => s0_cmd_payload[54].IN1
s0_writedata[46] => s0_cmd_payload[55].IN1
s0_writedata[47] => s0_cmd_payload[56].IN1
s0_writedata[48] => s0_cmd_payload[57].IN1
s0_writedata[49] => s0_cmd_payload[58].IN1
s0_writedata[50] => s0_cmd_payload[59].IN1
s0_writedata[51] => s0_cmd_payload[60].IN1
s0_writedata[52] => s0_cmd_payload[61].IN1
s0_writedata[53] => s0_cmd_payload[62].IN1
s0_writedata[54] => s0_cmd_payload[63].IN1
s0_writedata[55] => s0_cmd_payload[64].IN1
s0_writedata[56] => s0_cmd_payload[65].IN1
s0_writedata[57] => s0_cmd_payload[66].IN1
s0_writedata[58] => s0_cmd_payload[67].IN1
s0_writedata[59] => s0_cmd_payload[68].IN1
s0_writedata[60] => s0_cmd_payload[69].IN1
s0_writedata[61] => s0_cmd_payload[70].IN1
s0_writedata[62] => s0_cmd_payload[71].IN1
s0_writedata[63] => s0_cmd_payload[72].IN1
s0_address[0] => s0_cmd_payload[80].IN1
s0_address[1] => s0_cmd_payload[81].IN1
s0_address[2] => s0_cmd_payload[82].IN1
s0_address[3] => s0_cmd_payload[83].IN1
s0_address[4] => s0_cmd_payload[84].IN1
s0_address[5] => s0_cmd_payload[85].IN1
s0_address[6] => s0_cmd_payload[86].IN1
s0_address[7] => s0_cmd_payload[87].IN1
s0_address[8] => s0_cmd_payload[88].IN1
s0_address[9] => s0_cmd_payload[89].IN1
s0_address[10] => s0_cmd_payload[90].IN1
s0_address[11] => s0_cmd_payload[91].IN1
s0_address[12] => s0_cmd_payload[92].IN1
s0_address[13] => s0_cmd_payload[93].IN1
s0_address[14] => s0_cmd_payload[94].IN1
s0_address[15] => s0_cmd_payload[95].IN1
s0_address[16] => s0_cmd_payload[96].IN1
s0_address[17] => s0_cmd_payload[97].IN1
s0_address[18] => s0_cmd_payload[98].IN1
s0_address[19] => s0_cmd_payload[99].IN1
s0_address[20] => s0_cmd_payload[100].IN1
s0_address[21] => s0_cmd_payload[101].IN1
s0_address[22] => s0_cmd_payload[102].IN1
s0_address[23] => s0_cmd_payload[103].IN1
s0_address[24] => s0_cmd_payload[104].IN1
s0_address[25] => s0_cmd_payload[105].IN1
s0_address[26] => s0_cmd_payload[106].IN1
s0_address[27] => s0_cmd_payload[107].IN1
s0_address[28] => s0_cmd_payload[108].IN1
s0_write => s0_cmd_payload[73].IN1
s0_read => s0_cmd_payload[74].IN1
s0_byteenable[0] => s0_cmd_payload[1].IN1
s0_byteenable[1] => s0_cmd_payload[2].IN1
s0_byteenable[2] => s0_cmd_payload[3].IN1
s0_byteenable[3] => s0_cmd_payload[4].IN1
s0_byteenable[4] => s0_cmd_payload[5].IN1
s0_byteenable[5] => s0_cmd_payload[6].IN1
s0_byteenable[6] => s0_cmd_payload[7].IN1
s0_byteenable[7] => s0_cmd_payload[8].IN1
s0_debugaccess => s0_cmd_payload[0].IN1
m0_waitrequest => old_read.IN1
m0_waitrequest => m0_cmd_ready.IN1
m0_waitrequest => m0_read_accepted.IN1
m0_readdata[0] => m0_readdata[0].IN1
m0_readdata[1] => m0_readdata[1].IN1
m0_readdata[2] => m0_readdata[2].IN1
m0_readdata[3] => m0_readdata[3].IN1
m0_readdata[4] => m0_readdata[4].IN1
m0_readdata[5] => m0_readdata[5].IN1
m0_readdata[6] => m0_readdata[6].IN1
m0_readdata[7] => m0_readdata[7].IN1
m0_readdata[8] => m0_readdata[8].IN1
m0_readdata[9] => m0_readdata[9].IN1
m0_readdata[10] => m0_readdata[10].IN1
m0_readdata[11] => m0_readdata[11].IN1
m0_readdata[12] => m0_readdata[12].IN1
m0_readdata[13] => m0_readdata[13].IN1
m0_readdata[14] => m0_readdata[14].IN1
m0_readdata[15] => m0_readdata[15].IN1
m0_readdata[16] => m0_readdata[16].IN1
m0_readdata[17] => m0_readdata[17].IN1
m0_readdata[18] => m0_readdata[18].IN1
m0_readdata[19] => m0_readdata[19].IN1
m0_readdata[20] => m0_readdata[20].IN1
m0_readdata[21] => m0_readdata[21].IN1
m0_readdata[22] => m0_readdata[22].IN1
m0_readdata[23] => m0_readdata[23].IN1
m0_readdata[24] => m0_readdata[24].IN1
m0_readdata[25] => m0_readdata[25].IN1
m0_readdata[26] => m0_readdata[26].IN1
m0_readdata[27] => m0_readdata[27].IN1
m0_readdata[28] => m0_readdata[28].IN1
m0_readdata[29] => m0_readdata[29].IN1
m0_readdata[30] => m0_readdata[30].IN1
m0_readdata[31] => m0_readdata[31].IN1
m0_readdata[32] => m0_readdata[32].IN1
m0_readdata[33] => m0_readdata[33].IN1
m0_readdata[34] => m0_readdata[34].IN1
m0_readdata[35] => m0_readdata[35].IN1
m0_readdata[36] => m0_readdata[36].IN1
m0_readdata[37] => m0_readdata[37].IN1
m0_readdata[38] => m0_readdata[38].IN1
m0_readdata[39] => m0_readdata[39].IN1
m0_readdata[40] => m0_readdata[40].IN1
m0_readdata[41] => m0_readdata[41].IN1
m0_readdata[42] => m0_readdata[42].IN1
m0_readdata[43] => m0_readdata[43].IN1
m0_readdata[44] => m0_readdata[44].IN1
m0_readdata[45] => m0_readdata[45].IN1
m0_readdata[46] => m0_readdata[46].IN1
m0_readdata[47] => m0_readdata[47].IN1
m0_readdata[48] => m0_readdata[48].IN1
m0_readdata[49] => m0_readdata[49].IN1
m0_readdata[50] => m0_readdata[50].IN1
m0_readdata[51] => m0_readdata[51].IN1
m0_readdata[52] => m0_readdata[52].IN1
m0_readdata[53] => m0_readdata[53].IN1
m0_readdata[54] => m0_readdata[54].IN1
m0_readdata[55] => m0_readdata[55].IN1
m0_readdata[56] => m0_readdata[56].IN1
m0_readdata[57] => m0_readdata[57].IN1
m0_readdata[58] => m0_readdata[58].IN1
m0_readdata[59] => m0_readdata[59].IN1
m0_readdata[60] => m0_readdata[60].IN1
m0_readdata[61] => m0_readdata[61].IN1
m0_readdata[62] => m0_readdata[62].IN1
m0_readdata[63] => m0_readdata[63].IN1
m0_readdatavalid => m0_readdatavalid.IN1
m0_burstcount[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[5] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[6] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[7] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[8] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[9] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[10] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[11] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[12] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[13] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[14] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[15] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[16] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[17] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[18] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[19] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[20] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[21] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[22] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[23] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[24] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[25] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[26] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[27] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[28] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[29] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[30] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[31] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[32] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[33] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[34] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[35] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[36] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[37] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[38] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[39] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[40] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[41] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[42] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[43] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[44] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[45] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[46] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[47] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[48] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[49] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[50] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[51] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[52] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[53] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[54] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[55] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[56] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[57] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[58] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[59] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[60] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[61] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[62] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[63] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[5] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[6] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[7] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[8] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[9] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[10] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[11] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[12] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[13] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[14] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[15] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[16] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[17] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[18] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[19] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[20] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[21] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[22] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[23] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[24] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[25] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[26] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[27] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[28] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[5] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[6] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[7] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_debugaccess <= altera_avalon_dc_fifo:cmd_fifo.out_data


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo
in_clk => in_clk.IN1
in_reset_n => in_reset_n.IN1
out_clk => out_clk.IN1
out_reset_n => out_reset_n.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
in_data[42] => mem.data_a[42].DATAIN
in_data[42] => mem.DATAIN42
in_data[43] => mem.data_a[43].DATAIN
in_data[43] => mem.DATAIN43
in_data[44] => mem.data_a[44].DATAIN
in_data[44] => mem.DATAIN44
in_data[45] => mem.data_a[45].DATAIN
in_data[45] => mem.DATAIN45
in_data[46] => mem.data_a[46].DATAIN
in_data[46] => mem.DATAIN46
in_data[47] => mem.data_a[47].DATAIN
in_data[47] => mem.DATAIN47
in_data[48] => mem.data_a[48].DATAIN
in_data[48] => mem.DATAIN48
in_data[49] => mem.data_a[49].DATAIN
in_data[49] => mem.DATAIN49
in_data[50] => mem.data_a[50].DATAIN
in_data[50] => mem.DATAIN50
in_data[51] => mem.data_a[51].DATAIN
in_data[51] => mem.DATAIN51
in_data[52] => mem.data_a[52].DATAIN
in_data[52] => mem.DATAIN52
in_data[53] => mem.data_a[53].DATAIN
in_data[53] => mem.DATAIN53
in_data[54] => mem.data_a[54].DATAIN
in_data[54] => mem.DATAIN54
in_data[55] => mem.data_a[55].DATAIN
in_data[55] => mem.DATAIN55
in_data[56] => mem.data_a[56].DATAIN
in_data[56] => mem.DATAIN56
in_data[57] => mem.data_a[57].DATAIN
in_data[57] => mem.DATAIN57
in_data[58] => mem.data_a[58].DATAIN
in_data[58] => mem.DATAIN58
in_data[59] => mem.data_a[59].DATAIN
in_data[59] => mem.DATAIN59
in_data[60] => mem.data_a[60].DATAIN
in_data[60] => mem.DATAIN60
in_data[61] => mem.data_a[61].DATAIN
in_data[61] => mem.DATAIN61
in_data[62] => mem.data_a[62].DATAIN
in_data[62] => mem.DATAIN62
in_data[63] => mem.data_a[63].DATAIN
in_data[63] => mem.DATAIN63
in_data[64] => mem.data_a[64].DATAIN
in_data[64] => mem.DATAIN64
in_data[65] => mem.data_a[65].DATAIN
in_data[65] => mem.DATAIN65
in_data[66] => mem.data_a[66].DATAIN
in_data[66] => mem.DATAIN66
in_data[67] => mem.data_a[67].DATAIN
in_data[67] => mem.DATAIN67
in_data[68] => mem.data_a[68].DATAIN
in_data[68] => mem.DATAIN68
in_data[69] => mem.data_a[69].DATAIN
in_data[69] => mem.DATAIN69
in_data[70] => mem.data_a[70].DATAIN
in_data[70] => mem.DATAIN70
in_data[71] => mem.data_a[71].DATAIN
in_data[71] => mem.DATAIN71
in_data[72] => mem.data_a[72].DATAIN
in_data[72] => mem.DATAIN72
in_data[73] => mem.data_a[73].DATAIN
in_data[73] => mem.DATAIN73
in_data[74] => mem.data_a[74].DATAIN
in_data[74] => mem.DATAIN74
in_data[75] => mem.data_a[75].DATAIN
in_data[75] => mem.DATAIN75
in_data[76] => mem.data_a[76].DATAIN
in_data[76] => mem.DATAIN76
in_data[77] => mem.data_a[77].DATAIN
in_data[77] => mem.DATAIN77
in_data[78] => mem.data_a[78].DATAIN
in_data[78] => mem.DATAIN78
in_data[79] => mem.data_a[79].DATAIN
in_data[79] => mem.DATAIN79
in_data[80] => mem.data_a[80].DATAIN
in_data[80] => mem.DATAIN80
in_data[81] => mem.data_a[81].DATAIN
in_data[81] => mem.DATAIN81
in_data[82] => mem.data_a[82].DATAIN
in_data[82] => mem.DATAIN82
in_data[83] => mem.data_a[83].DATAIN
in_data[83] => mem.DATAIN83
in_data[84] => mem.data_a[84].DATAIN
in_data[84] => mem.DATAIN84
in_data[85] => mem.data_a[85].DATAIN
in_data[85] => mem.DATAIN85
in_data[86] => mem.data_a[86].DATAIN
in_data[86] => mem.DATAIN86
in_data[87] => mem.data_a[87].DATAIN
in_data[87] => mem.DATAIN87
in_data[88] => mem.data_a[88].DATAIN
in_data[88] => mem.DATAIN88
in_data[89] => mem.data_a[89].DATAIN
in_data[89] => mem.DATAIN89
in_data[90] => mem.data_a[90].DATAIN
in_data[90] => mem.DATAIN90
in_data[91] => mem.data_a[91].DATAIN
in_data[91] => mem.DATAIN91
in_data[92] => mem.data_a[92].DATAIN
in_data[92] => mem.DATAIN92
in_data[93] => mem.data_a[93].DATAIN
in_data[93] => mem.DATAIN93
in_data[94] => mem.data_a[94].DATAIN
in_data[94] => mem.DATAIN94
in_data[95] => mem.data_a[95].DATAIN
in_data[95] => mem.DATAIN95
in_data[96] => mem.data_a[96].DATAIN
in_data[96] => mem.DATAIN96
in_data[97] => mem.data_a[97].DATAIN
in_data[97] => mem.DATAIN97
in_data[98] => mem.data_a[98].DATAIN
in_data[98] => mem.DATAIN98
in_data[99] => mem.data_a[99].DATAIN
in_data[99] => mem.DATAIN99
in_data[100] => mem.data_a[100].DATAIN
in_data[100] => mem.DATAIN100
in_data[101] => mem.data_a[101].DATAIN
in_data[101] => mem.DATAIN101
in_data[102] => mem.data_a[102].DATAIN
in_data[102] => mem.DATAIN102
in_data[103] => mem.data_a[103].DATAIN
in_data[103] => mem.DATAIN103
in_data[104] => mem.data_a[104].DATAIN
in_data[104] => mem.DATAIN104
in_data[105] => mem.data_a[105].DATAIN
in_data[105] => mem.DATAIN105
in_data[106] => mem.data_a[106].DATAIN
in_data[106] => mem.DATAIN106
in_data[107] => mem.data_a[107].DATAIN
in_data[107] => mem.DATAIN107
in_data[108] => mem.data_a[108].DATAIN
in_data[108] => mem.DATAIN108
in_valid => next_in_wr_ptr.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => ~NO_FANOUT~
in_channel[0] => ~NO_FANOUT~
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_payload[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_payload[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_payload[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_payload[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_payload[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_payload[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_payload[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_payload[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_payload[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_payload[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_payload[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_payload[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_payload[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_payload[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_payload[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_payload[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_payload[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_payload[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_payload[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_payload[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_payload[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_payload[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_payload[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_payload[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_payload[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_payload[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_payload[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_payload[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_payload[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_payload[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_payload[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_payload[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_payload[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_payload[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_payload[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_payload[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_payload[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_payload[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_payload[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_payload[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_payload[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_payload[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_payload[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_payload[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_payload[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_payload[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_payload[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_payload[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_payload[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_payload[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_payload[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_payload[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_payload[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_payload[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_payload[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_payload[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_payload[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_payload[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_payload[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_payload[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_payload[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_payload[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_payload[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_payload[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_payload[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_payload[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_payload[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_payload[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_payload[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_payload[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_payload[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_payload[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_payload[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_payload[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_payload[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_payload[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_payload[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_payload[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_payload[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_payload[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_payload[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_payload[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_payload[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_payload[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_payload[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_payload[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_payload[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_payload[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_payload[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_payload[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_payload[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_payload[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_payload[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_payload[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_payload[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_payload[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_payload[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_payload[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_payload[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_payload[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_payload[108].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= <GND>
out_error[0] <= <GND>
out_channel[0] <= <GND>
in_csr_address => ~NO_FANOUT~
in_csr_write => ~NO_FANOUT~
in_csr_read => ~NO_FANOUT~
in_csr_readdata[0] <= <GND>
in_csr_readdata[1] <= <GND>
in_csr_readdata[2] <= <GND>
in_csr_readdata[3] <= <GND>
in_csr_readdata[4] <= <GND>
in_csr_readdata[5] <= <GND>
in_csr_readdata[6] <= <GND>
in_csr_readdata[7] <= <GND>
in_csr_readdata[8] <= <GND>
in_csr_readdata[9] <= <GND>
in_csr_readdata[10] <= <GND>
in_csr_readdata[11] <= <GND>
in_csr_readdata[12] <= <GND>
in_csr_readdata[13] <= <GND>
in_csr_readdata[14] <= <GND>
in_csr_readdata[15] <= <GND>
in_csr_readdata[16] <= <GND>
in_csr_readdata[17] <= <GND>
in_csr_readdata[18] <= <GND>
in_csr_readdata[19] <= <GND>
in_csr_readdata[20] <= <GND>
in_csr_readdata[21] <= <GND>
in_csr_readdata[22] <= <GND>
in_csr_readdata[23] <= <GND>
in_csr_readdata[24] <= <GND>
in_csr_readdata[25] <= <GND>
in_csr_readdata[26] <= <GND>
in_csr_readdata[27] <= <GND>
in_csr_readdata[28] <= <GND>
in_csr_readdata[29] <= <GND>
in_csr_readdata[30] <= <GND>
in_csr_readdata[31] <= <GND>
in_csr_writedata[0] => ~NO_FANOUT~
in_csr_writedata[1] => ~NO_FANOUT~
in_csr_writedata[2] => ~NO_FANOUT~
in_csr_writedata[3] => ~NO_FANOUT~
in_csr_writedata[4] => ~NO_FANOUT~
in_csr_writedata[5] => ~NO_FANOUT~
in_csr_writedata[6] => ~NO_FANOUT~
in_csr_writedata[7] => ~NO_FANOUT~
in_csr_writedata[8] => ~NO_FANOUT~
in_csr_writedata[9] => ~NO_FANOUT~
in_csr_writedata[10] => ~NO_FANOUT~
in_csr_writedata[11] => ~NO_FANOUT~
in_csr_writedata[12] => ~NO_FANOUT~
in_csr_writedata[13] => ~NO_FANOUT~
in_csr_writedata[14] => ~NO_FANOUT~
in_csr_writedata[15] => ~NO_FANOUT~
in_csr_writedata[16] => ~NO_FANOUT~
in_csr_writedata[17] => ~NO_FANOUT~
in_csr_writedata[18] => ~NO_FANOUT~
in_csr_writedata[19] => ~NO_FANOUT~
in_csr_writedata[20] => ~NO_FANOUT~
in_csr_writedata[21] => ~NO_FANOUT~
in_csr_writedata[22] => ~NO_FANOUT~
in_csr_writedata[23] => ~NO_FANOUT~
in_csr_writedata[24] => ~NO_FANOUT~
in_csr_writedata[25] => ~NO_FANOUT~
in_csr_writedata[26] => ~NO_FANOUT~
in_csr_writedata[27] => ~NO_FANOUT~
in_csr_writedata[28] => ~NO_FANOUT~
in_csr_writedata[29] => ~NO_FANOUT~
in_csr_writedata[30] => ~NO_FANOUT~
in_csr_writedata[31] => ~NO_FANOUT~
out_csr_address => ~NO_FANOUT~
out_csr_write => ~NO_FANOUT~
out_csr_read => ~NO_FANOUT~
out_csr_readdata[0] <= <GND>
out_csr_readdata[1] <= <GND>
out_csr_readdata[2] <= <GND>
out_csr_readdata[3] <= <GND>
out_csr_readdata[4] <= <GND>
out_csr_readdata[5] <= <GND>
out_csr_readdata[6] <= <GND>
out_csr_readdata[7] <= <GND>
out_csr_readdata[8] <= <GND>
out_csr_readdata[9] <= <GND>
out_csr_readdata[10] <= <GND>
out_csr_readdata[11] <= <GND>
out_csr_readdata[12] <= <GND>
out_csr_readdata[13] <= <GND>
out_csr_readdata[14] <= <GND>
out_csr_readdata[15] <= <GND>
out_csr_readdata[16] <= <GND>
out_csr_readdata[17] <= <GND>
out_csr_readdata[18] <= <GND>
out_csr_readdata[19] <= <GND>
out_csr_readdata[20] <= <GND>
out_csr_readdata[21] <= <GND>
out_csr_readdata[22] <= <GND>
out_csr_readdata[23] <= <GND>
out_csr_readdata[24] <= <GND>
out_csr_readdata[25] <= <GND>
out_csr_readdata[26] <= <GND>
out_csr_readdata[27] <= <GND>
out_csr_readdata[28] <= <GND>
out_csr_readdata[29] <= <GND>
out_csr_readdata[30] <= <GND>
out_csr_readdata[31] <= <GND>
out_csr_writedata[0] => ~NO_FANOUT~
out_csr_writedata[1] => ~NO_FANOUT~
out_csr_writedata[2] => ~NO_FANOUT~
out_csr_writedata[3] => ~NO_FANOUT~
out_csr_writedata[4] => ~NO_FANOUT~
out_csr_writedata[5] => ~NO_FANOUT~
out_csr_writedata[6] => ~NO_FANOUT~
out_csr_writedata[7] => ~NO_FANOUT~
out_csr_writedata[8] => ~NO_FANOUT~
out_csr_writedata[9] => ~NO_FANOUT~
out_csr_writedata[10] => ~NO_FANOUT~
out_csr_writedata[11] => ~NO_FANOUT~
out_csr_writedata[12] => ~NO_FANOUT~
out_csr_writedata[13] => ~NO_FANOUT~
out_csr_writedata[14] => ~NO_FANOUT~
out_csr_writedata[15] => ~NO_FANOUT~
out_csr_writedata[16] => ~NO_FANOUT~
out_csr_writedata[17] => ~NO_FANOUT~
out_csr_writedata[18] => ~NO_FANOUT~
out_csr_writedata[19] => ~NO_FANOUT~
out_csr_writedata[20] => ~NO_FANOUT~
out_csr_writedata[21] => ~NO_FANOUT~
out_csr_writedata[22] => ~NO_FANOUT~
out_csr_writedata[23] => ~NO_FANOUT~
out_csr_writedata[24] => ~NO_FANOUT~
out_csr_writedata[25] => ~NO_FANOUT~
out_csr_writedata[26] => ~NO_FANOUT~
out_csr_writedata[27] => ~NO_FANOUT~
out_csr_writedata[28] => ~NO_FANOUT~
out_csr_writedata[29] => ~NO_FANOUT~
out_csr_writedata[30] => ~NO_FANOUT~
out_csr_writedata[31] => ~NO_FANOUT~
almost_full_valid <= <GND>
almost_full_data <= <GND>
almost_empty_valid <= <GND>
almost_empty_data <= <GND>
space_avail_data[0] <= <GND>
space_avail_data[1] <= <GND>
space_avail_data[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
clk => clk.IN3
reset_n => reset_n.IN3
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
clk => clk.IN3
reset_n => reset_n.IN3
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo
in_clk => in_clk.IN1
in_reset_n => in_reset_n.IN1
out_clk => out_clk.IN1
out_reset_n => out_reset_n.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
in_data[42] => mem.data_a[42].DATAIN
in_data[42] => mem.DATAIN42
in_data[43] => mem.data_a[43].DATAIN
in_data[43] => mem.DATAIN43
in_data[44] => mem.data_a[44].DATAIN
in_data[44] => mem.DATAIN44
in_data[45] => mem.data_a[45].DATAIN
in_data[45] => mem.DATAIN45
in_data[46] => mem.data_a[46].DATAIN
in_data[46] => mem.DATAIN46
in_data[47] => mem.data_a[47].DATAIN
in_data[47] => mem.DATAIN47
in_data[48] => mem.data_a[48].DATAIN
in_data[48] => mem.DATAIN48
in_data[49] => mem.data_a[49].DATAIN
in_data[49] => mem.DATAIN49
in_data[50] => mem.data_a[50].DATAIN
in_data[50] => mem.DATAIN50
in_data[51] => mem.data_a[51].DATAIN
in_data[51] => mem.DATAIN51
in_data[52] => mem.data_a[52].DATAIN
in_data[52] => mem.DATAIN52
in_data[53] => mem.data_a[53].DATAIN
in_data[53] => mem.DATAIN53
in_data[54] => mem.data_a[54].DATAIN
in_data[54] => mem.DATAIN54
in_data[55] => mem.data_a[55].DATAIN
in_data[55] => mem.DATAIN55
in_data[56] => mem.data_a[56].DATAIN
in_data[56] => mem.DATAIN56
in_data[57] => mem.data_a[57].DATAIN
in_data[57] => mem.DATAIN57
in_data[58] => mem.data_a[58].DATAIN
in_data[58] => mem.DATAIN58
in_data[59] => mem.data_a[59].DATAIN
in_data[59] => mem.DATAIN59
in_data[60] => mem.data_a[60].DATAIN
in_data[60] => mem.DATAIN60
in_data[61] => mem.data_a[61].DATAIN
in_data[61] => mem.DATAIN61
in_data[62] => mem.data_a[62].DATAIN
in_data[62] => mem.DATAIN62
in_data[63] => mem.data_a[63].DATAIN
in_data[63] => mem.DATAIN63
in_valid => next_in_wr_ptr.IN1
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => ~NO_FANOUT~
in_channel[0] => ~NO_FANOUT~
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_payload[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_payload[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_payload[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_payload[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_payload[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_payload[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_payload[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_payload[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_payload[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_payload[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_payload[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_payload[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_payload[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_payload[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_payload[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_payload[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_payload[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_payload[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_payload[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_payload[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_payload[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_payload[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_payload[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_payload[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_payload[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_payload[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_payload[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_payload[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_payload[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_payload[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_payload[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_payload[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_payload[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_payload[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_payload[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_payload[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_payload[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_payload[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_payload[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_payload[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_payload[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_payload[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_payload[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_payload[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_payload[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_payload[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_payload[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_payload[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_payload[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_payload[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_payload[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_payload[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_payload[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_payload[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_payload[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_payload[63].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= <GND>
out_error[0] <= <GND>
out_channel[0] <= <GND>
in_csr_address => ~NO_FANOUT~
in_csr_write => ~NO_FANOUT~
in_csr_read => ~NO_FANOUT~
in_csr_readdata[0] <= <GND>
in_csr_readdata[1] <= <GND>
in_csr_readdata[2] <= <GND>
in_csr_readdata[3] <= <GND>
in_csr_readdata[4] <= <GND>
in_csr_readdata[5] <= <GND>
in_csr_readdata[6] <= <GND>
in_csr_readdata[7] <= <GND>
in_csr_readdata[8] <= <GND>
in_csr_readdata[9] <= <GND>
in_csr_readdata[10] <= <GND>
in_csr_readdata[11] <= <GND>
in_csr_readdata[12] <= <GND>
in_csr_readdata[13] <= <GND>
in_csr_readdata[14] <= <GND>
in_csr_readdata[15] <= <GND>
in_csr_readdata[16] <= <GND>
in_csr_readdata[17] <= <GND>
in_csr_readdata[18] <= <GND>
in_csr_readdata[19] <= <GND>
in_csr_readdata[20] <= <GND>
in_csr_readdata[21] <= <GND>
in_csr_readdata[22] <= <GND>
in_csr_readdata[23] <= <GND>
in_csr_readdata[24] <= <GND>
in_csr_readdata[25] <= <GND>
in_csr_readdata[26] <= <GND>
in_csr_readdata[27] <= <GND>
in_csr_readdata[28] <= <GND>
in_csr_readdata[29] <= <GND>
in_csr_readdata[30] <= <GND>
in_csr_readdata[31] <= <GND>
in_csr_writedata[0] => ~NO_FANOUT~
in_csr_writedata[1] => ~NO_FANOUT~
in_csr_writedata[2] => ~NO_FANOUT~
in_csr_writedata[3] => ~NO_FANOUT~
in_csr_writedata[4] => ~NO_FANOUT~
in_csr_writedata[5] => ~NO_FANOUT~
in_csr_writedata[6] => ~NO_FANOUT~
in_csr_writedata[7] => ~NO_FANOUT~
in_csr_writedata[8] => ~NO_FANOUT~
in_csr_writedata[9] => ~NO_FANOUT~
in_csr_writedata[10] => ~NO_FANOUT~
in_csr_writedata[11] => ~NO_FANOUT~
in_csr_writedata[12] => ~NO_FANOUT~
in_csr_writedata[13] => ~NO_FANOUT~
in_csr_writedata[14] => ~NO_FANOUT~
in_csr_writedata[15] => ~NO_FANOUT~
in_csr_writedata[16] => ~NO_FANOUT~
in_csr_writedata[17] => ~NO_FANOUT~
in_csr_writedata[18] => ~NO_FANOUT~
in_csr_writedata[19] => ~NO_FANOUT~
in_csr_writedata[20] => ~NO_FANOUT~
in_csr_writedata[21] => ~NO_FANOUT~
in_csr_writedata[22] => ~NO_FANOUT~
in_csr_writedata[23] => ~NO_FANOUT~
in_csr_writedata[24] => ~NO_FANOUT~
in_csr_writedata[25] => ~NO_FANOUT~
in_csr_writedata[26] => ~NO_FANOUT~
in_csr_writedata[27] => ~NO_FANOUT~
in_csr_writedata[28] => ~NO_FANOUT~
in_csr_writedata[29] => ~NO_FANOUT~
in_csr_writedata[30] => ~NO_FANOUT~
in_csr_writedata[31] => ~NO_FANOUT~
out_csr_address => ~NO_FANOUT~
out_csr_write => ~NO_FANOUT~
out_csr_read => ~NO_FANOUT~
out_csr_readdata[0] <= <GND>
out_csr_readdata[1] <= <GND>
out_csr_readdata[2] <= <GND>
out_csr_readdata[3] <= <GND>
out_csr_readdata[4] <= <GND>
out_csr_readdata[5] <= <GND>
out_csr_readdata[6] <= <GND>
out_csr_readdata[7] <= <GND>
out_csr_readdata[8] <= <GND>
out_csr_readdata[9] <= <GND>
out_csr_readdata[10] <= <GND>
out_csr_readdata[11] <= <GND>
out_csr_readdata[12] <= <GND>
out_csr_readdata[13] <= <GND>
out_csr_readdata[14] <= <GND>
out_csr_readdata[15] <= <GND>
out_csr_readdata[16] <= <GND>
out_csr_readdata[17] <= <GND>
out_csr_readdata[18] <= <GND>
out_csr_readdata[19] <= <GND>
out_csr_readdata[20] <= <GND>
out_csr_readdata[21] <= <GND>
out_csr_readdata[22] <= <GND>
out_csr_readdata[23] <= <GND>
out_csr_readdata[24] <= <GND>
out_csr_readdata[25] <= <GND>
out_csr_readdata[26] <= <GND>
out_csr_readdata[27] <= <GND>
out_csr_readdata[28] <= <GND>
out_csr_readdata[29] <= <GND>
out_csr_readdata[30] <= <GND>
out_csr_readdata[31] <= <GND>
out_csr_writedata[0] => ~NO_FANOUT~
out_csr_writedata[1] => ~NO_FANOUT~
out_csr_writedata[2] => ~NO_FANOUT~
out_csr_writedata[3] => ~NO_FANOUT~
out_csr_writedata[4] => ~NO_FANOUT~
out_csr_writedata[5] => ~NO_FANOUT~
out_csr_writedata[6] => ~NO_FANOUT~
out_csr_writedata[7] => ~NO_FANOUT~
out_csr_writedata[8] => ~NO_FANOUT~
out_csr_writedata[9] => ~NO_FANOUT~
out_csr_writedata[10] => ~NO_FANOUT~
out_csr_writedata[11] => ~NO_FANOUT~
out_csr_writedata[12] => ~NO_FANOUT~
out_csr_writedata[13] => ~NO_FANOUT~
out_csr_writedata[14] => ~NO_FANOUT~
out_csr_writedata[15] => ~NO_FANOUT~
out_csr_writedata[16] => ~NO_FANOUT~
out_csr_writedata[17] => ~NO_FANOUT~
out_csr_writedata[18] => ~NO_FANOUT~
out_csr_writedata[19] => ~NO_FANOUT~
out_csr_writedata[20] => ~NO_FANOUT~
out_csr_writedata[21] => ~NO_FANOUT~
out_csr_writedata[22] => ~NO_FANOUT~
out_csr_writedata[23] => ~NO_FANOUT~
out_csr_writedata[24] => ~NO_FANOUT~
out_csr_writedata[25] => ~NO_FANOUT~
out_csr_writedata[26] => ~NO_FANOUT~
out_csr_writedata[27] => ~NO_FANOUT~
out_csr_writedata[28] => ~NO_FANOUT~
out_csr_writedata[29] => ~NO_FANOUT~
out_csr_writedata[30] => ~NO_FANOUT~
out_csr_writedata[31] => ~NO_FANOUT~
almost_full_valid <= <GND>
almost_full_data <= <GND>
almost_empty_valid <= <GND>
almost_empty_data <= <GND>
space_avail_data[0] <= in_space_avail[0].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[1] <= in_space_avail[1].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[2] <= in_space_avail[2].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[3] <= in_space_avail[3].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[4] <= in_space_avail[4].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[5] <= in_space_avail[5].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
clk => clk.IN6
reset_n => reset_n.IN6
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout
dout[3] <= altera_std_synchronizer_nocut:sync[3].u.dout
dout[4] <= altera_std_synchronizer_nocut:sync[4].u.dout
dout[5] <= altera_std_synchronizer_nocut:sync[5].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
clk => clk.IN6
reset_n => reset_n.IN6
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout
dout[3] <= altera_std_synchronizer_nocut:sync[3].u.dout
dout[4] <= altera_std_synchronizer_nocut:sync[4].u.dout
dout[5] <= altera_std_synchronizer_nocut:sync[5].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1
s0_clk => s0_clk.IN2
s0_reset => _.IN1
s0_reset => _.IN1
m0_clk => m0_clk.IN2
m0_reset => old_read.ACLR
m0_reset => stop_cmd_r.ACLR
m0_reset => pending_read_count[0].ACLR
m0_reset => pending_read_count[1].ACLR
m0_reset => pending_read_count[2].ACLR
m0_reset => pending_read_count[3].ACLR
m0_reset => pending_read_count[4].ACLR
m0_reset => pending_read_count[5].ACLR
m0_reset => _.IN1
m0_reset => _.IN1
s0_waitrequest <= altera_avalon_dc_fifo:cmd_fifo.in_ready
s0_readdata[0] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[1] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[2] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[3] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[4] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[5] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[6] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[7] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[8] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[9] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[10] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[11] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[12] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[13] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[14] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[15] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[16] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[17] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[18] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[19] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[20] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[21] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[22] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[23] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[24] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[25] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[26] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[27] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[28] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[29] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[30] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[31] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[32] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[33] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[34] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[35] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[36] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[37] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[38] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[39] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[40] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[41] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[42] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[43] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[44] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[45] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[46] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[47] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[48] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[49] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[50] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[51] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[52] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[53] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[54] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[55] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[56] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[57] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[58] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[59] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[60] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[61] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[62] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdata[63] <= altera_avalon_dc_fifo:rsp_fifo.out_data
s0_readdatavalid <= altera_avalon_dc_fifo:rsp_fifo.out_valid
s0_burstcount[0] => s0_cmd_payload[75].IN1
s0_burstcount[1] => s0_cmd_payload[76].IN1
s0_burstcount[2] => s0_cmd_payload[77].IN1
s0_burstcount[3] => s0_cmd_payload[78].IN1
s0_burstcount[4] => s0_cmd_payload[79].IN1
s0_writedata[0] => s0_cmd_payload[9].IN1
s0_writedata[1] => s0_cmd_payload[10].IN1
s0_writedata[2] => s0_cmd_payload[11].IN1
s0_writedata[3] => s0_cmd_payload[12].IN1
s0_writedata[4] => s0_cmd_payload[13].IN1
s0_writedata[5] => s0_cmd_payload[14].IN1
s0_writedata[6] => s0_cmd_payload[15].IN1
s0_writedata[7] => s0_cmd_payload[16].IN1
s0_writedata[8] => s0_cmd_payload[17].IN1
s0_writedata[9] => s0_cmd_payload[18].IN1
s0_writedata[10] => s0_cmd_payload[19].IN1
s0_writedata[11] => s0_cmd_payload[20].IN1
s0_writedata[12] => s0_cmd_payload[21].IN1
s0_writedata[13] => s0_cmd_payload[22].IN1
s0_writedata[14] => s0_cmd_payload[23].IN1
s0_writedata[15] => s0_cmd_payload[24].IN1
s0_writedata[16] => s0_cmd_payload[25].IN1
s0_writedata[17] => s0_cmd_payload[26].IN1
s0_writedata[18] => s0_cmd_payload[27].IN1
s0_writedata[19] => s0_cmd_payload[28].IN1
s0_writedata[20] => s0_cmd_payload[29].IN1
s0_writedata[21] => s0_cmd_payload[30].IN1
s0_writedata[22] => s0_cmd_payload[31].IN1
s0_writedata[23] => s0_cmd_payload[32].IN1
s0_writedata[24] => s0_cmd_payload[33].IN1
s0_writedata[25] => s0_cmd_payload[34].IN1
s0_writedata[26] => s0_cmd_payload[35].IN1
s0_writedata[27] => s0_cmd_payload[36].IN1
s0_writedata[28] => s0_cmd_payload[37].IN1
s0_writedata[29] => s0_cmd_payload[38].IN1
s0_writedata[30] => s0_cmd_payload[39].IN1
s0_writedata[31] => s0_cmd_payload[40].IN1
s0_writedata[32] => s0_cmd_payload[41].IN1
s0_writedata[33] => s0_cmd_payload[42].IN1
s0_writedata[34] => s0_cmd_payload[43].IN1
s0_writedata[35] => s0_cmd_payload[44].IN1
s0_writedata[36] => s0_cmd_payload[45].IN1
s0_writedata[37] => s0_cmd_payload[46].IN1
s0_writedata[38] => s0_cmd_payload[47].IN1
s0_writedata[39] => s0_cmd_payload[48].IN1
s0_writedata[40] => s0_cmd_payload[49].IN1
s0_writedata[41] => s0_cmd_payload[50].IN1
s0_writedata[42] => s0_cmd_payload[51].IN1
s0_writedata[43] => s0_cmd_payload[52].IN1
s0_writedata[44] => s0_cmd_payload[53].IN1
s0_writedata[45] => s0_cmd_payload[54].IN1
s0_writedata[46] => s0_cmd_payload[55].IN1
s0_writedata[47] => s0_cmd_payload[56].IN1
s0_writedata[48] => s0_cmd_payload[57].IN1
s0_writedata[49] => s0_cmd_payload[58].IN1
s0_writedata[50] => s0_cmd_payload[59].IN1
s0_writedata[51] => s0_cmd_payload[60].IN1
s0_writedata[52] => s0_cmd_payload[61].IN1
s0_writedata[53] => s0_cmd_payload[62].IN1
s0_writedata[54] => s0_cmd_payload[63].IN1
s0_writedata[55] => s0_cmd_payload[64].IN1
s0_writedata[56] => s0_cmd_payload[65].IN1
s0_writedata[57] => s0_cmd_payload[66].IN1
s0_writedata[58] => s0_cmd_payload[67].IN1
s0_writedata[59] => s0_cmd_payload[68].IN1
s0_writedata[60] => s0_cmd_payload[69].IN1
s0_writedata[61] => s0_cmd_payload[70].IN1
s0_writedata[62] => s0_cmd_payload[71].IN1
s0_writedata[63] => s0_cmd_payload[72].IN1
s0_address[0] => s0_cmd_payload[80].IN1
s0_address[1] => s0_cmd_payload[81].IN1
s0_address[2] => s0_cmd_payload[82].IN1
s0_address[3] => s0_cmd_payload[83].IN1
s0_address[4] => s0_cmd_payload[84].IN1
s0_address[5] => s0_cmd_payload[85].IN1
s0_address[6] => s0_cmd_payload[86].IN1
s0_address[7] => s0_cmd_payload[87].IN1
s0_address[8] => s0_cmd_payload[88].IN1
s0_address[9] => s0_cmd_payload[89].IN1
s0_address[10] => s0_cmd_payload[90].IN1
s0_address[11] => s0_cmd_payload[91].IN1
s0_address[12] => s0_cmd_payload[92].IN1
s0_address[13] => s0_cmd_payload[93].IN1
s0_address[14] => s0_cmd_payload[94].IN1
s0_address[15] => s0_cmd_payload[95].IN1
s0_address[16] => s0_cmd_payload[96].IN1
s0_address[17] => s0_cmd_payload[97].IN1
s0_address[18] => s0_cmd_payload[98].IN1
s0_address[19] => s0_cmd_payload[99].IN1
s0_address[20] => s0_cmd_payload[100].IN1
s0_address[21] => s0_cmd_payload[101].IN1
s0_address[22] => s0_cmd_payload[102].IN1
s0_address[23] => s0_cmd_payload[103].IN1
s0_address[24] => s0_cmd_payload[104].IN1
s0_address[25] => s0_cmd_payload[105].IN1
s0_address[26] => s0_cmd_payload[106].IN1
s0_address[27] => s0_cmd_payload[107].IN1
s0_address[28] => s0_cmd_payload[108].IN1
s0_write => s0_cmd_payload[73].IN1
s0_read => s0_cmd_payload[74].IN1
s0_byteenable[0] => s0_cmd_payload[1].IN1
s0_byteenable[1] => s0_cmd_payload[2].IN1
s0_byteenable[2] => s0_cmd_payload[3].IN1
s0_byteenable[3] => s0_cmd_payload[4].IN1
s0_byteenable[4] => s0_cmd_payload[5].IN1
s0_byteenable[5] => s0_cmd_payload[6].IN1
s0_byteenable[6] => s0_cmd_payload[7].IN1
s0_byteenable[7] => s0_cmd_payload[8].IN1
s0_debugaccess => s0_cmd_payload[0].IN1
m0_waitrequest => old_read.IN1
m0_waitrequest => m0_cmd_ready.IN1
m0_waitrequest => m0_read_accepted.IN1
m0_readdata[0] => m0_readdata[0].IN1
m0_readdata[1] => m0_readdata[1].IN1
m0_readdata[2] => m0_readdata[2].IN1
m0_readdata[3] => m0_readdata[3].IN1
m0_readdata[4] => m0_readdata[4].IN1
m0_readdata[5] => m0_readdata[5].IN1
m0_readdata[6] => m0_readdata[6].IN1
m0_readdata[7] => m0_readdata[7].IN1
m0_readdata[8] => m0_readdata[8].IN1
m0_readdata[9] => m0_readdata[9].IN1
m0_readdata[10] => m0_readdata[10].IN1
m0_readdata[11] => m0_readdata[11].IN1
m0_readdata[12] => m0_readdata[12].IN1
m0_readdata[13] => m0_readdata[13].IN1
m0_readdata[14] => m0_readdata[14].IN1
m0_readdata[15] => m0_readdata[15].IN1
m0_readdata[16] => m0_readdata[16].IN1
m0_readdata[17] => m0_readdata[17].IN1
m0_readdata[18] => m0_readdata[18].IN1
m0_readdata[19] => m0_readdata[19].IN1
m0_readdata[20] => m0_readdata[20].IN1
m0_readdata[21] => m0_readdata[21].IN1
m0_readdata[22] => m0_readdata[22].IN1
m0_readdata[23] => m0_readdata[23].IN1
m0_readdata[24] => m0_readdata[24].IN1
m0_readdata[25] => m0_readdata[25].IN1
m0_readdata[26] => m0_readdata[26].IN1
m0_readdata[27] => m0_readdata[27].IN1
m0_readdata[28] => m0_readdata[28].IN1
m0_readdata[29] => m0_readdata[29].IN1
m0_readdata[30] => m0_readdata[30].IN1
m0_readdata[31] => m0_readdata[31].IN1
m0_readdata[32] => m0_readdata[32].IN1
m0_readdata[33] => m0_readdata[33].IN1
m0_readdata[34] => m0_readdata[34].IN1
m0_readdata[35] => m0_readdata[35].IN1
m0_readdata[36] => m0_readdata[36].IN1
m0_readdata[37] => m0_readdata[37].IN1
m0_readdata[38] => m0_readdata[38].IN1
m0_readdata[39] => m0_readdata[39].IN1
m0_readdata[40] => m0_readdata[40].IN1
m0_readdata[41] => m0_readdata[41].IN1
m0_readdata[42] => m0_readdata[42].IN1
m0_readdata[43] => m0_readdata[43].IN1
m0_readdata[44] => m0_readdata[44].IN1
m0_readdata[45] => m0_readdata[45].IN1
m0_readdata[46] => m0_readdata[46].IN1
m0_readdata[47] => m0_readdata[47].IN1
m0_readdata[48] => m0_readdata[48].IN1
m0_readdata[49] => m0_readdata[49].IN1
m0_readdata[50] => m0_readdata[50].IN1
m0_readdata[51] => m0_readdata[51].IN1
m0_readdata[52] => m0_readdata[52].IN1
m0_readdata[53] => m0_readdata[53].IN1
m0_readdata[54] => m0_readdata[54].IN1
m0_readdata[55] => m0_readdata[55].IN1
m0_readdata[56] => m0_readdata[56].IN1
m0_readdata[57] => m0_readdata[57].IN1
m0_readdata[58] => m0_readdata[58].IN1
m0_readdata[59] => m0_readdata[59].IN1
m0_readdata[60] => m0_readdata[60].IN1
m0_readdata[61] => m0_readdata[61].IN1
m0_readdata[62] => m0_readdata[62].IN1
m0_readdata[63] => m0_readdata[63].IN1
m0_readdatavalid => m0_readdatavalid.IN1
m0_burstcount[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_burstcount[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[5] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[6] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[7] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[8] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[9] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[10] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[11] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[12] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[13] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[14] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[15] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[16] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[17] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[18] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[19] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[20] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[21] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[22] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[23] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[24] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[25] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[26] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[27] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[28] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[29] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[30] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[31] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[32] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[33] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[34] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[35] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[36] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[37] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[38] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[39] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[40] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[41] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[42] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[43] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[44] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[45] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[46] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[47] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[48] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[49] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[50] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[51] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[52] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[53] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[54] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[55] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[56] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[57] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[58] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[59] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[60] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[61] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[62] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_writedata[63] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[5] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[6] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[7] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[8] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[9] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[10] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[11] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[12] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[13] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[14] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[15] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[16] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[17] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[18] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[19] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[20] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[21] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[22] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[23] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[24] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[25] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[26] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[27] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_address[28] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[1] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[2] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[3] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[4] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[5] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[6] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_byteenable[7] <= altera_avalon_dc_fifo:cmd_fifo.out_data
m0_debugaccess <= altera_avalon_dc_fifo:cmd_fifo.out_data


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo
in_clk => in_clk.IN1
in_reset_n => in_reset_n.IN1
out_clk => out_clk.IN1
out_reset_n => out_reset_n.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
in_data[42] => mem.data_a[42].DATAIN
in_data[42] => mem.DATAIN42
in_data[43] => mem.data_a[43].DATAIN
in_data[43] => mem.DATAIN43
in_data[44] => mem.data_a[44].DATAIN
in_data[44] => mem.DATAIN44
in_data[45] => mem.data_a[45].DATAIN
in_data[45] => mem.DATAIN45
in_data[46] => mem.data_a[46].DATAIN
in_data[46] => mem.DATAIN46
in_data[47] => mem.data_a[47].DATAIN
in_data[47] => mem.DATAIN47
in_data[48] => mem.data_a[48].DATAIN
in_data[48] => mem.DATAIN48
in_data[49] => mem.data_a[49].DATAIN
in_data[49] => mem.DATAIN49
in_data[50] => mem.data_a[50].DATAIN
in_data[50] => mem.DATAIN50
in_data[51] => mem.data_a[51].DATAIN
in_data[51] => mem.DATAIN51
in_data[52] => mem.data_a[52].DATAIN
in_data[52] => mem.DATAIN52
in_data[53] => mem.data_a[53].DATAIN
in_data[53] => mem.DATAIN53
in_data[54] => mem.data_a[54].DATAIN
in_data[54] => mem.DATAIN54
in_data[55] => mem.data_a[55].DATAIN
in_data[55] => mem.DATAIN55
in_data[56] => mem.data_a[56].DATAIN
in_data[56] => mem.DATAIN56
in_data[57] => mem.data_a[57].DATAIN
in_data[57] => mem.DATAIN57
in_data[58] => mem.data_a[58].DATAIN
in_data[58] => mem.DATAIN58
in_data[59] => mem.data_a[59].DATAIN
in_data[59] => mem.DATAIN59
in_data[60] => mem.data_a[60].DATAIN
in_data[60] => mem.DATAIN60
in_data[61] => mem.data_a[61].DATAIN
in_data[61] => mem.DATAIN61
in_data[62] => mem.data_a[62].DATAIN
in_data[62] => mem.DATAIN62
in_data[63] => mem.data_a[63].DATAIN
in_data[63] => mem.DATAIN63
in_data[64] => mem.data_a[64].DATAIN
in_data[64] => mem.DATAIN64
in_data[65] => mem.data_a[65].DATAIN
in_data[65] => mem.DATAIN65
in_data[66] => mem.data_a[66].DATAIN
in_data[66] => mem.DATAIN66
in_data[67] => mem.data_a[67].DATAIN
in_data[67] => mem.DATAIN67
in_data[68] => mem.data_a[68].DATAIN
in_data[68] => mem.DATAIN68
in_data[69] => mem.data_a[69].DATAIN
in_data[69] => mem.DATAIN69
in_data[70] => mem.data_a[70].DATAIN
in_data[70] => mem.DATAIN70
in_data[71] => mem.data_a[71].DATAIN
in_data[71] => mem.DATAIN71
in_data[72] => mem.data_a[72].DATAIN
in_data[72] => mem.DATAIN72
in_data[73] => mem.data_a[73].DATAIN
in_data[73] => mem.DATAIN73
in_data[74] => mem.data_a[74].DATAIN
in_data[74] => mem.DATAIN74
in_data[75] => mem.data_a[75].DATAIN
in_data[75] => mem.DATAIN75
in_data[76] => mem.data_a[76].DATAIN
in_data[76] => mem.DATAIN76
in_data[77] => mem.data_a[77].DATAIN
in_data[77] => mem.DATAIN77
in_data[78] => mem.data_a[78].DATAIN
in_data[78] => mem.DATAIN78
in_data[79] => mem.data_a[79].DATAIN
in_data[79] => mem.DATAIN79
in_data[80] => mem.data_a[80].DATAIN
in_data[80] => mem.DATAIN80
in_data[81] => mem.data_a[81].DATAIN
in_data[81] => mem.DATAIN81
in_data[82] => mem.data_a[82].DATAIN
in_data[82] => mem.DATAIN82
in_data[83] => mem.data_a[83].DATAIN
in_data[83] => mem.DATAIN83
in_data[84] => mem.data_a[84].DATAIN
in_data[84] => mem.DATAIN84
in_data[85] => mem.data_a[85].DATAIN
in_data[85] => mem.DATAIN85
in_data[86] => mem.data_a[86].DATAIN
in_data[86] => mem.DATAIN86
in_data[87] => mem.data_a[87].DATAIN
in_data[87] => mem.DATAIN87
in_data[88] => mem.data_a[88].DATAIN
in_data[88] => mem.DATAIN88
in_data[89] => mem.data_a[89].DATAIN
in_data[89] => mem.DATAIN89
in_data[90] => mem.data_a[90].DATAIN
in_data[90] => mem.DATAIN90
in_data[91] => mem.data_a[91].DATAIN
in_data[91] => mem.DATAIN91
in_data[92] => mem.data_a[92].DATAIN
in_data[92] => mem.DATAIN92
in_data[93] => mem.data_a[93].DATAIN
in_data[93] => mem.DATAIN93
in_data[94] => mem.data_a[94].DATAIN
in_data[94] => mem.DATAIN94
in_data[95] => mem.data_a[95].DATAIN
in_data[95] => mem.DATAIN95
in_data[96] => mem.data_a[96].DATAIN
in_data[96] => mem.DATAIN96
in_data[97] => mem.data_a[97].DATAIN
in_data[97] => mem.DATAIN97
in_data[98] => mem.data_a[98].DATAIN
in_data[98] => mem.DATAIN98
in_data[99] => mem.data_a[99].DATAIN
in_data[99] => mem.DATAIN99
in_data[100] => mem.data_a[100].DATAIN
in_data[100] => mem.DATAIN100
in_data[101] => mem.data_a[101].DATAIN
in_data[101] => mem.DATAIN101
in_data[102] => mem.data_a[102].DATAIN
in_data[102] => mem.DATAIN102
in_data[103] => mem.data_a[103].DATAIN
in_data[103] => mem.DATAIN103
in_data[104] => mem.data_a[104].DATAIN
in_data[104] => mem.DATAIN104
in_data[105] => mem.data_a[105].DATAIN
in_data[105] => mem.DATAIN105
in_data[106] => mem.data_a[106].DATAIN
in_data[106] => mem.DATAIN106
in_data[107] => mem.data_a[107].DATAIN
in_data[107] => mem.DATAIN107
in_data[108] => mem.data_a[108].DATAIN
in_data[108] => mem.DATAIN108
in_valid => next_in_wr_ptr.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => ~NO_FANOUT~
in_channel[0] => ~NO_FANOUT~
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_payload[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_payload[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_payload[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_payload[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_payload[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_payload[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_payload[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_payload[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_payload[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_payload[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_payload[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_payload[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_payload[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_payload[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_payload[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_payload[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_payload[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_payload[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_payload[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_payload[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_payload[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_payload[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_payload[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_payload[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_payload[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_payload[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_payload[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_payload[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_payload[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_payload[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_payload[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_payload[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_payload[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_payload[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_payload[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_payload[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_payload[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_payload[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_payload[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_payload[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_payload[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_payload[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_payload[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_payload[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_payload[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_payload[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_payload[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_payload[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_payload[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_payload[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_payload[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_payload[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_payload[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_payload[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_payload[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_payload[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_payload[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_payload[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_payload[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_payload[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_payload[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_payload[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_payload[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_payload[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_payload[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_payload[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_payload[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_payload[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_payload[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_payload[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_payload[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_payload[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_payload[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_payload[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_payload[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_payload[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_payload[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_payload[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_payload[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_payload[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_payload[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_payload[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_payload[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_payload[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_payload[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_payload[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_payload[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_payload[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_payload[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_payload[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_payload[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_payload[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_payload[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_payload[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_payload[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_payload[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_payload[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_payload[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_payload[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_payload[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_payload[108].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= <GND>
out_error[0] <= <GND>
out_channel[0] <= <GND>
in_csr_address => ~NO_FANOUT~
in_csr_write => ~NO_FANOUT~
in_csr_read => ~NO_FANOUT~
in_csr_readdata[0] <= <GND>
in_csr_readdata[1] <= <GND>
in_csr_readdata[2] <= <GND>
in_csr_readdata[3] <= <GND>
in_csr_readdata[4] <= <GND>
in_csr_readdata[5] <= <GND>
in_csr_readdata[6] <= <GND>
in_csr_readdata[7] <= <GND>
in_csr_readdata[8] <= <GND>
in_csr_readdata[9] <= <GND>
in_csr_readdata[10] <= <GND>
in_csr_readdata[11] <= <GND>
in_csr_readdata[12] <= <GND>
in_csr_readdata[13] <= <GND>
in_csr_readdata[14] <= <GND>
in_csr_readdata[15] <= <GND>
in_csr_readdata[16] <= <GND>
in_csr_readdata[17] <= <GND>
in_csr_readdata[18] <= <GND>
in_csr_readdata[19] <= <GND>
in_csr_readdata[20] <= <GND>
in_csr_readdata[21] <= <GND>
in_csr_readdata[22] <= <GND>
in_csr_readdata[23] <= <GND>
in_csr_readdata[24] <= <GND>
in_csr_readdata[25] <= <GND>
in_csr_readdata[26] <= <GND>
in_csr_readdata[27] <= <GND>
in_csr_readdata[28] <= <GND>
in_csr_readdata[29] <= <GND>
in_csr_readdata[30] <= <GND>
in_csr_readdata[31] <= <GND>
in_csr_writedata[0] => ~NO_FANOUT~
in_csr_writedata[1] => ~NO_FANOUT~
in_csr_writedata[2] => ~NO_FANOUT~
in_csr_writedata[3] => ~NO_FANOUT~
in_csr_writedata[4] => ~NO_FANOUT~
in_csr_writedata[5] => ~NO_FANOUT~
in_csr_writedata[6] => ~NO_FANOUT~
in_csr_writedata[7] => ~NO_FANOUT~
in_csr_writedata[8] => ~NO_FANOUT~
in_csr_writedata[9] => ~NO_FANOUT~
in_csr_writedata[10] => ~NO_FANOUT~
in_csr_writedata[11] => ~NO_FANOUT~
in_csr_writedata[12] => ~NO_FANOUT~
in_csr_writedata[13] => ~NO_FANOUT~
in_csr_writedata[14] => ~NO_FANOUT~
in_csr_writedata[15] => ~NO_FANOUT~
in_csr_writedata[16] => ~NO_FANOUT~
in_csr_writedata[17] => ~NO_FANOUT~
in_csr_writedata[18] => ~NO_FANOUT~
in_csr_writedata[19] => ~NO_FANOUT~
in_csr_writedata[20] => ~NO_FANOUT~
in_csr_writedata[21] => ~NO_FANOUT~
in_csr_writedata[22] => ~NO_FANOUT~
in_csr_writedata[23] => ~NO_FANOUT~
in_csr_writedata[24] => ~NO_FANOUT~
in_csr_writedata[25] => ~NO_FANOUT~
in_csr_writedata[26] => ~NO_FANOUT~
in_csr_writedata[27] => ~NO_FANOUT~
in_csr_writedata[28] => ~NO_FANOUT~
in_csr_writedata[29] => ~NO_FANOUT~
in_csr_writedata[30] => ~NO_FANOUT~
in_csr_writedata[31] => ~NO_FANOUT~
out_csr_address => ~NO_FANOUT~
out_csr_write => ~NO_FANOUT~
out_csr_read => ~NO_FANOUT~
out_csr_readdata[0] <= <GND>
out_csr_readdata[1] <= <GND>
out_csr_readdata[2] <= <GND>
out_csr_readdata[3] <= <GND>
out_csr_readdata[4] <= <GND>
out_csr_readdata[5] <= <GND>
out_csr_readdata[6] <= <GND>
out_csr_readdata[7] <= <GND>
out_csr_readdata[8] <= <GND>
out_csr_readdata[9] <= <GND>
out_csr_readdata[10] <= <GND>
out_csr_readdata[11] <= <GND>
out_csr_readdata[12] <= <GND>
out_csr_readdata[13] <= <GND>
out_csr_readdata[14] <= <GND>
out_csr_readdata[15] <= <GND>
out_csr_readdata[16] <= <GND>
out_csr_readdata[17] <= <GND>
out_csr_readdata[18] <= <GND>
out_csr_readdata[19] <= <GND>
out_csr_readdata[20] <= <GND>
out_csr_readdata[21] <= <GND>
out_csr_readdata[22] <= <GND>
out_csr_readdata[23] <= <GND>
out_csr_readdata[24] <= <GND>
out_csr_readdata[25] <= <GND>
out_csr_readdata[26] <= <GND>
out_csr_readdata[27] <= <GND>
out_csr_readdata[28] <= <GND>
out_csr_readdata[29] <= <GND>
out_csr_readdata[30] <= <GND>
out_csr_readdata[31] <= <GND>
out_csr_writedata[0] => ~NO_FANOUT~
out_csr_writedata[1] => ~NO_FANOUT~
out_csr_writedata[2] => ~NO_FANOUT~
out_csr_writedata[3] => ~NO_FANOUT~
out_csr_writedata[4] => ~NO_FANOUT~
out_csr_writedata[5] => ~NO_FANOUT~
out_csr_writedata[6] => ~NO_FANOUT~
out_csr_writedata[7] => ~NO_FANOUT~
out_csr_writedata[8] => ~NO_FANOUT~
out_csr_writedata[9] => ~NO_FANOUT~
out_csr_writedata[10] => ~NO_FANOUT~
out_csr_writedata[11] => ~NO_FANOUT~
out_csr_writedata[12] => ~NO_FANOUT~
out_csr_writedata[13] => ~NO_FANOUT~
out_csr_writedata[14] => ~NO_FANOUT~
out_csr_writedata[15] => ~NO_FANOUT~
out_csr_writedata[16] => ~NO_FANOUT~
out_csr_writedata[17] => ~NO_FANOUT~
out_csr_writedata[18] => ~NO_FANOUT~
out_csr_writedata[19] => ~NO_FANOUT~
out_csr_writedata[20] => ~NO_FANOUT~
out_csr_writedata[21] => ~NO_FANOUT~
out_csr_writedata[22] => ~NO_FANOUT~
out_csr_writedata[23] => ~NO_FANOUT~
out_csr_writedata[24] => ~NO_FANOUT~
out_csr_writedata[25] => ~NO_FANOUT~
out_csr_writedata[26] => ~NO_FANOUT~
out_csr_writedata[27] => ~NO_FANOUT~
out_csr_writedata[28] => ~NO_FANOUT~
out_csr_writedata[29] => ~NO_FANOUT~
out_csr_writedata[30] => ~NO_FANOUT~
out_csr_writedata[31] => ~NO_FANOUT~
almost_full_valid <= <GND>
almost_full_data <= <GND>
almost_empty_valid <= <GND>
almost_empty_data <= <GND>
space_avail_data[0] <= <GND>
space_avail_data[1] <= <GND>
space_avail_data[2] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
clk => clk.IN3
reset_n => reset_n.IN3
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
clk => clk.IN3
reset_n => reset_n.IN3
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo
in_clk => in_clk.IN1
in_reset_n => in_reset_n.IN1
out_clk => out_clk.IN1
out_reset_n => out_reset_n.IN1
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_data[18] => mem.data_a[18].DATAIN
in_data[18] => mem.DATAIN18
in_data[19] => mem.data_a[19].DATAIN
in_data[19] => mem.DATAIN19
in_data[20] => mem.data_a[20].DATAIN
in_data[20] => mem.DATAIN20
in_data[21] => mem.data_a[21].DATAIN
in_data[21] => mem.DATAIN21
in_data[22] => mem.data_a[22].DATAIN
in_data[22] => mem.DATAIN22
in_data[23] => mem.data_a[23].DATAIN
in_data[23] => mem.DATAIN23
in_data[24] => mem.data_a[24].DATAIN
in_data[24] => mem.DATAIN24
in_data[25] => mem.data_a[25].DATAIN
in_data[25] => mem.DATAIN25
in_data[26] => mem.data_a[26].DATAIN
in_data[26] => mem.DATAIN26
in_data[27] => mem.data_a[27].DATAIN
in_data[27] => mem.DATAIN27
in_data[28] => mem.data_a[28].DATAIN
in_data[28] => mem.DATAIN28
in_data[29] => mem.data_a[29].DATAIN
in_data[29] => mem.DATAIN29
in_data[30] => mem.data_a[30].DATAIN
in_data[30] => mem.DATAIN30
in_data[31] => mem.data_a[31].DATAIN
in_data[31] => mem.DATAIN31
in_data[32] => mem.data_a[32].DATAIN
in_data[32] => mem.DATAIN32
in_data[33] => mem.data_a[33].DATAIN
in_data[33] => mem.DATAIN33
in_data[34] => mem.data_a[34].DATAIN
in_data[34] => mem.DATAIN34
in_data[35] => mem.data_a[35].DATAIN
in_data[35] => mem.DATAIN35
in_data[36] => mem.data_a[36].DATAIN
in_data[36] => mem.DATAIN36
in_data[37] => mem.data_a[37].DATAIN
in_data[37] => mem.DATAIN37
in_data[38] => mem.data_a[38].DATAIN
in_data[38] => mem.DATAIN38
in_data[39] => mem.data_a[39].DATAIN
in_data[39] => mem.DATAIN39
in_data[40] => mem.data_a[40].DATAIN
in_data[40] => mem.DATAIN40
in_data[41] => mem.data_a[41].DATAIN
in_data[41] => mem.DATAIN41
in_data[42] => mem.data_a[42].DATAIN
in_data[42] => mem.DATAIN42
in_data[43] => mem.data_a[43].DATAIN
in_data[43] => mem.DATAIN43
in_data[44] => mem.data_a[44].DATAIN
in_data[44] => mem.DATAIN44
in_data[45] => mem.data_a[45].DATAIN
in_data[45] => mem.DATAIN45
in_data[46] => mem.data_a[46].DATAIN
in_data[46] => mem.DATAIN46
in_data[47] => mem.data_a[47].DATAIN
in_data[47] => mem.DATAIN47
in_data[48] => mem.data_a[48].DATAIN
in_data[48] => mem.DATAIN48
in_data[49] => mem.data_a[49].DATAIN
in_data[49] => mem.DATAIN49
in_data[50] => mem.data_a[50].DATAIN
in_data[50] => mem.DATAIN50
in_data[51] => mem.data_a[51].DATAIN
in_data[51] => mem.DATAIN51
in_data[52] => mem.data_a[52].DATAIN
in_data[52] => mem.DATAIN52
in_data[53] => mem.data_a[53].DATAIN
in_data[53] => mem.DATAIN53
in_data[54] => mem.data_a[54].DATAIN
in_data[54] => mem.DATAIN54
in_data[55] => mem.data_a[55].DATAIN
in_data[55] => mem.DATAIN55
in_data[56] => mem.data_a[56].DATAIN
in_data[56] => mem.DATAIN56
in_data[57] => mem.data_a[57].DATAIN
in_data[57] => mem.DATAIN57
in_data[58] => mem.data_a[58].DATAIN
in_data[58] => mem.DATAIN58
in_data[59] => mem.data_a[59].DATAIN
in_data[59] => mem.DATAIN59
in_data[60] => mem.data_a[60].DATAIN
in_data[60] => mem.DATAIN60
in_data[61] => mem.data_a[61].DATAIN
in_data[61] => mem.DATAIN61
in_data[62] => mem.data_a[62].DATAIN
in_data[62] => mem.DATAIN62
in_data[63] => mem.data_a[63].DATAIN
in_data[63] => mem.DATAIN63
in_valid => next_in_wr_ptr.IN1
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => ~NO_FANOUT~
in_channel[0] => ~NO_FANOUT~
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_payload[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_payload[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_payload[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_payload[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_payload[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_payload[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_payload[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_payload[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_payload[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_payload[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_payload[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_payload[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_payload[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_payload[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_payload[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_payload[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_payload[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_payload[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_payload[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_payload[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_payload[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_payload[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_payload[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_payload[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_payload[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_payload[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_payload[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_payload[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_payload[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_payload[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_payload[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_payload[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_payload[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_payload[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_payload[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_payload[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_payload[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_payload[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_payload[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_payload[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_payload[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_payload[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_payload[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_payload[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_payload[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_payload[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_payload[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_payload[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_payload[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_payload[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_payload[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_payload[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_payload[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_payload[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_payload[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_payload[63].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= <GND>
out_error[0] <= <GND>
out_channel[0] <= <GND>
in_csr_address => ~NO_FANOUT~
in_csr_write => ~NO_FANOUT~
in_csr_read => ~NO_FANOUT~
in_csr_readdata[0] <= <GND>
in_csr_readdata[1] <= <GND>
in_csr_readdata[2] <= <GND>
in_csr_readdata[3] <= <GND>
in_csr_readdata[4] <= <GND>
in_csr_readdata[5] <= <GND>
in_csr_readdata[6] <= <GND>
in_csr_readdata[7] <= <GND>
in_csr_readdata[8] <= <GND>
in_csr_readdata[9] <= <GND>
in_csr_readdata[10] <= <GND>
in_csr_readdata[11] <= <GND>
in_csr_readdata[12] <= <GND>
in_csr_readdata[13] <= <GND>
in_csr_readdata[14] <= <GND>
in_csr_readdata[15] <= <GND>
in_csr_readdata[16] <= <GND>
in_csr_readdata[17] <= <GND>
in_csr_readdata[18] <= <GND>
in_csr_readdata[19] <= <GND>
in_csr_readdata[20] <= <GND>
in_csr_readdata[21] <= <GND>
in_csr_readdata[22] <= <GND>
in_csr_readdata[23] <= <GND>
in_csr_readdata[24] <= <GND>
in_csr_readdata[25] <= <GND>
in_csr_readdata[26] <= <GND>
in_csr_readdata[27] <= <GND>
in_csr_readdata[28] <= <GND>
in_csr_readdata[29] <= <GND>
in_csr_readdata[30] <= <GND>
in_csr_readdata[31] <= <GND>
in_csr_writedata[0] => ~NO_FANOUT~
in_csr_writedata[1] => ~NO_FANOUT~
in_csr_writedata[2] => ~NO_FANOUT~
in_csr_writedata[3] => ~NO_FANOUT~
in_csr_writedata[4] => ~NO_FANOUT~
in_csr_writedata[5] => ~NO_FANOUT~
in_csr_writedata[6] => ~NO_FANOUT~
in_csr_writedata[7] => ~NO_FANOUT~
in_csr_writedata[8] => ~NO_FANOUT~
in_csr_writedata[9] => ~NO_FANOUT~
in_csr_writedata[10] => ~NO_FANOUT~
in_csr_writedata[11] => ~NO_FANOUT~
in_csr_writedata[12] => ~NO_FANOUT~
in_csr_writedata[13] => ~NO_FANOUT~
in_csr_writedata[14] => ~NO_FANOUT~
in_csr_writedata[15] => ~NO_FANOUT~
in_csr_writedata[16] => ~NO_FANOUT~
in_csr_writedata[17] => ~NO_FANOUT~
in_csr_writedata[18] => ~NO_FANOUT~
in_csr_writedata[19] => ~NO_FANOUT~
in_csr_writedata[20] => ~NO_FANOUT~
in_csr_writedata[21] => ~NO_FANOUT~
in_csr_writedata[22] => ~NO_FANOUT~
in_csr_writedata[23] => ~NO_FANOUT~
in_csr_writedata[24] => ~NO_FANOUT~
in_csr_writedata[25] => ~NO_FANOUT~
in_csr_writedata[26] => ~NO_FANOUT~
in_csr_writedata[27] => ~NO_FANOUT~
in_csr_writedata[28] => ~NO_FANOUT~
in_csr_writedata[29] => ~NO_FANOUT~
in_csr_writedata[30] => ~NO_FANOUT~
in_csr_writedata[31] => ~NO_FANOUT~
out_csr_address => ~NO_FANOUT~
out_csr_write => ~NO_FANOUT~
out_csr_read => ~NO_FANOUT~
out_csr_readdata[0] <= <GND>
out_csr_readdata[1] <= <GND>
out_csr_readdata[2] <= <GND>
out_csr_readdata[3] <= <GND>
out_csr_readdata[4] <= <GND>
out_csr_readdata[5] <= <GND>
out_csr_readdata[6] <= <GND>
out_csr_readdata[7] <= <GND>
out_csr_readdata[8] <= <GND>
out_csr_readdata[9] <= <GND>
out_csr_readdata[10] <= <GND>
out_csr_readdata[11] <= <GND>
out_csr_readdata[12] <= <GND>
out_csr_readdata[13] <= <GND>
out_csr_readdata[14] <= <GND>
out_csr_readdata[15] <= <GND>
out_csr_readdata[16] <= <GND>
out_csr_readdata[17] <= <GND>
out_csr_readdata[18] <= <GND>
out_csr_readdata[19] <= <GND>
out_csr_readdata[20] <= <GND>
out_csr_readdata[21] <= <GND>
out_csr_readdata[22] <= <GND>
out_csr_readdata[23] <= <GND>
out_csr_readdata[24] <= <GND>
out_csr_readdata[25] <= <GND>
out_csr_readdata[26] <= <GND>
out_csr_readdata[27] <= <GND>
out_csr_readdata[28] <= <GND>
out_csr_readdata[29] <= <GND>
out_csr_readdata[30] <= <GND>
out_csr_readdata[31] <= <GND>
out_csr_writedata[0] => ~NO_FANOUT~
out_csr_writedata[1] => ~NO_FANOUT~
out_csr_writedata[2] => ~NO_FANOUT~
out_csr_writedata[3] => ~NO_FANOUT~
out_csr_writedata[4] => ~NO_FANOUT~
out_csr_writedata[5] => ~NO_FANOUT~
out_csr_writedata[6] => ~NO_FANOUT~
out_csr_writedata[7] => ~NO_FANOUT~
out_csr_writedata[8] => ~NO_FANOUT~
out_csr_writedata[9] => ~NO_FANOUT~
out_csr_writedata[10] => ~NO_FANOUT~
out_csr_writedata[11] => ~NO_FANOUT~
out_csr_writedata[12] => ~NO_FANOUT~
out_csr_writedata[13] => ~NO_FANOUT~
out_csr_writedata[14] => ~NO_FANOUT~
out_csr_writedata[15] => ~NO_FANOUT~
out_csr_writedata[16] => ~NO_FANOUT~
out_csr_writedata[17] => ~NO_FANOUT~
out_csr_writedata[18] => ~NO_FANOUT~
out_csr_writedata[19] => ~NO_FANOUT~
out_csr_writedata[20] => ~NO_FANOUT~
out_csr_writedata[21] => ~NO_FANOUT~
out_csr_writedata[22] => ~NO_FANOUT~
out_csr_writedata[23] => ~NO_FANOUT~
out_csr_writedata[24] => ~NO_FANOUT~
out_csr_writedata[25] => ~NO_FANOUT~
out_csr_writedata[26] => ~NO_FANOUT~
out_csr_writedata[27] => ~NO_FANOUT~
out_csr_writedata[28] => ~NO_FANOUT~
out_csr_writedata[29] => ~NO_FANOUT~
out_csr_writedata[30] => ~NO_FANOUT~
out_csr_writedata[31] => ~NO_FANOUT~
almost_full_valid <= <GND>
almost_full_data <= <GND>
almost_empty_valid <= <GND>
almost_empty_data <= <GND>
space_avail_data[0] <= in_space_avail[0].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[1] <= in_space_avail[1].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[2] <= in_space_avail[2].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[3] <= in_space_avail[3].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[4] <= in_space_avail[4].DB_MAX_OUTPUT_PORT_TYPE
space_avail_data[5] <= in_space_avail[5].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
clk => clk.IN6
reset_n => reset_n.IN6
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout
dout[3] <= altera_std_synchronizer_nocut:sync[3].u.dout
dout[4] <= altera_std_synchronizer_nocut:sync[4].u.dout
dout[5] <= altera_std_synchronizer_nocut:sync[5].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
clk => clk.IN6
reset_n => reset_n.IN6
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
dout[0] <= altera_std_synchronizer_nocut:sync[0].u.dout
dout[1] <= altera_std_synchronizer_nocut:sync[1].u.dout
dout[2] <= altera_std_synchronizer_nocut:sync[2].u.dout
dout[3] <= altera_std_synchronizer_nocut:sync[3].u.dout
dout[4] <= altera_std_synchronizer_nocut:sync[4].u.dout
dout[5] <= altera_std_synchronizer_nocut:sync[5].u.dout


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0
ddr3_controller_afi_clk_clk => ddr3_controller_afi_clk_clk.IN24
ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset => ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset.IN12
ddr3_controller_soft_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset => mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset.IN12
mm_clock_crossing_bridge_0_m0_address[0] => mm_clock_crossing_bridge_0_m0_address[0].IN1
mm_clock_crossing_bridge_0_m0_address[1] => mm_clock_crossing_bridge_0_m0_address[1].IN1
mm_clock_crossing_bridge_0_m0_address[2] => mm_clock_crossing_bridge_0_m0_address[2].IN1
mm_clock_crossing_bridge_0_m0_address[3] => mm_clock_crossing_bridge_0_m0_address[3].IN1
mm_clock_crossing_bridge_0_m0_address[4] => mm_clock_crossing_bridge_0_m0_address[4].IN1
mm_clock_crossing_bridge_0_m0_address[5] => mm_clock_crossing_bridge_0_m0_address[5].IN1
mm_clock_crossing_bridge_0_m0_address[6] => mm_clock_crossing_bridge_0_m0_address[6].IN1
mm_clock_crossing_bridge_0_m0_address[7] => mm_clock_crossing_bridge_0_m0_address[7].IN1
mm_clock_crossing_bridge_0_m0_address[8] => mm_clock_crossing_bridge_0_m0_address[8].IN1
mm_clock_crossing_bridge_0_m0_address[9] => mm_clock_crossing_bridge_0_m0_address[9].IN1
mm_clock_crossing_bridge_0_m0_address[10] => mm_clock_crossing_bridge_0_m0_address[10].IN1
mm_clock_crossing_bridge_0_m0_address[11] => mm_clock_crossing_bridge_0_m0_address[11].IN1
mm_clock_crossing_bridge_0_m0_address[12] => mm_clock_crossing_bridge_0_m0_address[12].IN1
mm_clock_crossing_bridge_0_m0_address[13] => mm_clock_crossing_bridge_0_m0_address[13].IN1
mm_clock_crossing_bridge_0_m0_address[14] => mm_clock_crossing_bridge_0_m0_address[14].IN1
mm_clock_crossing_bridge_0_m0_address[15] => mm_clock_crossing_bridge_0_m0_address[15].IN1
mm_clock_crossing_bridge_0_m0_address[16] => mm_clock_crossing_bridge_0_m0_address[16].IN1
mm_clock_crossing_bridge_0_m0_address[17] => mm_clock_crossing_bridge_0_m0_address[17].IN1
mm_clock_crossing_bridge_0_m0_address[18] => mm_clock_crossing_bridge_0_m0_address[18].IN1
mm_clock_crossing_bridge_0_m0_address[19] => mm_clock_crossing_bridge_0_m0_address[19].IN1
mm_clock_crossing_bridge_0_m0_address[20] => mm_clock_crossing_bridge_0_m0_address[20].IN1
mm_clock_crossing_bridge_0_m0_address[21] => mm_clock_crossing_bridge_0_m0_address[21].IN1
mm_clock_crossing_bridge_0_m0_address[22] => mm_clock_crossing_bridge_0_m0_address[22].IN1
mm_clock_crossing_bridge_0_m0_address[23] => mm_clock_crossing_bridge_0_m0_address[23].IN1
mm_clock_crossing_bridge_0_m0_address[24] => mm_clock_crossing_bridge_0_m0_address[24].IN1
mm_clock_crossing_bridge_0_m0_address[25] => mm_clock_crossing_bridge_0_m0_address[25].IN1
mm_clock_crossing_bridge_0_m0_address[26] => mm_clock_crossing_bridge_0_m0_address[26].IN1
mm_clock_crossing_bridge_0_m0_address[27] => mm_clock_crossing_bridge_0_m0_address[27].IN1
mm_clock_crossing_bridge_0_m0_address[28] => mm_clock_crossing_bridge_0_m0_address[28].IN1
mm_clock_crossing_bridge_0_m0_waitrequest <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_waitrequest
mm_clock_crossing_bridge_0_m0_burstcount[0] => mm_clock_crossing_bridge_0_m0_burstcount[0].IN1
mm_clock_crossing_bridge_0_m0_burstcount[1] => mm_clock_crossing_bridge_0_m0_burstcount[1].IN1
mm_clock_crossing_bridge_0_m0_burstcount[2] => mm_clock_crossing_bridge_0_m0_burstcount[2].IN1
mm_clock_crossing_bridge_0_m0_burstcount[3] => mm_clock_crossing_bridge_0_m0_burstcount[3].IN1
mm_clock_crossing_bridge_0_m0_burstcount[4] => mm_clock_crossing_bridge_0_m0_burstcount[4].IN1
mm_clock_crossing_bridge_0_m0_byteenable[0] => mm_clock_crossing_bridge_0_m0_byteenable[0].IN1
mm_clock_crossing_bridge_0_m0_byteenable[1] => mm_clock_crossing_bridge_0_m0_byteenable[1].IN1
mm_clock_crossing_bridge_0_m0_byteenable[2] => mm_clock_crossing_bridge_0_m0_byteenable[2].IN1
mm_clock_crossing_bridge_0_m0_byteenable[3] => mm_clock_crossing_bridge_0_m0_byteenable[3].IN1
mm_clock_crossing_bridge_0_m0_byteenable[4] => mm_clock_crossing_bridge_0_m0_byteenable[4].IN1
mm_clock_crossing_bridge_0_m0_byteenable[5] => mm_clock_crossing_bridge_0_m0_byteenable[5].IN1
mm_clock_crossing_bridge_0_m0_byteenable[6] => mm_clock_crossing_bridge_0_m0_byteenable[6].IN1
mm_clock_crossing_bridge_0_m0_byteenable[7] => mm_clock_crossing_bridge_0_m0_byteenable[7].IN1
mm_clock_crossing_bridge_0_m0_read => mm_clock_crossing_bridge_0_m0_read.IN1
mm_clock_crossing_bridge_0_m0_readdata[0] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[1] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[2] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[3] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[4] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[5] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[6] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[7] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[8] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[9] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[10] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[11] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[12] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[13] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[14] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[15] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[16] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[17] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[18] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[19] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[20] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[21] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[22] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[23] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[24] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[25] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[26] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[27] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[28] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[29] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[30] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[31] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[32] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[33] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[34] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[35] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[36] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[37] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[38] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[39] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[40] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[41] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[42] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[43] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[44] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[45] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[46] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[47] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[48] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[49] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[50] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[51] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[52] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[53] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[54] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[55] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[56] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[57] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[58] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[59] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[60] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[61] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[62] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdata[63] <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdata
mm_clock_crossing_bridge_0_m0_readdatavalid <= altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator.av_readdatavalid
mm_clock_crossing_bridge_0_m0_write => mm_clock_crossing_bridge_0_m0_write.IN1
mm_clock_crossing_bridge_0_m0_writedata[0] => mm_clock_crossing_bridge_0_m0_writedata[0].IN1
mm_clock_crossing_bridge_0_m0_writedata[1] => mm_clock_crossing_bridge_0_m0_writedata[1].IN1
mm_clock_crossing_bridge_0_m0_writedata[2] => mm_clock_crossing_bridge_0_m0_writedata[2].IN1
mm_clock_crossing_bridge_0_m0_writedata[3] => mm_clock_crossing_bridge_0_m0_writedata[3].IN1
mm_clock_crossing_bridge_0_m0_writedata[4] => mm_clock_crossing_bridge_0_m0_writedata[4].IN1
mm_clock_crossing_bridge_0_m0_writedata[5] => mm_clock_crossing_bridge_0_m0_writedata[5].IN1
mm_clock_crossing_bridge_0_m0_writedata[6] => mm_clock_crossing_bridge_0_m0_writedata[6].IN1
mm_clock_crossing_bridge_0_m0_writedata[7] => mm_clock_crossing_bridge_0_m0_writedata[7].IN1
mm_clock_crossing_bridge_0_m0_writedata[8] => mm_clock_crossing_bridge_0_m0_writedata[8].IN1
mm_clock_crossing_bridge_0_m0_writedata[9] => mm_clock_crossing_bridge_0_m0_writedata[9].IN1
mm_clock_crossing_bridge_0_m0_writedata[10] => mm_clock_crossing_bridge_0_m0_writedata[10].IN1
mm_clock_crossing_bridge_0_m0_writedata[11] => mm_clock_crossing_bridge_0_m0_writedata[11].IN1
mm_clock_crossing_bridge_0_m0_writedata[12] => mm_clock_crossing_bridge_0_m0_writedata[12].IN1
mm_clock_crossing_bridge_0_m0_writedata[13] => mm_clock_crossing_bridge_0_m0_writedata[13].IN1
mm_clock_crossing_bridge_0_m0_writedata[14] => mm_clock_crossing_bridge_0_m0_writedata[14].IN1
mm_clock_crossing_bridge_0_m0_writedata[15] => mm_clock_crossing_bridge_0_m0_writedata[15].IN1
mm_clock_crossing_bridge_0_m0_writedata[16] => mm_clock_crossing_bridge_0_m0_writedata[16].IN1
mm_clock_crossing_bridge_0_m0_writedata[17] => mm_clock_crossing_bridge_0_m0_writedata[17].IN1
mm_clock_crossing_bridge_0_m0_writedata[18] => mm_clock_crossing_bridge_0_m0_writedata[18].IN1
mm_clock_crossing_bridge_0_m0_writedata[19] => mm_clock_crossing_bridge_0_m0_writedata[19].IN1
mm_clock_crossing_bridge_0_m0_writedata[20] => mm_clock_crossing_bridge_0_m0_writedata[20].IN1
mm_clock_crossing_bridge_0_m0_writedata[21] => mm_clock_crossing_bridge_0_m0_writedata[21].IN1
mm_clock_crossing_bridge_0_m0_writedata[22] => mm_clock_crossing_bridge_0_m0_writedata[22].IN1
mm_clock_crossing_bridge_0_m0_writedata[23] => mm_clock_crossing_bridge_0_m0_writedata[23].IN1
mm_clock_crossing_bridge_0_m0_writedata[24] => mm_clock_crossing_bridge_0_m0_writedata[24].IN1
mm_clock_crossing_bridge_0_m0_writedata[25] => mm_clock_crossing_bridge_0_m0_writedata[25].IN1
mm_clock_crossing_bridge_0_m0_writedata[26] => mm_clock_crossing_bridge_0_m0_writedata[26].IN1
mm_clock_crossing_bridge_0_m0_writedata[27] => mm_clock_crossing_bridge_0_m0_writedata[27].IN1
mm_clock_crossing_bridge_0_m0_writedata[28] => mm_clock_crossing_bridge_0_m0_writedata[28].IN1
mm_clock_crossing_bridge_0_m0_writedata[29] => mm_clock_crossing_bridge_0_m0_writedata[29].IN1
mm_clock_crossing_bridge_0_m0_writedata[30] => mm_clock_crossing_bridge_0_m0_writedata[30].IN1
mm_clock_crossing_bridge_0_m0_writedata[31] => mm_clock_crossing_bridge_0_m0_writedata[31].IN1
mm_clock_crossing_bridge_0_m0_writedata[32] => mm_clock_crossing_bridge_0_m0_writedata[32].IN1
mm_clock_crossing_bridge_0_m0_writedata[33] => mm_clock_crossing_bridge_0_m0_writedata[33].IN1
mm_clock_crossing_bridge_0_m0_writedata[34] => mm_clock_crossing_bridge_0_m0_writedata[34].IN1
mm_clock_crossing_bridge_0_m0_writedata[35] => mm_clock_crossing_bridge_0_m0_writedata[35].IN1
mm_clock_crossing_bridge_0_m0_writedata[36] => mm_clock_crossing_bridge_0_m0_writedata[36].IN1
mm_clock_crossing_bridge_0_m0_writedata[37] => mm_clock_crossing_bridge_0_m0_writedata[37].IN1
mm_clock_crossing_bridge_0_m0_writedata[38] => mm_clock_crossing_bridge_0_m0_writedata[38].IN1
mm_clock_crossing_bridge_0_m0_writedata[39] => mm_clock_crossing_bridge_0_m0_writedata[39].IN1
mm_clock_crossing_bridge_0_m0_writedata[40] => mm_clock_crossing_bridge_0_m0_writedata[40].IN1
mm_clock_crossing_bridge_0_m0_writedata[41] => mm_clock_crossing_bridge_0_m0_writedata[41].IN1
mm_clock_crossing_bridge_0_m0_writedata[42] => mm_clock_crossing_bridge_0_m0_writedata[42].IN1
mm_clock_crossing_bridge_0_m0_writedata[43] => mm_clock_crossing_bridge_0_m0_writedata[43].IN1
mm_clock_crossing_bridge_0_m0_writedata[44] => mm_clock_crossing_bridge_0_m0_writedata[44].IN1
mm_clock_crossing_bridge_0_m0_writedata[45] => mm_clock_crossing_bridge_0_m0_writedata[45].IN1
mm_clock_crossing_bridge_0_m0_writedata[46] => mm_clock_crossing_bridge_0_m0_writedata[46].IN1
mm_clock_crossing_bridge_0_m0_writedata[47] => mm_clock_crossing_bridge_0_m0_writedata[47].IN1
mm_clock_crossing_bridge_0_m0_writedata[48] => mm_clock_crossing_bridge_0_m0_writedata[48].IN1
mm_clock_crossing_bridge_0_m0_writedata[49] => mm_clock_crossing_bridge_0_m0_writedata[49].IN1
mm_clock_crossing_bridge_0_m0_writedata[50] => mm_clock_crossing_bridge_0_m0_writedata[50].IN1
mm_clock_crossing_bridge_0_m0_writedata[51] => mm_clock_crossing_bridge_0_m0_writedata[51].IN1
mm_clock_crossing_bridge_0_m0_writedata[52] => mm_clock_crossing_bridge_0_m0_writedata[52].IN1
mm_clock_crossing_bridge_0_m0_writedata[53] => mm_clock_crossing_bridge_0_m0_writedata[53].IN1
mm_clock_crossing_bridge_0_m0_writedata[54] => mm_clock_crossing_bridge_0_m0_writedata[54].IN1
mm_clock_crossing_bridge_0_m0_writedata[55] => mm_clock_crossing_bridge_0_m0_writedata[55].IN1
mm_clock_crossing_bridge_0_m0_writedata[56] => mm_clock_crossing_bridge_0_m0_writedata[56].IN1
mm_clock_crossing_bridge_0_m0_writedata[57] => mm_clock_crossing_bridge_0_m0_writedata[57].IN1
mm_clock_crossing_bridge_0_m0_writedata[58] => mm_clock_crossing_bridge_0_m0_writedata[58].IN1
mm_clock_crossing_bridge_0_m0_writedata[59] => mm_clock_crossing_bridge_0_m0_writedata[59].IN1
mm_clock_crossing_bridge_0_m0_writedata[60] => mm_clock_crossing_bridge_0_m0_writedata[60].IN1
mm_clock_crossing_bridge_0_m0_writedata[61] => mm_clock_crossing_bridge_0_m0_writedata[61].IN1
mm_clock_crossing_bridge_0_m0_writedata[62] => mm_clock_crossing_bridge_0_m0_writedata[62].IN1
mm_clock_crossing_bridge_0_m0_writedata[63] => mm_clock_crossing_bridge_0_m0_writedata[63].IN1
mm_clock_crossing_bridge_0_m0_debugaccess => mm_clock_crossing_bridge_0_m0_debugaccess.IN1
mm_clock_crossing_bridge_1_m0_address[0] => mm_clock_crossing_bridge_1_m0_address[0].IN1
mm_clock_crossing_bridge_1_m0_address[1] => mm_clock_crossing_bridge_1_m0_address[1].IN1
mm_clock_crossing_bridge_1_m0_address[2] => mm_clock_crossing_bridge_1_m0_address[2].IN1
mm_clock_crossing_bridge_1_m0_address[3] => mm_clock_crossing_bridge_1_m0_address[3].IN1
mm_clock_crossing_bridge_1_m0_address[4] => mm_clock_crossing_bridge_1_m0_address[4].IN1
mm_clock_crossing_bridge_1_m0_address[5] => mm_clock_crossing_bridge_1_m0_address[5].IN1
mm_clock_crossing_bridge_1_m0_address[6] => mm_clock_crossing_bridge_1_m0_address[6].IN1
mm_clock_crossing_bridge_1_m0_address[7] => mm_clock_crossing_bridge_1_m0_address[7].IN1
mm_clock_crossing_bridge_1_m0_address[8] => mm_clock_crossing_bridge_1_m0_address[8].IN1
mm_clock_crossing_bridge_1_m0_address[9] => mm_clock_crossing_bridge_1_m0_address[9].IN1
mm_clock_crossing_bridge_1_m0_address[10] => mm_clock_crossing_bridge_1_m0_address[10].IN1
mm_clock_crossing_bridge_1_m0_address[11] => mm_clock_crossing_bridge_1_m0_address[11].IN1
mm_clock_crossing_bridge_1_m0_address[12] => mm_clock_crossing_bridge_1_m0_address[12].IN1
mm_clock_crossing_bridge_1_m0_address[13] => mm_clock_crossing_bridge_1_m0_address[13].IN1
mm_clock_crossing_bridge_1_m0_address[14] => mm_clock_crossing_bridge_1_m0_address[14].IN1
mm_clock_crossing_bridge_1_m0_address[15] => mm_clock_crossing_bridge_1_m0_address[15].IN1
mm_clock_crossing_bridge_1_m0_address[16] => mm_clock_crossing_bridge_1_m0_address[16].IN1
mm_clock_crossing_bridge_1_m0_address[17] => mm_clock_crossing_bridge_1_m0_address[17].IN1
mm_clock_crossing_bridge_1_m0_address[18] => mm_clock_crossing_bridge_1_m0_address[18].IN1
mm_clock_crossing_bridge_1_m0_address[19] => mm_clock_crossing_bridge_1_m0_address[19].IN1
mm_clock_crossing_bridge_1_m0_address[20] => mm_clock_crossing_bridge_1_m0_address[20].IN1
mm_clock_crossing_bridge_1_m0_address[21] => mm_clock_crossing_bridge_1_m0_address[21].IN1
mm_clock_crossing_bridge_1_m0_address[22] => mm_clock_crossing_bridge_1_m0_address[22].IN1
mm_clock_crossing_bridge_1_m0_address[23] => mm_clock_crossing_bridge_1_m0_address[23].IN1
mm_clock_crossing_bridge_1_m0_address[24] => mm_clock_crossing_bridge_1_m0_address[24].IN1
mm_clock_crossing_bridge_1_m0_address[25] => mm_clock_crossing_bridge_1_m0_address[25].IN1
mm_clock_crossing_bridge_1_m0_address[26] => mm_clock_crossing_bridge_1_m0_address[26].IN1
mm_clock_crossing_bridge_1_m0_address[27] => mm_clock_crossing_bridge_1_m0_address[27].IN1
mm_clock_crossing_bridge_1_m0_address[28] => mm_clock_crossing_bridge_1_m0_address[28].IN1
mm_clock_crossing_bridge_1_m0_waitrequest <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_waitrequest
mm_clock_crossing_bridge_1_m0_burstcount[0] => mm_clock_crossing_bridge_1_m0_burstcount[0].IN1
mm_clock_crossing_bridge_1_m0_burstcount[1] => mm_clock_crossing_bridge_1_m0_burstcount[1].IN1
mm_clock_crossing_bridge_1_m0_burstcount[2] => mm_clock_crossing_bridge_1_m0_burstcount[2].IN1
mm_clock_crossing_bridge_1_m0_burstcount[3] => mm_clock_crossing_bridge_1_m0_burstcount[3].IN1
mm_clock_crossing_bridge_1_m0_burstcount[4] => mm_clock_crossing_bridge_1_m0_burstcount[4].IN1
mm_clock_crossing_bridge_1_m0_byteenable[0] => mm_clock_crossing_bridge_1_m0_byteenable[0].IN1
mm_clock_crossing_bridge_1_m0_byteenable[1] => mm_clock_crossing_bridge_1_m0_byteenable[1].IN1
mm_clock_crossing_bridge_1_m0_byteenable[2] => mm_clock_crossing_bridge_1_m0_byteenable[2].IN1
mm_clock_crossing_bridge_1_m0_byteenable[3] => mm_clock_crossing_bridge_1_m0_byteenable[3].IN1
mm_clock_crossing_bridge_1_m0_byteenable[4] => mm_clock_crossing_bridge_1_m0_byteenable[4].IN1
mm_clock_crossing_bridge_1_m0_byteenable[5] => mm_clock_crossing_bridge_1_m0_byteenable[5].IN1
mm_clock_crossing_bridge_1_m0_byteenable[6] => mm_clock_crossing_bridge_1_m0_byteenable[6].IN1
mm_clock_crossing_bridge_1_m0_byteenable[7] => mm_clock_crossing_bridge_1_m0_byteenable[7].IN1
mm_clock_crossing_bridge_1_m0_read => mm_clock_crossing_bridge_1_m0_read.IN1
mm_clock_crossing_bridge_1_m0_readdata[0] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[1] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[2] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[3] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[4] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[5] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[6] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[7] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[8] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[9] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[10] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[11] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[12] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[13] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[14] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[15] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[16] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[17] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[18] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[19] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[20] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[21] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[22] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[23] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[24] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[25] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[26] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[27] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[28] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[29] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[30] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[31] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[32] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[33] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[34] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[35] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[36] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[37] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[38] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[39] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[40] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[41] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[42] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[43] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[44] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[45] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[46] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[47] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[48] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[49] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[50] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[51] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[52] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[53] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[54] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[55] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[56] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[57] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[58] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[59] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[60] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[61] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[62] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdata[63] <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdata
mm_clock_crossing_bridge_1_m0_readdatavalid <= altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator.av_readdatavalid
mm_clock_crossing_bridge_1_m0_write => mm_clock_crossing_bridge_1_m0_write.IN1
mm_clock_crossing_bridge_1_m0_writedata[0] => mm_clock_crossing_bridge_1_m0_writedata[0].IN1
mm_clock_crossing_bridge_1_m0_writedata[1] => mm_clock_crossing_bridge_1_m0_writedata[1].IN1
mm_clock_crossing_bridge_1_m0_writedata[2] => mm_clock_crossing_bridge_1_m0_writedata[2].IN1
mm_clock_crossing_bridge_1_m0_writedata[3] => mm_clock_crossing_bridge_1_m0_writedata[3].IN1
mm_clock_crossing_bridge_1_m0_writedata[4] => mm_clock_crossing_bridge_1_m0_writedata[4].IN1
mm_clock_crossing_bridge_1_m0_writedata[5] => mm_clock_crossing_bridge_1_m0_writedata[5].IN1
mm_clock_crossing_bridge_1_m0_writedata[6] => mm_clock_crossing_bridge_1_m0_writedata[6].IN1
mm_clock_crossing_bridge_1_m0_writedata[7] => mm_clock_crossing_bridge_1_m0_writedata[7].IN1
mm_clock_crossing_bridge_1_m0_writedata[8] => mm_clock_crossing_bridge_1_m0_writedata[8].IN1
mm_clock_crossing_bridge_1_m0_writedata[9] => mm_clock_crossing_bridge_1_m0_writedata[9].IN1
mm_clock_crossing_bridge_1_m0_writedata[10] => mm_clock_crossing_bridge_1_m0_writedata[10].IN1
mm_clock_crossing_bridge_1_m0_writedata[11] => mm_clock_crossing_bridge_1_m0_writedata[11].IN1
mm_clock_crossing_bridge_1_m0_writedata[12] => mm_clock_crossing_bridge_1_m0_writedata[12].IN1
mm_clock_crossing_bridge_1_m0_writedata[13] => mm_clock_crossing_bridge_1_m0_writedata[13].IN1
mm_clock_crossing_bridge_1_m0_writedata[14] => mm_clock_crossing_bridge_1_m0_writedata[14].IN1
mm_clock_crossing_bridge_1_m0_writedata[15] => mm_clock_crossing_bridge_1_m0_writedata[15].IN1
mm_clock_crossing_bridge_1_m0_writedata[16] => mm_clock_crossing_bridge_1_m0_writedata[16].IN1
mm_clock_crossing_bridge_1_m0_writedata[17] => mm_clock_crossing_bridge_1_m0_writedata[17].IN1
mm_clock_crossing_bridge_1_m0_writedata[18] => mm_clock_crossing_bridge_1_m0_writedata[18].IN1
mm_clock_crossing_bridge_1_m0_writedata[19] => mm_clock_crossing_bridge_1_m0_writedata[19].IN1
mm_clock_crossing_bridge_1_m0_writedata[20] => mm_clock_crossing_bridge_1_m0_writedata[20].IN1
mm_clock_crossing_bridge_1_m0_writedata[21] => mm_clock_crossing_bridge_1_m0_writedata[21].IN1
mm_clock_crossing_bridge_1_m0_writedata[22] => mm_clock_crossing_bridge_1_m0_writedata[22].IN1
mm_clock_crossing_bridge_1_m0_writedata[23] => mm_clock_crossing_bridge_1_m0_writedata[23].IN1
mm_clock_crossing_bridge_1_m0_writedata[24] => mm_clock_crossing_bridge_1_m0_writedata[24].IN1
mm_clock_crossing_bridge_1_m0_writedata[25] => mm_clock_crossing_bridge_1_m0_writedata[25].IN1
mm_clock_crossing_bridge_1_m0_writedata[26] => mm_clock_crossing_bridge_1_m0_writedata[26].IN1
mm_clock_crossing_bridge_1_m0_writedata[27] => mm_clock_crossing_bridge_1_m0_writedata[27].IN1
mm_clock_crossing_bridge_1_m0_writedata[28] => mm_clock_crossing_bridge_1_m0_writedata[28].IN1
mm_clock_crossing_bridge_1_m0_writedata[29] => mm_clock_crossing_bridge_1_m0_writedata[29].IN1
mm_clock_crossing_bridge_1_m0_writedata[30] => mm_clock_crossing_bridge_1_m0_writedata[30].IN1
mm_clock_crossing_bridge_1_m0_writedata[31] => mm_clock_crossing_bridge_1_m0_writedata[31].IN1
mm_clock_crossing_bridge_1_m0_writedata[32] => mm_clock_crossing_bridge_1_m0_writedata[32].IN1
mm_clock_crossing_bridge_1_m0_writedata[33] => mm_clock_crossing_bridge_1_m0_writedata[33].IN1
mm_clock_crossing_bridge_1_m0_writedata[34] => mm_clock_crossing_bridge_1_m0_writedata[34].IN1
mm_clock_crossing_bridge_1_m0_writedata[35] => mm_clock_crossing_bridge_1_m0_writedata[35].IN1
mm_clock_crossing_bridge_1_m0_writedata[36] => mm_clock_crossing_bridge_1_m0_writedata[36].IN1
mm_clock_crossing_bridge_1_m0_writedata[37] => mm_clock_crossing_bridge_1_m0_writedata[37].IN1
mm_clock_crossing_bridge_1_m0_writedata[38] => mm_clock_crossing_bridge_1_m0_writedata[38].IN1
mm_clock_crossing_bridge_1_m0_writedata[39] => mm_clock_crossing_bridge_1_m0_writedata[39].IN1
mm_clock_crossing_bridge_1_m0_writedata[40] => mm_clock_crossing_bridge_1_m0_writedata[40].IN1
mm_clock_crossing_bridge_1_m0_writedata[41] => mm_clock_crossing_bridge_1_m0_writedata[41].IN1
mm_clock_crossing_bridge_1_m0_writedata[42] => mm_clock_crossing_bridge_1_m0_writedata[42].IN1
mm_clock_crossing_bridge_1_m0_writedata[43] => mm_clock_crossing_bridge_1_m0_writedata[43].IN1
mm_clock_crossing_bridge_1_m0_writedata[44] => mm_clock_crossing_bridge_1_m0_writedata[44].IN1
mm_clock_crossing_bridge_1_m0_writedata[45] => mm_clock_crossing_bridge_1_m0_writedata[45].IN1
mm_clock_crossing_bridge_1_m0_writedata[46] => mm_clock_crossing_bridge_1_m0_writedata[46].IN1
mm_clock_crossing_bridge_1_m0_writedata[47] => mm_clock_crossing_bridge_1_m0_writedata[47].IN1
mm_clock_crossing_bridge_1_m0_writedata[48] => mm_clock_crossing_bridge_1_m0_writedata[48].IN1
mm_clock_crossing_bridge_1_m0_writedata[49] => mm_clock_crossing_bridge_1_m0_writedata[49].IN1
mm_clock_crossing_bridge_1_m0_writedata[50] => mm_clock_crossing_bridge_1_m0_writedata[50].IN1
mm_clock_crossing_bridge_1_m0_writedata[51] => mm_clock_crossing_bridge_1_m0_writedata[51].IN1
mm_clock_crossing_bridge_1_m0_writedata[52] => mm_clock_crossing_bridge_1_m0_writedata[52].IN1
mm_clock_crossing_bridge_1_m0_writedata[53] => mm_clock_crossing_bridge_1_m0_writedata[53].IN1
mm_clock_crossing_bridge_1_m0_writedata[54] => mm_clock_crossing_bridge_1_m0_writedata[54].IN1
mm_clock_crossing_bridge_1_m0_writedata[55] => mm_clock_crossing_bridge_1_m0_writedata[55].IN1
mm_clock_crossing_bridge_1_m0_writedata[56] => mm_clock_crossing_bridge_1_m0_writedata[56].IN1
mm_clock_crossing_bridge_1_m0_writedata[57] => mm_clock_crossing_bridge_1_m0_writedata[57].IN1
mm_clock_crossing_bridge_1_m0_writedata[58] => mm_clock_crossing_bridge_1_m0_writedata[58].IN1
mm_clock_crossing_bridge_1_m0_writedata[59] => mm_clock_crossing_bridge_1_m0_writedata[59].IN1
mm_clock_crossing_bridge_1_m0_writedata[60] => mm_clock_crossing_bridge_1_m0_writedata[60].IN1
mm_clock_crossing_bridge_1_m0_writedata[61] => mm_clock_crossing_bridge_1_m0_writedata[61].IN1
mm_clock_crossing_bridge_1_m0_writedata[62] => mm_clock_crossing_bridge_1_m0_writedata[62].IN1
mm_clock_crossing_bridge_1_m0_writedata[63] => mm_clock_crossing_bridge_1_m0_writedata[63].IN1
mm_clock_crossing_bridge_1_m0_debugaccess => mm_clock_crossing_bridge_1_m0_debugaccess.IN1
ddr3_controller_avl_address[0] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[1] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[2] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[3] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[4] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[5] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[6] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[7] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[8] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[9] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[10] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[11] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[12] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[13] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[14] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[15] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[16] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[17] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[18] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[19] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[20] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[21] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[22] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[23] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[24] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_address[25] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_address
ddr3_controller_avl_write <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_write
ddr3_controller_avl_read <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_read
ddr3_controller_avl_readdata[0] => ddr3_controller_avl_readdata[0].IN1
ddr3_controller_avl_readdata[1] => ddr3_controller_avl_readdata[1].IN1
ddr3_controller_avl_readdata[2] => ddr3_controller_avl_readdata[2].IN1
ddr3_controller_avl_readdata[3] => ddr3_controller_avl_readdata[3].IN1
ddr3_controller_avl_readdata[4] => ddr3_controller_avl_readdata[4].IN1
ddr3_controller_avl_readdata[5] => ddr3_controller_avl_readdata[5].IN1
ddr3_controller_avl_readdata[6] => ddr3_controller_avl_readdata[6].IN1
ddr3_controller_avl_readdata[7] => ddr3_controller_avl_readdata[7].IN1
ddr3_controller_avl_readdata[8] => ddr3_controller_avl_readdata[8].IN1
ddr3_controller_avl_readdata[9] => ddr3_controller_avl_readdata[9].IN1
ddr3_controller_avl_readdata[10] => ddr3_controller_avl_readdata[10].IN1
ddr3_controller_avl_readdata[11] => ddr3_controller_avl_readdata[11].IN1
ddr3_controller_avl_readdata[12] => ddr3_controller_avl_readdata[12].IN1
ddr3_controller_avl_readdata[13] => ddr3_controller_avl_readdata[13].IN1
ddr3_controller_avl_readdata[14] => ddr3_controller_avl_readdata[14].IN1
ddr3_controller_avl_readdata[15] => ddr3_controller_avl_readdata[15].IN1
ddr3_controller_avl_readdata[16] => ddr3_controller_avl_readdata[16].IN1
ddr3_controller_avl_readdata[17] => ddr3_controller_avl_readdata[17].IN1
ddr3_controller_avl_readdata[18] => ddr3_controller_avl_readdata[18].IN1
ddr3_controller_avl_readdata[19] => ddr3_controller_avl_readdata[19].IN1
ddr3_controller_avl_readdata[20] => ddr3_controller_avl_readdata[20].IN1
ddr3_controller_avl_readdata[21] => ddr3_controller_avl_readdata[21].IN1
ddr3_controller_avl_readdata[22] => ddr3_controller_avl_readdata[22].IN1
ddr3_controller_avl_readdata[23] => ddr3_controller_avl_readdata[23].IN1
ddr3_controller_avl_readdata[24] => ddr3_controller_avl_readdata[24].IN1
ddr3_controller_avl_readdata[25] => ddr3_controller_avl_readdata[25].IN1
ddr3_controller_avl_readdata[26] => ddr3_controller_avl_readdata[26].IN1
ddr3_controller_avl_readdata[27] => ddr3_controller_avl_readdata[27].IN1
ddr3_controller_avl_readdata[28] => ddr3_controller_avl_readdata[28].IN1
ddr3_controller_avl_readdata[29] => ddr3_controller_avl_readdata[29].IN1
ddr3_controller_avl_readdata[30] => ddr3_controller_avl_readdata[30].IN1
ddr3_controller_avl_readdata[31] => ddr3_controller_avl_readdata[31].IN1
ddr3_controller_avl_readdata[32] => ddr3_controller_avl_readdata[32].IN1
ddr3_controller_avl_readdata[33] => ddr3_controller_avl_readdata[33].IN1
ddr3_controller_avl_readdata[34] => ddr3_controller_avl_readdata[34].IN1
ddr3_controller_avl_readdata[35] => ddr3_controller_avl_readdata[35].IN1
ddr3_controller_avl_readdata[36] => ddr3_controller_avl_readdata[36].IN1
ddr3_controller_avl_readdata[37] => ddr3_controller_avl_readdata[37].IN1
ddr3_controller_avl_readdata[38] => ddr3_controller_avl_readdata[38].IN1
ddr3_controller_avl_readdata[39] => ddr3_controller_avl_readdata[39].IN1
ddr3_controller_avl_readdata[40] => ddr3_controller_avl_readdata[40].IN1
ddr3_controller_avl_readdata[41] => ddr3_controller_avl_readdata[41].IN1
ddr3_controller_avl_readdata[42] => ddr3_controller_avl_readdata[42].IN1
ddr3_controller_avl_readdata[43] => ddr3_controller_avl_readdata[43].IN1
ddr3_controller_avl_readdata[44] => ddr3_controller_avl_readdata[44].IN1
ddr3_controller_avl_readdata[45] => ddr3_controller_avl_readdata[45].IN1
ddr3_controller_avl_readdata[46] => ddr3_controller_avl_readdata[46].IN1
ddr3_controller_avl_readdata[47] => ddr3_controller_avl_readdata[47].IN1
ddr3_controller_avl_readdata[48] => ddr3_controller_avl_readdata[48].IN1
ddr3_controller_avl_readdata[49] => ddr3_controller_avl_readdata[49].IN1
ddr3_controller_avl_readdata[50] => ddr3_controller_avl_readdata[50].IN1
ddr3_controller_avl_readdata[51] => ddr3_controller_avl_readdata[51].IN1
ddr3_controller_avl_readdata[52] => ddr3_controller_avl_readdata[52].IN1
ddr3_controller_avl_readdata[53] => ddr3_controller_avl_readdata[53].IN1
ddr3_controller_avl_readdata[54] => ddr3_controller_avl_readdata[54].IN1
ddr3_controller_avl_readdata[55] => ddr3_controller_avl_readdata[55].IN1
ddr3_controller_avl_readdata[56] => ddr3_controller_avl_readdata[56].IN1
ddr3_controller_avl_readdata[57] => ddr3_controller_avl_readdata[57].IN1
ddr3_controller_avl_readdata[58] => ddr3_controller_avl_readdata[58].IN1
ddr3_controller_avl_readdata[59] => ddr3_controller_avl_readdata[59].IN1
ddr3_controller_avl_readdata[60] => ddr3_controller_avl_readdata[60].IN1
ddr3_controller_avl_readdata[61] => ddr3_controller_avl_readdata[61].IN1
ddr3_controller_avl_readdata[62] => ddr3_controller_avl_readdata[62].IN1
ddr3_controller_avl_readdata[63] => ddr3_controller_avl_readdata[63].IN1
ddr3_controller_avl_writedata[0] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[1] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[2] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[3] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[4] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[5] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[6] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[7] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[8] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[9] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[10] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[11] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[12] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[13] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[14] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[15] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[16] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[17] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[18] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[19] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[20] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[21] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[22] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[23] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[24] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[25] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[26] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[27] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[28] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[29] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[30] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[31] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[32] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[33] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[34] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[35] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[36] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[37] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[38] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[39] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[40] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[41] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[42] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[43] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[44] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[45] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[46] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[47] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[48] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[49] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[50] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[51] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[52] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[53] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[54] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[55] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[56] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[57] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[58] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[59] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[60] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[61] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[62] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_writedata[63] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_writedata
ddr3_controller_avl_beginbursttransfer <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_beginbursttransfer
ddr3_controller_avl_burstcount[0] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_burstcount
ddr3_controller_avl_burstcount[1] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_burstcount
ddr3_controller_avl_burstcount[2] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_burstcount
ddr3_controller_avl_byteenable[0] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_byteenable[1] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_byteenable[2] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_byteenable[3] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_byteenable[4] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_byteenable[5] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_byteenable[6] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_byteenable[7] <= altera_merlin_slave_translator:ddr3_controller_avl_translator.av_byteenable
ddr3_controller_avl_readdatavalid => ddr3_controller_avl_readdatavalid.IN1
ddr3_controller_avl_waitrequest => ddr3_controller_avl_waitrequest.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => burst_stalled.CLK
clk => first_burst_stalled.CLK
clk => burstcount_register_lint[0].CLK
clk => burstcount_register_lint[1].CLK
clk => burstcount_register_lint[2].CLK
clk => burstcount_register_lint[3].CLK
clk => burstcount_register_lint[4].CLK
clk => burstcount_register_lint[5].CLK
clk => burstcount_register_lint[6].CLK
clk => burstcount_register_lint[7].CLK
clk => address_register[0].CLK
clk => address_register[1].CLK
clk => address_register[2].CLK
clk => address_register[3].CLK
clk => address_register[4].CLK
clk => address_register[5].CLK
clk => address_register[6].CLK
clk => address_register[7].CLK
clk => address_register[8].CLK
clk => address_register[9].CLK
clk => address_register[10].CLK
clk => address_register[11].CLK
clk => address_register[12].CLK
clk => address_register[13].CLK
clk => address_register[14].CLK
clk => address_register[15].CLK
clk => address_register[16].CLK
clk => address_register[17].CLK
clk => address_register[18].CLK
clk => address_register[19].CLK
clk => address_register[20].CLK
clk => address_register[21].CLK
clk => address_register[22].CLK
clk => address_register[23].CLK
clk => address_register[24].CLK
clk => address_register[25].CLK
clk => address_register[26].CLK
clk => address_register[27].CLK
clk => address_register[28].CLK
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => burst_stalled.ACLR
reset => first_burst_stalled.ACLR
reset => burstcount_register_lint[0].ACLR
reset => burstcount_register_lint[1].ACLR
reset => burstcount_register_lint[2].ACLR
reset => burstcount_register_lint[3].ACLR
reset => burstcount_register_lint[4].ACLR
reset => burstcount_register_lint[5].ACLR
reset => burstcount_register_lint[6].ACLR
reset => burstcount_register_lint[7].ACLR
reset => address_register[0].ACLR
reset => address_register[1].ACLR
reset => address_register[2].ACLR
reset => address_register[3].ACLR
reset => address_register[4].ACLR
reset => address_register[5].ACLR
reset => address_register[6].ACLR
reset => address_register[7].ACLR
reset => address_register[8].ACLR
reset => address_register[9].ACLR
reset => address_register[10].ACLR
reset => address_register[11].ACLR
reset => address_register[12].ACLR
reset => address_register[13].ACLR
reset => address_register[14].ACLR
reset => address_register[15].ACLR
reset => address_register[16].ACLR
reset => address_register[17].ACLR
reset => address_register[18].ACLR
reset => address_register[19].ACLR
reset => address_register[20].ACLR
reset => address_register[21].ACLR
reset => address_register[22].ACLR
reset => address_register[23].ACLR
reset => address_register[24].ACLR
reset => address_register[25].ACLR
reset => address_register[26].ACLR
reset => address_register[27].ACLR
reset => address_register[28].ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[1] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[2] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[3] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[4] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[5] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[6] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[7] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[4] <= av_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[5] <= av_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[6] <= av_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[7] <= av_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[32] <= av_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[33] <= av_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[34] <= av_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[35] <= av_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[36] <= av_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[37] <= av_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[38] <= av_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[39] <= av_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[40] <= av_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[41] <= av_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[42] <= av_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[43] <= av_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[44] <= av_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[45] <= av_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[46] <= av_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[47] <= av_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[48] <= av_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[49] <= av_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[50] <= av_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[51] <= av_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[52] <= av_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[53] <= av_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[54] <= av_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[55] <= av_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[56] <= av_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[57] <= av_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[58] <= av_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[59] <= av_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[60] <= av_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[61] <= av_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[62] <= av_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[63] <= av_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdata[32] => av_readdata[32].DATAIN
uav_readdata[33] => av_readdata[33].DATAIN
uav_readdata[34] => av_readdata[34].DATAIN
uav_readdata[35] => av_readdata[35].DATAIN
uav_readdata[36] => av_readdata[36].DATAIN
uav_readdata[37] => av_readdata[37].DATAIN
uav_readdata[38] => av_readdata[38].DATAIN
uav_readdata[39] => av_readdata[39].DATAIN
uav_readdata[40] => av_readdata[40].DATAIN
uav_readdata[41] => av_readdata[41].DATAIN
uav_readdata[42] => av_readdata[42].DATAIN
uav_readdata[43] => av_readdata[43].DATAIN
uav_readdata[44] => av_readdata[44].DATAIN
uav_readdata[45] => av_readdata[45].DATAIN
uav_readdata[46] => av_readdata[46].DATAIN
uav_readdata[47] => av_readdata[47].DATAIN
uav_readdata[48] => av_readdata[48].DATAIN
uav_readdata[49] => av_readdata[49].DATAIN
uav_readdata[50] => av_readdata[50].DATAIN
uav_readdata[51] => av_readdata[51].DATAIN
uav_readdata[52] => av_readdata[52].DATAIN
uav_readdata[53] => av_readdata[53].DATAIN
uav_readdata[54] => av_readdata[54].DATAIN
uav_readdata[55] => av_readdata[55].DATAIN
uav_readdata[56] => av_readdata[56].DATAIN
uav_readdata[57] => av_readdata[57].DATAIN
uav_readdata[58] => av_readdata[58].DATAIN
uav_readdata[59] => av_readdata[59].DATAIN
uav_readdata[60] => av_readdata[60].DATAIN
uav_readdata[61] => av_readdata[61].DATAIN
uav_readdata[62] => av_readdata[62].DATAIN
uav_readdata[63] => av_readdata[63].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => always10.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => burst_stalled.DATAB
uav_waitrequest => av_waitrequest.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => first_burst_stalled.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => internal_begintransfer.IN0
av_write => always12.IN1
av_write => uav_write.DATAIN
av_read => internal_begintransfer.IN1
av_read => internal_beginbursttransfer.OUTPUTSELECT
av_read => always12.IN1
av_read => uav_read.DATAIN
av_address[0] => uav_address.DATAA
av_address[0] => address_register[0].DATAIN
av_address[1] => uav_address.DATAA
av_address[1] => address_register[1].DATAIN
av_address[2] => uav_address.DATAA
av_address[2] => address_register[2].DATAIN
av_address[3] => uav_address.DATAA
av_address[3] => Add0.IN52
av_address[3] => address_register.DATAB
av_address[4] => uav_address.DATAA
av_address[4] => Add0.IN51
av_address[4] => address_register.DATAB
av_address[5] => uav_address.DATAA
av_address[5] => Add0.IN50
av_address[5] => address_register.DATAB
av_address[6] => uav_address.DATAA
av_address[6] => Add0.IN49
av_address[6] => address_register.DATAB
av_address[7] => uav_address.DATAA
av_address[7] => Add0.IN48
av_address[7] => address_register.DATAB
av_address[8] => uav_address.DATAA
av_address[8] => Add0.IN47
av_address[8] => address_register.DATAB
av_address[9] => uav_address.DATAA
av_address[9] => Add0.IN46
av_address[9] => address_register.DATAB
av_address[10] => uav_address.DATAA
av_address[10] => Add0.IN45
av_address[10] => address_register.DATAB
av_address[11] => uav_address.DATAA
av_address[11] => Add0.IN44
av_address[11] => address_register.DATAB
av_address[12] => uav_address.DATAA
av_address[12] => Add0.IN43
av_address[12] => address_register.DATAB
av_address[13] => uav_address.DATAA
av_address[13] => Add0.IN42
av_address[13] => address_register.DATAB
av_address[14] => uav_address.DATAA
av_address[14] => Add0.IN41
av_address[14] => address_register.DATAB
av_address[15] => uav_address.DATAA
av_address[15] => Add0.IN40
av_address[15] => address_register.DATAB
av_address[16] => uav_address.DATAA
av_address[16] => Add0.IN39
av_address[16] => address_register.DATAB
av_address[17] => uav_address.DATAA
av_address[17] => Add0.IN38
av_address[17] => address_register.DATAB
av_address[18] => uav_address.DATAA
av_address[18] => Add0.IN37
av_address[18] => address_register.DATAB
av_address[19] => uav_address.DATAA
av_address[19] => Add0.IN36
av_address[19] => address_register.DATAB
av_address[20] => uav_address.DATAA
av_address[20] => Add0.IN35
av_address[20] => address_register.DATAB
av_address[21] => uav_address.DATAA
av_address[21] => Add0.IN34
av_address[21] => address_register.DATAB
av_address[22] => uav_address.DATAA
av_address[22] => Add0.IN33
av_address[22] => address_register.DATAB
av_address[23] => uav_address.DATAA
av_address[23] => Add0.IN32
av_address[23] => address_register.DATAB
av_address[24] => uav_address.DATAA
av_address[24] => Add0.IN31
av_address[24] => address_register.DATAB
av_address[25] => uav_address.DATAA
av_address[25] => Add0.IN30
av_address[25] => address_register.DATAB
av_address[26] => uav_address.DATAA
av_address[26] => Add0.IN29
av_address[26] => address_register.DATAB
av_address[27] => uav_address.DATAA
av_address[27] => Add0.IN28
av_address[27] => address_register.DATAB
av_address[28] => uav_address.DATAA
av_address[28] => Add0.IN27
av_address[28] => address_register.DATAB
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_byteenable[4] => uav_byteenable[4].DATAIN
av_byteenable[5] => uav_byteenable[5].DATAIN
av_byteenable[6] => uav_byteenable[6].DATAIN
av_byteenable[7] => uav_byteenable[7].DATAIN
av_burstcount[0] => uav_burstcount.DATAA
av_burstcount[0] => Add2.IN16
av_burstcount[0] => burstcount_register_lint.DATAB
av_burstcount[0] => Equal0.IN10
av_burstcount[1] => uav_burstcount.DATAA
av_burstcount[1] => Add2.IN15
av_burstcount[1] => burstcount_register_lint.DATAB
av_burstcount[1] => Equal0.IN3
av_burstcount[2] => uav_burstcount.DATAA
av_burstcount[2] => Add2.IN14
av_burstcount[2] => burstcount_register_lint.DATAB
av_burstcount[2] => Equal0.IN2
av_burstcount[3] => uav_burstcount.DATAA
av_burstcount[3] => Add2.IN13
av_burstcount[3] => burstcount_register_lint.DATAB
av_burstcount[3] => Equal0.IN1
av_burstcount[4] => uav_burstcount.DATAA
av_burstcount[4] => Add2.IN12
av_burstcount[4] => burstcount_register_lint.DATAB
av_burstcount[4] => Equal0.IN0
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_writedata[32] => uav_writedata[32].DATAIN
av_writedata[33] => uav_writedata[33].DATAIN
av_writedata[34] => uav_writedata[34].DATAIN
av_writedata[35] => uav_writedata[35].DATAIN
av_writedata[36] => uav_writedata[36].DATAIN
av_writedata[37] => uav_writedata[37].DATAIN
av_writedata[38] => uav_writedata[38].DATAIN
av_writedata[39] => uav_writedata[39].DATAIN
av_writedata[40] => uav_writedata[40].DATAIN
av_writedata[41] => uav_writedata[41].DATAIN
av_writedata[42] => uav_writedata[42].DATAIN
av_writedata[43] => uav_writedata[43].DATAIN
av_writedata[44] => uav_writedata[44].DATAIN
av_writedata[45] => uav_writedata[45].DATAIN
av_writedata[46] => uav_writedata[46].DATAIN
av_writedata[47] => uav_writedata[47].DATAIN
av_writedata[48] => uav_writedata[48].DATAIN
av_writedata[49] => uav_writedata[49].DATAIN
av_writedata[50] => uav_writedata[50].DATAIN
av_writedata[51] => uav_writedata[51].DATAIN
av_writedata[52] => uav_writedata[52].DATAIN
av_writedata[53] => uav_writedata[53].DATAIN
av_writedata[54] => uav_writedata[54].DATAIN
av_writedata[55] => uav_writedata[55].DATAIN
av_writedata[56] => uav_writedata[56].DATAIN
av_writedata[57] => uav_writedata[57].DATAIN
av_writedata[58] => uav_writedata[58].DATAIN
av_writedata[59] => uav_writedata[59].DATAIN
av_writedata[60] => uav_writedata[60].DATAIN
av_writedata[61] => uav_writedata[61].DATAIN
av_writedata[62] => uav_writedata[62].DATAIN
av_writedata[63] => uav_writedata[63].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[32] <= uav_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[33] <= uav_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[34] <= uav_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[35] <= uav_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[36] <= uav_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[37] <= uav_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[38] <= uav_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[39] <= uav_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[40] <= uav_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[41] <= uav_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[42] <= uav_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[43] <= uav_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[44] <= uav_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[45] <= uav_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[46] <= uav_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[47] <= uav_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[48] <= uav_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[49] <= uav_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[50] <= uav_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[51] <= uav_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[52] <= uav_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[53] <= uav_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[54] <= uav_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[55] <= uav_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[56] <= uav_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[57] <= uav_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[58] <= uav_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[59] <= uav_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[60] <= uav_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[61] <= uav_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[62] <= uav_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[63] <= uav_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => burst_stalled.CLK
clk => first_burst_stalled.CLK
clk => burstcount_register_lint[0].CLK
clk => burstcount_register_lint[1].CLK
clk => burstcount_register_lint[2].CLK
clk => burstcount_register_lint[3].CLK
clk => burstcount_register_lint[4].CLK
clk => burstcount_register_lint[5].CLK
clk => burstcount_register_lint[6].CLK
clk => burstcount_register_lint[7].CLK
clk => address_register[0].CLK
clk => address_register[1].CLK
clk => address_register[2].CLK
clk => address_register[3].CLK
clk => address_register[4].CLK
clk => address_register[5].CLK
clk => address_register[6].CLK
clk => address_register[7].CLK
clk => address_register[8].CLK
clk => address_register[9].CLK
clk => address_register[10].CLK
clk => address_register[11].CLK
clk => address_register[12].CLK
clk => address_register[13].CLK
clk => address_register[14].CLK
clk => address_register[15].CLK
clk => address_register[16].CLK
clk => address_register[17].CLK
clk => address_register[18].CLK
clk => address_register[19].CLK
clk => address_register[20].CLK
clk => address_register[21].CLK
clk => address_register[22].CLK
clk => address_register[23].CLK
clk => address_register[24].CLK
clk => address_register[25].CLK
clk => address_register[26].CLK
clk => address_register[27].CLK
clk => address_register[28].CLK
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => burst_stalled.ACLR
reset => first_burst_stalled.ACLR
reset => burstcount_register_lint[0].ACLR
reset => burstcount_register_lint[1].ACLR
reset => burstcount_register_lint[2].ACLR
reset => burstcount_register_lint[3].ACLR
reset => burstcount_register_lint[4].ACLR
reset => burstcount_register_lint[5].ACLR
reset => burstcount_register_lint[6].ACLR
reset => burstcount_register_lint[7].ACLR
reset => address_register[0].ACLR
reset => address_register[1].ACLR
reset => address_register[2].ACLR
reset => address_register[3].ACLR
reset => address_register[4].ACLR
reset => address_register[5].ACLR
reset => address_register[6].ACLR
reset => address_register[7].ACLR
reset => address_register[8].ACLR
reset => address_register[9].ACLR
reset => address_register[10].ACLR
reset => address_register[11].ACLR
reset => address_register[12].ACLR
reset => address_register[13].ACLR
reset => address_register[14].ACLR
reset => address_register[15].ACLR
reset => address_register[16].ACLR
reset => address_register[17].ACLR
reset => address_register[18].ACLR
reset => address_register[19].ACLR
reset => address_register[20].ACLR
reset => address_register[21].ACLR
reset => address_register[22].ACLR
reset => address_register[23].ACLR
reset => address_register[24].ACLR
reset => address_register[25].ACLR
reset => address_register[26].ACLR
reset => address_register[27].ACLR
reset => address_register[28].ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[1] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[2] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[3] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[4] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[5] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[6] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[7] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[4] <= av_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[5] <= av_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[6] <= av_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[7] <= av_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[32] <= av_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[33] <= av_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[34] <= av_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[35] <= av_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[36] <= av_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[37] <= av_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[38] <= av_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[39] <= av_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[40] <= av_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[41] <= av_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[42] <= av_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[43] <= av_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[44] <= av_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[45] <= av_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[46] <= av_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[47] <= av_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[48] <= av_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[49] <= av_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[50] <= av_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[51] <= av_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[52] <= av_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[53] <= av_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[54] <= av_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[55] <= av_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[56] <= av_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[57] <= av_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[58] <= av_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[59] <= av_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[60] <= av_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[61] <= av_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[62] <= av_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[63] <= av_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdata[32] => av_readdata[32].DATAIN
uav_readdata[33] => av_readdata[33].DATAIN
uav_readdata[34] => av_readdata[34].DATAIN
uav_readdata[35] => av_readdata[35].DATAIN
uav_readdata[36] => av_readdata[36].DATAIN
uav_readdata[37] => av_readdata[37].DATAIN
uav_readdata[38] => av_readdata[38].DATAIN
uav_readdata[39] => av_readdata[39].DATAIN
uav_readdata[40] => av_readdata[40].DATAIN
uav_readdata[41] => av_readdata[41].DATAIN
uav_readdata[42] => av_readdata[42].DATAIN
uav_readdata[43] => av_readdata[43].DATAIN
uav_readdata[44] => av_readdata[44].DATAIN
uav_readdata[45] => av_readdata[45].DATAIN
uav_readdata[46] => av_readdata[46].DATAIN
uav_readdata[47] => av_readdata[47].DATAIN
uav_readdata[48] => av_readdata[48].DATAIN
uav_readdata[49] => av_readdata[49].DATAIN
uav_readdata[50] => av_readdata[50].DATAIN
uav_readdata[51] => av_readdata[51].DATAIN
uav_readdata[52] => av_readdata[52].DATAIN
uav_readdata[53] => av_readdata[53].DATAIN
uav_readdata[54] => av_readdata[54].DATAIN
uav_readdata[55] => av_readdata[55].DATAIN
uav_readdata[56] => av_readdata[56].DATAIN
uav_readdata[57] => av_readdata[57].DATAIN
uav_readdata[58] => av_readdata[58].DATAIN
uav_readdata[59] => av_readdata[59].DATAIN
uav_readdata[60] => av_readdata[60].DATAIN
uav_readdata[61] => av_readdata[61].DATAIN
uav_readdata[62] => av_readdata[62].DATAIN
uav_readdata[63] => av_readdata[63].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => always10.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => burst_stalled.DATAB
uav_waitrequest => av_waitrequest.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => first_burst_stalled.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => internal_begintransfer.IN0
av_write => always12.IN1
av_write => uav_write.DATAIN
av_read => internal_begintransfer.IN1
av_read => internal_beginbursttransfer.OUTPUTSELECT
av_read => always12.IN1
av_read => uav_read.DATAIN
av_address[0] => uav_address.DATAA
av_address[0] => address_register[0].DATAIN
av_address[1] => uav_address.DATAA
av_address[1] => address_register[1].DATAIN
av_address[2] => uav_address.DATAA
av_address[2] => address_register[2].DATAIN
av_address[3] => uav_address.DATAA
av_address[3] => Add0.IN52
av_address[3] => address_register.DATAB
av_address[4] => uav_address.DATAA
av_address[4] => Add0.IN51
av_address[4] => address_register.DATAB
av_address[5] => uav_address.DATAA
av_address[5] => Add0.IN50
av_address[5] => address_register.DATAB
av_address[6] => uav_address.DATAA
av_address[6] => Add0.IN49
av_address[6] => address_register.DATAB
av_address[7] => uav_address.DATAA
av_address[7] => Add0.IN48
av_address[7] => address_register.DATAB
av_address[8] => uav_address.DATAA
av_address[8] => Add0.IN47
av_address[8] => address_register.DATAB
av_address[9] => uav_address.DATAA
av_address[9] => Add0.IN46
av_address[9] => address_register.DATAB
av_address[10] => uav_address.DATAA
av_address[10] => Add0.IN45
av_address[10] => address_register.DATAB
av_address[11] => uav_address.DATAA
av_address[11] => Add0.IN44
av_address[11] => address_register.DATAB
av_address[12] => uav_address.DATAA
av_address[12] => Add0.IN43
av_address[12] => address_register.DATAB
av_address[13] => uav_address.DATAA
av_address[13] => Add0.IN42
av_address[13] => address_register.DATAB
av_address[14] => uav_address.DATAA
av_address[14] => Add0.IN41
av_address[14] => address_register.DATAB
av_address[15] => uav_address.DATAA
av_address[15] => Add0.IN40
av_address[15] => address_register.DATAB
av_address[16] => uav_address.DATAA
av_address[16] => Add0.IN39
av_address[16] => address_register.DATAB
av_address[17] => uav_address.DATAA
av_address[17] => Add0.IN38
av_address[17] => address_register.DATAB
av_address[18] => uav_address.DATAA
av_address[18] => Add0.IN37
av_address[18] => address_register.DATAB
av_address[19] => uav_address.DATAA
av_address[19] => Add0.IN36
av_address[19] => address_register.DATAB
av_address[20] => uav_address.DATAA
av_address[20] => Add0.IN35
av_address[20] => address_register.DATAB
av_address[21] => uav_address.DATAA
av_address[21] => Add0.IN34
av_address[21] => address_register.DATAB
av_address[22] => uav_address.DATAA
av_address[22] => Add0.IN33
av_address[22] => address_register.DATAB
av_address[23] => uav_address.DATAA
av_address[23] => Add0.IN32
av_address[23] => address_register.DATAB
av_address[24] => uav_address.DATAA
av_address[24] => Add0.IN31
av_address[24] => address_register.DATAB
av_address[25] => uav_address.DATAA
av_address[25] => Add0.IN30
av_address[25] => address_register.DATAB
av_address[26] => uav_address.DATAA
av_address[26] => Add0.IN29
av_address[26] => address_register.DATAB
av_address[27] => uav_address.DATAA
av_address[27] => Add0.IN28
av_address[27] => address_register.DATAB
av_address[28] => uav_address.DATAA
av_address[28] => Add0.IN27
av_address[28] => address_register.DATAB
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_byteenable[4] => uav_byteenable[4].DATAIN
av_byteenable[5] => uav_byteenable[5].DATAIN
av_byteenable[6] => uav_byteenable[6].DATAIN
av_byteenable[7] => uav_byteenable[7].DATAIN
av_burstcount[0] => uav_burstcount.DATAA
av_burstcount[0] => Add2.IN16
av_burstcount[0] => burstcount_register_lint.DATAB
av_burstcount[0] => Equal0.IN10
av_burstcount[1] => uav_burstcount.DATAA
av_burstcount[1] => Add2.IN15
av_burstcount[1] => burstcount_register_lint.DATAB
av_burstcount[1] => Equal0.IN3
av_burstcount[2] => uav_burstcount.DATAA
av_burstcount[2] => Add2.IN14
av_burstcount[2] => burstcount_register_lint.DATAB
av_burstcount[2] => Equal0.IN2
av_burstcount[3] => uav_burstcount.DATAA
av_burstcount[3] => Add2.IN13
av_burstcount[3] => burstcount_register_lint.DATAB
av_burstcount[3] => Equal0.IN1
av_burstcount[4] => uav_burstcount.DATAA
av_burstcount[4] => Add2.IN12
av_burstcount[4] => burstcount_register_lint.DATAB
av_burstcount[4] => Equal0.IN0
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_writedata[32] => uav_writedata[32].DATAIN
av_writedata[33] => uav_writedata[33].DATAIN
av_writedata[34] => uav_writedata[34].DATAIN
av_writedata[35] => uav_writedata[35].DATAIN
av_writedata[36] => uav_writedata[36].DATAIN
av_writedata[37] => uav_writedata[37].DATAIN
av_writedata[38] => uav_writedata[38].DATAIN
av_writedata[39] => uav_writedata[39].DATAIN
av_writedata[40] => uav_writedata[40].DATAIN
av_writedata[41] => uav_writedata[41].DATAIN
av_writedata[42] => uav_writedata[42].DATAIN
av_writedata[43] => uav_writedata[43].DATAIN
av_writedata[44] => uav_writedata[44].DATAIN
av_writedata[45] => uav_writedata[45].DATAIN
av_writedata[46] => uav_writedata[46].DATAIN
av_writedata[47] => uav_writedata[47].DATAIN
av_writedata[48] => uav_writedata[48].DATAIN
av_writedata[49] => uav_writedata[49].DATAIN
av_writedata[50] => uav_writedata[50].DATAIN
av_writedata[51] => uav_writedata[51].DATAIN
av_writedata[52] => uav_writedata[52].DATAIN
av_writedata[53] => uav_writedata[53].DATAIN
av_writedata[54] => uav_writedata[54].DATAIN
av_writedata[55] => uav_writedata[55].DATAIN
av_writedata[56] => uav_writedata[56].DATAIN
av_writedata[57] => uav_writedata[57].DATAIN
av_writedata[58] => uav_writedata[58].DATAIN
av_writedata[59] => uav_writedata[59].DATAIN
av_writedata[60] => uav_writedata[60].DATAIN
av_writedata[61] => uav_writedata[61].DATAIN
av_writedata[62] => uav_writedata[62].DATAIN
av_writedata[63] => uav_writedata[63].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[32] <= uav_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[33] <= uav_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[34] <= uav_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[35] <= uav_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[36] <= uav_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[37] <= uav_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[38] <= uav_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[39] <= uav_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[40] <= uav_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[41] <= uav_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[42] <= uav_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[43] <= uav_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[44] <= uav_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[45] <= uav_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[46] <= uav_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[47] <= uav_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[48] <= uav_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[49] <= uav_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[50] <= uav_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[51] <= uav_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[52] <= uav_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[53] <= uav_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[54] <= uav_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[55] <= uav_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[56] <= uav_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[57] <= uav_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[58] <= uav_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[59] <= uav_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[60] <= uav_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[61] <= uav_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[62] <= uav_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[63] <= uav_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3_controller_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => ~NO_FANOUT~
uav_address[3] => av_address[0].DATAIN
uav_address[4] => av_address[1].DATAIN
uav_address[5] => av_address[2].DATAIN
uav_address[6] => av_address[3].DATAIN
uav_address[7] => av_address[4].DATAIN
uav_address[8] => av_address[5].DATAIN
uav_address[9] => av_address[6].DATAIN
uav_address[10] => av_address[7].DATAIN
uav_address[11] => av_address[8].DATAIN
uav_address[12] => av_address[9].DATAIN
uav_address[13] => av_address[10].DATAIN
uav_address[14] => av_address[11].DATAIN
uav_address[15] => av_address[12].DATAIN
uav_address[16] => av_address[13].DATAIN
uav_address[17] => av_address[14].DATAIN
uav_address[18] => av_address[15].DATAIN
uav_address[19] => av_address[16].DATAIN
uav_address[20] => av_address[17].DATAIN
uav_address[21] => av_address[18].DATAIN
uav_address[22] => av_address[19].DATAIN
uav_address[23] => av_address[20].DATAIN
uav_address[24] => av_address[21].DATAIN
uav_address[25] => av_address[22].DATAIN
uav_address[26] => av_address[23].DATAIN
uav_address[27] => av_address[24].DATAIN
uav_address[28] => av_address[25].DATAIN
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_writedata[32] => av_writedata[32].DATAIN
uav_writedata[33] => av_writedata[33].DATAIN
uav_writedata[34] => av_writedata[34].DATAIN
uav_writedata[35] => av_writedata[35].DATAIN
uav_writedata[36] => av_writedata[36].DATAIN
uav_writedata[37] => av_writedata[37].DATAIN
uav_writedata[38] => av_writedata[38].DATAIN
uav_writedata[39] => av_writedata[39].DATAIN
uav_writedata[40] => av_writedata[40].DATAIN
uav_writedata[41] => av_writedata[41].DATAIN
uav_writedata[42] => av_writedata[42].DATAIN
uav_writedata[43] => av_writedata[43].DATAIN
uav_writedata[44] => av_writedata[44].DATAIN
uav_writedata[45] => av_writedata[45].DATAIN
uav_writedata[46] => av_writedata[46].DATAIN
uav_writedata[47] => av_writedata[47].DATAIN
uav_writedata[48] => av_writedata[48].DATAIN
uav_writedata[49] => av_writedata[49].DATAIN
uav_writedata[50] => av_writedata[50].DATAIN
uav_writedata[51] => av_writedata[51].DATAIN
uav_writedata[52] => av_writedata[52].DATAIN
uav_writedata[53] => av_writedata[53].DATAIN
uav_writedata[54] => av_writedata[54].DATAIN
uav_writedata[55] => av_writedata[55].DATAIN
uav_writedata[56] => av_writedata[56].DATAIN
uav_writedata[57] => av_writedata[57].DATAIN
uav_writedata[58] => av_writedata[58].DATAIN
uav_writedata[59] => av_writedata[59].DATAIN
uav_writedata[60] => av_writedata[60].DATAIN
uav_writedata[61] => av_writedata[61].DATAIN
uav_writedata[62] => av_writedata[62].DATAIN
uav_writedata[63] => av_writedata[63].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN4
uav_burstcount[1] => Equal0.IN3
uav_burstcount[2] => Equal0.IN2
uav_burstcount[3] => av_burstcount[0].DATAIN
uav_burstcount[3] => Equal0.IN5
uav_burstcount[4] => av_burstcount[1].DATAIN
uav_burstcount[4] => Equal0.IN1
uav_burstcount[5] => av_burstcount[2].DATAIN
uav_burstcount[5] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_byteenable[4] => av_writebyteenable.IN1
uav_byteenable[4] => av_byteenable[4].DATAIN
uav_byteenable[5] => av_writebyteenable.IN1
uav_byteenable[5] => av_byteenable[5].DATAIN
uav_byteenable[6] => av_writebyteenable.IN1
uav_byteenable[6] => av_byteenable[6].DATAIN
uav_byteenable[7] => av_writebyteenable.IN1
uav_byteenable[7] => av_byteenable[7].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[32] <= av_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[33] <= av_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[34] <= av_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[35] <= av_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[36] <= av_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[37] <= av_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[38] <= av_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[39] <= av_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[40] <= av_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[41] <= av_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[42] <= av_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[43] <= av_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[44] <= av_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[45] <= av_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[46] <= av_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[47] <= av_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[48] <= av_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[49] <= av_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[50] <= av_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[51] <= av_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[52] <= av_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[53] <= av_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[54] <= av_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[55] <= av_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[56] <= av_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[57] <= av_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[58] <= av_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[59] <= av_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[60] <= av_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[61] <= av_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[62] <= av_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[63] <= av_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[25].DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= uav_address[26].DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= uav_address[27].DB_MAX_OUTPUT_PORT_TYPE
av_address[25] <= uav_address[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[32] <= uav_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[33] <= uav_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[34] <= uav_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[35] <= uav_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[36] <= uav_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[37] <= uav_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[38] <= uav_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[39] <= uav_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[40] <= uav_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[41] <= uav_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[42] <= uav_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[43] <= uav_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[44] <= uav_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[45] <= uav_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[46] <= uav_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[47] <= uav_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[48] <= uav_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[49] <= uav_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[50] <= uav_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[51] <= uav_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[52] <= uav_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[53] <= uav_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[54] <= uav_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[55] <= uav_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[56] <= uav_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[57] <= uav_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[58] <= uav_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[59] <= uav_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[60] <= uav_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[61] <= uav_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[62] <= uav_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[63] <= uav_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[1] <= uav_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[2] <= uav_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[4] <= uav_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[5] <= uav_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[6] <= uav_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[7] <= uav_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[4] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[5] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[6] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[7] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdata[32] => uav_readdata[32].DATAIN
av_readdata[33] => uav_readdata[33].DATAIN
av_readdata[34] => uav_readdata[34].DATAIN
av_readdata[35] => uav_readdata[35].DATAIN
av_readdata[36] => uav_readdata[36].DATAIN
av_readdata[37] => uav_readdata[37].DATAIN
av_readdata[38] => uav_readdata[38].DATAIN
av_readdata[39] => uav_readdata[39].DATAIN
av_readdata[40] => uav_readdata[40].DATAIN
av_readdata[41] => uav_readdata[41].DATAIN
av_readdata[42] => uav_readdata[42].DATAIN
av_readdata[43] => uav_readdata[43].DATAIN
av_readdata[44] => uav_readdata[44].DATAIN
av_readdata[45] => uav_readdata[45].DATAIN
av_readdata[46] => uav_readdata[46].DATAIN
av_readdata[47] => uav_readdata[47].DATAIN
av_readdata[48] => uav_readdata[48].DATAIN
av_readdata[49] => uav_readdata[49].DATAIN
av_readdata[50] => uav_readdata[50].DATAIN
av_readdata[51] => uav_readdata[51].DATAIN
av_readdata[52] => uav_readdata[52].DATAIN
av_readdata[53] => uav_readdata[53].DATAIN
av_readdata[54] => uav_readdata[54].DATAIN
av_readdata[55] => uav_readdata[55].DATAIN
av_readdata[56] => uav_readdata[56].DATAIN
av_readdata[57] => uav_readdata[57].DATAIN
av_readdata[58] => uav_readdata[58].DATAIN
av_readdata[59] => uav_readdata[59].DATAIN
av_readdata[60] => uav_readdata[60].DATAIN
av_readdata[61] => uav_readdata[61].DATAIN
av_readdata[62] => uav_readdata[62].DATAIN
av_readdata[63] => uav_readdata[63].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_clock_crossing_bridge_1_m0_agent
clk => sop_enable.CLK
clk => hold_waitrequest.CLK
reset => sop_enable.PRESET
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => ~NO_FANOUT~
av_address[3] => cp_data[75].DATAIN
av_address[4] => cp_data[76].DATAIN
av_address[5] => cp_data[77].DATAIN
av_address[6] => cp_data[78].DATAIN
av_address[7] => cp_data[79].DATAIN
av_address[8] => cp_data[80].DATAIN
av_address[9] => cp_data[81].DATAIN
av_address[10] => cp_data[82].DATAIN
av_address[11] => cp_data[83].DATAIN
av_address[12] => cp_data[84].DATAIN
av_address[13] => cp_data[85].DATAIN
av_address[14] => cp_data[86].DATAIN
av_address[15] => cp_data[87].DATAIN
av_address[16] => cp_data[88].DATAIN
av_address[17] => cp_data[89].DATAIN
av_address[18] => cp_data[90].DATAIN
av_address[19] => cp_data[91].DATAIN
av_address[20] => cp_data[92].DATAIN
av_address[21] => cp_data[93].DATAIN
av_address[22] => cp_data[94].DATAIN
av_address[23] => cp_data[95].DATAIN
av_address[24] => cp_data[96].DATAIN
av_address[25] => cp_data[97].DATAIN
av_address[26] => cp_data[98].DATAIN
av_address[27] => cp_data[99].DATAIN
av_address[28] => cp_data[100].DATAIN
av_write => always2.IN0
av_write => cp_data[103].DATAIN
av_write => cp_data[102].DATAIN
av_read => cp_data.IN1
av_read => always2.IN1
av_read => cp_endofpacket.IN1
av_read => cp_data[104].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_writedata[32] => cp_data[32].DATAIN
av_writedata[33] => cp_data[33].DATAIN
av_writedata[34] => cp_data[34].DATAIN
av_writedata[35] => cp_data[35].DATAIN
av_writedata[36] => cp_data[36].DATAIN
av_writedata[37] => cp_data[37].DATAIN
av_writedata[38] => cp_data[38].DATAIN
av_writedata[39] => cp_data[39].DATAIN
av_writedata[40] => cp_data[40].DATAIN
av_writedata[41] => cp_data[41].DATAIN
av_writedata[42] => cp_data[42].DATAIN
av_writedata[43] => cp_data[43].DATAIN
av_writedata[44] => cp_data[44].DATAIN
av_writedata[45] => cp_data[45].DATAIN
av_writedata[46] => cp_data[46].DATAIN
av_writedata[47] => cp_data[47].DATAIN
av_writedata[48] => cp_data[48].DATAIN
av_writedata[49] => cp_data[49].DATAIN
av_writedata[50] => cp_data[50].DATAIN
av_writedata[51] => cp_data[51].DATAIN
av_writedata[52] => cp_data[52].DATAIN
av_writedata[53] => cp_data[53].DATAIN
av_writedata[54] => cp_data[54].DATAIN
av_writedata[55] => cp_data[55].DATAIN
av_writedata[56] => cp_data[56].DATAIN
av_writedata[57] => cp_data[57].DATAIN
av_writedata[58] => cp_data[58].DATAIN
av_writedata[59] => cp_data[59].DATAIN
av_writedata[60] => cp_data[60].DATAIN
av_writedata[61] => cp_data[61].DATAIN
av_writedata[62] => cp_data[62].DATAIN
av_writedata[63] => cp_data[63].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[32] <= rp_data[32].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[33] <= rp_data[33].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[34] <= rp_data[34].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[35] <= rp_data[35].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[36] <= rp_data[36].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[37] <= rp_data[37].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[38] <= rp_data[38].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[39] <= rp_data[39].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[40] <= rp_data[40].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[41] <= rp_data[41].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[42] <= rp_data[42].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[43] <= rp_data[43].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[44] <= rp_data[44].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[45] <= rp_data[45].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[46] <= rp_data[46].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[47] <= rp_data[47].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[48] <= rp_data[48].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[49] <= rp_data[49].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[50] <= rp_data[50].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[51] <= rp_data[51].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[52] <= rp_data[52].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[53] <= rp_data[53].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[54] <= rp_data[54].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[55] <= rp_data[55].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[56] <= rp_data[56].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[57] <= rp_data[57].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[58] <= rp_data[58].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[59] <= rp_data[59].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[60] <= rp_data[60].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[61] <= rp_data[61].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[62] <= rp_data[62].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[63] <= rp_data[63].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[64].DATAIN
av_byteenable[1] => cp_data[65].DATAIN
av_byteenable[2] => cp_data[66].DATAIN
av_byteenable[3] => cp_data[67].DATAIN
av_byteenable[4] => cp_data[68].DATAIN
av_byteenable[5] => cp_data[69].DATAIN
av_byteenable[6] => cp_data[70].DATAIN
av_byteenable[7] => cp_data[71].DATAIN
av_burstcount[0] => LessThan0.IN16
av_burstcount[0] => cp_data[107].DATAIN
av_burstcount[0] => Equal0.IN31
av_burstcount[1] => LessThan0.IN15
av_burstcount[1] => cp_data[108].DATAIN
av_burstcount[1] => Equal0.IN30
av_burstcount[2] => LessThan0.IN14
av_burstcount[2] => cp_data[109].DATAIN
av_burstcount[2] => Equal0.IN29
av_burstcount[3] => LessThan0.IN13
av_burstcount[3] => cp_data[110].DATAIN
av_burstcount[3] => Equal0.IN0
av_burstcount[4] => LessThan0.IN12
av_burstcount[4] => cp_data[111].DATAIN
av_burstcount[4] => Equal0.IN28
av_burstcount[5] => LessThan0.IN11
av_burstcount[5] => cp_data[112].DATAIN
av_burstcount[5] => Equal0.IN27
av_burstcount[6] => LessThan0.IN10
av_burstcount[6] => cp_data[113].DATAIN
av_burstcount[6] => Equal0.IN26
av_burstcount[7] => LessThan0.IN9
av_burstcount[7] => cp_data[114].DATAIN
av_burstcount[7] => Equal0.IN25
av_debugaccess => cp_data[128].DATAIN
av_lock => cp_data[105].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= av_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
cp_data[37] <= av_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
cp_data[38] <= av_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= av_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[69] <= av_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[76] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[78] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[79] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[80] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[81] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[82] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[83] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[84] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[85] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[86] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[87] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[88] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[89] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[90] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[91] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[92] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[93] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[94] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[95] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[96] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[97] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[98] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[99] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[100] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[101] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[102] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[103] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[104] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[105] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[106] <= <GND>
cp_data[107] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[108] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[109] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[110] <= av_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[111] <= av_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[112] <= av_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[113] <= av_burstcount[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[114] <= av_burstcount[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[115] <= <VCC>
cp_data[116] <= <VCC>
cp_data[117] <= <VCC>
cp_data[118] <= <GND>
cp_data[119] <= <VCC>
cp_data[120] <= <GND>
cp_data[121] <= <GND>
cp_data[122] <= <GND>
cp_data[123] <= <GND>
cp_data[124] <= <GND>
cp_data[125] <= <VCC>
cp_data[126] <= <GND>
cp_data[127] <= <GND>
cp_data[128] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[129] <= <VCC>
cp_data[130] <= <GND>
cp_data[131] <= <GND>
cp_data[132] <= <GND>
cp_data[133] <= <GND>
cp_data[134] <= <GND>
cp_data[135] <= <GND>
cp_data[136] <= <GND>
cp_data[137] <= <VCC>
cp_data[138] <= <VCC>
cp_data[139] <= <GND>
cp_startofpacket <= sop_enable.DB_MAX_OUTPUT_PORT_TYPE
cp_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cp_ready => always3.IN1
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => av_readdata[32].DATAIN
rp_data[33] => av_readdata[33].DATAIN
rp_data[34] => av_readdata[34].DATAIN
rp_data[35] => av_readdata[35].DATAIN
rp_data[36] => av_readdata[36].DATAIN
rp_data[37] => av_readdata[37].DATAIN
rp_data[38] => av_readdata[38].DATAIN
rp_data[39] => av_readdata[39].DATAIN
rp_data[40] => av_readdata[40].DATAIN
rp_data[41] => av_readdata[41].DATAIN
rp_data[42] => av_readdata[42].DATAIN
rp_data[43] => av_readdata[43].DATAIN
rp_data[44] => av_readdata[44].DATAIN
rp_data[45] => av_readdata[45].DATAIN
rp_data[46] => av_readdata[46].DATAIN
rp_data[47] => av_readdata[47].DATAIN
rp_data[48] => av_readdata[48].DATAIN
rp_data[49] => av_readdata[49].DATAIN
rp_data[50] => av_readdata[50].DATAIN
rp_data[51] => av_readdata[51].DATAIN
rp_data[52] => av_readdata[52].DATAIN
rp_data[53] => av_readdata[53].DATAIN
rp_data[54] => av_readdata[54].DATAIN
rp_data[55] => av_readdata[55].DATAIN
rp_data[56] => av_readdata[56].DATAIN
rp_data[57] => av_readdata[57].DATAIN
rp_data[58] => av_readdata[58].DATAIN
rp_data[59] => av_readdata[59].DATAIN
rp_data[60] => av_readdata[60].DATAIN
rp_data[61] => av_readdata[61].DATAIN
rp_data[62] => av_readdata[62].DATAIN
rp_data[63] => av_readdata[63].DATAIN
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_data[102] => ~NO_FANOUT~
rp_data[103] => ~NO_FANOUT~
rp_data[104] => ~NO_FANOUT~
rp_data[105] => ~NO_FANOUT~
rp_data[106] => ~NO_FANOUT~
rp_data[107] => ~NO_FANOUT~
rp_data[108] => ~NO_FANOUT~
rp_data[109] => ~NO_FANOUT~
rp_data[110] => ~NO_FANOUT~
rp_data[111] => ~NO_FANOUT~
rp_data[112] => ~NO_FANOUT~
rp_data[113] => ~NO_FANOUT~
rp_data[114] => ~NO_FANOUT~
rp_data[115] => ~NO_FANOUT~
rp_data[116] => ~NO_FANOUT~
rp_data[117] => ~NO_FANOUT~
rp_data[118] => ~NO_FANOUT~
rp_data[119] => ~NO_FANOUT~
rp_data[120] => ~NO_FANOUT~
rp_data[121] => ~NO_FANOUT~
rp_data[122] => ~NO_FANOUT~
rp_data[123] => ~NO_FANOUT~
rp_data[124] => ~NO_FANOUT~
rp_data[125] => ~NO_FANOUT~
rp_data[126] => ~NO_FANOUT~
rp_data[127] => ~NO_FANOUT~
rp_data[128] => ~NO_FANOUT~
rp_data[129] => ~NO_FANOUT~
rp_data[130] => ~NO_FANOUT~
rp_data[131] => ~NO_FANOUT~
rp_data[132] => ~NO_FANOUT~
rp_data[133] => ~NO_FANOUT~
rp_data[134] => ~NO_FANOUT~
rp_data[135] => ~NO_FANOUT~
rp_data[136] => ~NO_FANOUT~
rp_data[137] => ~NO_FANOUT~
rp_data[138] => ~NO_FANOUT~
rp_data[139] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent
clk => sop_enable.CLK
clk => hold_waitrequest.CLK
reset => sop_enable.PRESET
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => ~NO_FANOUT~
av_address[3] => cp_data[75].DATAIN
av_address[4] => cp_data[76].DATAIN
av_address[5] => cp_data[77].DATAIN
av_address[6] => cp_data[78].DATAIN
av_address[7] => cp_data[79].DATAIN
av_address[8] => cp_data[80].DATAIN
av_address[9] => cp_data[81].DATAIN
av_address[10] => cp_data[82].DATAIN
av_address[11] => cp_data[83].DATAIN
av_address[12] => cp_data[84].DATAIN
av_address[13] => cp_data[85].DATAIN
av_address[14] => cp_data[86].DATAIN
av_address[15] => cp_data[87].DATAIN
av_address[16] => cp_data[88].DATAIN
av_address[17] => cp_data[89].DATAIN
av_address[18] => cp_data[90].DATAIN
av_address[19] => cp_data[91].DATAIN
av_address[20] => cp_data[92].DATAIN
av_address[21] => cp_data[93].DATAIN
av_address[22] => cp_data[94].DATAIN
av_address[23] => cp_data[95].DATAIN
av_address[24] => cp_data[96].DATAIN
av_address[25] => cp_data[97].DATAIN
av_address[26] => cp_data[98].DATAIN
av_address[27] => cp_data[99].DATAIN
av_address[28] => cp_data[100].DATAIN
av_write => always2.IN0
av_write => cp_data[103].DATAIN
av_write => cp_data[102].DATAIN
av_read => cp_data.IN1
av_read => always2.IN1
av_read => cp_endofpacket.IN1
av_read => cp_data[104].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_writedata[32] => cp_data[32].DATAIN
av_writedata[33] => cp_data[33].DATAIN
av_writedata[34] => cp_data[34].DATAIN
av_writedata[35] => cp_data[35].DATAIN
av_writedata[36] => cp_data[36].DATAIN
av_writedata[37] => cp_data[37].DATAIN
av_writedata[38] => cp_data[38].DATAIN
av_writedata[39] => cp_data[39].DATAIN
av_writedata[40] => cp_data[40].DATAIN
av_writedata[41] => cp_data[41].DATAIN
av_writedata[42] => cp_data[42].DATAIN
av_writedata[43] => cp_data[43].DATAIN
av_writedata[44] => cp_data[44].DATAIN
av_writedata[45] => cp_data[45].DATAIN
av_writedata[46] => cp_data[46].DATAIN
av_writedata[47] => cp_data[47].DATAIN
av_writedata[48] => cp_data[48].DATAIN
av_writedata[49] => cp_data[49].DATAIN
av_writedata[50] => cp_data[50].DATAIN
av_writedata[51] => cp_data[51].DATAIN
av_writedata[52] => cp_data[52].DATAIN
av_writedata[53] => cp_data[53].DATAIN
av_writedata[54] => cp_data[54].DATAIN
av_writedata[55] => cp_data[55].DATAIN
av_writedata[56] => cp_data[56].DATAIN
av_writedata[57] => cp_data[57].DATAIN
av_writedata[58] => cp_data[58].DATAIN
av_writedata[59] => cp_data[59].DATAIN
av_writedata[60] => cp_data[60].DATAIN
av_writedata[61] => cp_data[61].DATAIN
av_writedata[62] => cp_data[62].DATAIN
av_writedata[63] => cp_data[63].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[32] <= rp_data[32].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[33] <= rp_data[33].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[34] <= rp_data[34].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[35] <= rp_data[35].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[36] <= rp_data[36].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[37] <= rp_data[37].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[38] <= rp_data[38].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[39] <= rp_data[39].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[40] <= rp_data[40].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[41] <= rp_data[41].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[42] <= rp_data[42].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[43] <= rp_data[43].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[44] <= rp_data[44].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[45] <= rp_data[45].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[46] <= rp_data[46].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[47] <= rp_data[47].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[48] <= rp_data[48].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[49] <= rp_data[49].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[50] <= rp_data[50].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[51] <= rp_data[51].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[52] <= rp_data[52].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[53] <= rp_data[53].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[54] <= rp_data[54].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[55] <= rp_data[55].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[56] <= rp_data[56].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[57] <= rp_data[57].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[58] <= rp_data[58].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[59] <= rp_data[59].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[60] <= rp_data[60].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[61] <= rp_data[61].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[62] <= rp_data[62].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[63] <= rp_data[63].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[64].DATAIN
av_byteenable[1] => cp_data[65].DATAIN
av_byteenable[2] => cp_data[66].DATAIN
av_byteenable[3] => cp_data[67].DATAIN
av_byteenable[4] => cp_data[68].DATAIN
av_byteenable[5] => cp_data[69].DATAIN
av_byteenable[6] => cp_data[70].DATAIN
av_byteenable[7] => cp_data[71].DATAIN
av_burstcount[0] => LessThan0.IN16
av_burstcount[0] => cp_data[107].DATAIN
av_burstcount[0] => Equal0.IN31
av_burstcount[1] => LessThan0.IN15
av_burstcount[1] => cp_data[108].DATAIN
av_burstcount[1] => Equal0.IN30
av_burstcount[2] => LessThan0.IN14
av_burstcount[2] => cp_data[109].DATAIN
av_burstcount[2] => Equal0.IN29
av_burstcount[3] => LessThan0.IN13
av_burstcount[3] => cp_data[110].DATAIN
av_burstcount[3] => Equal0.IN0
av_burstcount[4] => LessThan0.IN12
av_burstcount[4] => cp_data[111].DATAIN
av_burstcount[4] => Equal0.IN28
av_burstcount[5] => LessThan0.IN11
av_burstcount[5] => cp_data[112].DATAIN
av_burstcount[5] => Equal0.IN27
av_burstcount[6] => LessThan0.IN10
av_burstcount[6] => cp_data[113].DATAIN
av_burstcount[6] => Equal0.IN26
av_burstcount[7] => LessThan0.IN9
av_burstcount[7] => cp_data[114].DATAIN
av_burstcount[7] => Equal0.IN25
av_debugaccess => cp_data[128].DATAIN
av_lock => cp_data[105].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= av_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
cp_data[37] <= av_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
cp_data[38] <= av_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= av_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[69] <= av_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[76] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[78] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[79] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[80] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[81] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[82] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[83] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[84] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[85] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[86] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[87] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[88] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[89] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[90] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[91] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[92] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[93] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[94] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[95] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[96] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[97] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[98] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[99] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[100] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[101] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[102] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[103] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[104] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[105] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[106] <= <GND>
cp_data[107] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[108] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[109] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[110] <= av_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[111] <= av_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[112] <= av_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[113] <= av_burstcount[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[114] <= av_burstcount[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[115] <= <VCC>
cp_data[116] <= <VCC>
cp_data[117] <= <VCC>
cp_data[118] <= <GND>
cp_data[119] <= <VCC>
cp_data[120] <= <GND>
cp_data[121] <= <GND>
cp_data[122] <= <GND>
cp_data[123] <= <GND>
cp_data[124] <= <GND>
cp_data[125] <= <GND>
cp_data[126] <= <GND>
cp_data[127] <= <GND>
cp_data[128] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[129] <= <VCC>
cp_data[130] <= <GND>
cp_data[131] <= <GND>
cp_data[132] <= <GND>
cp_data[133] <= <GND>
cp_data[134] <= <GND>
cp_data[135] <= <GND>
cp_data[136] <= <GND>
cp_data[137] <= <VCC>
cp_data[138] <= <VCC>
cp_data[139] <= <GND>
cp_startofpacket <= sop_enable.DB_MAX_OUTPUT_PORT_TYPE
cp_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cp_ready => always3.IN1
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => av_readdata[32].DATAIN
rp_data[33] => av_readdata[33].DATAIN
rp_data[34] => av_readdata[34].DATAIN
rp_data[35] => av_readdata[35].DATAIN
rp_data[36] => av_readdata[36].DATAIN
rp_data[37] => av_readdata[37].DATAIN
rp_data[38] => av_readdata[38].DATAIN
rp_data[39] => av_readdata[39].DATAIN
rp_data[40] => av_readdata[40].DATAIN
rp_data[41] => av_readdata[41].DATAIN
rp_data[42] => av_readdata[42].DATAIN
rp_data[43] => av_readdata[43].DATAIN
rp_data[44] => av_readdata[44].DATAIN
rp_data[45] => av_readdata[45].DATAIN
rp_data[46] => av_readdata[46].DATAIN
rp_data[47] => av_readdata[47].DATAIN
rp_data[48] => av_readdata[48].DATAIN
rp_data[49] => av_readdata[49].DATAIN
rp_data[50] => av_readdata[50].DATAIN
rp_data[51] => av_readdata[51].DATAIN
rp_data[52] => av_readdata[52].DATAIN
rp_data[53] => av_readdata[53].DATAIN
rp_data[54] => av_readdata[54].DATAIN
rp_data[55] => av_readdata[55].DATAIN
rp_data[56] => av_readdata[56].DATAIN
rp_data[57] => av_readdata[57].DATAIN
rp_data[58] => av_readdata[58].DATAIN
rp_data[59] => av_readdata[59].DATAIN
rp_data[60] => av_readdata[60].DATAIN
rp_data[61] => av_readdata[61].DATAIN
rp_data[62] => av_readdata[62].DATAIN
rp_data[63] => av_readdata[63].DATAIN
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_data[102] => ~NO_FANOUT~
rp_data[103] => ~NO_FANOUT~
rp_data[104] => ~NO_FANOUT~
rp_data[105] => ~NO_FANOUT~
rp_data[106] => ~NO_FANOUT~
rp_data[107] => ~NO_FANOUT~
rp_data[108] => ~NO_FANOUT~
rp_data[109] => ~NO_FANOUT~
rp_data[110] => ~NO_FANOUT~
rp_data[111] => ~NO_FANOUT~
rp_data[112] => ~NO_FANOUT~
rp_data[113] => ~NO_FANOUT~
rp_data[114] => ~NO_FANOUT~
rp_data[115] => ~NO_FANOUT~
rp_data[116] => ~NO_FANOUT~
rp_data[117] => ~NO_FANOUT~
rp_data[118] => ~NO_FANOUT~
rp_data[119] => ~NO_FANOUT~
rp_data[120] => ~NO_FANOUT~
rp_data[121] => ~NO_FANOUT~
rp_data[122] => ~NO_FANOUT~
rp_data[123] => ~NO_FANOUT~
rp_data[124] => ~NO_FANOUT~
rp_data[125] => ~NO_FANOUT~
rp_data[126] => ~NO_FANOUT~
rp_data[127] => ~NO_FANOUT~
rp_data[128] => ~NO_FANOUT~
rp_data[129] => ~NO_FANOUT~
rp_data[130] => ~NO_FANOUT~
rp_data[131] => ~NO_FANOUT~
rp_data[132] => ~NO_FANOUT~
rp_data[133] => ~NO_FANOUT~
rp_data[134] => ~NO_FANOUT~
rp_data[135] => ~NO_FANOUT~
rp_data[136] => ~NO_FANOUT~
rp_data[137] => ~NO_FANOUT~
rp_data[138] => ~NO_FANOUT~
rp_data[139] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_controller_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= <GND>
m0_address[3] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[3] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[4] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[5] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[4] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[5] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[6] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[7] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_readdata[32] => rdata_fifo_src_data[32].DATAIN
m0_readdata[33] => rdata_fifo_src_data[33].DATAIN
m0_readdata[34] => rdata_fifo_src_data[34].DATAIN
m0_readdata[35] => rdata_fifo_src_data[35].DATAIN
m0_readdata[36] => rdata_fifo_src_data[36].DATAIN
m0_readdata[37] => rdata_fifo_src_data[37].DATAIN
m0_readdata[38] => rdata_fifo_src_data[38].DATAIN
m0_readdata[39] => rdata_fifo_src_data[39].DATAIN
m0_readdata[40] => rdata_fifo_src_data[40].DATAIN
m0_readdata[41] => rdata_fifo_src_data[41].DATAIN
m0_readdata[42] => rdata_fifo_src_data[42].DATAIN
m0_readdata[43] => rdata_fifo_src_data[43].DATAIN
m0_readdata[44] => rdata_fifo_src_data[44].DATAIN
m0_readdata[45] => rdata_fifo_src_data[45].DATAIN
m0_readdata[46] => rdata_fifo_src_data[46].DATAIN
m0_readdata[47] => rdata_fifo_src_data[47].DATAIN
m0_readdata[48] => rdata_fifo_src_data[48].DATAIN
m0_readdata[49] => rdata_fifo_src_data[49].DATAIN
m0_readdata[50] => rdata_fifo_src_data[50].DATAIN
m0_readdata[51] => rdata_fifo_src_data[51].DATAIN
m0_readdata[52] => rdata_fifo_src_data[52].DATAIN
m0_readdata[53] => rdata_fifo_src_data[53].DATAIN
m0_readdata[54] => rdata_fifo_src_data[54].DATAIN
m0_readdata[55] => rdata_fifo_src_data[55].DATAIN
m0_readdata[56] => rdata_fifo_src_data[56].DATAIN
m0_readdata[57] => rdata_fifo_src_data[57].DATAIN
m0_readdata[58] => rdata_fifo_src_data[58].DATAIN
m0_readdata[59] => rdata_fifo_src_data[59].DATAIN
m0_readdata[60] => rdata_fifo_src_data[60].DATAIN
m0_readdata[61] => rdata_fifo_src_data[61].DATAIN
m0_readdata[62] => rdata_fifo_src_data[62].DATAIN
m0_readdata[63] => rdata_fifo_src_data[63].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[128].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[64].DATAIN
m0_response[1] => rdata_fifo_src_data[65].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= <GND>
rf_source_data[33] <= <GND>
rf_source_data[34] <= <GND>
rf_source_data[35] <= <GND>
rf_source_data[36] <= <GND>
rf_source_data[37] <= <GND>
rf_source_data[38] <= <GND>
rf_source_data[39] <= <GND>
rf_source_data[40] <= <GND>
rf_source_data[41] <= <GND>
rf_source_data[42] <= <GND>
rf_source_data[43] <= <GND>
rf_source_data[44] <= <GND>
rf_source_data[45] <= <GND>
rf_source_data[46] <= <GND>
rf_source_data[47] <= <GND>
rf_source_data[48] <= <GND>
rf_source_data[49] <= <GND>
rf_source_data[50] <= <GND>
rf_source_data[51] <= <GND>
rf_source_data[52] <= <GND>
rf_source_data[53] <= <GND>
rf_source_data[54] <= <GND>
rf_source_data[55] <= <GND>
rf_source_data[56] <= <GND>
rf_source_data[57] <= <GND>
rf_source_data[58] <= <GND>
rf_source_data[59] <= <GND>
rf_source_data[60] <= <GND>
rf_source_data[61] <= <GND>
rf_source_data[62] <= <GND>
rf_source_data[63] <= <GND>
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= cp_data[106].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= cp_data[114].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[115] <= cp_data[115].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[116] <= cp_data[116].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[117] <= cp_data[117].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[118] <= cp_data[118].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[119] <= cp_data[119].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[120] <= cp_data[120].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[121] <= cp_data[121].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[122] <= cp_data[122].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[123] <= cp_data[123].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[124] <= cp_data[124].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[125] <= cp_data[125].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[126] <= cp_data[126].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[127] <= cp_data[127].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[128] <= cp_data[128].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[129] <= <GND>
rf_source_data[130] <= <GND>
rf_source_data[131] <= cp_data[131].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[132] <= cp_data[132].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[133] <= cp_data[133].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[134] <= cp_data[134].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[135] <= cp_data[135].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[136] <= cp_data[136].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[137] <= cp_data[137].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[138] <= cp_data[138].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[139] <= cp_data[139].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[140] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => ~NO_FANOUT~
rf_sink_data[33] => ~NO_FANOUT~
rf_sink_data[34] => ~NO_FANOUT~
rf_sink_data[35] => ~NO_FANOUT~
rf_sink_data[36] => ~NO_FANOUT~
rf_sink_data[37] => ~NO_FANOUT~
rf_sink_data[38] => ~NO_FANOUT~
rf_sink_data[39] => ~NO_FANOUT~
rf_sink_data[40] => ~NO_FANOUT~
rf_sink_data[41] => ~NO_FANOUT~
rf_sink_data[42] => ~NO_FANOUT~
rf_sink_data[43] => ~NO_FANOUT~
rf_sink_data[44] => ~NO_FANOUT~
rf_sink_data[45] => ~NO_FANOUT~
rf_sink_data[46] => ~NO_FANOUT~
rf_sink_data[47] => ~NO_FANOUT~
rf_sink_data[48] => ~NO_FANOUT~
rf_sink_data[49] => ~NO_FANOUT~
rf_sink_data[50] => ~NO_FANOUT~
rf_sink_data[51] => ~NO_FANOUT~
rf_sink_data[52] => ~NO_FANOUT~
rf_sink_data[53] => ~NO_FANOUT~
rf_sink_data[54] => ~NO_FANOUT~
rf_sink_data[55] => ~NO_FANOUT~
rf_sink_data[56] => ~NO_FANOUT~
rf_sink_data[57] => ~NO_FANOUT~
rf_sink_data[58] => ~NO_FANOUT~
rf_sink_data[59] => ~NO_FANOUT~
rf_sink_data[60] => ~NO_FANOUT~
rf_sink_data[61] => ~NO_FANOUT~
rf_sink_data[62] => ~NO_FANOUT~
rf_sink_data[63] => ~NO_FANOUT~
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data[66].DATAIN
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rf_sink_addr[0].IN1
rf_sink_data[73] => rf_sink_addr[1].IN1
rf_sink_data[74] => rf_sink_addr[2].IN1
rf_sink_data[75] => rf_sink_addr[3].IN1
rf_sink_data[76] => rf_sink_addr[4].IN1
rf_sink_data[77] => rf_sink_addr[5].IN1
rf_sink_data[78] => rf_sink_addr[6].IN1
rf_sink_data[79] => rf_sink_addr[7].IN1
rf_sink_data[80] => rf_sink_addr[8].IN1
rf_sink_data[81] => rf_sink_addr[9].IN1
rf_sink_data[82] => rf_sink_addr[10].IN1
rf_sink_data[83] => rf_sink_addr[11].IN1
rf_sink_data[84] => rf_sink_addr[12].IN1
rf_sink_data[85] => rf_sink_addr[13].IN1
rf_sink_data[86] => rf_sink_addr[14].IN1
rf_sink_data[87] => rf_sink_addr[15].IN1
rf_sink_data[88] => rf_sink_addr[16].IN1
rf_sink_data[89] => rf_sink_addr[17].IN1
rf_sink_data[90] => rf_sink_addr[18].IN1
rf_sink_data[91] => rf_sink_addr[19].IN1
rf_sink_data[92] => rf_sink_addr[20].IN1
rf_sink_data[93] => rf_sink_addr[21].IN1
rf_sink_data[94] => rf_sink_addr[22].IN1
rf_sink_data[95] => rf_sink_addr[23].IN1
rf_sink_data[96] => rf_sink_addr[24].IN1
rf_sink_data[97] => rf_sink_addr[25].IN1
rf_sink_data[98] => rf_sink_addr[26].IN1
rf_sink_data[99] => rf_sink_addr[27].IN1
rf_sink_data[100] => rf_sink_addr[28].IN1
rf_sink_data[101] => rf_sink_compressed.IN1
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => comb.OUTPUTSELECT
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data.IN0
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rf_sink_byte_cnt[0].IN1
rf_sink_data[108] => rf_sink_byte_cnt[1].IN1
rf_sink_data[109] => rf_sink_byte_cnt[2].IN1
rf_sink_data[110] => rf_sink_byte_cnt[3].IN1
rf_sink_data[111] => rf_sink_byte_cnt[4].IN1
rf_sink_data[112] => rf_sink_byte_cnt[5].IN1
rf_sink_data[113] => rf_sink_byte_cnt[6].IN1
rf_sink_data[114] => rf_sink_byte_cnt[7].IN1
rf_sink_data[115] => rf_sink_burstwrap[0].IN1
rf_sink_data[116] => rf_sink_burstsize[0].IN1
rf_sink_data[117] => rf_sink_burstsize[1].IN1
rf_sink_data[118] => rf_sink_burstsize[2].IN1
rf_sink_data[119] => rp_data[119].DATAIN
rf_sink_data[120] => rp_data[120].DATAIN
rf_sink_data[121] => rp_data[121].DATAIN
rf_sink_data[122] => rp_data[122].DATAIN
rf_sink_data[123] => rp_data[123].DATAIN
rf_sink_data[124] => rp_data[124].DATAIN
rf_sink_data[125] => rp_data[126].DATAIN
rf_sink_data[126] => rp_data[125].DATAIN
rf_sink_data[127] => rp_data[127].DATAIN
rf_sink_data[128] => rp_data[128].DATAIN
rf_sink_data[129] => rp_data[129].DATAIN
rf_sink_data[130] => rp_data[130].DATAIN
rf_sink_data[131] => rp_data[131].DATAIN
rf_sink_data[132] => rp_data[132].DATAIN
rf_sink_data[133] => rp_data[133].DATAIN
rf_sink_data[134] => rp_data[134].DATAIN
rf_sink_data[135] => ~NO_FANOUT~
rf_sink_data[136] => ~NO_FANOUT~
rf_sink_data[137] => rp_data[137].DATAIN
rf_sink_data[138] => rp_data[138].DATAIN
rf_sink_data[139] => rp_data[139].DATAIN
rf_sink_data[140] => current_response.OUTPUTSELECT
rf_sink_data[140] => current_response.OUTPUTSELECT
rf_sink_data[140] => rdata_fifo_sink_ready.IN0
rf_sink_data[140] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[34] <= m0_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[35] <= m0_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[36] <= m0_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[37] <= m0_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[38] <= m0_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[39] <= m0_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[40] <= m0_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[41] <= m0_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[42] <= m0_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[43] <= m0_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[44] <= m0_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[45] <= m0_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[46] <= m0_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[47] <= m0_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[48] <= m0_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[49] <= m0_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[50] <= m0_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[51] <= m0_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[52] <= m0_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[53] <= m0_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[54] <= m0_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[55] <= m0_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[56] <= m0_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[57] <= m0_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[58] <= m0_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[59] <= m0_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[60] <= m0_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[61] <= m0_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[62] <= m0_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[63] <= m0_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[64] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[65] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => rp_data[32].DATAIN
rdata_fifo_sink_data[33] => rp_data[33].DATAIN
rdata_fifo_sink_data[34] => rp_data[34].DATAIN
rdata_fifo_sink_data[35] => rp_data[35].DATAIN
rdata_fifo_sink_data[36] => rp_data[36].DATAIN
rdata_fifo_sink_data[37] => rp_data[37].DATAIN
rdata_fifo_sink_data[38] => rp_data[38].DATAIN
rdata_fifo_sink_data[39] => rp_data[39].DATAIN
rdata_fifo_sink_data[40] => rp_data[40].DATAIN
rdata_fifo_sink_data[41] => rp_data[41].DATAIN
rdata_fifo_sink_data[42] => rp_data[42].DATAIN
rdata_fifo_sink_data[43] => rp_data[43].DATAIN
rdata_fifo_sink_data[44] => rp_data[44].DATAIN
rdata_fifo_sink_data[45] => rp_data[45].DATAIN
rdata_fifo_sink_data[46] => rp_data[46].DATAIN
rdata_fifo_sink_data[47] => rp_data[47].DATAIN
rdata_fifo_sink_data[48] => rp_data[48].DATAIN
rdata_fifo_sink_data[49] => rp_data[49].DATAIN
rdata_fifo_sink_data[50] => rp_data[50].DATAIN
rdata_fifo_sink_data[51] => rp_data[51].DATAIN
rdata_fifo_sink_data[52] => rp_data[52].DATAIN
rdata_fifo_sink_data[53] => rp_data[53].DATAIN
rdata_fifo_sink_data[54] => rp_data[54].DATAIN
rdata_fifo_sink_data[55] => rp_data[55].DATAIN
rdata_fifo_sink_data[56] => rp_data[56].DATAIN
rdata_fifo_sink_data[57] => rp_data[57].DATAIN
rdata_fifo_sink_data[58] => rp_data[58].DATAIN
rdata_fifo_sink_data[59] => rp_data[59].DATAIN
rdata_fifo_sink_data[60] => rp_data[60].DATAIN
rdata_fifo_sink_data[61] => rp_data[61].DATAIN
rdata_fifo_sink_data[62] => rp_data[62].DATAIN
rdata_fifo_sink_data[63] => rp_data[63].DATAIN
rdata_fifo_sink_data[64] => current_response.IN0
rdata_fifo_sink_data[65] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => m0_writedata[32].DATAIN
cp_data[33] => m0_writedata[33].DATAIN
cp_data[34] => m0_writedata[34].DATAIN
cp_data[35] => m0_writedata[35].DATAIN
cp_data[36] => m0_writedata[36].DATAIN
cp_data[37] => m0_writedata[37].DATAIN
cp_data[38] => m0_writedata[38].DATAIN
cp_data[39] => m0_writedata[39].DATAIN
cp_data[40] => m0_writedata[40].DATAIN
cp_data[41] => m0_writedata[41].DATAIN
cp_data[42] => m0_writedata[42].DATAIN
cp_data[43] => m0_writedata[43].DATAIN
cp_data[44] => m0_writedata[44].DATAIN
cp_data[45] => m0_writedata[45].DATAIN
cp_data[46] => m0_writedata[46].DATAIN
cp_data[47] => m0_writedata[47].DATAIN
cp_data[48] => m0_writedata[48].DATAIN
cp_data[49] => m0_writedata[49].DATAIN
cp_data[50] => m0_writedata[50].DATAIN
cp_data[51] => m0_writedata[51].DATAIN
cp_data[52] => m0_writedata[52].DATAIN
cp_data[53] => m0_writedata[53].DATAIN
cp_data[54] => m0_writedata[54].DATAIN
cp_data[55] => m0_writedata[55].DATAIN
cp_data[56] => m0_writedata[56].DATAIN
cp_data[57] => m0_writedata[57].DATAIN
cp_data[58] => m0_writedata[58].DATAIN
cp_data[59] => m0_writedata[59].DATAIN
cp_data[60] => m0_writedata[60].DATAIN
cp_data[61] => m0_writedata[61].DATAIN
cp_data[62] => m0_writedata[62].DATAIN
cp_data[63] => m0_writedata[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_byteenable[0].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_byteenable[1].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_byteenable[2].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_byteenable[3].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[68] => m0_byteenable[4].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => m0_byteenable[5].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[70] => m0_byteenable[6].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[71] => m0_byteenable[7].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[75] => m0_address[3].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[76] => m0_address[4].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[77] => m0_address[5].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[78] => m0_address[6].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[79] => m0_address[7].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[80] => m0_address[8].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[81] => m0_address[9].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[82] => m0_address[10].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[83] => m0_address[11].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_address[12].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[85] => m0_address[13].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[86] => m0_address[14].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[87] => m0_address[15].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[88] => m0_address[16].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[89] => m0_address[17].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[90] => m0_address[18].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[91] => m0_address[19].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[92] => m0_address[20].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[93] => m0_address[21].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[94] => m0_address[22].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[95] => m0_address[23].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[96] => m0_address[24].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[97] => m0_address[25].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[98] => m0_address[26].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[99] => m0_address[27].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[100] => m0_address[28].DATAIN
cp_data[101] => local_compressed_read.IN1
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[102] => comb.IN1
cp_data[103] => local_write.IN1
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => local_read.IN1
cp_data[104] => rf_source_data[104].DATAIN
cp_data[105] => local_lock.IN1
cp_data[105] => rf_source_data[105].DATAIN
cp_data[106] => rf_source_data[106].DATAIN
cp_data[107] => m0_burstcount.DATAA
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => m0_burstcount.DATAA
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => m0_burstcount.DATAA
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => m0_burstcount.DATAA
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => m0_burstcount.DATAA
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => m0_burstcount.DATAA
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_data[114] => rf_source_data[114].DATAIN
cp_data[115] => rf_source_data[115].DATAIN
cp_data[116] => rf_source_data[116].DATAIN
cp_data[117] => rf_source_data[117].DATAIN
cp_data[118] => rf_source_data[118].DATAIN
cp_data[119] => rf_source_data[119].DATAIN
cp_data[120] => rf_source_data[120].DATAIN
cp_data[121] => rf_source_data[121].DATAIN
cp_data[122] => rf_source_data[122].DATAIN
cp_data[123] => rf_source_data[123].DATAIN
cp_data[124] => rf_source_data[124].DATAIN
cp_data[125] => rf_source_data[125].DATAIN
cp_data[126] => rf_source_data[126].DATAIN
cp_data[127] => rf_source_data[127].DATAIN
cp_data[128] => rf_source_data[128].DATAIN
cp_data[128] => m0_debugaccess.DATAIN
cp_data[129] => ~NO_FANOUT~
cp_data[130] => ~NO_FANOUT~
cp_data[131] => rf_source_data[131].DATAIN
cp_data[132] => rf_source_data[132].DATAIN
cp_data[133] => rf_source_data[133].DATAIN
cp_data[134] => rf_source_data[134].DATAIN
cp_data[135] => rf_source_data[135].DATAIN
cp_data[136] => rf_source_data[136].DATAIN
cp_data[137] => rf_source_data[137].DATAIN
cp_data[138] => rf_source_data[138].DATAIN
cp_data[139] => rf_source_data[139].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rdata_fifo_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rdata_fifo_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rdata_fifo_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rdata_fifo_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= rdata_fifo_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rp_data[37] <= rdata_fifo_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rp_data[38] <= rdata_fifo_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rp_data[39] <= rdata_fifo_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rp_data[40] <= rdata_fifo_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rp_data[41] <= rdata_fifo_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rp_data[42] <= rdata_fifo_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rp_data[43] <= rdata_fifo_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rp_data[44] <= rdata_fifo_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rp_data[45] <= rdata_fifo_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rp_data[46] <= rdata_fifo_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rp_data[47] <= rdata_fifo_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rp_data[48] <= rdata_fifo_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rp_data[49] <= rdata_fifo_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rp_data[50] <= rdata_fifo_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rp_data[51] <= rdata_fifo_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rp_data[52] <= rdata_fifo_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rp_data[53] <= rdata_fifo_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rp_data[54] <= rdata_fifo_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rdata_fifo_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rdata_fifo_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rdata_fifo_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rdata_fifo_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rdata_fifo_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rdata_fifo_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rdata_fifo_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rdata_fifo_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= rdata_fifo_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rf_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[81] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[82] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[83] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[84] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[85] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[86] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[87] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[88] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[89] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[90] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[91] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[92] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[93] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[94] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[95] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[96] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[97] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[98] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[99] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[100] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[101] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[108] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[109] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[110] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[111] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[112] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[113] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[114] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[115] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[116] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[117] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[118] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[119] <= rf_sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
rp_data[120] <= rf_sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
rp_data[121] <= rf_sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
rp_data[122] <= rf_sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
rp_data[123] <= rf_sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
rp_data[124] <= rf_sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
rp_data[125] <= rf_sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
rp_data[126] <= rf_sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
rp_data[127] <= rf_sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
rp_data[128] <= rf_sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
rp_data[129] <= rf_sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
rp_data[130] <= rf_sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
rp_data[131] <= rf_sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
rp_data[132] <= rf_sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
rp_data[133] <= rf_sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
rp_data[134] <= rf_sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
rp_data[135] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[136] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[137] <= rf_sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
rp_data[138] <= rf_sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
rp_data[139] <= rf_sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_controller_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_byte_counter[8].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_byte_counter[8].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN16
sink_byte_cnt[0] => Equal1.IN6
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN15
sink_byte_cnt[1] => Equal1.IN5
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN14
sink_byte_cnt[2] => Equal1.IN4
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN13
sink_byte_cnt[3] => Equal1.IN7
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN12
sink_byte_cnt[4] => Equal1.IN3
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN11
sink_byte_cnt[5] => Equal1.IN2
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN10
sink_byte_cnt[6] => Equal1.IN1
sink_byte_cnt[7] => source_byte_cnt.DATAB
sink_byte_cnt[7] => Add1.IN9
sink_byte_cnt[7] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[7] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[31].CLK
clk => mem_used[30].CLK
clk => mem_used[29].CLK
clk => mem_used[28].CLK
clk => mem_used[27].CLK
clk => mem_used[26].CLK
clk => mem_used[25].CLK
clk => mem_used[24].CLK
clk => mem_used[23].CLK
clk => mem_used[22].CLK
clk => mem_used[21].CLK
clk => mem_used[20].CLK
clk => mem_used[19].CLK
clk => mem_used[18].CLK
clk => mem_used[17].CLK
clk => mem_used[16].CLK
clk => mem_used[15].CLK
clk => mem_used[14].CLK
clk => mem_used[13].CLK
clk => mem_used[12].CLK
clk => mem_used[11].CLK
clk => mem_used[10].CLK
clk => mem_used[9].CLK
clk => mem_used[8].CLK
clk => mem_used[7].CLK
clk => mem_used[6].CLK
clk => mem_used[5].CLK
clk => mem_used[4].CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[32].CLK
clk => mem_used[0].CLK
clk => mem[32][0].CLK
clk => mem[32][1].CLK
clk => mem[32][2].CLK
clk => mem[32][3].CLK
clk => mem[32][4].CLK
clk => mem[32][5].CLK
clk => mem[32][6].CLK
clk => mem[32][7].CLK
clk => mem[32][8].CLK
clk => mem[32][9].CLK
clk => mem[32][10].CLK
clk => mem[32][11].CLK
clk => mem[32][12].CLK
clk => mem[32][13].CLK
clk => mem[32][14].CLK
clk => mem[32][15].CLK
clk => mem[32][16].CLK
clk => mem[32][17].CLK
clk => mem[32][18].CLK
clk => mem[32][19].CLK
clk => mem[32][20].CLK
clk => mem[32][21].CLK
clk => mem[32][22].CLK
clk => mem[32][23].CLK
clk => mem[32][24].CLK
clk => mem[32][25].CLK
clk => mem[32][26].CLK
clk => mem[32][27].CLK
clk => mem[32][28].CLK
clk => mem[32][29].CLK
clk => mem[32][30].CLK
clk => mem[32][31].CLK
clk => mem[32][32].CLK
clk => mem[32][33].CLK
clk => mem[32][34].CLK
clk => mem[32][35].CLK
clk => mem[32][36].CLK
clk => mem[32][37].CLK
clk => mem[32][38].CLK
clk => mem[32][39].CLK
clk => mem[32][40].CLK
clk => mem[32][41].CLK
clk => mem[32][42].CLK
clk => mem[32][43].CLK
clk => mem[32][44].CLK
clk => mem[32][45].CLK
clk => mem[32][46].CLK
clk => mem[32][47].CLK
clk => mem[32][48].CLK
clk => mem[32][49].CLK
clk => mem[32][50].CLK
clk => mem[32][51].CLK
clk => mem[32][52].CLK
clk => mem[32][53].CLK
clk => mem[32][54].CLK
clk => mem[32][55].CLK
clk => mem[32][56].CLK
clk => mem[32][57].CLK
clk => mem[32][58].CLK
clk => mem[32][59].CLK
clk => mem[32][60].CLK
clk => mem[32][61].CLK
clk => mem[32][62].CLK
clk => mem[32][63].CLK
clk => mem[32][64].CLK
clk => mem[32][65].CLK
clk => mem[32][66].CLK
clk => mem[32][67].CLK
clk => mem[32][68].CLK
clk => mem[32][69].CLK
clk => mem[32][70].CLK
clk => mem[32][71].CLK
clk => mem[32][72].CLK
clk => mem[32][73].CLK
clk => mem[32][74].CLK
clk => mem[32][75].CLK
clk => mem[32][76].CLK
clk => mem[32][77].CLK
clk => mem[32][78].CLK
clk => mem[32][79].CLK
clk => mem[32][80].CLK
clk => mem[32][81].CLK
clk => mem[32][82].CLK
clk => mem[32][83].CLK
clk => mem[32][84].CLK
clk => mem[32][85].CLK
clk => mem[32][86].CLK
clk => mem[32][87].CLK
clk => mem[32][88].CLK
clk => mem[32][89].CLK
clk => mem[32][90].CLK
clk => mem[32][91].CLK
clk => mem[32][92].CLK
clk => mem[32][93].CLK
clk => mem[32][94].CLK
clk => mem[32][95].CLK
clk => mem[32][96].CLK
clk => mem[32][97].CLK
clk => mem[32][98].CLK
clk => mem[32][99].CLK
clk => mem[32][100].CLK
clk => mem[32][101].CLK
clk => mem[32][102].CLK
clk => mem[32][103].CLK
clk => mem[32][104].CLK
clk => mem[32][105].CLK
clk => mem[32][106].CLK
clk => mem[32][107].CLK
clk => mem[32][108].CLK
clk => mem[32][109].CLK
clk => mem[32][110].CLK
clk => mem[32][111].CLK
clk => mem[32][112].CLK
clk => mem[32][113].CLK
clk => mem[32][114].CLK
clk => mem[32][115].CLK
clk => mem[32][116].CLK
clk => mem[32][117].CLK
clk => mem[32][118].CLK
clk => mem[32][119].CLK
clk => mem[32][120].CLK
clk => mem[32][121].CLK
clk => mem[32][122].CLK
clk => mem[32][123].CLK
clk => mem[32][124].CLK
clk => mem[32][125].CLK
clk => mem[32][126].CLK
clk => mem[32][127].CLK
clk => mem[32][128].CLK
clk => mem[32][129].CLK
clk => mem[32][130].CLK
clk => mem[32][131].CLK
clk => mem[32][132].CLK
clk => mem[32][133].CLK
clk => mem[32][134].CLK
clk => mem[32][135].CLK
clk => mem[32][136].CLK
clk => mem[32][137].CLK
clk => mem[32][138].CLK
clk => mem[32][139].CLK
clk => mem[32][140].CLK
clk => mem[32][141].CLK
clk => mem[32][142].CLK
clk => mem[31][0].CLK
clk => mem[31][1].CLK
clk => mem[31][2].CLK
clk => mem[31][3].CLK
clk => mem[31][4].CLK
clk => mem[31][5].CLK
clk => mem[31][6].CLK
clk => mem[31][7].CLK
clk => mem[31][8].CLK
clk => mem[31][9].CLK
clk => mem[31][10].CLK
clk => mem[31][11].CLK
clk => mem[31][12].CLK
clk => mem[31][13].CLK
clk => mem[31][14].CLK
clk => mem[31][15].CLK
clk => mem[31][16].CLK
clk => mem[31][17].CLK
clk => mem[31][18].CLK
clk => mem[31][19].CLK
clk => mem[31][20].CLK
clk => mem[31][21].CLK
clk => mem[31][22].CLK
clk => mem[31][23].CLK
clk => mem[31][24].CLK
clk => mem[31][25].CLK
clk => mem[31][26].CLK
clk => mem[31][27].CLK
clk => mem[31][28].CLK
clk => mem[31][29].CLK
clk => mem[31][30].CLK
clk => mem[31][31].CLK
clk => mem[31][32].CLK
clk => mem[31][33].CLK
clk => mem[31][34].CLK
clk => mem[31][35].CLK
clk => mem[31][36].CLK
clk => mem[31][37].CLK
clk => mem[31][38].CLK
clk => mem[31][39].CLK
clk => mem[31][40].CLK
clk => mem[31][41].CLK
clk => mem[31][42].CLK
clk => mem[31][43].CLK
clk => mem[31][44].CLK
clk => mem[31][45].CLK
clk => mem[31][46].CLK
clk => mem[31][47].CLK
clk => mem[31][48].CLK
clk => mem[31][49].CLK
clk => mem[31][50].CLK
clk => mem[31][51].CLK
clk => mem[31][52].CLK
clk => mem[31][53].CLK
clk => mem[31][54].CLK
clk => mem[31][55].CLK
clk => mem[31][56].CLK
clk => mem[31][57].CLK
clk => mem[31][58].CLK
clk => mem[31][59].CLK
clk => mem[31][60].CLK
clk => mem[31][61].CLK
clk => mem[31][62].CLK
clk => mem[31][63].CLK
clk => mem[31][64].CLK
clk => mem[31][65].CLK
clk => mem[31][66].CLK
clk => mem[31][67].CLK
clk => mem[31][68].CLK
clk => mem[31][69].CLK
clk => mem[31][70].CLK
clk => mem[31][71].CLK
clk => mem[31][72].CLK
clk => mem[31][73].CLK
clk => mem[31][74].CLK
clk => mem[31][75].CLK
clk => mem[31][76].CLK
clk => mem[31][77].CLK
clk => mem[31][78].CLK
clk => mem[31][79].CLK
clk => mem[31][80].CLK
clk => mem[31][81].CLK
clk => mem[31][82].CLK
clk => mem[31][83].CLK
clk => mem[31][84].CLK
clk => mem[31][85].CLK
clk => mem[31][86].CLK
clk => mem[31][87].CLK
clk => mem[31][88].CLK
clk => mem[31][89].CLK
clk => mem[31][90].CLK
clk => mem[31][91].CLK
clk => mem[31][92].CLK
clk => mem[31][93].CLK
clk => mem[31][94].CLK
clk => mem[31][95].CLK
clk => mem[31][96].CLK
clk => mem[31][97].CLK
clk => mem[31][98].CLK
clk => mem[31][99].CLK
clk => mem[31][100].CLK
clk => mem[31][101].CLK
clk => mem[31][102].CLK
clk => mem[31][103].CLK
clk => mem[31][104].CLK
clk => mem[31][105].CLK
clk => mem[31][106].CLK
clk => mem[31][107].CLK
clk => mem[31][108].CLK
clk => mem[31][109].CLK
clk => mem[31][110].CLK
clk => mem[31][111].CLK
clk => mem[31][112].CLK
clk => mem[31][113].CLK
clk => mem[31][114].CLK
clk => mem[31][115].CLK
clk => mem[31][116].CLK
clk => mem[31][117].CLK
clk => mem[31][118].CLK
clk => mem[31][119].CLK
clk => mem[31][120].CLK
clk => mem[31][121].CLK
clk => mem[31][122].CLK
clk => mem[31][123].CLK
clk => mem[31][124].CLK
clk => mem[31][125].CLK
clk => mem[31][126].CLK
clk => mem[31][127].CLK
clk => mem[31][128].CLK
clk => mem[31][129].CLK
clk => mem[31][130].CLK
clk => mem[31][131].CLK
clk => mem[31][132].CLK
clk => mem[31][133].CLK
clk => mem[31][134].CLK
clk => mem[31][135].CLK
clk => mem[31][136].CLK
clk => mem[31][137].CLK
clk => mem[31][138].CLK
clk => mem[31][139].CLK
clk => mem[31][140].CLK
clk => mem[31][141].CLK
clk => mem[31][142].CLK
clk => mem[30][0].CLK
clk => mem[30][1].CLK
clk => mem[30][2].CLK
clk => mem[30][3].CLK
clk => mem[30][4].CLK
clk => mem[30][5].CLK
clk => mem[30][6].CLK
clk => mem[30][7].CLK
clk => mem[30][8].CLK
clk => mem[30][9].CLK
clk => mem[30][10].CLK
clk => mem[30][11].CLK
clk => mem[30][12].CLK
clk => mem[30][13].CLK
clk => mem[30][14].CLK
clk => mem[30][15].CLK
clk => mem[30][16].CLK
clk => mem[30][17].CLK
clk => mem[30][18].CLK
clk => mem[30][19].CLK
clk => mem[30][20].CLK
clk => mem[30][21].CLK
clk => mem[30][22].CLK
clk => mem[30][23].CLK
clk => mem[30][24].CLK
clk => mem[30][25].CLK
clk => mem[30][26].CLK
clk => mem[30][27].CLK
clk => mem[30][28].CLK
clk => mem[30][29].CLK
clk => mem[30][30].CLK
clk => mem[30][31].CLK
clk => mem[30][32].CLK
clk => mem[30][33].CLK
clk => mem[30][34].CLK
clk => mem[30][35].CLK
clk => mem[30][36].CLK
clk => mem[30][37].CLK
clk => mem[30][38].CLK
clk => mem[30][39].CLK
clk => mem[30][40].CLK
clk => mem[30][41].CLK
clk => mem[30][42].CLK
clk => mem[30][43].CLK
clk => mem[30][44].CLK
clk => mem[30][45].CLK
clk => mem[30][46].CLK
clk => mem[30][47].CLK
clk => mem[30][48].CLK
clk => mem[30][49].CLK
clk => mem[30][50].CLK
clk => mem[30][51].CLK
clk => mem[30][52].CLK
clk => mem[30][53].CLK
clk => mem[30][54].CLK
clk => mem[30][55].CLK
clk => mem[30][56].CLK
clk => mem[30][57].CLK
clk => mem[30][58].CLK
clk => mem[30][59].CLK
clk => mem[30][60].CLK
clk => mem[30][61].CLK
clk => mem[30][62].CLK
clk => mem[30][63].CLK
clk => mem[30][64].CLK
clk => mem[30][65].CLK
clk => mem[30][66].CLK
clk => mem[30][67].CLK
clk => mem[30][68].CLK
clk => mem[30][69].CLK
clk => mem[30][70].CLK
clk => mem[30][71].CLK
clk => mem[30][72].CLK
clk => mem[30][73].CLK
clk => mem[30][74].CLK
clk => mem[30][75].CLK
clk => mem[30][76].CLK
clk => mem[30][77].CLK
clk => mem[30][78].CLK
clk => mem[30][79].CLK
clk => mem[30][80].CLK
clk => mem[30][81].CLK
clk => mem[30][82].CLK
clk => mem[30][83].CLK
clk => mem[30][84].CLK
clk => mem[30][85].CLK
clk => mem[30][86].CLK
clk => mem[30][87].CLK
clk => mem[30][88].CLK
clk => mem[30][89].CLK
clk => mem[30][90].CLK
clk => mem[30][91].CLK
clk => mem[30][92].CLK
clk => mem[30][93].CLK
clk => mem[30][94].CLK
clk => mem[30][95].CLK
clk => mem[30][96].CLK
clk => mem[30][97].CLK
clk => mem[30][98].CLK
clk => mem[30][99].CLK
clk => mem[30][100].CLK
clk => mem[30][101].CLK
clk => mem[30][102].CLK
clk => mem[30][103].CLK
clk => mem[30][104].CLK
clk => mem[30][105].CLK
clk => mem[30][106].CLK
clk => mem[30][107].CLK
clk => mem[30][108].CLK
clk => mem[30][109].CLK
clk => mem[30][110].CLK
clk => mem[30][111].CLK
clk => mem[30][112].CLK
clk => mem[30][113].CLK
clk => mem[30][114].CLK
clk => mem[30][115].CLK
clk => mem[30][116].CLK
clk => mem[30][117].CLK
clk => mem[30][118].CLK
clk => mem[30][119].CLK
clk => mem[30][120].CLK
clk => mem[30][121].CLK
clk => mem[30][122].CLK
clk => mem[30][123].CLK
clk => mem[30][124].CLK
clk => mem[30][125].CLK
clk => mem[30][126].CLK
clk => mem[30][127].CLK
clk => mem[30][128].CLK
clk => mem[30][129].CLK
clk => mem[30][130].CLK
clk => mem[30][131].CLK
clk => mem[30][132].CLK
clk => mem[30][133].CLK
clk => mem[30][134].CLK
clk => mem[30][135].CLK
clk => mem[30][136].CLK
clk => mem[30][137].CLK
clk => mem[30][138].CLK
clk => mem[30][139].CLK
clk => mem[30][140].CLK
clk => mem[30][141].CLK
clk => mem[30][142].CLK
clk => mem[29][0].CLK
clk => mem[29][1].CLK
clk => mem[29][2].CLK
clk => mem[29][3].CLK
clk => mem[29][4].CLK
clk => mem[29][5].CLK
clk => mem[29][6].CLK
clk => mem[29][7].CLK
clk => mem[29][8].CLK
clk => mem[29][9].CLK
clk => mem[29][10].CLK
clk => mem[29][11].CLK
clk => mem[29][12].CLK
clk => mem[29][13].CLK
clk => mem[29][14].CLK
clk => mem[29][15].CLK
clk => mem[29][16].CLK
clk => mem[29][17].CLK
clk => mem[29][18].CLK
clk => mem[29][19].CLK
clk => mem[29][20].CLK
clk => mem[29][21].CLK
clk => mem[29][22].CLK
clk => mem[29][23].CLK
clk => mem[29][24].CLK
clk => mem[29][25].CLK
clk => mem[29][26].CLK
clk => mem[29][27].CLK
clk => mem[29][28].CLK
clk => mem[29][29].CLK
clk => mem[29][30].CLK
clk => mem[29][31].CLK
clk => mem[29][32].CLK
clk => mem[29][33].CLK
clk => mem[29][34].CLK
clk => mem[29][35].CLK
clk => mem[29][36].CLK
clk => mem[29][37].CLK
clk => mem[29][38].CLK
clk => mem[29][39].CLK
clk => mem[29][40].CLK
clk => mem[29][41].CLK
clk => mem[29][42].CLK
clk => mem[29][43].CLK
clk => mem[29][44].CLK
clk => mem[29][45].CLK
clk => mem[29][46].CLK
clk => mem[29][47].CLK
clk => mem[29][48].CLK
clk => mem[29][49].CLK
clk => mem[29][50].CLK
clk => mem[29][51].CLK
clk => mem[29][52].CLK
clk => mem[29][53].CLK
clk => mem[29][54].CLK
clk => mem[29][55].CLK
clk => mem[29][56].CLK
clk => mem[29][57].CLK
clk => mem[29][58].CLK
clk => mem[29][59].CLK
clk => mem[29][60].CLK
clk => mem[29][61].CLK
clk => mem[29][62].CLK
clk => mem[29][63].CLK
clk => mem[29][64].CLK
clk => mem[29][65].CLK
clk => mem[29][66].CLK
clk => mem[29][67].CLK
clk => mem[29][68].CLK
clk => mem[29][69].CLK
clk => mem[29][70].CLK
clk => mem[29][71].CLK
clk => mem[29][72].CLK
clk => mem[29][73].CLK
clk => mem[29][74].CLK
clk => mem[29][75].CLK
clk => mem[29][76].CLK
clk => mem[29][77].CLK
clk => mem[29][78].CLK
clk => mem[29][79].CLK
clk => mem[29][80].CLK
clk => mem[29][81].CLK
clk => mem[29][82].CLK
clk => mem[29][83].CLK
clk => mem[29][84].CLK
clk => mem[29][85].CLK
clk => mem[29][86].CLK
clk => mem[29][87].CLK
clk => mem[29][88].CLK
clk => mem[29][89].CLK
clk => mem[29][90].CLK
clk => mem[29][91].CLK
clk => mem[29][92].CLK
clk => mem[29][93].CLK
clk => mem[29][94].CLK
clk => mem[29][95].CLK
clk => mem[29][96].CLK
clk => mem[29][97].CLK
clk => mem[29][98].CLK
clk => mem[29][99].CLK
clk => mem[29][100].CLK
clk => mem[29][101].CLK
clk => mem[29][102].CLK
clk => mem[29][103].CLK
clk => mem[29][104].CLK
clk => mem[29][105].CLK
clk => mem[29][106].CLK
clk => mem[29][107].CLK
clk => mem[29][108].CLK
clk => mem[29][109].CLK
clk => mem[29][110].CLK
clk => mem[29][111].CLK
clk => mem[29][112].CLK
clk => mem[29][113].CLK
clk => mem[29][114].CLK
clk => mem[29][115].CLK
clk => mem[29][116].CLK
clk => mem[29][117].CLK
clk => mem[29][118].CLK
clk => mem[29][119].CLK
clk => mem[29][120].CLK
clk => mem[29][121].CLK
clk => mem[29][122].CLK
clk => mem[29][123].CLK
clk => mem[29][124].CLK
clk => mem[29][125].CLK
clk => mem[29][126].CLK
clk => mem[29][127].CLK
clk => mem[29][128].CLK
clk => mem[29][129].CLK
clk => mem[29][130].CLK
clk => mem[29][131].CLK
clk => mem[29][132].CLK
clk => mem[29][133].CLK
clk => mem[29][134].CLK
clk => mem[29][135].CLK
clk => mem[29][136].CLK
clk => mem[29][137].CLK
clk => mem[29][138].CLK
clk => mem[29][139].CLK
clk => mem[29][140].CLK
clk => mem[29][141].CLK
clk => mem[29][142].CLK
clk => mem[28][0].CLK
clk => mem[28][1].CLK
clk => mem[28][2].CLK
clk => mem[28][3].CLK
clk => mem[28][4].CLK
clk => mem[28][5].CLK
clk => mem[28][6].CLK
clk => mem[28][7].CLK
clk => mem[28][8].CLK
clk => mem[28][9].CLK
clk => mem[28][10].CLK
clk => mem[28][11].CLK
clk => mem[28][12].CLK
clk => mem[28][13].CLK
clk => mem[28][14].CLK
clk => mem[28][15].CLK
clk => mem[28][16].CLK
clk => mem[28][17].CLK
clk => mem[28][18].CLK
clk => mem[28][19].CLK
clk => mem[28][20].CLK
clk => mem[28][21].CLK
clk => mem[28][22].CLK
clk => mem[28][23].CLK
clk => mem[28][24].CLK
clk => mem[28][25].CLK
clk => mem[28][26].CLK
clk => mem[28][27].CLK
clk => mem[28][28].CLK
clk => mem[28][29].CLK
clk => mem[28][30].CLK
clk => mem[28][31].CLK
clk => mem[28][32].CLK
clk => mem[28][33].CLK
clk => mem[28][34].CLK
clk => mem[28][35].CLK
clk => mem[28][36].CLK
clk => mem[28][37].CLK
clk => mem[28][38].CLK
clk => mem[28][39].CLK
clk => mem[28][40].CLK
clk => mem[28][41].CLK
clk => mem[28][42].CLK
clk => mem[28][43].CLK
clk => mem[28][44].CLK
clk => mem[28][45].CLK
clk => mem[28][46].CLK
clk => mem[28][47].CLK
clk => mem[28][48].CLK
clk => mem[28][49].CLK
clk => mem[28][50].CLK
clk => mem[28][51].CLK
clk => mem[28][52].CLK
clk => mem[28][53].CLK
clk => mem[28][54].CLK
clk => mem[28][55].CLK
clk => mem[28][56].CLK
clk => mem[28][57].CLK
clk => mem[28][58].CLK
clk => mem[28][59].CLK
clk => mem[28][60].CLK
clk => mem[28][61].CLK
clk => mem[28][62].CLK
clk => mem[28][63].CLK
clk => mem[28][64].CLK
clk => mem[28][65].CLK
clk => mem[28][66].CLK
clk => mem[28][67].CLK
clk => mem[28][68].CLK
clk => mem[28][69].CLK
clk => mem[28][70].CLK
clk => mem[28][71].CLK
clk => mem[28][72].CLK
clk => mem[28][73].CLK
clk => mem[28][74].CLK
clk => mem[28][75].CLK
clk => mem[28][76].CLK
clk => mem[28][77].CLK
clk => mem[28][78].CLK
clk => mem[28][79].CLK
clk => mem[28][80].CLK
clk => mem[28][81].CLK
clk => mem[28][82].CLK
clk => mem[28][83].CLK
clk => mem[28][84].CLK
clk => mem[28][85].CLK
clk => mem[28][86].CLK
clk => mem[28][87].CLK
clk => mem[28][88].CLK
clk => mem[28][89].CLK
clk => mem[28][90].CLK
clk => mem[28][91].CLK
clk => mem[28][92].CLK
clk => mem[28][93].CLK
clk => mem[28][94].CLK
clk => mem[28][95].CLK
clk => mem[28][96].CLK
clk => mem[28][97].CLK
clk => mem[28][98].CLK
clk => mem[28][99].CLK
clk => mem[28][100].CLK
clk => mem[28][101].CLK
clk => mem[28][102].CLK
clk => mem[28][103].CLK
clk => mem[28][104].CLK
clk => mem[28][105].CLK
clk => mem[28][106].CLK
clk => mem[28][107].CLK
clk => mem[28][108].CLK
clk => mem[28][109].CLK
clk => mem[28][110].CLK
clk => mem[28][111].CLK
clk => mem[28][112].CLK
clk => mem[28][113].CLK
clk => mem[28][114].CLK
clk => mem[28][115].CLK
clk => mem[28][116].CLK
clk => mem[28][117].CLK
clk => mem[28][118].CLK
clk => mem[28][119].CLK
clk => mem[28][120].CLK
clk => mem[28][121].CLK
clk => mem[28][122].CLK
clk => mem[28][123].CLK
clk => mem[28][124].CLK
clk => mem[28][125].CLK
clk => mem[28][126].CLK
clk => mem[28][127].CLK
clk => mem[28][128].CLK
clk => mem[28][129].CLK
clk => mem[28][130].CLK
clk => mem[28][131].CLK
clk => mem[28][132].CLK
clk => mem[28][133].CLK
clk => mem[28][134].CLK
clk => mem[28][135].CLK
clk => mem[28][136].CLK
clk => mem[28][137].CLK
clk => mem[28][138].CLK
clk => mem[28][139].CLK
clk => mem[28][140].CLK
clk => mem[28][141].CLK
clk => mem[28][142].CLK
clk => mem[27][0].CLK
clk => mem[27][1].CLK
clk => mem[27][2].CLK
clk => mem[27][3].CLK
clk => mem[27][4].CLK
clk => mem[27][5].CLK
clk => mem[27][6].CLK
clk => mem[27][7].CLK
clk => mem[27][8].CLK
clk => mem[27][9].CLK
clk => mem[27][10].CLK
clk => mem[27][11].CLK
clk => mem[27][12].CLK
clk => mem[27][13].CLK
clk => mem[27][14].CLK
clk => mem[27][15].CLK
clk => mem[27][16].CLK
clk => mem[27][17].CLK
clk => mem[27][18].CLK
clk => mem[27][19].CLK
clk => mem[27][20].CLK
clk => mem[27][21].CLK
clk => mem[27][22].CLK
clk => mem[27][23].CLK
clk => mem[27][24].CLK
clk => mem[27][25].CLK
clk => mem[27][26].CLK
clk => mem[27][27].CLK
clk => mem[27][28].CLK
clk => mem[27][29].CLK
clk => mem[27][30].CLK
clk => mem[27][31].CLK
clk => mem[27][32].CLK
clk => mem[27][33].CLK
clk => mem[27][34].CLK
clk => mem[27][35].CLK
clk => mem[27][36].CLK
clk => mem[27][37].CLK
clk => mem[27][38].CLK
clk => mem[27][39].CLK
clk => mem[27][40].CLK
clk => mem[27][41].CLK
clk => mem[27][42].CLK
clk => mem[27][43].CLK
clk => mem[27][44].CLK
clk => mem[27][45].CLK
clk => mem[27][46].CLK
clk => mem[27][47].CLK
clk => mem[27][48].CLK
clk => mem[27][49].CLK
clk => mem[27][50].CLK
clk => mem[27][51].CLK
clk => mem[27][52].CLK
clk => mem[27][53].CLK
clk => mem[27][54].CLK
clk => mem[27][55].CLK
clk => mem[27][56].CLK
clk => mem[27][57].CLK
clk => mem[27][58].CLK
clk => mem[27][59].CLK
clk => mem[27][60].CLK
clk => mem[27][61].CLK
clk => mem[27][62].CLK
clk => mem[27][63].CLK
clk => mem[27][64].CLK
clk => mem[27][65].CLK
clk => mem[27][66].CLK
clk => mem[27][67].CLK
clk => mem[27][68].CLK
clk => mem[27][69].CLK
clk => mem[27][70].CLK
clk => mem[27][71].CLK
clk => mem[27][72].CLK
clk => mem[27][73].CLK
clk => mem[27][74].CLK
clk => mem[27][75].CLK
clk => mem[27][76].CLK
clk => mem[27][77].CLK
clk => mem[27][78].CLK
clk => mem[27][79].CLK
clk => mem[27][80].CLK
clk => mem[27][81].CLK
clk => mem[27][82].CLK
clk => mem[27][83].CLK
clk => mem[27][84].CLK
clk => mem[27][85].CLK
clk => mem[27][86].CLK
clk => mem[27][87].CLK
clk => mem[27][88].CLK
clk => mem[27][89].CLK
clk => mem[27][90].CLK
clk => mem[27][91].CLK
clk => mem[27][92].CLK
clk => mem[27][93].CLK
clk => mem[27][94].CLK
clk => mem[27][95].CLK
clk => mem[27][96].CLK
clk => mem[27][97].CLK
clk => mem[27][98].CLK
clk => mem[27][99].CLK
clk => mem[27][100].CLK
clk => mem[27][101].CLK
clk => mem[27][102].CLK
clk => mem[27][103].CLK
clk => mem[27][104].CLK
clk => mem[27][105].CLK
clk => mem[27][106].CLK
clk => mem[27][107].CLK
clk => mem[27][108].CLK
clk => mem[27][109].CLK
clk => mem[27][110].CLK
clk => mem[27][111].CLK
clk => mem[27][112].CLK
clk => mem[27][113].CLK
clk => mem[27][114].CLK
clk => mem[27][115].CLK
clk => mem[27][116].CLK
clk => mem[27][117].CLK
clk => mem[27][118].CLK
clk => mem[27][119].CLK
clk => mem[27][120].CLK
clk => mem[27][121].CLK
clk => mem[27][122].CLK
clk => mem[27][123].CLK
clk => mem[27][124].CLK
clk => mem[27][125].CLK
clk => mem[27][126].CLK
clk => mem[27][127].CLK
clk => mem[27][128].CLK
clk => mem[27][129].CLK
clk => mem[27][130].CLK
clk => mem[27][131].CLK
clk => mem[27][132].CLK
clk => mem[27][133].CLK
clk => mem[27][134].CLK
clk => mem[27][135].CLK
clk => mem[27][136].CLK
clk => mem[27][137].CLK
clk => mem[27][138].CLK
clk => mem[27][139].CLK
clk => mem[27][140].CLK
clk => mem[27][141].CLK
clk => mem[27][142].CLK
clk => mem[26][0].CLK
clk => mem[26][1].CLK
clk => mem[26][2].CLK
clk => mem[26][3].CLK
clk => mem[26][4].CLK
clk => mem[26][5].CLK
clk => mem[26][6].CLK
clk => mem[26][7].CLK
clk => mem[26][8].CLK
clk => mem[26][9].CLK
clk => mem[26][10].CLK
clk => mem[26][11].CLK
clk => mem[26][12].CLK
clk => mem[26][13].CLK
clk => mem[26][14].CLK
clk => mem[26][15].CLK
clk => mem[26][16].CLK
clk => mem[26][17].CLK
clk => mem[26][18].CLK
clk => mem[26][19].CLK
clk => mem[26][20].CLK
clk => mem[26][21].CLK
clk => mem[26][22].CLK
clk => mem[26][23].CLK
clk => mem[26][24].CLK
clk => mem[26][25].CLK
clk => mem[26][26].CLK
clk => mem[26][27].CLK
clk => mem[26][28].CLK
clk => mem[26][29].CLK
clk => mem[26][30].CLK
clk => mem[26][31].CLK
clk => mem[26][32].CLK
clk => mem[26][33].CLK
clk => mem[26][34].CLK
clk => mem[26][35].CLK
clk => mem[26][36].CLK
clk => mem[26][37].CLK
clk => mem[26][38].CLK
clk => mem[26][39].CLK
clk => mem[26][40].CLK
clk => mem[26][41].CLK
clk => mem[26][42].CLK
clk => mem[26][43].CLK
clk => mem[26][44].CLK
clk => mem[26][45].CLK
clk => mem[26][46].CLK
clk => mem[26][47].CLK
clk => mem[26][48].CLK
clk => mem[26][49].CLK
clk => mem[26][50].CLK
clk => mem[26][51].CLK
clk => mem[26][52].CLK
clk => mem[26][53].CLK
clk => mem[26][54].CLK
clk => mem[26][55].CLK
clk => mem[26][56].CLK
clk => mem[26][57].CLK
clk => mem[26][58].CLK
clk => mem[26][59].CLK
clk => mem[26][60].CLK
clk => mem[26][61].CLK
clk => mem[26][62].CLK
clk => mem[26][63].CLK
clk => mem[26][64].CLK
clk => mem[26][65].CLK
clk => mem[26][66].CLK
clk => mem[26][67].CLK
clk => mem[26][68].CLK
clk => mem[26][69].CLK
clk => mem[26][70].CLK
clk => mem[26][71].CLK
clk => mem[26][72].CLK
clk => mem[26][73].CLK
clk => mem[26][74].CLK
clk => mem[26][75].CLK
clk => mem[26][76].CLK
clk => mem[26][77].CLK
clk => mem[26][78].CLK
clk => mem[26][79].CLK
clk => mem[26][80].CLK
clk => mem[26][81].CLK
clk => mem[26][82].CLK
clk => mem[26][83].CLK
clk => mem[26][84].CLK
clk => mem[26][85].CLK
clk => mem[26][86].CLK
clk => mem[26][87].CLK
clk => mem[26][88].CLK
clk => mem[26][89].CLK
clk => mem[26][90].CLK
clk => mem[26][91].CLK
clk => mem[26][92].CLK
clk => mem[26][93].CLK
clk => mem[26][94].CLK
clk => mem[26][95].CLK
clk => mem[26][96].CLK
clk => mem[26][97].CLK
clk => mem[26][98].CLK
clk => mem[26][99].CLK
clk => mem[26][100].CLK
clk => mem[26][101].CLK
clk => mem[26][102].CLK
clk => mem[26][103].CLK
clk => mem[26][104].CLK
clk => mem[26][105].CLK
clk => mem[26][106].CLK
clk => mem[26][107].CLK
clk => mem[26][108].CLK
clk => mem[26][109].CLK
clk => mem[26][110].CLK
clk => mem[26][111].CLK
clk => mem[26][112].CLK
clk => mem[26][113].CLK
clk => mem[26][114].CLK
clk => mem[26][115].CLK
clk => mem[26][116].CLK
clk => mem[26][117].CLK
clk => mem[26][118].CLK
clk => mem[26][119].CLK
clk => mem[26][120].CLK
clk => mem[26][121].CLK
clk => mem[26][122].CLK
clk => mem[26][123].CLK
clk => mem[26][124].CLK
clk => mem[26][125].CLK
clk => mem[26][126].CLK
clk => mem[26][127].CLK
clk => mem[26][128].CLK
clk => mem[26][129].CLK
clk => mem[26][130].CLK
clk => mem[26][131].CLK
clk => mem[26][132].CLK
clk => mem[26][133].CLK
clk => mem[26][134].CLK
clk => mem[26][135].CLK
clk => mem[26][136].CLK
clk => mem[26][137].CLK
clk => mem[26][138].CLK
clk => mem[26][139].CLK
clk => mem[26][140].CLK
clk => mem[26][141].CLK
clk => mem[26][142].CLK
clk => mem[25][0].CLK
clk => mem[25][1].CLK
clk => mem[25][2].CLK
clk => mem[25][3].CLK
clk => mem[25][4].CLK
clk => mem[25][5].CLK
clk => mem[25][6].CLK
clk => mem[25][7].CLK
clk => mem[25][8].CLK
clk => mem[25][9].CLK
clk => mem[25][10].CLK
clk => mem[25][11].CLK
clk => mem[25][12].CLK
clk => mem[25][13].CLK
clk => mem[25][14].CLK
clk => mem[25][15].CLK
clk => mem[25][16].CLK
clk => mem[25][17].CLK
clk => mem[25][18].CLK
clk => mem[25][19].CLK
clk => mem[25][20].CLK
clk => mem[25][21].CLK
clk => mem[25][22].CLK
clk => mem[25][23].CLK
clk => mem[25][24].CLK
clk => mem[25][25].CLK
clk => mem[25][26].CLK
clk => mem[25][27].CLK
clk => mem[25][28].CLK
clk => mem[25][29].CLK
clk => mem[25][30].CLK
clk => mem[25][31].CLK
clk => mem[25][32].CLK
clk => mem[25][33].CLK
clk => mem[25][34].CLK
clk => mem[25][35].CLK
clk => mem[25][36].CLK
clk => mem[25][37].CLK
clk => mem[25][38].CLK
clk => mem[25][39].CLK
clk => mem[25][40].CLK
clk => mem[25][41].CLK
clk => mem[25][42].CLK
clk => mem[25][43].CLK
clk => mem[25][44].CLK
clk => mem[25][45].CLK
clk => mem[25][46].CLK
clk => mem[25][47].CLK
clk => mem[25][48].CLK
clk => mem[25][49].CLK
clk => mem[25][50].CLK
clk => mem[25][51].CLK
clk => mem[25][52].CLK
clk => mem[25][53].CLK
clk => mem[25][54].CLK
clk => mem[25][55].CLK
clk => mem[25][56].CLK
clk => mem[25][57].CLK
clk => mem[25][58].CLK
clk => mem[25][59].CLK
clk => mem[25][60].CLK
clk => mem[25][61].CLK
clk => mem[25][62].CLK
clk => mem[25][63].CLK
clk => mem[25][64].CLK
clk => mem[25][65].CLK
clk => mem[25][66].CLK
clk => mem[25][67].CLK
clk => mem[25][68].CLK
clk => mem[25][69].CLK
clk => mem[25][70].CLK
clk => mem[25][71].CLK
clk => mem[25][72].CLK
clk => mem[25][73].CLK
clk => mem[25][74].CLK
clk => mem[25][75].CLK
clk => mem[25][76].CLK
clk => mem[25][77].CLK
clk => mem[25][78].CLK
clk => mem[25][79].CLK
clk => mem[25][80].CLK
clk => mem[25][81].CLK
clk => mem[25][82].CLK
clk => mem[25][83].CLK
clk => mem[25][84].CLK
clk => mem[25][85].CLK
clk => mem[25][86].CLK
clk => mem[25][87].CLK
clk => mem[25][88].CLK
clk => mem[25][89].CLK
clk => mem[25][90].CLK
clk => mem[25][91].CLK
clk => mem[25][92].CLK
clk => mem[25][93].CLK
clk => mem[25][94].CLK
clk => mem[25][95].CLK
clk => mem[25][96].CLK
clk => mem[25][97].CLK
clk => mem[25][98].CLK
clk => mem[25][99].CLK
clk => mem[25][100].CLK
clk => mem[25][101].CLK
clk => mem[25][102].CLK
clk => mem[25][103].CLK
clk => mem[25][104].CLK
clk => mem[25][105].CLK
clk => mem[25][106].CLK
clk => mem[25][107].CLK
clk => mem[25][108].CLK
clk => mem[25][109].CLK
clk => mem[25][110].CLK
clk => mem[25][111].CLK
clk => mem[25][112].CLK
clk => mem[25][113].CLK
clk => mem[25][114].CLK
clk => mem[25][115].CLK
clk => mem[25][116].CLK
clk => mem[25][117].CLK
clk => mem[25][118].CLK
clk => mem[25][119].CLK
clk => mem[25][120].CLK
clk => mem[25][121].CLK
clk => mem[25][122].CLK
clk => mem[25][123].CLK
clk => mem[25][124].CLK
clk => mem[25][125].CLK
clk => mem[25][126].CLK
clk => mem[25][127].CLK
clk => mem[25][128].CLK
clk => mem[25][129].CLK
clk => mem[25][130].CLK
clk => mem[25][131].CLK
clk => mem[25][132].CLK
clk => mem[25][133].CLK
clk => mem[25][134].CLK
clk => mem[25][135].CLK
clk => mem[25][136].CLK
clk => mem[25][137].CLK
clk => mem[25][138].CLK
clk => mem[25][139].CLK
clk => mem[25][140].CLK
clk => mem[25][141].CLK
clk => mem[25][142].CLK
clk => mem[24][0].CLK
clk => mem[24][1].CLK
clk => mem[24][2].CLK
clk => mem[24][3].CLK
clk => mem[24][4].CLK
clk => mem[24][5].CLK
clk => mem[24][6].CLK
clk => mem[24][7].CLK
clk => mem[24][8].CLK
clk => mem[24][9].CLK
clk => mem[24][10].CLK
clk => mem[24][11].CLK
clk => mem[24][12].CLK
clk => mem[24][13].CLK
clk => mem[24][14].CLK
clk => mem[24][15].CLK
clk => mem[24][16].CLK
clk => mem[24][17].CLK
clk => mem[24][18].CLK
clk => mem[24][19].CLK
clk => mem[24][20].CLK
clk => mem[24][21].CLK
clk => mem[24][22].CLK
clk => mem[24][23].CLK
clk => mem[24][24].CLK
clk => mem[24][25].CLK
clk => mem[24][26].CLK
clk => mem[24][27].CLK
clk => mem[24][28].CLK
clk => mem[24][29].CLK
clk => mem[24][30].CLK
clk => mem[24][31].CLK
clk => mem[24][32].CLK
clk => mem[24][33].CLK
clk => mem[24][34].CLK
clk => mem[24][35].CLK
clk => mem[24][36].CLK
clk => mem[24][37].CLK
clk => mem[24][38].CLK
clk => mem[24][39].CLK
clk => mem[24][40].CLK
clk => mem[24][41].CLK
clk => mem[24][42].CLK
clk => mem[24][43].CLK
clk => mem[24][44].CLK
clk => mem[24][45].CLK
clk => mem[24][46].CLK
clk => mem[24][47].CLK
clk => mem[24][48].CLK
clk => mem[24][49].CLK
clk => mem[24][50].CLK
clk => mem[24][51].CLK
clk => mem[24][52].CLK
clk => mem[24][53].CLK
clk => mem[24][54].CLK
clk => mem[24][55].CLK
clk => mem[24][56].CLK
clk => mem[24][57].CLK
clk => mem[24][58].CLK
clk => mem[24][59].CLK
clk => mem[24][60].CLK
clk => mem[24][61].CLK
clk => mem[24][62].CLK
clk => mem[24][63].CLK
clk => mem[24][64].CLK
clk => mem[24][65].CLK
clk => mem[24][66].CLK
clk => mem[24][67].CLK
clk => mem[24][68].CLK
clk => mem[24][69].CLK
clk => mem[24][70].CLK
clk => mem[24][71].CLK
clk => mem[24][72].CLK
clk => mem[24][73].CLK
clk => mem[24][74].CLK
clk => mem[24][75].CLK
clk => mem[24][76].CLK
clk => mem[24][77].CLK
clk => mem[24][78].CLK
clk => mem[24][79].CLK
clk => mem[24][80].CLK
clk => mem[24][81].CLK
clk => mem[24][82].CLK
clk => mem[24][83].CLK
clk => mem[24][84].CLK
clk => mem[24][85].CLK
clk => mem[24][86].CLK
clk => mem[24][87].CLK
clk => mem[24][88].CLK
clk => mem[24][89].CLK
clk => mem[24][90].CLK
clk => mem[24][91].CLK
clk => mem[24][92].CLK
clk => mem[24][93].CLK
clk => mem[24][94].CLK
clk => mem[24][95].CLK
clk => mem[24][96].CLK
clk => mem[24][97].CLK
clk => mem[24][98].CLK
clk => mem[24][99].CLK
clk => mem[24][100].CLK
clk => mem[24][101].CLK
clk => mem[24][102].CLK
clk => mem[24][103].CLK
clk => mem[24][104].CLK
clk => mem[24][105].CLK
clk => mem[24][106].CLK
clk => mem[24][107].CLK
clk => mem[24][108].CLK
clk => mem[24][109].CLK
clk => mem[24][110].CLK
clk => mem[24][111].CLK
clk => mem[24][112].CLK
clk => mem[24][113].CLK
clk => mem[24][114].CLK
clk => mem[24][115].CLK
clk => mem[24][116].CLK
clk => mem[24][117].CLK
clk => mem[24][118].CLK
clk => mem[24][119].CLK
clk => mem[24][120].CLK
clk => mem[24][121].CLK
clk => mem[24][122].CLK
clk => mem[24][123].CLK
clk => mem[24][124].CLK
clk => mem[24][125].CLK
clk => mem[24][126].CLK
clk => mem[24][127].CLK
clk => mem[24][128].CLK
clk => mem[24][129].CLK
clk => mem[24][130].CLK
clk => mem[24][131].CLK
clk => mem[24][132].CLK
clk => mem[24][133].CLK
clk => mem[24][134].CLK
clk => mem[24][135].CLK
clk => mem[24][136].CLK
clk => mem[24][137].CLK
clk => mem[24][138].CLK
clk => mem[24][139].CLK
clk => mem[24][140].CLK
clk => mem[24][141].CLK
clk => mem[24][142].CLK
clk => mem[23][0].CLK
clk => mem[23][1].CLK
clk => mem[23][2].CLK
clk => mem[23][3].CLK
clk => mem[23][4].CLK
clk => mem[23][5].CLK
clk => mem[23][6].CLK
clk => mem[23][7].CLK
clk => mem[23][8].CLK
clk => mem[23][9].CLK
clk => mem[23][10].CLK
clk => mem[23][11].CLK
clk => mem[23][12].CLK
clk => mem[23][13].CLK
clk => mem[23][14].CLK
clk => mem[23][15].CLK
clk => mem[23][16].CLK
clk => mem[23][17].CLK
clk => mem[23][18].CLK
clk => mem[23][19].CLK
clk => mem[23][20].CLK
clk => mem[23][21].CLK
clk => mem[23][22].CLK
clk => mem[23][23].CLK
clk => mem[23][24].CLK
clk => mem[23][25].CLK
clk => mem[23][26].CLK
clk => mem[23][27].CLK
clk => mem[23][28].CLK
clk => mem[23][29].CLK
clk => mem[23][30].CLK
clk => mem[23][31].CLK
clk => mem[23][32].CLK
clk => mem[23][33].CLK
clk => mem[23][34].CLK
clk => mem[23][35].CLK
clk => mem[23][36].CLK
clk => mem[23][37].CLK
clk => mem[23][38].CLK
clk => mem[23][39].CLK
clk => mem[23][40].CLK
clk => mem[23][41].CLK
clk => mem[23][42].CLK
clk => mem[23][43].CLK
clk => mem[23][44].CLK
clk => mem[23][45].CLK
clk => mem[23][46].CLK
clk => mem[23][47].CLK
clk => mem[23][48].CLK
clk => mem[23][49].CLK
clk => mem[23][50].CLK
clk => mem[23][51].CLK
clk => mem[23][52].CLK
clk => mem[23][53].CLK
clk => mem[23][54].CLK
clk => mem[23][55].CLK
clk => mem[23][56].CLK
clk => mem[23][57].CLK
clk => mem[23][58].CLK
clk => mem[23][59].CLK
clk => mem[23][60].CLK
clk => mem[23][61].CLK
clk => mem[23][62].CLK
clk => mem[23][63].CLK
clk => mem[23][64].CLK
clk => mem[23][65].CLK
clk => mem[23][66].CLK
clk => mem[23][67].CLK
clk => mem[23][68].CLK
clk => mem[23][69].CLK
clk => mem[23][70].CLK
clk => mem[23][71].CLK
clk => mem[23][72].CLK
clk => mem[23][73].CLK
clk => mem[23][74].CLK
clk => mem[23][75].CLK
clk => mem[23][76].CLK
clk => mem[23][77].CLK
clk => mem[23][78].CLK
clk => mem[23][79].CLK
clk => mem[23][80].CLK
clk => mem[23][81].CLK
clk => mem[23][82].CLK
clk => mem[23][83].CLK
clk => mem[23][84].CLK
clk => mem[23][85].CLK
clk => mem[23][86].CLK
clk => mem[23][87].CLK
clk => mem[23][88].CLK
clk => mem[23][89].CLK
clk => mem[23][90].CLK
clk => mem[23][91].CLK
clk => mem[23][92].CLK
clk => mem[23][93].CLK
clk => mem[23][94].CLK
clk => mem[23][95].CLK
clk => mem[23][96].CLK
clk => mem[23][97].CLK
clk => mem[23][98].CLK
clk => mem[23][99].CLK
clk => mem[23][100].CLK
clk => mem[23][101].CLK
clk => mem[23][102].CLK
clk => mem[23][103].CLK
clk => mem[23][104].CLK
clk => mem[23][105].CLK
clk => mem[23][106].CLK
clk => mem[23][107].CLK
clk => mem[23][108].CLK
clk => mem[23][109].CLK
clk => mem[23][110].CLK
clk => mem[23][111].CLK
clk => mem[23][112].CLK
clk => mem[23][113].CLK
clk => mem[23][114].CLK
clk => mem[23][115].CLK
clk => mem[23][116].CLK
clk => mem[23][117].CLK
clk => mem[23][118].CLK
clk => mem[23][119].CLK
clk => mem[23][120].CLK
clk => mem[23][121].CLK
clk => mem[23][122].CLK
clk => mem[23][123].CLK
clk => mem[23][124].CLK
clk => mem[23][125].CLK
clk => mem[23][126].CLK
clk => mem[23][127].CLK
clk => mem[23][128].CLK
clk => mem[23][129].CLK
clk => mem[23][130].CLK
clk => mem[23][131].CLK
clk => mem[23][132].CLK
clk => mem[23][133].CLK
clk => mem[23][134].CLK
clk => mem[23][135].CLK
clk => mem[23][136].CLK
clk => mem[23][137].CLK
clk => mem[23][138].CLK
clk => mem[23][139].CLK
clk => mem[23][140].CLK
clk => mem[23][141].CLK
clk => mem[23][142].CLK
clk => mem[22][0].CLK
clk => mem[22][1].CLK
clk => mem[22][2].CLK
clk => mem[22][3].CLK
clk => mem[22][4].CLK
clk => mem[22][5].CLK
clk => mem[22][6].CLK
clk => mem[22][7].CLK
clk => mem[22][8].CLK
clk => mem[22][9].CLK
clk => mem[22][10].CLK
clk => mem[22][11].CLK
clk => mem[22][12].CLK
clk => mem[22][13].CLK
clk => mem[22][14].CLK
clk => mem[22][15].CLK
clk => mem[22][16].CLK
clk => mem[22][17].CLK
clk => mem[22][18].CLK
clk => mem[22][19].CLK
clk => mem[22][20].CLK
clk => mem[22][21].CLK
clk => mem[22][22].CLK
clk => mem[22][23].CLK
clk => mem[22][24].CLK
clk => mem[22][25].CLK
clk => mem[22][26].CLK
clk => mem[22][27].CLK
clk => mem[22][28].CLK
clk => mem[22][29].CLK
clk => mem[22][30].CLK
clk => mem[22][31].CLK
clk => mem[22][32].CLK
clk => mem[22][33].CLK
clk => mem[22][34].CLK
clk => mem[22][35].CLK
clk => mem[22][36].CLK
clk => mem[22][37].CLK
clk => mem[22][38].CLK
clk => mem[22][39].CLK
clk => mem[22][40].CLK
clk => mem[22][41].CLK
clk => mem[22][42].CLK
clk => mem[22][43].CLK
clk => mem[22][44].CLK
clk => mem[22][45].CLK
clk => mem[22][46].CLK
clk => mem[22][47].CLK
clk => mem[22][48].CLK
clk => mem[22][49].CLK
clk => mem[22][50].CLK
clk => mem[22][51].CLK
clk => mem[22][52].CLK
clk => mem[22][53].CLK
clk => mem[22][54].CLK
clk => mem[22][55].CLK
clk => mem[22][56].CLK
clk => mem[22][57].CLK
clk => mem[22][58].CLK
clk => mem[22][59].CLK
clk => mem[22][60].CLK
clk => mem[22][61].CLK
clk => mem[22][62].CLK
clk => mem[22][63].CLK
clk => mem[22][64].CLK
clk => mem[22][65].CLK
clk => mem[22][66].CLK
clk => mem[22][67].CLK
clk => mem[22][68].CLK
clk => mem[22][69].CLK
clk => mem[22][70].CLK
clk => mem[22][71].CLK
clk => mem[22][72].CLK
clk => mem[22][73].CLK
clk => mem[22][74].CLK
clk => mem[22][75].CLK
clk => mem[22][76].CLK
clk => mem[22][77].CLK
clk => mem[22][78].CLK
clk => mem[22][79].CLK
clk => mem[22][80].CLK
clk => mem[22][81].CLK
clk => mem[22][82].CLK
clk => mem[22][83].CLK
clk => mem[22][84].CLK
clk => mem[22][85].CLK
clk => mem[22][86].CLK
clk => mem[22][87].CLK
clk => mem[22][88].CLK
clk => mem[22][89].CLK
clk => mem[22][90].CLK
clk => mem[22][91].CLK
clk => mem[22][92].CLK
clk => mem[22][93].CLK
clk => mem[22][94].CLK
clk => mem[22][95].CLK
clk => mem[22][96].CLK
clk => mem[22][97].CLK
clk => mem[22][98].CLK
clk => mem[22][99].CLK
clk => mem[22][100].CLK
clk => mem[22][101].CLK
clk => mem[22][102].CLK
clk => mem[22][103].CLK
clk => mem[22][104].CLK
clk => mem[22][105].CLK
clk => mem[22][106].CLK
clk => mem[22][107].CLK
clk => mem[22][108].CLK
clk => mem[22][109].CLK
clk => mem[22][110].CLK
clk => mem[22][111].CLK
clk => mem[22][112].CLK
clk => mem[22][113].CLK
clk => mem[22][114].CLK
clk => mem[22][115].CLK
clk => mem[22][116].CLK
clk => mem[22][117].CLK
clk => mem[22][118].CLK
clk => mem[22][119].CLK
clk => mem[22][120].CLK
clk => mem[22][121].CLK
clk => mem[22][122].CLK
clk => mem[22][123].CLK
clk => mem[22][124].CLK
clk => mem[22][125].CLK
clk => mem[22][126].CLK
clk => mem[22][127].CLK
clk => mem[22][128].CLK
clk => mem[22][129].CLK
clk => mem[22][130].CLK
clk => mem[22][131].CLK
clk => mem[22][132].CLK
clk => mem[22][133].CLK
clk => mem[22][134].CLK
clk => mem[22][135].CLK
clk => mem[22][136].CLK
clk => mem[22][137].CLK
clk => mem[22][138].CLK
clk => mem[22][139].CLK
clk => mem[22][140].CLK
clk => mem[22][141].CLK
clk => mem[22][142].CLK
clk => mem[21][0].CLK
clk => mem[21][1].CLK
clk => mem[21][2].CLK
clk => mem[21][3].CLK
clk => mem[21][4].CLK
clk => mem[21][5].CLK
clk => mem[21][6].CLK
clk => mem[21][7].CLK
clk => mem[21][8].CLK
clk => mem[21][9].CLK
clk => mem[21][10].CLK
clk => mem[21][11].CLK
clk => mem[21][12].CLK
clk => mem[21][13].CLK
clk => mem[21][14].CLK
clk => mem[21][15].CLK
clk => mem[21][16].CLK
clk => mem[21][17].CLK
clk => mem[21][18].CLK
clk => mem[21][19].CLK
clk => mem[21][20].CLK
clk => mem[21][21].CLK
clk => mem[21][22].CLK
clk => mem[21][23].CLK
clk => mem[21][24].CLK
clk => mem[21][25].CLK
clk => mem[21][26].CLK
clk => mem[21][27].CLK
clk => mem[21][28].CLK
clk => mem[21][29].CLK
clk => mem[21][30].CLK
clk => mem[21][31].CLK
clk => mem[21][32].CLK
clk => mem[21][33].CLK
clk => mem[21][34].CLK
clk => mem[21][35].CLK
clk => mem[21][36].CLK
clk => mem[21][37].CLK
clk => mem[21][38].CLK
clk => mem[21][39].CLK
clk => mem[21][40].CLK
clk => mem[21][41].CLK
clk => mem[21][42].CLK
clk => mem[21][43].CLK
clk => mem[21][44].CLK
clk => mem[21][45].CLK
clk => mem[21][46].CLK
clk => mem[21][47].CLK
clk => mem[21][48].CLK
clk => mem[21][49].CLK
clk => mem[21][50].CLK
clk => mem[21][51].CLK
clk => mem[21][52].CLK
clk => mem[21][53].CLK
clk => mem[21][54].CLK
clk => mem[21][55].CLK
clk => mem[21][56].CLK
clk => mem[21][57].CLK
clk => mem[21][58].CLK
clk => mem[21][59].CLK
clk => mem[21][60].CLK
clk => mem[21][61].CLK
clk => mem[21][62].CLK
clk => mem[21][63].CLK
clk => mem[21][64].CLK
clk => mem[21][65].CLK
clk => mem[21][66].CLK
clk => mem[21][67].CLK
clk => mem[21][68].CLK
clk => mem[21][69].CLK
clk => mem[21][70].CLK
clk => mem[21][71].CLK
clk => mem[21][72].CLK
clk => mem[21][73].CLK
clk => mem[21][74].CLK
clk => mem[21][75].CLK
clk => mem[21][76].CLK
clk => mem[21][77].CLK
clk => mem[21][78].CLK
clk => mem[21][79].CLK
clk => mem[21][80].CLK
clk => mem[21][81].CLK
clk => mem[21][82].CLK
clk => mem[21][83].CLK
clk => mem[21][84].CLK
clk => mem[21][85].CLK
clk => mem[21][86].CLK
clk => mem[21][87].CLK
clk => mem[21][88].CLK
clk => mem[21][89].CLK
clk => mem[21][90].CLK
clk => mem[21][91].CLK
clk => mem[21][92].CLK
clk => mem[21][93].CLK
clk => mem[21][94].CLK
clk => mem[21][95].CLK
clk => mem[21][96].CLK
clk => mem[21][97].CLK
clk => mem[21][98].CLK
clk => mem[21][99].CLK
clk => mem[21][100].CLK
clk => mem[21][101].CLK
clk => mem[21][102].CLK
clk => mem[21][103].CLK
clk => mem[21][104].CLK
clk => mem[21][105].CLK
clk => mem[21][106].CLK
clk => mem[21][107].CLK
clk => mem[21][108].CLK
clk => mem[21][109].CLK
clk => mem[21][110].CLK
clk => mem[21][111].CLK
clk => mem[21][112].CLK
clk => mem[21][113].CLK
clk => mem[21][114].CLK
clk => mem[21][115].CLK
clk => mem[21][116].CLK
clk => mem[21][117].CLK
clk => mem[21][118].CLK
clk => mem[21][119].CLK
clk => mem[21][120].CLK
clk => mem[21][121].CLK
clk => mem[21][122].CLK
clk => mem[21][123].CLK
clk => mem[21][124].CLK
clk => mem[21][125].CLK
clk => mem[21][126].CLK
clk => mem[21][127].CLK
clk => mem[21][128].CLK
clk => mem[21][129].CLK
clk => mem[21][130].CLK
clk => mem[21][131].CLK
clk => mem[21][132].CLK
clk => mem[21][133].CLK
clk => mem[21][134].CLK
clk => mem[21][135].CLK
clk => mem[21][136].CLK
clk => mem[21][137].CLK
clk => mem[21][138].CLK
clk => mem[21][139].CLK
clk => mem[21][140].CLK
clk => mem[21][141].CLK
clk => mem[21][142].CLK
clk => mem[20][0].CLK
clk => mem[20][1].CLK
clk => mem[20][2].CLK
clk => mem[20][3].CLK
clk => mem[20][4].CLK
clk => mem[20][5].CLK
clk => mem[20][6].CLK
clk => mem[20][7].CLK
clk => mem[20][8].CLK
clk => mem[20][9].CLK
clk => mem[20][10].CLK
clk => mem[20][11].CLK
clk => mem[20][12].CLK
clk => mem[20][13].CLK
clk => mem[20][14].CLK
clk => mem[20][15].CLK
clk => mem[20][16].CLK
clk => mem[20][17].CLK
clk => mem[20][18].CLK
clk => mem[20][19].CLK
clk => mem[20][20].CLK
clk => mem[20][21].CLK
clk => mem[20][22].CLK
clk => mem[20][23].CLK
clk => mem[20][24].CLK
clk => mem[20][25].CLK
clk => mem[20][26].CLK
clk => mem[20][27].CLK
clk => mem[20][28].CLK
clk => mem[20][29].CLK
clk => mem[20][30].CLK
clk => mem[20][31].CLK
clk => mem[20][32].CLK
clk => mem[20][33].CLK
clk => mem[20][34].CLK
clk => mem[20][35].CLK
clk => mem[20][36].CLK
clk => mem[20][37].CLK
clk => mem[20][38].CLK
clk => mem[20][39].CLK
clk => mem[20][40].CLK
clk => mem[20][41].CLK
clk => mem[20][42].CLK
clk => mem[20][43].CLK
clk => mem[20][44].CLK
clk => mem[20][45].CLK
clk => mem[20][46].CLK
clk => mem[20][47].CLK
clk => mem[20][48].CLK
clk => mem[20][49].CLK
clk => mem[20][50].CLK
clk => mem[20][51].CLK
clk => mem[20][52].CLK
clk => mem[20][53].CLK
clk => mem[20][54].CLK
clk => mem[20][55].CLK
clk => mem[20][56].CLK
clk => mem[20][57].CLK
clk => mem[20][58].CLK
clk => mem[20][59].CLK
clk => mem[20][60].CLK
clk => mem[20][61].CLK
clk => mem[20][62].CLK
clk => mem[20][63].CLK
clk => mem[20][64].CLK
clk => mem[20][65].CLK
clk => mem[20][66].CLK
clk => mem[20][67].CLK
clk => mem[20][68].CLK
clk => mem[20][69].CLK
clk => mem[20][70].CLK
clk => mem[20][71].CLK
clk => mem[20][72].CLK
clk => mem[20][73].CLK
clk => mem[20][74].CLK
clk => mem[20][75].CLK
clk => mem[20][76].CLK
clk => mem[20][77].CLK
clk => mem[20][78].CLK
clk => mem[20][79].CLK
clk => mem[20][80].CLK
clk => mem[20][81].CLK
clk => mem[20][82].CLK
clk => mem[20][83].CLK
clk => mem[20][84].CLK
clk => mem[20][85].CLK
clk => mem[20][86].CLK
clk => mem[20][87].CLK
clk => mem[20][88].CLK
clk => mem[20][89].CLK
clk => mem[20][90].CLK
clk => mem[20][91].CLK
clk => mem[20][92].CLK
clk => mem[20][93].CLK
clk => mem[20][94].CLK
clk => mem[20][95].CLK
clk => mem[20][96].CLK
clk => mem[20][97].CLK
clk => mem[20][98].CLK
clk => mem[20][99].CLK
clk => mem[20][100].CLK
clk => mem[20][101].CLK
clk => mem[20][102].CLK
clk => mem[20][103].CLK
clk => mem[20][104].CLK
clk => mem[20][105].CLK
clk => mem[20][106].CLK
clk => mem[20][107].CLK
clk => mem[20][108].CLK
clk => mem[20][109].CLK
clk => mem[20][110].CLK
clk => mem[20][111].CLK
clk => mem[20][112].CLK
clk => mem[20][113].CLK
clk => mem[20][114].CLK
clk => mem[20][115].CLK
clk => mem[20][116].CLK
clk => mem[20][117].CLK
clk => mem[20][118].CLK
clk => mem[20][119].CLK
clk => mem[20][120].CLK
clk => mem[20][121].CLK
clk => mem[20][122].CLK
clk => mem[20][123].CLK
clk => mem[20][124].CLK
clk => mem[20][125].CLK
clk => mem[20][126].CLK
clk => mem[20][127].CLK
clk => mem[20][128].CLK
clk => mem[20][129].CLK
clk => mem[20][130].CLK
clk => mem[20][131].CLK
clk => mem[20][132].CLK
clk => mem[20][133].CLK
clk => mem[20][134].CLK
clk => mem[20][135].CLK
clk => mem[20][136].CLK
clk => mem[20][137].CLK
clk => mem[20][138].CLK
clk => mem[20][139].CLK
clk => mem[20][140].CLK
clk => mem[20][141].CLK
clk => mem[20][142].CLK
clk => mem[19][0].CLK
clk => mem[19][1].CLK
clk => mem[19][2].CLK
clk => mem[19][3].CLK
clk => mem[19][4].CLK
clk => mem[19][5].CLK
clk => mem[19][6].CLK
clk => mem[19][7].CLK
clk => mem[19][8].CLK
clk => mem[19][9].CLK
clk => mem[19][10].CLK
clk => mem[19][11].CLK
clk => mem[19][12].CLK
clk => mem[19][13].CLK
clk => mem[19][14].CLK
clk => mem[19][15].CLK
clk => mem[19][16].CLK
clk => mem[19][17].CLK
clk => mem[19][18].CLK
clk => mem[19][19].CLK
clk => mem[19][20].CLK
clk => mem[19][21].CLK
clk => mem[19][22].CLK
clk => mem[19][23].CLK
clk => mem[19][24].CLK
clk => mem[19][25].CLK
clk => mem[19][26].CLK
clk => mem[19][27].CLK
clk => mem[19][28].CLK
clk => mem[19][29].CLK
clk => mem[19][30].CLK
clk => mem[19][31].CLK
clk => mem[19][32].CLK
clk => mem[19][33].CLK
clk => mem[19][34].CLK
clk => mem[19][35].CLK
clk => mem[19][36].CLK
clk => mem[19][37].CLK
clk => mem[19][38].CLK
clk => mem[19][39].CLK
clk => mem[19][40].CLK
clk => mem[19][41].CLK
clk => mem[19][42].CLK
clk => mem[19][43].CLK
clk => mem[19][44].CLK
clk => mem[19][45].CLK
clk => mem[19][46].CLK
clk => mem[19][47].CLK
clk => mem[19][48].CLK
clk => mem[19][49].CLK
clk => mem[19][50].CLK
clk => mem[19][51].CLK
clk => mem[19][52].CLK
clk => mem[19][53].CLK
clk => mem[19][54].CLK
clk => mem[19][55].CLK
clk => mem[19][56].CLK
clk => mem[19][57].CLK
clk => mem[19][58].CLK
clk => mem[19][59].CLK
clk => mem[19][60].CLK
clk => mem[19][61].CLK
clk => mem[19][62].CLK
clk => mem[19][63].CLK
clk => mem[19][64].CLK
clk => mem[19][65].CLK
clk => mem[19][66].CLK
clk => mem[19][67].CLK
clk => mem[19][68].CLK
clk => mem[19][69].CLK
clk => mem[19][70].CLK
clk => mem[19][71].CLK
clk => mem[19][72].CLK
clk => mem[19][73].CLK
clk => mem[19][74].CLK
clk => mem[19][75].CLK
clk => mem[19][76].CLK
clk => mem[19][77].CLK
clk => mem[19][78].CLK
clk => mem[19][79].CLK
clk => mem[19][80].CLK
clk => mem[19][81].CLK
clk => mem[19][82].CLK
clk => mem[19][83].CLK
clk => mem[19][84].CLK
clk => mem[19][85].CLK
clk => mem[19][86].CLK
clk => mem[19][87].CLK
clk => mem[19][88].CLK
clk => mem[19][89].CLK
clk => mem[19][90].CLK
clk => mem[19][91].CLK
clk => mem[19][92].CLK
clk => mem[19][93].CLK
clk => mem[19][94].CLK
clk => mem[19][95].CLK
clk => mem[19][96].CLK
clk => mem[19][97].CLK
clk => mem[19][98].CLK
clk => mem[19][99].CLK
clk => mem[19][100].CLK
clk => mem[19][101].CLK
clk => mem[19][102].CLK
clk => mem[19][103].CLK
clk => mem[19][104].CLK
clk => mem[19][105].CLK
clk => mem[19][106].CLK
clk => mem[19][107].CLK
clk => mem[19][108].CLK
clk => mem[19][109].CLK
clk => mem[19][110].CLK
clk => mem[19][111].CLK
clk => mem[19][112].CLK
clk => mem[19][113].CLK
clk => mem[19][114].CLK
clk => mem[19][115].CLK
clk => mem[19][116].CLK
clk => mem[19][117].CLK
clk => mem[19][118].CLK
clk => mem[19][119].CLK
clk => mem[19][120].CLK
clk => mem[19][121].CLK
clk => mem[19][122].CLK
clk => mem[19][123].CLK
clk => mem[19][124].CLK
clk => mem[19][125].CLK
clk => mem[19][126].CLK
clk => mem[19][127].CLK
clk => mem[19][128].CLK
clk => mem[19][129].CLK
clk => mem[19][130].CLK
clk => mem[19][131].CLK
clk => mem[19][132].CLK
clk => mem[19][133].CLK
clk => mem[19][134].CLK
clk => mem[19][135].CLK
clk => mem[19][136].CLK
clk => mem[19][137].CLK
clk => mem[19][138].CLK
clk => mem[19][139].CLK
clk => mem[19][140].CLK
clk => mem[19][141].CLK
clk => mem[19][142].CLK
clk => mem[18][0].CLK
clk => mem[18][1].CLK
clk => mem[18][2].CLK
clk => mem[18][3].CLK
clk => mem[18][4].CLK
clk => mem[18][5].CLK
clk => mem[18][6].CLK
clk => mem[18][7].CLK
clk => mem[18][8].CLK
clk => mem[18][9].CLK
clk => mem[18][10].CLK
clk => mem[18][11].CLK
clk => mem[18][12].CLK
clk => mem[18][13].CLK
clk => mem[18][14].CLK
clk => mem[18][15].CLK
clk => mem[18][16].CLK
clk => mem[18][17].CLK
clk => mem[18][18].CLK
clk => mem[18][19].CLK
clk => mem[18][20].CLK
clk => mem[18][21].CLK
clk => mem[18][22].CLK
clk => mem[18][23].CLK
clk => mem[18][24].CLK
clk => mem[18][25].CLK
clk => mem[18][26].CLK
clk => mem[18][27].CLK
clk => mem[18][28].CLK
clk => mem[18][29].CLK
clk => mem[18][30].CLK
clk => mem[18][31].CLK
clk => mem[18][32].CLK
clk => mem[18][33].CLK
clk => mem[18][34].CLK
clk => mem[18][35].CLK
clk => mem[18][36].CLK
clk => mem[18][37].CLK
clk => mem[18][38].CLK
clk => mem[18][39].CLK
clk => mem[18][40].CLK
clk => mem[18][41].CLK
clk => mem[18][42].CLK
clk => mem[18][43].CLK
clk => mem[18][44].CLK
clk => mem[18][45].CLK
clk => mem[18][46].CLK
clk => mem[18][47].CLK
clk => mem[18][48].CLK
clk => mem[18][49].CLK
clk => mem[18][50].CLK
clk => mem[18][51].CLK
clk => mem[18][52].CLK
clk => mem[18][53].CLK
clk => mem[18][54].CLK
clk => mem[18][55].CLK
clk => mem[18][56].CLK
clk => mem[18][57].CLK
clk => mem[18][58].CLK
clk => mem[18][59].CLK
clk => mem[18][60].CLK
clk => mem[18][61].CLK
clk => mem[18][62].CLK
clk => mem[18][63].CLK
clk => mem[18][64].CLK
clk => mem[18][65].CLK
clk => mem[18][66].CLK
clk => mem[18][67].CLK
clk => mem[18][68].CLK
clk => mem[18][69].CLK
clk => mem[18][70].CLK
clk => mem[18][71].CLK
clk => mem[18][72].CLK
clk => mem[18][73].CLK
clk => mem[18][74].CLK
clk => mem[18][75].CLK
clk => mem[18][76].CLK
clk => mem[18][77].CLK
clk => mem[18][78].CLK
clk => mem[18][79].CLK
clk => mem[18][80].CLK
clk => mem[18][81].CLK
clk => mem[18][82].CLK
clk => mem[18][83].CLK
clk => mem[18][84].CLK
clk => mem[18][85].CLK
clk => mem[18][86].CLK
clk => mem[18][87].CLK
clk => mem[18][88].CLK
clk => mem[18][89].CLK
clk => mem[18][90].CLK
clk => mem[18][91].CLK
clk => mem[18][92].CLK
clk => mem[18][93].CLK
clk => mem[18][94].CLK
clk => mem[18][95].CLK
clk => mem[18][96].CLK
clk => mem[18][97].CLK
clk => mem[18][98].CLK
clk => mem[18][99].CLK
clk => mem[18][100].CLK
clk => mem[18][101].CLK
clk => mem[18][102].CLK
clk => mem[18][103].CLK
clk => mem[18][104].CLK
clk => mem[18][105].CLK
clk => mem[18][106].CLK
clk => mem[18][107].CLK
clk => mem[18][108].CLK
clk => mem[18][109].CLK
clk => mem[18][110].CLK
clk => mem[18][111].CLK
clk => mem[18][112].CLK
clk => mem[18][113].CLK
clk => mem[18][114].CLK
clk => mem[18][115].CLK
clk => mem[18][116].CLK
clk => mem[18][117].CLK
clk => mem[18][118].CLK
clk => mem[18][119].CLK
clk => mem[18][120].CLK
clk => mem[18][121].CLK
clk => mem[18][122].CLK
clk => mem[18][123].CLK
clk => mem[18][124].CLK
clk => mem[18][125].CLK
clk => mem[18][126].CLK
clk => mem[18][127].CLK
clk => mem[18][128].CLK
clk => mem[18][129].CLK
clk => mem[18][130].CLK
clk => mem[18][131].CLK
clk => mem[18][132].CLK
clk => mem[18][133].CLK
clk => mem[18][134].CLK
clk => mem[18][135].CLK
clk => mem[18][136].CLK
clk => mem[18][137].CLK
clk => mem[18][138].CLK
clk => mem[18][139].CLK
clk => mem[18][140].CLK
clk => mem[18][141].CLK
clk => mem[18][142].CLK
clk => mem[17][0].CLK
clk => mem[17][1].CLK
clk => mem[17][2].CLK
clk => mem[17][3].CLK
clk => mem[17][4].CLK
clk => mem[17][5].CLK
clk => mem[17][6].CLK
clk => mem[17][7].CLK
clk => mem[17][8].CLK
clk => mem[17][9].CLK
clk => mem[17][10].CLK
clk => mem[17][11].CLK
clk => mem[17][12].CLK
clk => mem[17][13].CLK
clk => mem[17][14].CLK
clk => mem[17][15].CLK
clk => mem[17][16].CLK
clk => mem[17][17].CLK
clk => mem[17][18].CLK
clk => mem[17][19].CLK
clk => mem[17][20].CLK
clk => mem[17][21].CLK
clk => mem[17][22].CLK
clk => mem[17][23].CLK
clk => mem[17][24].CLK
clk => mem[17][25].CLK
clk => mem[17][26].CLK
clk => mem[17][27].CLK
clk => mem[17][28].CLK
clk => mem[17][29].CLK
clk => mem[17][30].CLK
clk => mem[17][31].CLK
clk => mem[17][32].CLK
clk => mem[17][33].CLK
clk => mem[17][34].CLK
clk => mem[17][35].CLK
clk => mem[17][36].CLK
clk => mem[17][37].CLK
clk => mem[17][38].CLK
clk => mem[17][39].CLK
clk => mem[17][40].CLK
clk => mem[17][41].CLK
clk => mem[17][42].CLK
clk => mem[17][43].CLK
clk => mem[17][44].CLK
clk => mem[17][45].CLK
clk => mem[17][46].CLK
clk => mem[17][47].CLK
clk => mem[17][48].CLK
clk => mem[17][49].CLK
clk => mem[17][50].CLK
clk => mem[17][51].CLK
clk => mem[17][52].CLK
clk => mem[17][53].CLK
clk => mem[17][54].CLK
clk => mem[17][55].CLK
clk => mem[17][56].CLK
clk => mem[17][57].CLK
clk => mem[17][58].CLK
clk => mem[17][59].CLK
clk => mem[17][60].CLK
clk => mem[17][61].CLK
clk => mem[17][62].CLK
clk => mem[17][63].CLK
clk => mem[17][64].CLK
clk => mem[17][65].CLK
clk => mem[17][66].CLK
clk => mem[17][67].CLK
clk => mem[17][68].CLK
clk => mem[17][69].CLK
clk => mem[17][70].CLK
clk => mem[17][71].CLK
clk => mem[17][72].CLK
clk => mem[17][73].CLK
clk => mem[17][74].CLK
clk => mem[17][75].CLK
clk => mem[17][76].CLK
clk => mem[17][77].CLK
clk => mem[17][78].CLK
clk => mem[17][79].CLK
clk => mem[17][80].CLK
clk => mem[17][81].CLK
clk => mem[17][82].CLK
clk => mem[17][83].CLK
clk => mem[17][84].CLK
clk => mem[17][85].CLK
clk => mem[17][86].CLK
clk => mem[17][87].CLK
clk => mem[17][88].CLK
clk => mem[17][89].CLK
clk => mem[17][90].CLK
clk => mem[17][91].CLK
clk => mem[17][92].CLK
clk => mem[17][93].CLK
clk => mem[17][94].CLK
clk => mem[17][95].CLK
clk => mem[17][96].CLK
clk => mem[17][97].CLK
clk => mem[17][98].CLK
clk => mem[17][99].CLK
clk => mem[17][100].CLK
clk => mem[17][101].CLK
clk => mem[17][102].CLK
clk => mem[17][103].CLK
clk => mem[17][104].CLK
clk => mem[17][105].CLK
clk => mem[17][106].CLK
clk => mem[17][107].CLK
clk => mem[17][108].CLK
clk => mem[17][109].CLK
clk => mem[17][110].CLK
clk => mem[17][111].CLK
clk => mem[17][112].CLK
clk => mem[17][113].CLK
clk => mem[17][114].CLK
clk => mem[17][115].CLK
clk => mem[17][116].CLK
clk => mem[17][117].CLK
clk => mem[17][118].CLK
clk => mem[17][119].CLK
clk => mem[17][120].CLK
clk => mem[17][121].CLK
clk => mem[17][122].CLK
clk => mem[17][123].CLK
clk => mem[17][124].CLK
clk => mem[17][125].CLK
clk => mem[17][126].CLK
clk => mem[17][127].CLK
clk => mem[17][128].CLK
clk => mem[17][129].CLK
clk => mem[17][130].CLK
clk => mem[17][131].CLK
clk => mem[17][132].CLK
clk => mem[17][133].CLK
clk => mem[17][134].CLK
clk => mem[17][135].CLK
clk => mem[17][136].CLK
clk => mem[17][137].CLK
clk => mem[17][138].CLK
clk => mem[17][139].CLK
clk => mem[17][140].CLK
clk => mem[17][141].CLK
clk => mem[17][142].CLK
clk => mem[16][0].CLK
clk => mem[16][1].CLK
clk => mem[16][2].CLK
clk => mem[16][3].CLK
clk => mem[16][4].CLK
clk => mem[16][5].CLK
clk => mem[16][6].CLK
clk => mem[16][7].CLK
clk => mem[16][8].CLK
clk => mem[16][9].CLK
clk => mem[16][10].CLK
clk => mem[16][11].CLK
clk => mem[16][12].CLK
clk => mem[16][13].CLK
clk => mem[16][14].CLK
clk => mem[16][15].CLK
clk => mem[16][16].CLK
clk => mem[16][17].CLK
clk => mem[16][18].CLK
clk => mem[16][19].CLK
clk => mem[16][20].CLK
clk => mem[16][21].CLK
clk => mem[16][22].CLK
clk => mem[16][23].CLK
clk => mem[16][24].CLK
clk => mem[16][25].CLK
clk => mem[16][26].CLK
clk => mem[16][27].CLK
clk => mem[16][28].CLK
clk => mem[16][29].CLK
clk => mem[16][30].CLK
clk => mem[16][31].CLK
clk => mem[16][32].CLK
clk => mem[16][33].CLK
clk => mem[16][34].CLK
clk => mem[16][35].CLK
clk => mem[16][36].CLK
clk => mem[16][37].CLK
clk => mem[16][38].CLK
clk => mem[16][39].CLK
clk => mem[16][40].CLK
clk => mem[16][41].CLK
clk => mem[16][42].CLK
clk => mem[16][43].CLK
clk => mem[16][44].CLK
clk => mem[16][45].CLK
clk => mem[16][46].CLK
clk => mem[16][47].CLK
clk => mem[16][48].CLK
clk => mem[16][49].CLK
clk => mem[16][50].CLK
clk => mem[16][51].CLK
clk => mem[16][52].CLK
clk => mem[16][53].CLK
clk => mem[16][54].CLK
clk => mem[16][55].CLK
clk => mem[16][56].CLK
clk => mem[16][57].CLK
clk => mem[16][58].CLK
clk => mem[16][59].CLK
clk => mem[16][60].CLK
clk => mem[16][61].CLK
clk => mem[16][62].CLK
clk => mem[16][63].CLK
clk => mem[16][64].CLK
clk => mem[16][65].CLK
clk => mem[16][66].CLK
clk => mem[16][67].CLK
clk => mem[16][68].CLK
clk => mem[16][69].CLK
clk => mem[16][70].CLK
clk => mem[16][71].CLK
clk => mem[16][72].CLK
clk => mem[16][73].CLK
clk => mem[16][74].CLK
clk => mem[16][75].CLK
clk => mem[16][76].CLK
clk => mem[16][77].CLK
clk => mem[16][78].CLK
clk => mem[16][79].CLK
clk => mem[16][80].CLK
clk => mem[16][81].CLK
clk => mem[16][82].CLK
clk => mem[16][83].CLK
clk => mem[16][84].CLK
clk => mem[16][85].CLK
clk => mem[16][86].CLK
clk => mem[16][87].CLK
clk => mem[16][88].CLK
clk => mem[16][89].CLK
clk => mem[16][90].CLK
clk => mem[16][91].CLK
clk => mem[16][92].CLK
clk => mem[16][93].CLK
clk => mem[16][94].CLK
clk => mem[16][95].CLK
clk => mem[16][96].CLK
clk => mem[16][97].CLK
clk => mem[16][98].CLK
clk => mem[16][99].CLK
clk => mem[16][100].CLK
clk => mem[16][101].CLK
clk => mem[16][102].CLK
clk => mem[16][103].CLK
clk => mem[16][104].CLK
clk => mem[16][105].CLK
clk => mem[16][106].CLK
clk => mem[16][107].CLK
clk => mem[16][108].CLK
clk => mem[16][109].CLK
clk => mem[16][110].CLK
clk => mem[16][111].CLK
clk => mem[16][112].CLK
clk => mem[16][113].CLK
clk => mem[16][114].CLK
clk => mem[16][115].CLK
clk => mem[16][116].CLK
clk => mem[16][117].CLK
clk => mem[16][118].CLK
clk => mem[16][119].CLK
clk => mem[16][120].CLK
clk => mem[16][121].CLK
clk => mem[16][122].CLK
clk => mem[16][123].CLK
clk => mem[16][124].CLK
clk => mem[16][125].CLK
clk => mem[16][126].CLK
clk => mem[16][127].CLK
clk => mem[16][128].CLK
clk => mem[16][129].CLK
clk => mem[16][130].CLK
clk => mem[16][131].CLK
clk => mem[16][132].CLK
clk => mem[16][133].CLK
clk => mem[16][134].CLK
clk => mem[16][135].CLK
clk => mem[16][136].CLK
clk => mem[16][137].CLK
clk => mem[16][138].CLK
clk => mem[16][139].CLK
clk => mem[16][140].CLK
clk => mem[16][141].CLK
clk => mem[16][142].CLK
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[15][8].CLK
clk => mem[15][9].CLK
clk => mem[15][10].CLK
clk => mem[15][11].CLK
clk => mem[15][12].CLK
clk => mem[15][13].CLK
clk => mem[15][14].CLK
clk => mem[15][15].CLK
clk => mem[15][16].CLK
clk => mem[15][17].CLK
clk => mem[15][18].CLK
clk => mem[15][19].CLK
clk => mem[15][20].CLK
clk => mem[15][21].CLK
clk => mem[15][22].CLK
clk => mem[15][23].CLK
clk => mem[15][24].CLK
clk => mem[15][25].CLK
clk => mem[15][26].CLK
clk => mem[15][27].CLK
clk => mem[15][28].CLK
clk => mem[15][29].CLK
clk => mem[15][30].CLK
clk => mem[15][31].CLK
clk => mem[15][32].CLK
clk => mem[15][33].CLK
clk => mem[15][34].CLK
clk => mem[15][35].CLK
clk => mem[15][36].CLK
clk => mem[15][37].CLK
clk => mem[15][38].CLK
clk => mem[15][39].CLK
clk => mem[15][40].CLK
clk => mem[15][41].CLK
clk => mem[15][42].CLK
clk => mem[15][43].CLK
clk => mem[15][44].CLK
clk => mem[15][45].CLK
clk => mem[15][46].CLK
clk => mem[15][47].CLK
clk => mem[15][48].CLK
clk => mem[15][49].CLK
clk => mem[15][50].CLK
clk => mem[15][51].CLK
clk => mem[15][52].CLK
clk => mem[15][53].CLK
clk => mem[15][54].CLK
clk => mem[15][55].CLK
clk => mem[15][56].CLK
clk => mem[15][57].CLK
clk => mem[15][58].CLK
clk => mem[15][59].CLK
clk => mem[15][60].CLK
clk => mem[15][61].CLK
clk => mem[15][62].CLK
clk => mem[15][63].CLK
clk => mem[15][64].CLK
clk => mem[15][65].CLK
clk => mem[15][66].CLK
clk => mem[15][67].CLK
clk => mem[15][68].CLK
clk => mem[15][69].CLK
clk => mem[15][70].CLK
clk => mem[15][71].CLK
clk => mem[15][72].CLK
clk => mem[15][73].CLK
clk => mem[15][74].CLK
clk => mem[15][75].CLK
clk => mem[15][76].CLK
clk => mem[15][77].CLK
clk => mem[15][78].CLK
clk => mem[15][79].CLK
clk => mem[15][80].CLK
clk => mem[15][81].CLK
clk => mem[15][82].CLK
clk => mem[15][83].CLK
clk => mem[15][84].CLK
clk => mem[15][85].CLK
clk => mem[15][86].CLK
clk => mem[15][87].CLK
clk => mem[15][88].CLK
clk => mem[15][89].CLK
clk => mem[15][90].CLK
clk => mem[15][91].CLK
clk => mem[15][92].CLK
clk => mem[15][93].CLK
clk => mem[15][94].CLK
clk => mem[15][95].CLK
clk => mem[15][96].CLK
clk => mem[15][97].CLK
clk => mem[15][98].CLK
clk => mem[15][99].CLK
clk => mem[15][100].CLK
clk => mem[15][101].CLK
clk => mem[15][102].CLK
clk => mem[15][103].CLK
clk => mem[15][104].CLK
clk => mem[15][105].CLK
clk => mem[15][106].CLK
clk => mem[15][107].CLK
clk => mem[15][108].CLK
clk => mem[15][109].CLK
clk => mem[15][110].CLK
clk => mem[15][111].CLK
clk => mem[15][112].CLK
clk => mem[15][113].CLK
clk => mem[15][114].CLK
clk => mem[15][115].CLK
clk => mem[15][116].CLK
clk => mem[15][117].CLK
clk => mem[15][118].CLK
clk => mem[15][119].CLK
clk => mem[15][120].CLK
clk => mem[15][121].CLK
clk => mem[15][122].CLK
clk => mem[15][123].CLK
clk => mem[15][124].CLK
clk => mem[15][125].CLK
clk => mem[15][126].CLK
clk => mem[15][127].CLK
clk => mem[15][128].CLK
clk => mem[15][129].CLK
clk => mem[15][130].CLK
clk => mem[15][131].CLK
clk => mem[15][132].CLK
clk => mem[15][133].CLK
clk => mem[15][134].CLK
clk => mem[15][135].CLK
clk => mem[15][136].CLK
clk => mem[15][137].CLK
clk => mem[15][138].CLK
clk => mem[15][139].CLK
clk => mem[15][140].CLK
clk => mem[15][141].CLK
clk => mem[15][142].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[14][8].CLK
clk => mem[14][9].CLK
clk => mem[14][10].CLK
clk => mem[14][11].CLK
clk => mem[14][12].CLK
clk => mem[14][13].CLK
clk => mem[14][14].CLK
clk => mem[14][15].CLK
clk => mem[14][16].CLK
clk => mem[14][17].CLK
clk => mem[14][18].CLK
clk => mem[14][19].CLK
clk => mem[14][20].CLK
clk => mem[14][21].CLK
clk => mem[14][22].CLK
clk => mem[14][23].CLK
clk => mem[14][24].CLK
clk => mem[14][25].CLK
clk => mem[14][26].CLK
clk => mem[14][27].CLK
clk => mem[14][28].CLK
clk => mem[14][29].CLK
clk => mem[14][30].CLK
clk => mem[14][31].CLK
clk => mem[14][32].CLK
clk => mem[14][33].CLK
clk => mem[14][34].CLK
clk => mem[14][35].CLK
clk => mem[14][36].CLK
clk => mem[14][37].CLK
clk => mem[14][38].CLK
clk => mem[14][39].CLK
clk => mem[14][40].CLK
clk => mem[14][41].CLK
clk => mem[14][42].CLK
clk => mem[14][43].CLK
clk => mem[14][44].CLK
clk => mem[14][45].CLK
clk => mem[14][46].CLK
clk => mem[14][47].CLK
clk => mem[14][48].CLK
clk => mem[14][49].CLK
clk => mem[14][50].CLK
clk => mem[14][51].CLK
clk => mem[14][52].CLK
clk => mem[14][53].CLK
clk => mem[14][54].CLK
clk => mem[14][55].CLK
clk => mem[14][56].CLK
clk => mem[14][57].CLK
clk => mem[14][58].CLK
clk => mem[14][59].CLK
clk => mem[14][60].CLK
clk => mem[14][61].CLK
clk => mem[14][62].CLK
clk => mem[14][63].CLK
clk => mem[14][64].CLK
clk => mem[14][65].CLK
clk => mem[14][66].CLK
clk => mem[14][67].CLK
clk => mem[14][68].CLK
clk => mem[14][69].CLK
clk => mem[14][70].CLK
clk => mem[14][71].CLK
clk => mem[14][72].CLK
clk => mem[14][73].CLK
clk => mem[14][74].CLK
clk => mem[14][75].CLK
clk => mem[14][76].CLK
clk => mem[14][77].CLK
clk => mem[14][78].CLK
clk => mem[14][79].CLK
clk => mem[14][80].CLK
clk => mem[14][81].CLK
clk => mem[14][82].CLK
clk => mem[14][83].CLK
clk => mem[14][84].CLK
clk => mem[14][85].CLK
clk => mem[14][86].CLK
clk => mem[14][87].CLK
clk => mem[14][88].CLK
clk => mem[14][89].CLK
clk => mem[14][90].CLK
clk => mem[14][91].CLK
clk => mem[14][92].CLK
clk => mem[14][93].CLK
clk => mem[14][94].CLK
clk => mem[14][95].CLK
clk => mem[14][96].CLK
clk => mem[14][97].CLK
clk => mem[14][98].CLK
clk => mem[14][99].CLK
clk => mem[14][100].CLK
clk => mem[14][101].CLK
clk => mem[14][102].CLK
clk => mem[14][103].CLK
clk => mem[14][104].CLK
clk => mem[14][105].CLK
clk => mem[14][106].CLK
clk => mem[14][107].CLK
clk => mem[14][108].CLK
clk => mem[14][109].CLK
clk => mem[14][110].CLK
clk => mem[14][111].CLK
clk => mem[14][112].CLK
clk => mem[14][113].CLK
clk => mem[14][114].CLK
clk => mem[14][115].CLK
clk => mem[14][116].CLK
clk => mem[14][117].CLK
clk => mem[14][118].CLK
clk => mem[14][119].CLK
clk => mem[14][120].CLK
clk => mem[14][121].CLK
clk => mem[14][122].CLK
clk => mem[14][123].CLK
clk => mem[14][124].CLK
clk => mem[14][125].CLK
clk => mem[14][126].CLK
clk => mem[14][127].CLK
clk => mem[14][128].CLK
clk => mem[14][129].CLK
clk => mem[14][130].CLK
clk => mem[14][131].CLK
clk => mem[14][132].CLK
clk => mem[14][133].CLK
clk => mem[14][134].CLK
clk => mem[14][135].CLK
clk => mem[14][136].CLK
clk => mem[14][137].CLK
clk => mem[14][138].CLK
clk => mem[14][139].CLK
clk => mem[14][140].CLK
clk => mem[14][141].CLK
clk => mem[14][142].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[13][8].CLK
clk => mem[13][9].CLK
clk => mem[13][10].CLK
clk => mem[13][11].CLK
clk => mem[13][12].CLK
clk => mem[13][13].CLK
clk => mem[13][14].CLK
clk => mem[13][15].CLK
clk => mem[13][16].CLK
clk => mem[13][17].CLK
clk => mem[13][18].CLK
clk => mem[13][19].CLK
clk => mem[13][20].CLK
clk => mem[13][21].CLK
clk => mem[13][22].CLK
clk => mem[13][23].CLK
clk => mem[13][24].CLK
clk => mem[13][25].CLK
clk => mem[13][26].CLK
clk => mem[13][27].CLK
clk => mem[13][28].CLK
clk => mem[13][29].CLK
clk => mem[13][30].CLK
clk => mem[13][31].CLK
clk => mem[13][32].CLK
clk => mem[13][33].CLK
clk => mem[13][34].CLK
clk => mem[13][35].CLK
clk => mem[13][36].CLK
clk => mem[13][37].CLK
clk => mem[13][38].CLK
clk => mem[13][39].CLK
clk => mem[13][40].CLK
clk => mem[13][41].CLK
clk => mem[13][42].CLK
clk => mem[13][43].CLK
clk => mem[13][44].CLK
clk => mem[13][45].CLK
clk => mem[13][46].CLK
clk => mem[13][47].CLK
clk => mem[13][48].CLK
clk => mem[13][49].CLK
clk => mem[13][50].CLK
clk => mem[13][51].CLK
clk => mem[13][52].CLK
clk => mem[13][53].CLK
clk => mem[13][54].CLK
clk => mem[13][55].CLK
clk => mem[13][56].CLK
clk => mem[13][57].CLK
clk => mem[13][58].CLK
clk => mem[13][59].CLK
clk => mem[13][60].CLK
clk => mem[13][61].CLK
clk => mem[13][62].CLK
clk => mem[13][63].CLK
clk => mem[13][64].CLK
clk => mem[13][65].CLK
clk => mem[13][66].CLK
clk => mem[13][67].CLK
clk => mem[13][68].CLK
clk => mem[13][69].CLK
clk => mem[13][70].CLK
clk => mem[13][71].CLK
clk => mem[13][72].CLK
clk => mem[13][73].CLK
clk => mem[13][74].CLK
clk => mem[13][75].CLK
clk => mem[13][76].CLK
clk => mem[13][77].CLK
clk => mem[13][78].CLK
clk => mem[13][79].CLK
clk => mem[13][80].CLK
clk => mem[13][81].CLK
clk => mem[13][82].CLK
clk => mem[13][83].CLK
clk => mem[13][84].CLK
clk => mem[13][85].CLK
clk => mem[13][86].CLK
clk => mem[13][87].CLK
clk => mem[13][88].CLK
clk => mem[13][89].CLK
clk => mem[13][90].CLK
clk => mem[13][91].CLK
clk => mem[13][92].CLK
clk => mem[13][93].CLK
clk => mem[13][94].CLK
clk => mem[13][95].CLK
clk => mem[13][96].CLK
clk => mem[13][97].CLK
clk => mem[13][98].CLK
clk => mem[13][99].CLK
clk => mem[13][100].CLK
clk => mem[13][101].CLK
clk => mem[13][102].CLK
clk => mem[13][103].CLK
clk => mem[13][104].CLK
clk => mem[13][105].CLK
clk => mem[13][106].CLK
clk => mem[13][107].CLK
clk => mem[13][108].CLK
clk => mem[13][109].CLK
clk => mem[13][110].CLK
clk => mem[13][111].CLK
clk => mem[13][112].CLK
clk => mem[13][113].CLK
clk => mem[13][114].CLK
clk => mem[13][115].CLK
clk => mem[13][116].CLK
clk => mem[13][117].CLK
clk => mem[13][118].CLK
clk => mem[13][119].CLK
clk => mem[13][120].CLK
clk => mem[13][121].CLK
clk => mem[13][122].CLK
clk => mem[13][123].CLK
clk => mem[13][124].CLK
clk => mem[13][125].CLK
clk => mem[13][126].CLK
clk => mem[13][127].CLK
clk => mem[13][128].CLK
clk => mem[13][129].CLK
clk => mem[13][130].CLK
clk => mem[13][131].CLK
clk => mem[13][132].CLK
clk => mem[13][133].CLK
clk => mem[13][134].CLK
clk => mem[13][135].CLK
clk => mem[13][136].CLK
clk => mem[13][137].CLK
clk => mem[13][138].CLK
clk => mem[13][139].CLK
clk => mem[13][140].CLK
clk => mem[13][141].CLK
clk => mem[13][142].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[12][8].CLK
clk => mem[12][9].CLK
clk => mem[12][10].CLK
clk => mem[12][11].CLK
clk => mem[12][12].CLK
clk => mem[12][13].CLK
clk => mem[12][14].CLK
clk => mem[12][15].CLK
clk => mem[12][16].CLK
clk => mem[12][17].CLK
clk => mem[12][18].CLK
clk => mem[12][19].CLK
clk => mem[12][20].CLK
clk => mem[12][21].CLK
clk => mem[12][22].CLK
clk => mem[12][23].CLK
clk => mem[12][24].CLK
clk => mem[12][25].CLK
clk => mem[12][26].CLK
clk => mem[12][27].CLK
clk => mem[12][28].CLK
clk => mem[12][29].CLK
clk => mem[12][30].CLK
clk => mem[12][31].CLK
clk => mem[12][32].CLK
clk => mem[12][33].CLK
clk => mem[12][34].CLK
clk => mem[12][35].CLK
clk => mem[12][36].CLK
clk => mem[12][37].CLK
clk => mem[12][38].CLK
clk => mem[12][39].CLK
clk => mem[12][40].CLK
clk => mem[12][41].CLK
clk => mem[12][42].CLK
clk => mem[12][43].CLK
clk => mem[12][44].CLK
clk => mem[12][45].CLK
clk => mem[12][46].CLK
clk => mem[12][47].CLK
clk => mem[12][48].CLK
clk => mem[12][49].CLK
clk => mem[12][50].CLK
clk => mem[12][51].CLK
clk => mem[12][52].CLK
clk => mem[12][53].CLK
clk => mem[12][54].CLK
clk => mem[12][55].CLK
clk => mem[12][56].CLK
clk => mem[12][57].CLK
clk => mem[12][58].CLK
clk => mem[12][59].CLK
clk => mem[12][60].CLK
clk => mem[12][61].CLK
clk => mem[12][62].CLK
clk => mem[12][63].CLK
clk => mem[12][64].CLK
clk => mem[12][65].CLK
clk => mem[12][66].CLK
clk => mem[12][67].CLK
clk => mem[12][68].CLK
clk => mem[12][69].CLK
clk => mem[12][70].CLK
clk => mem[12][71].CLK
clk => mem[12][72].CLK
clk => mem[12][73].CLK
clk => mem[12][74].CLK
clk => mem[12][75].CLK
clk => mem[12][76].CLK
clk => mem[12][77].CLK
clk => mem[12][78].CLK
clk => mem[12][79].CLK
clk => mem[12][80].CLK
clk => mem[12][81].CLK
clk => mem[12][82].CLK
clk => mem[12][83].CLK
clk => mem[12][84].CLK
clk => mem[12][85].CLK
clk => mem[12][86].CLK
clk => mem[12][87].CLK
clk => mem[12][88].CLK
clk => mem[12][89].CLK
clk => mem[12][90].CLK
clk => mem[12][91].CLK
clk => mem[12][92].CLK
clk => mem[12][93].CLK
clk => mem[12][94].CLK
clk => mem[12][95].CLK
clk => mem[12][96].CLK
clk => mem[12][97].CLK
clk => mem[12][98].CLK
clk => mem[12][99].CLK
clk => mem[12][100].CLK
clk => mem[12][101].CLK
clk => mem[12][102].CLK
clk => mem[12][103].CLK
clk => mem[12][104].CLK
clk => mem[12][105].CLK
clk => mem[12][106].CLK
clk => mem[12][107].CLK
clk => mem[12][108].CLK
clk => mem[12][109].CLK
clk => mem[12][110].CLK
clk => mem[12][111].CLK
clk => mem[12][112].CLK
clk => mem[12][113].CLK
clk => mem[12][114].CLK
clk => mem[12][115].CLK
clk => mem[12][116].CLK
clk => mem[12][117].CLK
clk => mem[12][118].CLK
clk => mem[12][119].CLK
clk => mem[12][120].CLK
clk => mem[12][121].CLK
clk => mem[12][122].CLK
clk => mem[12][123].CLK
clk => mem[12][124].CLK
clk => mem[12][125].CLK
clk => mem[12][126].CLK
clk => mem[12][127].CLK
clk => mem[12][128].CLK
clk => mem[12][129].CLK
clk => mem[12][130].CLK
clk => mem[12][131].CLK
clk => mem[12][132].CLK
clk => mem[12][133].CLK
clk => mem[12][134].CLK
clk => mem[12][135].CLK
clk => mem[12][136].CLK
clk => mem[12][137].CLK
clk => mem[12][138].CLK
clk => mem[12][139].CLK
clk => mem[12][140].CLK
clk => mem[12][141].CLK
clk => mem[12][142].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[11][8].CLK
clk => mem[11][9].CLK
clk => mem[11][10].CLK
clk => mem[11][11].CLK
clk => mem[11][12].CLK
clk => mem[11][13].CLK
clk => mem[11][14].CLK
clk => mem[11][15].CLK
clk => mem[11][16].CLK
clk => mem[11][17].CLK
clk => mem[11][18].CLK
clk => mem[11][19].CLK
clk => mem[11][20].CLK
clk => mem[11][21].CLK
clk => mem[11][22].CLK
clk => mem[11][23].CLK
clk => mem[11][24].CLK
clk => mem[11][25].CLK
clk => mem[11][26].CLK
clk => mem[11][27].CLK
clk => mem[11][28].CLK
clk => mem[11][29].CLK
clk => mem[11][30].CLK
clk => mem[11][31].CLK
clk => mem[11][32].CLK
clk => mem[11][33].CLK
clk => mem[11][34].CLK
clk => mem[11][35].CLK
clk => mem[11][36].CLK
clk => mem[11][37].CLK
clk => mem[11][38].CLK
clk => mem[11][39].CLK
clk => mem[11][40].CLK
clk => mem[11][41].CLK
clk => mem[11][42].CLK
clk => mem[11][43].CLK
clk => mem[11][44].CLK
clk => mem[11][45].CLK
clk => mem[11][46].CLK
clk => mem[11][47].CLK
clk => mem[11][48].CLK
clk => mem[11][49].CLK
clk => mem[11][50].CLK
clk => mem[11][51].CLK
clk => mem[11][52].CLK
clk => mem[11][53].CLK
clk => mem[11][54].CLK
clk => mem[11][55].CLK
clk => mem[11][56].CLK
clk => mem[11][57].CLK
clk => mem[11][58].CLK
clk => mem[11][59].CLK
clk => mem[11][60].CLK
clk => mem[11][61].CLK
clk => mem[11][62].CLK
clk => mem[11][63].CLK
clk => mem[11][64].CLK
clk => mem[11][65].CLK
clk => mem[11][66].CLK
clk => mem[11][67].CLK
clk => mem[11][68].CLK
clk => mem[11][69].CLK
clk => mem[11][70].CLK
clk => mem[11][71].CLK
clk => mem[11][72].CLK
clk => mem[11][73].CLK
clk => mem[11][74].CLK
clk => mem[11][75].CLK
clk => mem[11][76].CLK
clk => mem[11][77].CLK
clk => mem[11][78].CLK
clk => mem[11][79].CLK
clk => mem[11][80].CLK
clk => mem[11][81].CLK
clk => mem[11][82].CLK
clk => mem[11][83].CLK
clk => mem[11][84].CLK
clk => mem[11][85].CLK
clk => mem[11][86].CLK
clk => mem[11][87].CLK
clk => mem[11][88].CLK
clk => mem[11][89].CLK
clk => mem[11][90].CLK
clk => mem[11][91].CLK
clk => mem[11][92].CLK
clk => mem[11][93].CLK
clk => mem[11][94].CLK
clk => mem[11][95].CLK
clk => mem[11][96].CLK
clk => mem[11][97].CLK
clk => mem[11][98].CLK
clk => mem[11][99].CLK
clk => mem[11][100].CLK
clk => mem[11][101].CLK
clk => mem[11][102].CLK
clk => mem[11][103].CLK
clk => mem[11][104].CLK
clk => mem[11][105].CLK
clk => mem[11][106].CLK
clk => mem[11][107].CLK
clk => mem[11][108].CLK
clk => mem[11][109].CLK
clk => mem[11][110].CLK
clk => mem[11][111].CLK
clk => mem[11][112].CLK
clk => mem[11][113].CLK
clk => mem[11][114].CLK
clk => mem[11][115].CLK
clk => mem[11][116].CLK
clk => mem[11][117].CLK
clk => mem[11][118].CLK
clk => mem[11][119].CLK
clk => mem[11][120].CLK
clk => mem[11][121].CLK
clk => mem[11][122].CLK
clk => mem[11][123].CLK
clk => mem[11][124].CLK
clk => mem[11][125].CLK
clk => mem[11][126].CLK
clk => mem[11][127].CLK
clk => mem[11][128].CLK
clk => mem[11][129].CLK
clk => mem[11][130].CLK
clk => mem[11][131].CLK
clk => mem[11][132].CLK
clk => mem[11][133].CLK
clk => mem[11][134].CLK
clk => mem[11][135].CLK
clk => mem[11][136].CLK
clk => mem[11][137].CLK
clk => mem[11][138].CLK
clk => mem[11][139].CLK
clk => mem[11][140].CLK
clk => mem[11][141].CLK
clk => mem[11][142].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[10][8].CLK
clk => mem[10][9].CLK
clk => mem[10][10].CLK
clk => mem[10][11].CLK
clk => mem[10][12].CLK
clk => mem[10][13].CLK
clk => mem[10][14].CLK
clk => mem[10][15].CLK
clk => mem[10][16].CLK
clk => mem[10][17].CLK
clk => mem[10][18].CLK
clk => mem[10][19].CLK
clk => mem[10][20].CLK
clk => mem[10][21].CLK
clk => mem[10][22].CLK
clk => mem[10][23].CLK
clk => mem[10][24].CLK
clk => mem[10][25].CLK
clk => mem[10][26].CLK
clk => mem[10][27].CLK
clk => mem[10][28].CLK
clk => mem[10][29].CLK
clk => mem[10][30].CLK
clk => mem[10][31].CLK
clk => mem[10][32].CLK
clk => mem[10][33].CLK
clk => mem[10][34].CLK
clk => mem[10][35].CLK
clk => mem[10][36].CLK
clk => mem[10][37].CLK
clk => mem[10][38].CLK
clk => mem[10][39].CLK
clk => mem[10][40].CLK
clk => mem[10][41].CLK
clk => mem[10][42].CLK
clk => mem[10][43].CLK
clk => mem[10][44].CLK
clk => mem[10][45].CLK
clk => mem[10][46].CLK
clk => mem[10][47].CLK
clk => mem[10][48].CLK
clk => mem[10][49].CLK
clk => mem[10][50].CLK
clk => mem[10][51].CLK
clk => mem[10][52].CLK
clk => mem[10][53].CLK
clk => mem[10][54].CLK
clk => mem[10][55].CLK
clk => mem[10][56].CLK
clk => mem[10][57].CLK
clk => mem[10][58].CLK
clk => mem[10][59].CLK
clk => mem[10][60].CLK
clk => mem[10][61].CLK
clk => mem[10][62].CLK
clk => mem[10][63].CLK
clk => mem[10][64].CLK
clk => mem[10][65].CLK
clk => mem[10][66].CLK
clk => mem[10][67].CLK
clk => mem[10][68].CLK
clk => mem[10][69].CLK
clk => mem[10][70].CLK
clk => mem[10][71].CLK
clk => mem[10][72].CLK
clk => mem[10][73].CLK
clk => mem[10][74].CLK
clk => mem[10][75].CLK
clk => mem[10][76].CLK
clk => mem[10][77].CLK
clk => mem[10][78].CLK
clk => mem[10][79].CLK
clk => mem[10][80].CLK
clk => mem[10][81].CLK
clk => mem[10][82].CLK
clk => mem[10][83].CLK
clk => mem[10][84].CLK
clk => mem[10][85].CLK
clk => mem[10][86].CLK
clk => mem[10][87].CLK
clk => mem[10][88].CLK
clk => mem[10][89].CLK
clk => mem[10][90].CLK
clk => mem[10][91].CLK
clk => mem[10][92].CLK
clk => mem[10][93].CLK
clk => mem[10][94].CLK
clk => mem[10][95].CLK
clk => mem[10][96].CLK
clk => mem[10][97].CLK
clk => mem[10][98].CLK
clk => mem[10][99].CLK
clk => mem[10][100].CLK
clk => mem[10][101].CLK
clk => mem[10][102].CLK
clk => mem[10][103].CLK
clk => mem[10][104].CLK
clk => mem[10][105].CLK
clk => mem[10][106].CLK
clk => mem[10][107].CLK
clk => mem[10][108].CLK
clk => mem[10][109].CLK
clk => mem[10][110].CLK
clk => mem[10][111].CLK
clk => mem[10][112].CLK
clk => mem[10][113].CLK
clk => mem[10][114].CLK
clk => mem[10][115].CLK
clk => mem[10][116].CLK
clk => mem[10][117].CLK
clk => mem[10][118].CLK
clk => mem[10][119].CLK
clk => mem[10][120].CLK
clk => mem[10][121].CLK
clk => mem[10][122].CLK
clk => mem[10][123].CLK
clk => mem[10][124].CLK
clk => mem[10][125].CLK
clk => mem[10][126].CLK
clk => mem[10][127].CLK
clk => mem[10][128].CLK
clk => mem[10][129].CLK
clk => mem[10][130].CLK
clk => mem[10][131].CLK
clk => mem[10][132].CLK
clk => mem[10][133].CLK
clk => mem[10][134].CLK
clk => mem[10][135].CLK
clk => mem[10][136].CLK
clk => mem[10][137].CLK
clk => mem[10][138].CLK
clk => mem[10][139].CLK
clk => mem[10][140].CLK
clk => mem[10][141].CLK
clk => mem[10][142].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[9][8].CLK
clk => mem[9][9].CLK
clk => mem[9][10].CLK
clk => mem[9][11].CLK
clk => mem[9][12].CLK
clk => mem[9][13].CLK
clk => mem[9][14].CLK
clk => mem[9][15].CLK
clk => mem[9][16].CLK
clk => mem[9][17].CLK
clk => mem[9][18].CLK
clk => mem[9][19].CLK
clk => mem[9][20].CLK
clk => mem[9][21].CLK
clk => mem[9][22].CLK
clk => mem[9][23].CLK
clk => mem[9][24].CLK
clk => mem[9][25].CLK
clk => mem[9][26].CLK
clk => mem[9][27].CLK
clk => mem[9][28].CLK
clk => mem[9][29].CLK
clk => mem[9][30].CLK
clk => mem[9][31].CLK
clk => mem[9][32].CLK
clk => mem[9][33].CLK
clk => mem[9][34].CLK
clk => mem[9][35].CLK
clk => mem[9][36].CLK
clk => mem[9][37].CLK
clk => mem[9][38].CLK
clk => mem[9][39].CLK
clk => mem[9][40].CLK
clk => mem[9][41].CLK
clk => mem[9][42].CLK
clk => mem[9][43].CLK
clk => mem[9][44].CLK
clk => mem[9][45].CLK
clk => mem[9][46].CLK
clk => mem[9][47].CLK
clk => mem[9][48].CLK
clk => mem[9][49].CLK
clk => mem[9][50].CLK
clk => mem[9][51].CLK
clk => mem[9][52].CLK
clk => mem[9][53].CLK
clk => mem[9][54].CLK
clk => mem[9][55].CLK
clk => mem[9][56].CLK
clk => mem[9][57].CLK
clk => mem[9][58].CLK
clk => mem[9][59].CLK
clk => mem[9][60].CLK
clk => mem[9][61].CLK
clk => mem[9][62].CLK
clk => mem[9][63].CLK
clk => mem[9][64].CLK
clk => mem[9][65].CLK
clk => mem[9][66].CLK
clk => mem[9][67].CLK
clk => mem[9][68].CLK
clk => mem[9][69].CLK
clk => mem[9][70].CLK
clk => mem[9][71].CLK
clk => mem[9][72].CLK
clk => mem[9][73].CLK
clk => mem[9][74].CLK
clk => mem[9][75].CLK
clk => mem[9][76].CLK
clk => mem[9][77].CLK
clk => mem[9][78].CLK
clk => mem[9][79].CLK
clk => mem[9][80].CLK
clk => mem[9][81].CLK
clk => mem[9][82].CLK
clk => mem[9][83].CLK
clk => mem[9][84].CLK
clk => mem[9][85].CLK
clk => mem[9][86].CLK
clk => mem[9][87].CLK
clk => mem[9][88].CLK
clk => mem[9][89].CLK
clk => mem[9][90].CLK
clk => mem[9][91].CLK
clk => mem[9][92].CLK
clk => mem[9][93].CLK
clk => mem[9][94].CLK
clk => mem[9][95].CLK
clk => mem[9][96].CLK
clk => mem[9][97].CLK
clk => mem[9][98].CLK
clk => mem[9][99].CLK
clk => mem[9][100].CLK
clk => mem[9][101].CLK
clk => mem[9][102].CLK
clk => mem[9][103].CLK
clk => mem[9][104].CLK
clk => mem[9][105].CLK
clk => mem[9][106].CLK
clk => mem[9][107].CLK
clk => mem[9][108].CLK
clk => mem[9][109].CLK
clk => mem[9][110].CLK
clk => mem[9][111].CLK
clk => mem[9][112].CLK
clk => mem[9][113].CLK
clk => mem[9][114].CLK
clk => mem[9][115].CLK
clk => mem[9][116].CLK
clk => mem[9][117].CLK
clk => mem[9][118].CLK
clk => mem[9][119].CLK
clk => mem[9][120].CLK
clk => mem[9][121].CLK
clk => mem[9][122].CLK
clk => mem[9][123].CLK
clk => mem[9][124].CLK
clk => mem[9][125].CLK
clk => mem[9][126].CLK
clk => mem[9][127].CLK
clk => mem[9][128].CLK
clk => mem[9][129].CLK
clk => mem[9][130].CLK
clk => mem[9][131].CLK
clk => mem[9][132].CLK
clk => mem[9][133].CLK
clk => mem[9][134].CLK
clk => mem[9][135].CLK
clk => mem[9][136].CLK
clk => mem[9][137].CLK
clk => mem[9][138].CLK
clk => mem[9][139].CLK
clk => mem[9][140].CLK
clk => mem[9][141].CLK
clk => mem[9][142].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[8][8].CLK
clk => mem[8][9].CLK
clk => mem[8][10].CLK
clk => mem[8][11].CLK
clk => mem[8][12].CLK
clk => mem[8][13].CLK
clk => mem[8][14].CLK
clk => mem[8][15].CLK
clk => mem[8][16].CLK
clk => mem[8][17].CLK
clk => mem[8][18].CLK
clk => mem[8][19].CLK
clk => mem[8][20].CLK
clk => mem[8][21].CLK
clk => mem[8][22].CLK
clk => mem[8][23].CLK
clk => mem[8][24].CLK
clk => mem[8][25].CLK
clk => mem[8][26].CLK
clk => mem[8][27].CLK
clk => mem[8][28].CLK
clk => mem[8][29].CLK
clk => mem[8][30].CLK
clk => mem[8][31].CLK
clk => mem[8][32].CLK
clk => mem[8][33].CLK
clk => mem[8][34].CLK
clk => mem[8][35].CLK
clk => mem[8][36].CLK
clk => mem[8][37].CLK
clk => mem[8][38].CLK
clk => mem[8][39].CLK
clk => mem[8][40].CLK
clk => mem[8][41].CLK
clk => mem[8][42].CLK
clk => mem[8][43].CLK
clk => mem[8][44].CLK
clk => mem[8][45].CLK
clk => mem[8][46].CLK
clk => mem[8][47].CLK
clk => mem[8][48].CLK
clk => mem[8][49].CLK
clk => mem[8][50].CLK
clk => mem[8][51].CLK
clk => mem[8][52].CLK
clk => mem[8][53].CLK
clk => mem[8][54].CLK
clk => mem[8][55].CLK
clk => mem[8][56].CLK
clk => mem[8][57].CLK
clk => mem[8][58].CLK
clk => mem[8][59].CLK
clk => mem[8][60].CLK
clk => mem[8][61].CLK
clk => mem[8][62].CLK
clk => mem[8][63].CLK
clk => mem[8][64].CLK
clk => mem[8][65].CLK
clk => mem[8][66].CLK
clk => mem[8][67].CLK
clk => mem[8][68].CLK
clk => mem[8][69].CLK
clk => mem[8][70].CLK
clk => mem[8][71].CLK
clk => mem[8][72].CLK
clk => mem[8][73].CLK
clk => mem[8][74].CLK
clk => mem[8][75].CLK
clk => mem[8][76].CLK
clk => mem[8][77].CLK
clk => mem[8][78].CLK
clk => mem[8][79].CLK
clk => mem[8][80].CLK
clk => mem[8][81].CLK
clk => mem[8][82].CLK
clk => mem[8][83].CLK
clk => mem[8][84].CLK
clk => mem[8][85].CLK
clk => mem[8][86].CLK
clk => mem[8][87].CLK
clk => mem[8][88].CLK
clk => mem[8][89].CLK
clk => mem[8][90].CLK
clk => mem[8][91].CLK
clk => mem[8][92].CLK
clk => mem[8][93].CLK
clk => mem[8][94].CLK
clk => mem[8][95].CLK
clk => mem[8][96].CLK
clk => mem[8][97].CLK
clk => mem[8][98].CLK
clk => mem[8][99].CLK
clk => mem[8][100].CLK
clk => mem[8][101].CLK
clk => mem[8][102].CLK
clk => mem[8][103].CLK
clk => mem[8][104].CLK
clk => mem[8][105].CLK
clk => mem[8][106].CLK
clk => mem[8][107].CLK
clk => mem[8][108].CLK
clk => mem[8][109].CLK
clk => mem[8][110].CLK
clk => mem[8][111].CLK
clk => mem[8][112].CLK
clk => mem[8][113].CLK
clk => mem[8][114].CLK
clk => mem[8][115].CLK
clk => mem[8][116].CLK
clk => mem[8][117].CLK
clk => mem[8][118].CLK
clk => mem[8][119].CLK
clk => mem[8][120].CLK
clk => mem[8][121].CLK
clk => mem[8][122].CLK
clk => mem[8][123].CLK
clk => mem[8][124].CLK
clk => mem[8][125].CLK
clk => mem[8][126].CLK
clk => mem[8][127].CLK
clk => mem[8][128].CLK
clk => mem[8][129].CLK
clk => mem[8][130].CLK
clk => mem[8][131].CLK
clk => mem[8][132].CLK
clk => mem[8][133].CLK
clk => mem[8][134].CLK
clk => mem[8][135].CLK
clk => mem[8][136].CLK
clk => mem[8][137].CLK
clk => mem[8][138].CLK
clk => mem[8][139].CLK
clk => mem[8][140].CLK
clk => mem[8][141].CLK
clk => mem[8][142].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[7][19].CLK
clk => mem[7][20].CLK
clk => mem[7][21].CLK
clk => mem[7][22].CLK
clk => mem[7][23].CLK
clk => mem[7][24].CLK
clk => mem[7][25].CLK
clk => mem[7][26].CLK
clk => mem[7][27].CLK
clk => mem[7][28].CLK
clk => mem[7][29].CLK
clk => mem[7][30].CLK
clk => mem[7][31].CLK
clk => mem[7][32].CLK
clk => mem[7][33].CLK
clk => mem[7][34].CLK
clk => mem[7][35].CLK
clk => mem[7][36].CLK
clk => mem[7][37].CLK
clk => mem[7][38].CLK
clk => mem[7][39].CLK
clk => mem[7][40].CLK
clk => mem[7][41].CLK
clk => mem[7][42].CLK
clk => mem[7][43].CLK
clk => mem[7][44].CLK
clk => mem[7][45].CLK
clk => mem[7][46].CLK
clk => mem[7][47].CLK
clk => mem[7][48].CLK
clk => mem[7][49].CLK
clk => mem[7][50].CLK
clk => mem[7][51].CLK
clk => mem[7][52].CLK
clk => mem[7][53].CLK
clk => mem[7][54].CLK
clk => mem[7][55].CLK
clk => mem[7][56].CLK
clk => mem[7][57].CLK
clk => mem[7][58].CLK
clk => mem[7][59].CLK
clk => mem[7][60].CLK
clk => mem[7][61].CLK
clk => mem[7][62].CLK
clk => mem[7][63].CLK
clk => mem[7][64].CLK
clk => mem[7][65].CLK
clk => mem[7][66].CLK
clk => mem[7][67].CLK
clk => mem[7][68].CLK
clk => mem[7][69].CLK
clk => mem[7][70].CLK
clk => mem[7][71].CLK
clk => mem[7][72].CLK
clk => mem[7][73].CLK
clk => mem[7][74].CLK
clk => mem[7][75].CLK
clk => mem[7][76].CLK
clk => mem[7][77].CLK
clk => mem[7][78].CLK
clk => mem[7][79].CLK
clk => mem[7][80].CLK
clk => mem[7][81].CLK
clk => mem[7][82].CLK
clk => mem[7][83].CLK
clk => mem[7][84].CLK
clk => mem[7][85].CLK
clk => mem[7][86].CLK
clk => mem[7][87].CLK
clk => mem[7][88].CLK
clk => mem[7][89].CLK
clk => mem[7][90].CLK
clk => mem[7][91].CLK
clk => mem[7][92].CLK
clk => mem[7][93].CLK
clk => mem[7][94].CLK
clk => mem[7][95].CLK
clk => mem[7][96].CLK
clk => mem[7][97].CLK
clk => mem[7][98].CLK
clk => mem[7][99].CLK
clk => mem[7][100].CLK
clk => mem[7][101].CLK
clk => mem[7][102].CLK
clk => mem[7][103].CLK
clk => mem[7][104].CLK
clk => mem[7][105].CLK
clk => mem[7][106].CLK
clk => mem[7][107].CLK
clk => mem[7][108].CLK
clk => mem[7][109].CLK
clk => mem[7][110].CLK
clk => mem[7][111].CLK
clk => mem[7][112].CLK
clk => mem[7][113].CLK
clk => mem[7][114].CLK
clk => mem[7][115].CLK
clk => mem[7][116].CLK
clk => mem[7][117].CLK
clk => mem[7][118].CLK
clk => mem[7][119].CLK
clk => mem[7][120].CLK
clk => mem[7][121].CLK
clk => mem[7][122].CLK
clk => mem[7][123].CLK
clk => mem[7][124].CLK
clk => mem[7][125].CLK
clk => mem[7][126].CLK
clk => mem[7][127].CLK
clk => mem[7][128].CLK
clk => mem[7][129].CLK
clk => mem[7][130].CLK
clk => mem[7][131].CLK
clk => mem[7][132].CLK
clk => mem[7][133].CLK
clk => mem[7][134].CLK
clk => mem[7][135].CLK
clk => mem[7][136].CLK
clk => mem[7][137].CLK
clk => mem[7][138].CLK
clk => mem[7][139].CLK
clk => mem[7][140].CLK
clk => mem[7][141].CLK
clk => mem[7][142].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[6][32].CLK
clk => mem[6][33].CLK
clk => mem[6][34].CLK
clk => mem[6][35].CLK
clk => mem[6][36].CLK
clk => mem[6][37].CLK
clk => mem[6][38].CLK
clk => mem[6][39].CLK
clk => mem[6][40].CLK
clk => mem[6][41].CLK
clk => mem[6][42].CLK
clk => mem[6][43].CLK
clk => mem[6][44].CLK
clk => mem[6][45].CLK
clk => mem[6][46].CLK
clk => mem[6][47].CLK
clk => mem[6][48].CLK
clk => mem[6][49].CLK
clk => mem[6][50].CLK
clk => mem[6][51].CLK
clk => mem[6][52].CLK
clk => mem[6][53].CLK
clk => mem[6][54].CLK
clk => mem[6][55].CLK
clk => mem[6][56].CLK
clk => mem[6][57].CLK
clk => mem[6][58].CLK
clk => mem[6][59].CLK
clk => mem[6][60].CLK
clk => mem[6][61].CLK
clk => mem[6][62].CLK
clk => mem[6][63].CLK
clk => mem[6][64].CLK
clk => mem[6][65].CLK
clk => mem[6][66].CLK
clk => mem[6][67].CLK
clk => mem[6][68].CLK
clk => mem[6][69].CLK
clk => mem[6][70].CLK
clk => mem[6][71].CLK
clk => mem[6][72].CLK
clk => mem[6][73].CLK
clk => mem[6][74].CLK
clk => mem[6][75].CLK
clk => mem[6][76].CLK
clk => mem[6][77].CLK
clk => mem[6][78].CLK
clk => mem[6][79].CLK
clk => mem[6][80].CLK
clk => mem[6][81].CLK
clk => mem[6][82].CLK
clk => mem[6][83].CLK
clk => mem[6][84].CLK
clk => mem[6][85].CLK
clk => mem[6][86].CLK
clk => mem[6][87].CLK
clk => mem[6][88].CLK
clk => mem[6][89].CLK
clk => mem[6][90].CLK
clk => mem[6][91].CLK
clk => mem[6][92].CLK
clk => mem[6][93].CLK
clk => mem[6][94].CLK
clk => mem[6][95].CLK
clk => mem[6][96].CLK
clk => mem[6][97].CLK
clk => mem[6][98].CLK
clk => mem[6][99].CLK
clk => mem[6][100].CLK
clk => mem[6][101].CLK
clk => mem[6][102].CLK
clk => mem[6][103].CLK
clk => mem[6][104].CLK
clk => mem[6][105].CLK
clk => mem[6][106].CLK
clk => mem[6][107].CLK
clk => mem[6][108].CLK
clk => mem[6][109].CLK
clk => mem[6][110].CLK
clk => mem[6][111].CLK
clk => mem[6][112].CLK
clk => mem[6][113].CLK
clk => mem[6][114].CLK
clk => mem[6][115].CLK
clk => mem[6][116].CLK
clk => mem[6][117].CLK
clk => mem[6][118].CLK
clk => mem[6][119].CLK
clk => mem[6][120].CLK
clk => mem[6][121].CLK
clk => mem[6][122].CLK
clk => mem[6][123].CLK
clk => mem[6][124].CLK
clk => mem[6][125].CLK
clk => mem[6][126].CLK
clk => mem[6][127].CLK
clk => mem[6][128].CLK
clk => mem[6][129].CLK
clk => mem[6][130].CLK
clk => mem[6][131].CLK
clk => mem[6][132].CLK
clk => mem[6][133].CLK
clk => mem[6][134].CLK
clk => mem[6][135].CLK
clk => mem[6][136].CLK
clk => mem[6][137].CLK
clk => mem[6][138].CLK
clk => mem[6][139].CLK
clk => mem[6][140].CLK
clk => mem[6][141].CLK
clk => mem[6][142].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[5][32].CLK
clk => mem[5][33].CLK
clk => mem[5][34].CLK
clk => mem[5][35].CLK
clk => mem[5][36].CLK
clk => mem[5][37].CLK
clk => mem[5][38].CLK
clk => mem[5][39].CLK
clk => mem[5][40].CLK
clk => mem[5][41].CLK
clk => mem[5][42].CLK
clk => mem[5][43].CLK
clk => mem[5][44].CLK
clk => mem[5][45].CLK
clk => mem[5][46].CLK
clk => mem[5][47].CLK
clk => mem[5][48].CLK
clk => mem[5][49].CLK
clk => mem[5][50].CLK
clk => mem[5][51].CLK
clk => mem[5][52].CLK
clk => mem[5][53].CLK
clk => mem[5][54].CLK
clk => mem[5][55].CLK
clk => mem[5][56].CLK
clk => mem[5][57].CLK
clk => mem[5][58].CLK
clk => mem[5][59].CLK
clk => mem[5][60].CLK
clk => mem[5][61].CLK
clk => mem[5][62].CLK
clk => mem[5][63].CLK
clk => mem[5][64].CLK
clk => mem[5][65].CLK
clk => mem[5][66].CLK
clk => mem[5][67].CLK
clk => mem[5][68].CLK
clk => mem[5][69].CLK
clk => mem[5][70].CLK
clk => mem[5][71].CLK
clk => mem[5][72].CLK
clk => mem[5][73].CLK
clk => mem[5][74].CLK
clk => mem[5][75].CLK
clk => mem[5][76].CLK
clk => mem[5][77].CLK
clk => mem[5][78].CLK
clk => mem[5][79].CLK
clk => mem[5][80].CLK
clk => mem[5][81].CLK
clk => mem[5][82].CLK
clk => mem[5][83].CLK
clk => mem[5][84].CLK
clk => mem[5][85].CLK
clk => mem[5][86].CLK
clk => mem[5][87].CLK
clk => mem[5][88].CLK
clk => mem[5][89].CLK
clk => mem[5][90].CLK
clk => mem[5][91].CLK
clk => mem[5][92].CLK
clk => mem[5][93].CLK
clk => mem[5][94].CLK
clk => mem[5][95].CLK
clk => mem[5][96].CLK
clk => mem[5][97].CLK
clk => mem[5][98].CLK
clk => mem[5][99].CLK
clk => mem[5][100].CLK
clk => mem[5][101].CLK
clk => mem[5][102].CLK
clk => mem[5][103].CLK
clk => mem[5][104].CLK
clk => mem[5][105].CLK
clk => mem[5][106].CLK
clk => mem[5][107].CLK
clk => mem[5][108].CLK
clk => mem[5][109].CLK
clk => mem[5][110].CLK
clk => mem[5][111].CLK
clk => mem[5][112].CLK
clk => mem[5][113].CLK
clk => mem[5][114].CLK
clk => mem[5][115].CLK
clk => mem[5][116].CLK
clk => mem[5][117].CLK
clk => mem[5][118].CLK
clk => mem[5][119].CLK
clk => mem[5][120].CLK
clk => mem[5][121].CLK
clk => mem[5][122].CLK
clk => mem[5][123].CLK
clk => mem[5][124].CLK
clk => mem[5][125].CLK
clk => mem[5][126].CLK
clk => mem[5][127].CLK
clk => mem[5][128].CLK
clk => mem[5][129].CLK
clk => mem[5][130].CLK
clk => mem[5][131].CLK
clk => mem[5][132].CLK
clk => mem[5][133].CLK
clk => mem[5][134].CLK
clk => mem[5][135].CLK
clk => mem[5][136].CLK
clk => mem[5][137].CLK
clk => mem[5][138].CLK
clk => mem[5][139].CLK
clk => mem[5][140].CLK
clk => mem[5][141].CLK
clk => mem[5][142].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[4][74].CLK
clk => mem[4][75].CLK
clk => mem[4][76].CLK
clk => mem[4][77].CLK
clk => mem[4][78].CLK
clk => mem[4][79].CLK
clk => mem[4][80].CLK
clk => mem[4][81].CLK
clk => mem[4][82].CLK
clk => mem[4][83].CLK
clk => mem[4][84].CLK
clk => mem[4][85].CLK
clk => mem[4][86].CLK
clk => mem[4][87].CLK
clk => mem[4][88].CLK
clk => mem[4][89].CLK
clk => mem[4][90].CLK
clk => mem[4][91].CLK
clk => mem[4][92].CLK
clk => mem[4][93].CLK
clk => mem[4][94].CLK
clk => mem[4][95].CLK
clk => mem[4][96].CLK
clk => mem[4][97].CLK
clk => mem[4][98].CLK
clk => mem[4][99].CLK
clk => mem[4][100].CLK
clk => mem[4][101].CLK
clk => mem[4][102].CLK
clk => mem[4][103].CLK
clk => mem[4][104].CLK
clk => mem[4][105].CLK
clk => mem[4][106].CLK
clk => mem[4][107].CLK
clk => mem[4][108].CLK
clk => mem[4][109].CLK
clk => mem[4][110].CLK
clk => mem[4][111].CLK
clk => mem[4][112].CLK
clk => mem[4][113].CLK
clk => mem[4][114].CLK
clk => mem[4][115].CLK
clk => mem[4][116].CLK
clk => mem[4][117].CLK
clk => mem[4][118].CLK
clk => mem[4][119].CLK
clk => mem[4][120].CLK
clk => mem[4][121].CLK
clk => mem[4][122].CLK
clk => mem[4][123].CLK
clk => mem[4][124].CLK
clk => mem[4][125].CLK
clk => mem[4][126].CLK
clk => mem[4][127].CLK
clk => mem[4][128].CLK
clk => mem[4][129].CLK
clk => mem[4][130].CLK
clk => mem[4][131].CLK
clk => mem[4][132].CLK
clk => mem[4][133].CLK
clk => mem[4][134].CLK
clk => mem[4][135].CLK
clk => mem[4][136].CLK
clk => mem[4][137].CLK
clk => mem[4][138].CLK
clk => mem[4][139].CLK
clk => mem[4][140].CLK
clk => mem[4][141].CLK
clk => mem[4][142].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[3][74].CLK
clk => mem[3][75].CLK
clk => mem[3][76].CLK
clk => mem[3][77].CLK
clk => mem[3][78].CLK
clk => mem[3][79].CLK
clk => mem[3][80].CLK
clk => mem[3][81].CLK
clk => mem[3][82].CLK
clk => mem[3][83].CLK
clk => mem[3][84].CLK
clk => mem[3][85].CLK
clk => mem[3][86].CLK
clk => mem[3][87].CLK
clk => mem[3][88].CLK
clk => mem[3][89].CLK
clk => mem[3][90].CLK
clk => mem[3][91].CLK
clk => mem[3][92].CLK
clk => mem[3][93].CLK
clk => mem[3][94].CLK
clk => mem[3][95].CLK
clk => mem[3][96].CLK
clk => mem[3][97].CLK
clk => mem[3][98].CLK
clk => mem[3][99].CLK
clk => mem[3][100].CLK
clk => mem[3][101].CLK
clk => mem[3][102].CLK
clk => mem[3][103].CLK
clk => mem[3][104].CLK
clk => mem[3][105].CLK
clk => mem[3][106].CLK
clk => mem[3][107].CLK
clk => mem[3][108].CLK
clk => mem[3][109].CLK
clk => mem[3][110].CLK
clk => mem[3][111].CLK
clk => mem[3][112].CLK
clk => mem[3][113].CLK
clk => mem[3][114].CLK
clk => mem[3][115].CLK
clk => mem[3][116].CLK
clk => mem[3][117].CLK
clk => mem[3][118].CLK
clk => mem[3][119].CLK
clk => mem[3][120].CLK
clk => mem[3][121].CLK
clk => mem[3][122].CLK
clk => mem[3][123].CLK
clk => mem[3][124].CLK
clk => mem[3][125].CLK
clk => mem[3][126].CLK
clk => mem[3][127].CLK
clk => mem[3][128].CLK
clk => mem[3][129].CLK
clk => mem[3][130].CLK
clk => mem[3][131].CLK
clk => mem[3][132].CLK
clk => mem[3][133].CLK
clk => mem[3][134].CLK
clk => mem[3][135].CLK
clk => mem[3][136].CLK
clk => mem[3][137].CLK
clk => mem[3][138].CLK
clk => mem[3][139].CLK
clk => mem[3][140].CLK
clk => mem[3][141].CLK
clk => mem[3][142].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[2][87].CLK
clk => mem[2][88].CLK
clk => mem[2][89].CLK
clk => mem[2][90].CLK
clk => mem[2][91].CLK
clk => mem[2][92].CLK
clk => mem[2][93].CLK
clk => mem[2][94].CLK
clk => mem[2][95].CLK
clk => mem[2][96].CLK
clk => mem[2][97].CLK
clk => mem[2][98].CLK
clk => mem[2][99].CLK
clk => mem[2][100].CLK
clk => mem[2][101].CLK
clk => mem[2][102].CLK
clk => mem[2][103].CLK
clk => mem[2][104].CLK
clk => mem[2][105].CLK
clk => mem[2][106].CLK
clk => mem[2][107].CLK
clk => mem[2][108].CLK
clk => mem[2][109].CLK
clk => mem[2][110].CLK
clk => mem[2][111].CLK
clk => mem[2][112].CLK
clk => mem[2][113].CLK
clk => mem[2][114].CLK
clk => mem[2][115].CLK
clk => mem[2][116].CLK
clk => mem[2][117].CLK
clk => mem[2][118].CLK
clk => mem[2][119].CLK
clk => mem[2][120].CLK
clk => mem[2][121].CLK
clk => mem[2][122].CLK
clk => mem[2][123].CLK
clk => mem[2][124].CLK
clk => mem[2][125].CLK
clk => mem[2][126].CLK
clk => mem[2][127].CLK
clk => mem[2][128].CLK
clk => mem[2][129].CLK
clk => mem[2][130].CLK
clk => mem[2][131].CLK
clk => mem[2][132].CLK
clk => mem[2][133].CLK
clk => mem[2][134].CLK
clk => mem[2][135].CLK
clk => mem[2][136].CLK
clk => mem[2][137].CLK
clk => mem[2][138].CLK
clk => mem[2][139].CLK
clk => mem[2][140].CLK
clk => mem[2][141].CLK
clk => mem[2][142].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[1][117].CLK
clk => mem[1][118].CLK
clk => mem[1][119].CLK
clk => mem[1][120].CLK
clk => mem[1][121].CLK
clk => mem[1][122].CLK
clk => mem[1][123].CLK
clk => mem[1][124].CLK
clk => mem[1][125].CLK
clk => mem[1][126].CLK
clk => mem[1][127].CLK
clk => mem[1][128].CLK
clk => mem[1][129].CLK
clk => mem[1][130].CLK
clk => mem[1][131].CLK
clk => mem[1][132].CLK
clk => mem[1][133].CLK
clk => mem[1][134].CLK
clk => mem[1][135].CLK
clk => mem[1][136].CLK
clk => mem[1][137].CLK
clk => mem[1][138].CLK
clk => mem[1][139].CLK
clk => mem[1][140].CLK
clk => mem[1][141].CLK
clk => mem[1][142].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
clk => mem[0][117].CLK
clk => mem[0][118].CLK
clk => mem[0][119].CLK
clk => mem[0][120].CLK
clk => mem[0][121].CLK
clk => mem[0][122].CLK
clk => mem[0][123].CLK
clk => mem[0][124].CLK
clk => mem[0][125].CLK
clk => mem[0][126].CLK
clk => mem[0][127].CLK
clk => mem[0][128].CLK
clk => mem[0][129].CLK
clk => mem[0][130].CLK
clk => mem[0][131].CLK
clk => mem[0][132].CLK
clk => mem[0][133].CLK
clk => mem[0][134].CLK
clk => mem[0][135].CLK
clk => mem[0][136].CLK
clk => mem[0][137].CLK
clk => mem[0][138].CLK
clk => mem[0][139].CLK
clk => mem[0][140].CLK
clk => mem[0][141].CLK
clk => mem[0][142].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[31].ACLR
reset => mem_used[30].ACLR
reset => mem_used[29].ACLR
reset => mem_used[28].ACLR
reset => mem_used[27].ACLR
reset => mem_used[26].ACLR
reset => mem_used[25].ACLR
reset => mem_used[24].ACLR
reset => mem_used[23].ACLR
reset => mem_used[22].ACLR
reset => mem_used[21].ACLR
reset => mem_used[20].ACLR
reset => mem_used[19].ACLR
reset => mem_used[18].ACLR
reset => mem_used[17].ACLR
reset => mem_used[16].ACLR
reset => mem_used[15].ACLR
reset => mem_used[14].ACLR
reset => mem_used[13].ACLR
reset => mem_used[12].ACLR
reset => mem_used[11].ACLR
reset => mem_used[10].ACLR
reset => mem_used[9].ACLR
reset => mem_used[8].ACLR
reset => mem_used[7].ACLR
reset => mem_used[6].ACLR
reset => mem_used[5].ACLR
reset => mem_used[4].ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[32].ACLR
reset => mem_used[0].ACLR
reset => mem[32][0].ACLR
reset => mem[32][1].ACLR
reset => mem[32][2].ACLR
reset => mem[32][3].ACLR
reset => mem[32][4].ACLR
reset => mem[32][5].ACLR
reset => mem[32][6].ACLR
reset => mem[32][7].ACLR
reset => mem[32][8].ACLR
reset => mem[32][9].ACLR
reset => mem[32][10].ACLR
reset => mem[32][11].ACLR
reset => mem[32][12].ACLR
reset => mem[32][13].ACLR
reset => mem[32][14].ACLR
reset => mem[32][15].ACLR
reset => mem[32][16].ACLR
reset => mem[32][17].ACLR
reset => mem[32][18].ACLR
reset => mem[32][19].ACLR
reset => mem[32][20].ACLR
reset => mem[32][21].ACLR
reset => mem[32][22].ACLR
reset => mem[32][23].ACLR
reset => mem[32][24].ACLR
reset => mem[32][25].ACLR
reset => mem[32][26].ACLR
reset => mem[32][27].ACLR
reset => mem[32][28].ACLR
reset => mem[32][29].ACLR
reset => mem[32][30].ACLR
reset => mem[32][31].ACLR
reset => mem[32][32].ACLR
reset => mem[32][33].ACLR
reset => mem[32][34].ACLR
reset => mem[32][35].ACLR
reset => mem[32][36].ACLR
reset => mem[32][37].ACLR
reset => mem[32][38].ACLR
reset => mem[32][39].ACLR
reset => mem[32][40].ACLR
reset => mem[32][41].ACLR
reset => mem[32][42].ACLR
reset => mem[32][43].ACLR
reset => mem[32][44].ACLR
reset => mem[32][45].ACLR
reset => mem[32][46].ACLR
reset => mem[32][47].ACLR
reset => mem[32][48].ACLR
reset => mem[32][49].ACLR
reset => mem[32][50].ACLR
reset => mem[32][51].ACLR
reset => mem[32][52].ACLR
reset => mem[32][53].ACLR
reset => mem[32][54].ACLR
reset => mem[32][55].ACLR
reset => mem[32][56].ACLR
reset => mem[32][57].ACLR
reset => mem[32][58].ACLR
reset => mem[32][59].ACLR
reset => mem[32][60].ACLR
reset => mem[32][61].ACLR
reset => mem[32][62].ACLR
reset => mem[32][63].ACLR
reset => mem[32][64].ACLR
reset => mem[32][65].ACLR
reset => mem[32][66].ACLR
reset => mem[32][67].ACLR
reset => mem[32][68].ACLR
reset => mem[32][69].ACLR
reset => mem[32][70].ACLR
reset => mem[32][71].ACLR
reset => mem[32][72].ACLR
reset => mem[32][73].ACLR
reset => mem[32][74].ACLR
reset => mem[32][75].ACLR
reset => mem[32][76].ACLR
reset => mem[32][77].ACLR
reset => mem[32][78].ACLR
reset => mem[32][79].ACLR
reset => mem[32][80].ACLR
reset => mem[32][81].ACLR
reset => mem[32][82].ACLR
reset => mem[32][83].ACLR
reset => mem[32][84].ACLR
reset => mem[32][85].ACLR
reset => mem[32][86].ACLR
reset => mem[32][87].ACLR
reset => mem[32][88].ACLR
reset => mem[32][89].ACLR
reset => mem[32][90].ACLR
reset => mem[32][91].ACLR
reset => mem[32][92].ACLR
reset => mem[32][93].ACLR
reset => mem[32][94].ACLR
reset => mem[32][95].ACLR
reset => mem[32][96].ACLR
reset => mem[32][97].ACLR
reset => mem[32][98].ACLR
reset => mem[32][99].ACLR
reset => mem[32][100].ACLR
reset => mem[32][101].ACLR
reset => mem[32][102].ACLR
reset => mem[32][103].ACLR
reset => mem[32][104].ACLR
reset => mem[32][105].ACLR
reset => mem[32][106].ACLR
reset => mem[32][107].ACLR
reset => mem[32][108].ACLR
reset => mem[32][109].ACLR
reset => mem[32][110].ACLR
reset => mem[32][111].ACLR
reset => mem[32][112].ACLR
reset => mem[32][113].ACLR
reset => mem[32][114].ACLR
reset => mem[32][115].ACLR
reset => mem[32][116].ACLR
reset => mem[32][117].ACLR
reset => mem[32][118].ACLR
reset => mem[32][119].ACLR
reset => mem[32][120].ACLR
reset => mem[32][121].ACLR
reset => mem[32][122].ACLR
reset => mem[32][123].ACLR
reset => mem[32][124].ACLR
reset => mem[32][125].ACLR
reset => mem[32][126].ACLR
reset => mem[32][127].ACLR
reset => mem[32][128].ACLR
reset => mem[32][129].ACLR
reset => mem[32][130].ACLR
reset => mem[32][131].ACLR
reset => mem[32][132].ACLR
reset => mem[32][133].ACLR
reset => mem[32][134].ACLR
reset => mem[32][135].ACLR
reset => mem[32][136].ACLR
reset => mem[32][137].ACLR
reset => mem[32][138].ACLR
reset => mem[32][139].ACLR
reset => mem[32][140].ACLR
reset => mem[32][141].ACLR
reset => mem[32][142].ACLR
reset => mem[31][0].ACLR
reset => mem[31][1].ACLR
reset => mem[31][2].ACLR
reset => mem[31][3].ACLR
reset => mem[31][4].ACLR
reset => mem[31][5].ACLR
reset => mem[31][6].ACLR
reset => mem[31][7].ACLR
reset => mem[31][8].ACLR
reset => mem[31][9].ACLR
reset => mem[31][10].ACLR
reset => mem[31][11].ACLR
reset => mem[31][12].ACLR
reset => mem[31][13].ACLR
reset => mem[31][14].ACLR
reset => mem[31][15].ACLR
reset => mem[31][16].ACLR
reset => mem[31][17].ACLR
reset => mem[31][18].ACLR
reset => mem[31][19].ACLR
reset => mem[31][20].ACLR
reset => mem[31][21].ACLR
reset => mem[31][22].ACLR
reset => mem[31][23].ACLR
reset => mem[31][24].ACLR
reset => mem[31][25].ACLR
reset => mem[31][26].ACLR
reset => mem[31][27].ACLR
reset => mem[31][28].ACLR
reset => mem[31][29].ACLR
reset => mem[31][30].ACLR
reset => mem[31][31].ACLR
reset => mem[31][32].ACLR
reset => mem[31][33].ACLR
reset => mem[31][34].ACLR
reset => mem[31][35].ACLR
reset => mem[31][36].ACLR
reset => mem[31][37].ACLR
reset => mem[31][38].ACLR
reset => mem[31][39].ACLR
reset => mem[31][40].ACLR
reset => mem[31][41].ACLR
reset => mem[31][42].ACLR
reset => mem[31][43].ACLR
reset => mem[31][44].ACLR
reset => mem[31][45].ACLR
reset => mem[31][46].ACLR
reset => mem[31][47].ACLR
reset => mem[31][48].ACLR
reset => mem[31][49].ACLR
reset => mem[31][50].ACLR
reset => mem[31][51].ACLR
reset => mem[31][52].ACLR
reset => mem[31][53].ACLR
reset => mem[31][54].ACLR
reset => mem[31][55].ACLR
reset => mem[31][56].ACLR
reset => mem[31][57].ACLR
reset => mem[31][58].ACLR
reset => mem[31][59].ACLR
reset => mem[31][60].ACLR
reset => mem[31][61].ACLR
reset => mem[31][62].ACLR
reset => mem[31][63].ACLR
reset => mem[31][64].ACLR
reset => mem[31][65].ACLR
reset => mem[31][66].ACLR
reset => mem[31][67].ACLR
reset => mem[31][68].ACLR
reset => mem[31][69].ACLR
reset => mem[31][70].ACLR
reset => mem[31][71].ACLR
reset => mem[31][72].ACLR
reset => mem[31][73].ACLR
reset => mem[31][74].ACLR
reset => mem[31][75].ACLR
reset => mem[31][76].ACLR
reset => mem[31][77].ACLR
reset => mem[31][78].ACLR
reset => mem[31][79].ACLR
reset => mem[31][80].ACLR
reset => mem[31][81].ACLR
reset => mem[31][82].ACLR
reset => mem[31][83].ACLR
reset => mem[31][84].ACLR
reset => mem[31][85].ACLR
reset => mem[31][86].ACLR
reset => mem[31][87].ACLR
reset => mem[31][88].ACLR
reset => mem[31][89].ACLR
reset => mem[31][90].ACLR
reset => mem[31][91].ACLR
reset => mem[31][92].ACLR
reset => mem[31][93].ACLR
reset => mem[31][94].ACLR
reset => mem[31][95].ACLR
reset => mem[31][96].ACLR
reset => mem[31][97].ACLR
reset => mem[31][98].ACLR
reset => mem[31][99].ACLR
reset => mem[31][100].ACLR
reset => mem[31][101].ACLR
reset => mem[31][102].ACLR
reset => mem[31][103].ACLR
reset => mem[31][104].ACLR
reset => mem[31][105].ACLR
reset => mem[31][106].ACLR
reset => mem[31][107].ACLR
reset => mem[31][108].ACLR
reset => mem[31][109].ACLR
reset => mem[31][110].ACLR
reset => mem[31][111].ACLR
reset => mem[31][112].ACLR
reset => mem[31][113].ACLR
reset => mem[31][114].ACLR
reset => mem[31][115].ACLR
reset => mem[31][116].ACLR
reset => mem[31][117].ACLR
reset => mem[31][118].ACLR
reset => mem[31][119].ACLR
reset => mem[31][120].ACLR
reset => mem[31][121].ACLR
reset => mem[31][122].ACLR
reset => mem[31][123].ACLR
reset => mem[31][124].ACLR
reset => mem[31][125].ACLR
reset => mem[31][126].ACLR
reset => mem[31][127].ACLR
reset => mem[31][128].ACLR
reset => mem[31][129].ACLR
reset => mem[31][130].ACLR
reset => mem[31][131].ACLR
reset => mem[31][132].ACLR
reset => mem[31][133].ACLR
reset => mem[31][134].ACLR
reset => mem[31][135].ACLR
reset => mem[31][136].ACLR
reset => mem[31][137].ACLR
reset => mem[31][138].ACLR
reset => mem[31][139].ACLR
reset => mem[31][140].ACLR
reset => mem[31][141].ACLR
reset => mem[31][142].ACLR
reset => mem[30][0].ACLR
reset => mem[30][1].ACLR
reset => mem[30][2].ACLR
reset => mem[30][3].ACLR
reset => mem[30][4].ACLR
reset => mem[30][5].ACLR
reset => mem[30][6].ACLR
reset => mem[30][7].ACLR
reset => mem[30][8].ACLR
reset => mem[30][9].ACLR
reset => mem[30][10].ACLR
reset => mem[30][11].ACLR
reset => mem[30][12].ACLR
reset => mem[30][13].ACLR
reset => mem[30][14].ACLR
reset => mem[30][15].ACLR
reset => mem[30][16].ACLR
reset => mem[30][17].ACLR
reset => mem[30][18].ACLR
reset => mem[30][19].ACLR
reset => mem[30][20].ACLR
reset => mem[30][21].ACLR
reset => mem[30][22].ACLR
reset => mem[30][23].ACLR
reset => mem[30][24].ACLR
reset => mem[30][25].ACLR
reset => mem[30][26].ACLR
reset => mem[30][27].ACLR
reset => mem[30][28].ACLR
reset => mem[30][29].ACLR
reset => mem[30][30].ACLR
reset => mem[30][31].ACLR
reset => mem[30][32].ACLR
reset => mem[30][33].ACLR
reset => mem[30][34].ACLR
reset => mem[30][35].ACLR
reset => mem[30][36].ACLR
reset => mem[30][37].ACLR
reset => mem[30][38].ACLR
reset => mem[30][39].ACLR
reset => mem[30][40].ACLR
reset => mem[30][41].ACLR
reset => mem[30][42].ACLR
reset => mem[30][43].ACLR
reset => mem[30][44].ACLR
reset => mem[30][45].ACLR
reset => mem[30][46].ACLR
reset => mem[30][47].ACLR
reset => mem[30][48].ACLR
reset => mem[30][49].ACLR
reset => mem[30][50].ACLR
reset => mem[30][51].ACLR
reset => mem[30][52].ACLR
reset => mem[30][53].ACLR
reset => mem[30][54].ACLR
reset => mem[30][55].ACLR
reset => mem[30][56].ACLR
reset => mem[30][57].ACLR
reset => mem[30][58].ACLR
reset => mem[30][59].ACLR
reset => mem[30][60].ACLR
reset => mem[30][61].ACLR
reset => mem[30][62].ACLR
reset => mem[30][63].ACLR
reset => mem[30][64].ACLR
reset => mem[30][65].ACLR
reset => mem[30][66].ACLR
reset => mem[30][67].ACLR
reset => mem[30][68].ACLR
reset => mem[30][69].ACLR
reset => mem[30][70].ACLR
reset => mem[30][71].ACLR
reset => mem[30][72].ACLR
reset => mem[30][73].ACLR
reset => mem[30][74].ACLR
reset => mem[30][75].ACLR
reset => mem[30][76].ACLR
reset => mem[30][77].ACLR
reset => mem[30][78].ACLR
reset => mem[30][79].ACLR
reset => mem[30][80].ACLR
reset => mem[30][81].ACLR
reset => mem[30][82].ACLR
reset => mem[30][83].ACLR
reset => mem[30][84].ACLR
reset => mem[30][85].ACLR
reset => mem[30][86].ACLR
reset => mem[30][87].ACLR
reset => mem[30][88].ACLR
reset => mem[30][89].ACLR
reset => mem[30][90].ACLR
reset => mem[30][91].ACLR
reset => mem[30][92].ACLR
reset => mem[30][93].ACLR
reset => mem[30][94].ACLR
reset => mem[30][95].ACLR
reset => mem[30][96].ACLR
reset => mem[30][97].ACLR
reset => mem[30][98].ACLR
reset => mem[30][99].ACLR
reset => mem[30][100].ACLR
reset => mem[30][101].ACLR
reset => mem[30][102].ACLR
reset => mem[30][103].ACLR
reset => mem[30][104].ACLR
reset => mem[30][105].ACLR
reset => mem[30][106].ACLR
reset => mem[30][107].ACLR
reset => mem[30][108].ACLR
reset => mem[30][109].ACLR
reset => mem[30][110].ACLR
reset => mem[30][111].ACLR
reset => mem[30][112].ACLR
reset => mem[30][113].ACLR
reset => mem[30][114].ACLR
reset => mem[30][115].ACLR
reset => mem[30][116].ACLR
reset => mem[30][117].ACLR
reset => mem[30][118].ACLR
reset => mem[30][119].ACLR
reset => mem[30][120].ACLR
reset => mem[30][121].ACLR
reset => mem[30][122].ACLR
reset => mem[30][123].ACLR
reset => mem[30][124].ACLR
reset => mem[30][125].ACLR
reset => mem[30][126].ACLR
reset => mem[30][127].ACLR
reset => mem[30][128].ACLR
reset => mem[30][129].ACLR
reset => mem[30][130].ACLR
reset => mem[30][131].ACLR
reset => mem[30][132].ACLR
reset => mem[30][133].ACLR
reset => mem[30][134].ACLR
reset => mem[30][135].ACLR
reset => mem[30][136].ACLR
reset => mem[30][137].ACLR
reset => mem[30][138].ACLR
reset => mem[30][139].ACLR
reset => mem[30][140].ACLR
reset => mem[30][141].ACLR
reset => mem[30][142].ACLR
reset => mem[29][0].ACLR
reset => mem[29][1].ACLR
reset => mem[29][2].ACLR
reset => mem[29][3].ACLR
reset => mem[29][4].ACLR
reset => mem[29][5].ACLR
reset => mem[29][6].ACLR
reset => mem[29][7].ACLR
reset => mem[29][8].ACLR
reset => mem[29][9].ACLR
reset => mem[29][10].ACLR
reset => mem[29][11].ACLR
reset => mem[29][12].ACLR
reset => mem[29][13].ACLR
reset => mem[29][14].ACLR
reset => mem[29][15].ACLR
reset => mem[29][16].ACLR
reset => mem[29][17].ACLR
reset => mem[29][18].ACLR
reset => mem[29][19].ACLR
reset => mem[29][20].ACLR
reset => mem[29][21].ACLR
reset => mem[29][22].ACLR
reset => mem[29][23].ACLR
reset => mem[29][24].ACLR
reset => mem[29][25].ACLR
reset => mem[29][26].ACLR
reset => mem[29][27].ACLR
reset => mem[29][28].ACLR
reset => mem[29][29].ACLR
reset => mem[29][30].ACLR
reset => mem[29][31].ACLR
reset => mem[29][32].ACLR
reset => mem[29][33].ACLR
reset => mem[29][34].ACLR
reset => mem[29][35].ACLR
reset => mem[29][36].ACLR
reset => mem[29][37].ACLR
reset => mem[29][38].ACLR
reset => mem[29][39].ACLR
reset => mem[29][40].ACLR
reset => mem[29][41].ACLR
reset => mem[29][42].ACLR
reset => mem[29][43].ACLR
reset => mem[29][44].ACLR
reset => mem[29][45].ACLR
reset => mem[29][46].ACLR
reset => mem[29][47].ACLR
reset => mem[29][48].ACLR
reset => mem[29][49].ACLR
reset => mem[29][50].ACLR
reset => mem[29][51].ACLR
reset => mem[29][52].ACLR
reset => mem[29][53].ACLR
reset => mem[29][54].ACLR
reset => mem[29][55].ACLR
reset => mem[29][56].ACLR
reset => mem[29][57].ACLR
reset => mem[29][58].ACLR
reset => mem[29][59].ACLR
reset => mem[29][60].ACLR
reset => mem[29][61].ACLR
reset => mem[29][62].ACLR
reset => mem[29][63].ACLR
reset => mem[29][64].ACLR
reset => mem[29][65].ACLR
reset => mem[29][66].ACLR
reset => mem[29][67].ACLR
reset => mem[29][68].ACLR
reset => mem[29][69].ACLR
reset => mem[29][70].ACLR
reset => mem[29][71].ACLR
reset => mem[29][72].ACLR
reset => mem[29][73].ACLR
reset => mem[29][74].ACLR
reset => mem[29][75].ACLR
reset => mem[29][76].ACLR
reset => mem[29][77].ACLR
reset => mem[29][78].ACLR
reset => mem[29][79].ACLR
reset => mem[29][80].ACLR
reset => mem[29][81].ACLR
reset => mem[29][82].ACLR
reset => mem[29][83].ACLR
reset => mem[29][84].ACLR
reset => mem[29][85].ACLR
reset => mem[29][86].ACLR
reset => mem[29][87].ACLR
reset => mem[29][88].ACLR
reset => mem[29][89].ACLR
reset => mem[29][90].ACLR
reset => mem[29][91].ACLR
reset => mem[29][92].ACLR
reset => mem[29][93].ACLR
reset => mem[29][94].ACLR
reset => mem[29][95].ACLR
reset => mem[29][96].ACLR
reset => mem[29][97].ACLR
reset => mem[29][98].ACLR
reset => mem[29][99].ACLR
reset => mem[29][100].ACLR
reset => mem[29][101].ACLR
reset => mem[29][102].ACLR
reset => mem[29][103].ACLR
reset => mem[29][104].ACLR
reset => mem[29][105].ACLR
reset => mem[29][106].ACLR
reset => mem[29][107].ACLR
reset => mem[29][108].ACLR
reset => mem[29][109].ACLR
reset => mem[29][110].ACLR
reset => mem[29][111].ACLR
reset => mem[29][112].ACLR
reset => mem[29][113].ACLR
reset => mem[29][114].ACLR
reset => mem[29][115].ACLR
reset => mem[29][116].ACLR
reset => mem[29][117].ACLR
reset => mem[29][118].ACLR
reset => mem[29][119].ACLR
reset => mem[29][120].ACLR
reset => mem[29][121].ACLR
reset => mem[29][122].ACLR
reset => mem[29][123].ACLR
reset => mem[29][124].ACLR
reset => mem[29][125].ACLR
reset => mem[29][126].ACLR
reset => mem[29][127].ACLR
reset => mem[29][128].ACLR
reset => mem[29][129].ACLR
reset => mem[29][130].ACLR
reset => mem[29][131].ACLR
reset => mem[29][132].ACLR
reset => mem[29][133].ACLR
reset => mem[29][134].ACLR
reset => mem[29][135].ACLR
reset => mem[29][136].ACLR
reset => mem[29][137].ACLR
reset => mem[29][138].ACLR
reset => mem[29][139].ACLR
reset => mem[29][140].ACLR
reset => mem[29][141].ACLR
reset => mem[29][142].ACLR
reset => mem[28][0].ACLR
reset => mem[28][1].ACLR
reset => mem[28][2].ACLR
reset => mem[28][3].ACLR
reset => mem[28][4].ACLR
reset => mem[28][5].ACLR
reset => mem[28][6].ACLR
reset => mem[28][7].ACLR
reset => mem[28][8].ACLR
reset => mem[28][9].ACLR
reset => mem[28][10].ACLR
reset => mem[28][11].ACLR
reset => mem[28][12].ACLR
reset => mem[28][13].ACLR
reset => mem[28][14].ACLR
reset => mem[28][15].ACLR
reset => mem[28][16].ACLR
reset => mem[28][17].ACLR
reset => mem[28][18].ACLR
reset => mem[28][19].ACLR
reset => mem[28][20].ACLR
reset => mem[28][21].ACLR
reset => mem[28][22].ACLR
reset => mem[28][23].ACLR
reset => mem[28][24].ACLR
reset => mem[28][25].ACLR
reset => mem[28][26].ACLR
reset => mem[28][27].ACLR
reset => mem[28][28].ACLR
reset => mem[28][29].ACLR
reset => mem[28][30].ACLR
reset => mem[28][31].ACLR
reset => mem[28][32].ACLR
reset => mem[28][33].ACLR
reset => mem[28][34].ACLR
reset => mem[28][35].ACLR
reset => mem[28][36].ACLR
reset => mem[28][37].ACLR
reset => mem[28][38].ACLR
reset => mem[28][39].ACLR
reset => mem[28][40].ACLR
reset => mem[28][41].ACLR
reset => mem[28][42].ACLR
reset => mem[28][43].ACLR
reset => mem[28][44].ACLR
reset => mem[28][45].ACLR
reset => mem[28][46].ACLR
reset => mem[28][47].ACLR
reset => mem[28][48].ACLR
reset => mem[28][49].ACLR
reset => mem[28][50].ACLR
reset => mem[28][51].ACLR
reset => mem[28][52].ACLR
reset => mem[28][53].ACLR
reset => mem[28][54].ACLR
reset => mem[28][55].ACLR
reset => mem[28][56].ACLR
reset => mem[28][57].ACLR
reset => mem[28][58].ACLR
reset => mem[28][59].ACLR
reset => mem[28][60].ACLR
reset => mem[28][61].ACLR
reset => mem[28][62].ACLR
reset => mem[28][63].ACLR
reset => mem[28][64].ACLR
reset => mem[28][65].ACLR
reset => mem[28][66].ACLR
reset => mem[28][67].ACLR
reset => mem[28][68].ACLR
reset => mem[28][69].ACLR
reset => mem[28][70].ACLR
reset => mem[28][71].ACLR
reset => mem[28][72].ACLR
reset => mem[28][73].ACLR
reset => mem[28][74].ACLR
reset => mem[28][75].ACLR
reset => mem[28][76].ACLR
reset => mem[28][77].ACLR
reset => mem[28][78].ACLR
reset => mem[28][79].ACLR
reset => mem[28][80].ACLR
reset => mem[28][81].ACLR
reset => mem[28][82].ACLR
reset => mem[28][83].ACLR
reset => mem[28][84].ACLR
reset => mem[28][85].ACLR
reset => mem[28][86].ACLR
reset => mem[28][87].ACLR
reset => mem[28][88].ACLR
reset => mem[28][89].ACLR
reset => mem[28][90].ACLR
reset => mem[28][91].ACLR
reset => mem[28][92].ACLR
reset => mem[28][93].ACLR
reset => mem[28][94].ACLR
reset => mem[28][95].ACLR
reset => mem[28][96].ACLR
reset => mem[28][97].ACLR
reset => mem[28][98].ACLR
reset => mem[28][99].ACLR
reset => mem[28][100].ACLR
reset => mem[28][101].ACLR
reset => mem[28][102].ACLR
reset => mem[28][103].ACLR
reset => mem[28][104].ACLR
reset => mem[28][105].ACLR
reset => mem[28][106].ACLR
reset => mem[28][107].ACLR
reset => mem[28][108].ACLR
reset => mem[28][109].ACLR
reset => mem[28][110].ACLR
reset => mem[28][111].ACLR
reset => mem[28][112].ACLR
reset => mem[28][113].ACLR
reset => mem[28][114].ACLR
reset => mem[28][115].ACLR
reset => mem[28][116].ACLR
reset => mem[28][117].ACLR
reset => mem[28][118].ACLR
reset => mem[28][119].ACLR
reset => mem[28][120].ACLR
reset => mem[28][121].ACLR
reset => mem[28][122].ACLR
reset => mem[28][123].ACLR
reset => mem[28][124].ACLR
reset => mem[28][125].ACLR
reset => mem[28][126].ACLR
reset => mem[28][127].ACLR
reset => mem[28][128].ACLR
reset => mem[28][129].ACLR
reset => mem[28][130].ACLR
reset => mem[28][131].ACLR
reset => mem[28][132].ACLR
reset => mem[28][133].ACLR
reset => mem[28][134].ACLR
reset => mem[28][135].ACLR
reset => mem[28][136].ACLR
reset => mem[28][137].ACLR
reset => mem[28][138].ACLR
reset => mem[28][139].ACLR
reset => mem[28][140].ACLR
reset => mem[28][141].ACLR
reset => mem[28][142].ACLR
reset => mem[27][0].ACLR
reset => mem[27][1].ACLR
reset => mem[27][2].ACLR
reset => mem[27][3].ACLR
reset => mem[27][4].ACLR
reset => mem[27][5].ACLR
reset => mem[27][6].ACLR
reset => mem[27][7].ACLR
reset => mem[27][8].ACLR
reset => mem[27][9].ACLR
reset => mem[27][10].ACLR
reset => mem[27][11].ACLR
reset => mem[27][12].ACLR
reset => mem[27][13].ACLR
reset => mem[27][14].ACLR
reset => mem[27][15].ACLR
reset => mem[27][16].ACLR
reset => mem[27][17].ACLR
reset => mem[27][18].ACLR
reset => mem[27][19].ACLR
reset => mem[27][20].ACLR
reset => mem[27][21].ACLR
reset => mem[27][22].ACLR
reset => mem[27][23].ACLR
reset => mem[27][24].ACLR
reset => mem[27][25].ACLR
reset => mem[27][26].ACLR
reset => mem[27][27].ACLR
reset => mem[27][28].ACLR
reset => mem[27][29].ACLR
reset => mem[27][30].ACLR
reset => mem[27][31].ACLR
reset => mem[27][32].ACLR
reset => mem[27][33].ACLR
reset => mem[27][34].ACLR
reset => mem[27][35].ACLR
reset => mem[27][36].ACLR
reset => mem[27][37].ACLR
reset => mem[27][38].ACLR
reset => mem[27][39].ACLR
reset => mem[27][40].ACLR
reset => mem[27][41].ACLR
reset => mem[27][42].ACLR
reset => mem[27][43].ACLR
reset => mem[27][44].ACLR
reset => mem[27][45].ACLR
reset => mem[27][46].ACLR
reset => mem[27][47].ACLR
reset => mem[27][48].ACLR
reset => mem[27][49].ACLR
reset => mem[27][50].ACLR
reset => mem[27][51].ACLR
reset => mem[27][52].ACLR
reset => mem[27][53].ACLR
reset => mem[27][54].ACLR
reset => mem[27][55].ACLR
reset => mem[27][56].ACLR
reset => mem[27][57].ACLR
reset => mem[27][58].ACLR
reset => mem[27][59].ACLR
reset => mem[27][60].ACLR
reset => mem[27][61].ACLR
reset => mem[27][62].ACLR
reset => mem[27][63].ACLR
reset => mem[27][64].ACLR
reset => mem[27][65].ACLR
reset => mem[27][66].ACLR
reset => mem[27][67].ACLR
reset => mem[27][68].ACLR
reset => mem[27][69].ACLR
reset => mem[27][70].ACLR
reset => mem[27][71].ACLR
reset => mem[27][72].ACLR
reset => mem[27][73].ACLR
reset => mem[27][74].ACLR
reset => mem[27][75].ACLR
reset => mem[27][76].ACLR
reset => mem[27][77].ACLR
reset => mem[27][78].ACLR
reset => mem[27][79].ACLR
reset => mem[27][80].ACLR
reset => mem[27][81].ACLR
reset => mem[27][82].ACLR
reset => mem[27][83].ACLR
reset => mem[27][84].ACLR
reset => mem[27][85].ACLR
reset => mem[27][86].ACLR
reset => mem[27][87].ACLR
reset => mem[27][88].ACLR
reset => mem[27][89].ACLR
reset => mem[27][90].ACLR
reset => mem[27][91].ACLR
reset => mem[27][92].ACLR
reset => mem[27][93].ACLR
reset => mem[27][94].ACLR
reset => mem[27][95].ACLR
reset => mem[27][96].ACLR
reset => mem[27][97].ACLR
reset => mem[27][98].ACLR
reset => mem[27][99].ACLR
reset => mem[27][100].ACLR
reset => mem[27][101].ACLR
reset => mem[27][102].ACLR
reset => mem[27][103].ACLR
reset => mem[27][104].ACLR
reset => mem[27][105].ACLR
reset => mem[27][106].ACLR
reset => mem[27][107].ACLR
reset => mem[27][108].ACLR
reset => mem[27][109].ACLR
reset => mem[27][110].ACLR
reset => mem[27][111].ACLR
reset => mem[27][112].ACLR
reset => mem[27][113].ACLR
reset => mem[27][114].ACLR
reset => mem[27][115].ACLR
reset => mem[27][116].ACLR
reset => mem[27][117].ACLR
reset => mem[27][118].ACLR
reset => mem[27][119].ACLR
reset => mem[27][120].ACLR
reset => mem[27][121].ACLR
reset => mem[27][122].ACLR
reset => mem[27][123].ACLR
reset => mem[27][124].ACLR
reset => mem[27][125].ACLR
reset => mem[27][126].ACLR
reset => mem[27][127].ACLR
reset => mem[27][128].ACLR
reset => mem[27][129].ACLR
reset => mem[27][130].ACLR
reset => mem[27][131].ACLR
reset => mem[27][132].ACLR
reset => mem[27][133].ACLR
reset => mem[27][134].ACLR
reset => mem[27][135].ACLR
reset => mem[27][136].ACLR
reset => mem[27][137].ACLR
reset => mem[27][138].ACLR
reset => mem[27][139].ACLR
reset => mem[27][140].ACLR
reset => mem[27][141].ACLR
reset => mem[27][142].ACLR
reset => mem[26][0].ACLR
reset => mem[26][1].ACLR
reset => mem[26][2].ACLR
reset => mem[26][3].ACLR
reset => mem[26][4].ACLR
reset => mem[26][5].ACLR
reset => mem[26][6].ACLR
reset => mem[26][7].ACLR
reset => mem[26][8].ACLR
reset => mem[26][9].ACLR
reset => mem[26][10].ACLR
reset => mem[26][11].ACLR
reset => mem[26][12].ACLR
reset => mem[26][13].ACLR
reset => mem[26][14].ACLR
reset => mem[26][15].ACLR
reset => mem[26][16].ACLR
reset => mem[26][17].ACLR
reset => mem[26][18].ACLR
reset => mem[26][19].ACLR
reset => mem[26][20].ACLR
reset => mem[26][21].ACLR
reset => mem[26][22].ACLR
reset => mem[26][23].ACLR
reset => mem[26][24].ACLR
reset => mem[26][25].ACLR
reset => mem[26][26].ACLR
reset => mem[26][27].ACLR
reset => mem[26][28].ACLR
reset => mem[26][29].ACLR
reset => mem[26][30].ACLR
reset => mem[26][31].ACLR
reset => mem[26][32].ACLR
reset => mem[26][33].ACLR
reset => mem[26][34].ACLR
reset => mem[26][35].ACLR
reset => mem[26][36].ACLR
reset => mem[26][37].ACLR
reset => mem[26][38].ACLR
reset => mem[26][39].ACLR
reset => mem[26][40].ACLR
reset => mem[26][41].ACLR
reset => mem[26][42].ACLR
reset => mem[26][43].ACLR
reset => mem[26][44].ACLR
reset => mem[26][45].ACLR
reset => mem[26][46].ACLR
reset => mem[26][47].ACLR
reset => mem[26][48].ACLR
reset => mem[26][49].ACLR
reset => mem[26][50].ACLR
reset => mem[26][51].ACLR
reset => mem[26][52].ACLR
reset => mem[26][53].ACLR
reset => mem[26][54].ACLR
reset => mem[26][55].ACLR
reset => mem[26][56].ACLR
reset => mem[26][57].ACLR
reset => mem[26][58].ACLR
reset => mem[26][59].ACLR
reset => mem[26][60].ACLR
reset => mem[26][61].ACLR
reset => mem[26][62].ACLR
reset => mem[26][63].ACLR
reset => mem[26][64].ACLR
reset => mem[26][65].ACLR
reset => mem[26][66].ACLR
reset => mem[26][67].ACLR
reset => mem[26][68].ACLR
reset => mem[26][69].ACLR
reset => mem[26][70].ACLR
reset => mem[26][71].ACLR
reset => mem[26][72].ACLR
reset => mem[26][73].ACLR
reset => mem[26][74].ACLR
reset => mem[26][75].ACLR
reset => mem[26][76].ACLR
reset => mem[26][77].ACLR
reset => mem[26][78].ACLR
reset => mem[26][79].ACLR
reset => mem[26][80].ACLR
reset => mem[26][81].ACLR
reset => mem[26][82].ACLR
reset => mem[26][83].ACLR
reset => mem[26][84].ACLR
reset => mem[26][85].ACLR
reset => mem[26][86].ACLR
reset => mem[26][87].ACLR
reset => mem[26][88].ACLR
reset => mem[26][89].ACLR
reset => mem[26][90].ACLR
reset => mem[26][91].ACLR
reset => mem[26][92].ACLR
reset => mem[26][93].ACLR
reset => mem[26][94].ACLR
reset => mem[26][95].ACLR
reset => mem[26][96].ACLR
reset => mem[26][97].ACLR
reset => mem[26][98].ACLR
reset => mem[26][99].ACLR
reset => mem[26][100].ACLR
reset => mem[26][101].ACLR
reset => mem[26][102].ACLR
reset => mem[26][103].ACLR
reset => mem[26][104].ACLR
reset => mem[26][105].ACLR
reset => mem[26][106].ACLR
reset => mem[26][107].ACLR
reset => mem[26][108].ACLR
reset => mem[26][109].ACLR
reset => mem[26][110].ACLR
reset => mem[26][111].ACLR
reset => mem[26][112].ACLR
reset => mem[26][113].ACLR
reset => mem[26][114].ACLR
reset => mem[26][115].ACLR
reset => mem[26][116].ACLR
reset => mem[26][117].ACLR
reset => mem[26][118].ACLR
reset => mem[26][119].ACLR
reset => mem[26][120].ACLR
reset => mem[26][121].ACLR
reset => mem[26][122].ACLR
reset => mem[26][123].ACLR
reset => mem[26][124].ACLR
reset => mem[26][125].ACLR
reset => mem[26][126].ACLR
reset => mem[26][127].ACLR
reset => mem[26][128].ACLR
reset => mem[26][129].ACLR
reset => mem[26][130].ACLR
reset => mem[26][131].ACLR
reset => mem[26][132].ACLR
reset => mem[26][133].ACLR
reset => mem[26][134].ACLR
reset => mem[26][135].ACLR
reset => mem[26][136].ACLR
reset => mem[26][137].ACLR
reset => mem[26][138].ACLR
reset => mem[26][139].ACLR
reset => mem[26][140].ACLR
reset => mem[26][141].ACLR
reset => mem[26][142].ACLR
reset => mem[25][0].ACLR
reset => mem[25][1].ACLR
reset => mem[25][2].ACLR
reset => mem[25][3].ACLR
reset => mem[25][4].ACLR
reset => mem[25][5].ACLR
reset => mem[25][6].ACLR
reset => mem[25][7].ACLR
reset => mem[25][8].ACLR
reset => mem[25][9].ACLR
reset => mem[25][10].ACLR
reset => mem[25][11].ACLR
reset => mem[25][12].ACLR
reset => mem[25][13].ACLR
reset => mem[25][14].ACLR
reset => mem[25][15].ACLR
reset => mem[25][16].ACLR
reset => mem[25][17].ACLR
reset => mem[25][18].ACLR
reset => mem[25][19].ACLR
reset => mem[25][20].ACLR
reset => mem[25][21].ACLR
reset => mem[25][22].ACLR
reset => mem[25][23].ACLR
reset => mem[25][24].ACLR
reset => mem[25][25].ACLR
reset => mem[25][26].ACLR
reset => mem[25][27].ACLR
reset => mem[25][28].ACLR
reset => mem[25][29].ACLR
reset => mem[25][30].ACLR
reset => mem[25][31].ACLR
reset => mem[25][32].ACLR
reset => mem[25][33].ACLR
reset => mem[25][34].ACLR
reset => mem[25][35].ACLR
reset => mem[25][36].ACLR
reset => mem[25][37].ACLR
reset => mem[25][38].ACLR
reset => mem[25][39].ACLR
reset => mem[25][40].ACLR
reset => mem[25][41].ACLR
reset => mem[25][42].ACLR
reset => mem[25][43].ACLR
reset => mem[25][44].ACLR
reset => mem[25][45].ACLR
reset => mem[25][46].ACLR
reset => mem[25][47].ACLR
reset => mem[25][48].ACLR
reset => mem[25][49].ACLR
reset => mem[25][50].ACLR
reset => mem[25][51].ACLR
reset => mem[25][52].ACLR
reset => mem[25][53].ACLR
reset => mem[25][54].ACLR
reset => mem[25][55].ACLR
reset => mem[25][56].ACLR
reset => mem[25][57].ACLR
reset => mem[25][58].ACLR
reset => mem[25][59].ACLR
reset => mem[25][60].ACLR
reset => mem[25][61].ACLR
reset => mem[25][62].ACLR
reset => mem[25][63].ACLR
reset => mem[25][64].ACLR
reset => mem[25][65].ACLR
reset => mem[25][66].ACLR
reset => mem[25][67].ACLR
reset => mem[25][68].ACLR
reset => mem[25][69].ACLR
reset => mem[25][70].ACLR
reset => mem[25][71].ACLR
reset => mem[25][72].ACLR
reset => mem[25][73].ACLR
reset => mem[25][74].ACLR
reset => mem[25][75].ACLR
reset => mem[25][76].ACLR
reset => mem[25][77].ACLR
reset => mem[25][78].ACLR
reset => mem[25][79].ACLR
reset => mem[25][80].ACLR
reset => mem[25][81].ACLR
reset => mem[25][82].ACLR
reset => mem[25][83].ACLR
reset => mem[25][84].ACLR
reset => mem[25][85].ACLR
reset => mem[25][86].ACLR
reset => mem[25][87].ACLR
reset => mem[25][88].ACLR
reset => mem[25][89].ACLR
reset => mem[25][90].ACLR
reset => mem[25][91].ACLR
reset => mem[25][92].ACLR
reset => mem[25][93].ACLR
reset => mem[25][94].ACLR
reset => mem[25][95].ACLR
reset => mem[25][96].ACLR
reset => mem[25][97].ACLR
reset => mem[25][98].ACLR
reset => mem[25][99].ACLR
reset => mem[25][100].ACLR
reset => mem[25][101].ACLR
reset => mem[25][102].ACLR
reset => mem[25][103].ACLR
reset => mem[25][104].ACLR
reset => mem[25][105].ACLR
reset => mem[25][106].ACLR
reset => mem[25][107].ACLR
reset => mem[25][108].ACLR
reset => mem[25][109].ACLR
reset => mem[25][110].ACLR
reset => mem[25][111].ACLR
reset => mem[25][112].ACLR
reset => mem[25][113].ACLR
reset => mem[25][114].ACLR
reset => mem[25][115].ACLR
reset => mem[25][116].ACLR
reset => mem[25][117].ACLR
reset => mem[25][118].ACLR
reset => mem[25][119].ACLR
reset => mem[25][120].ACLR
reset => mem[25][121].ACLR
reset => mem[25][122].ACLR
reset => mem[25][123].ACLR
reset => mem[25][124].ACLR
reset => mem[25][125].ACLR
reset => mem[25][126].ACLR
reset => mem[25][127].ACLR
reset => mem[25][128].ACLR
reset => mem[25][129].ACLR
reset => mem[25][130].ACLR
reset => mem[25][131].ACLR
reset => mem[25][132].ACLR
reset => mem[25][133].ACLR
reset => mem[25][134].ACLR
reset => mem[25][135].ACLR
reset => mem[25][136].ACLR
reset => mem[25][137].ACLR
reset => mem[25][138].ACLR
reset => mem[25][139].ACLR
reset => mem[25][140].ACLR
reset => mem[25][141].ACLR
reset => mem[25][142].ACLR
reset => mem[24][0].ACLR
reset => mem[24][1].ACLR
reset => mem[24][2].ACLR
reset => mem[24][3].ACLR
reset => mem[24][4].ACLR
reset => mem[24][5].ACLR
reset => mem[24][6].ACLR
reset => mem[24][7].ACLR
reset => mem[24][8].ACLR
reset => mem[24][9].ACLR
reset => mem[24][10].ACLR
reset => mem[24][11].ACLR
reset => mem[24][12].ACLR
reset => mem[24][13].ACLR
reset => mem[24][14].ACLR
reset => mem[24][15].ACLR
reset => mem[24][16].ACLR
reset => mem[24][17].ACLR
reset => mem[24][18].ACLR
reset => mem[24][19].ACLR
reset => mem[24][20].ACLR
reset => mem[24][21].ACLR
reset => mem[24][22].ACLR
reset => mem[24][23].ACLR
reset => mem[24][24].ACLR
reset => mem[24][25].ACLR
reset => mem[24][26].ACLR
reset => mem[24][27].ACLR
reset => mem[24][28].ACLR
reset => mem[24][29].ACLR
reset => mem[24][30].ACLR
reset => mem[24][31].ACLR
reset => mem[24][32].ACLR
reset => mem[24][33].ACLR
reset => mem[24][34].ACLR
reset => mem[24][35].ACLR
reset => mem[24][36].ACLR
reset => mem[24][37].ACLR
reset => mem[24][38].ACLR
reset => mem[24][39].ACLR
reset => mem[24][40].ACLR
reset => mem[24][41].ACLR
reset => mem[24][42].ACLR
reset => mem[24][43].ACLR
reset => mem[24][44].ACLR
reset => mem[24][45].ACLR
reset => mem[24][46].ACLR
reset => mem[24][47].ACLR
reset => mem[24][48].ACLR
reset => mem[24][49].ACLR
reset => mem[24][50].ACLR
reset => mem[24][51].ACLR
reset => mem[24][52].ACLR
reset => mem[24][53].ACLR
reset => mem[24][54].ACLR
reset => mem[24][55].ACLR
reset => mem[24][56].ACLR
reset => mem[24][57].ACLR
reset => mem[24][58].ACLR
reset => mem[24][59].ACLR
reset => mem[24][60].ACLR
reset => mem[24][61].ACLR
reset => mem[24][62].ACLR
reset => mem[24][63].ACLR
reset => mem[24][64].ACLR
reset => mem[24][65].ACLR
reset => mem[24][66].ACLR
reset => mem[24][67].ACLR
reset => mem[24][68].ACLR
reset => mem[24][69].ACLR
reset => mem[24][70].ACLR
reset => mem[24][71].ACLR
reset => mem[24][72].ACLR
reset => mem[24][73].ACLR
reset => mem[24][74].ACLR
reset => mem[24][75].ACLR
reset => mem[24][76].ACLR
reset => mem[24][77].ACLR
reset => mem[24][78].ACLR
reset => mem[24][79].ACLR
reset => mem[24][80].ACLR
reset => mem[24][81].ACLR
reset => mem[24][82].ACLR
reset => mem[24][83].ACLR
reset => mem[24][84].ACLR
reset => mem[24][85].ACLR
reset => mem[24][86].ACLR
reset => mem[24][87].ACLR
reset => mem[24][88].ACLR
reset => mem[24][89].ACLR
reset => mem[24][90].ACLR
reset => mem[24][91].ACLR
reset => mem[24][92].ACLR
reset => mem[24][93].ACLR
reset => mem[24][94].ACLR
reset => mem[24][95].ACLR
reset => mem[24][96].ACLR
reset => mem[24][97].ACLR
reset => mem[24][98].ACLR
reset => mem[24][99].ACLR
reset => mem[24][100].ACLR
reset => mem[24][101].ACLR
reset => mem[24][102].ACLR
reset => mem[24][103].ACLR
reset => mem[24][104].ACLR
reset => mem[24][105].ACLR
reset => mem[24][106].ACLR
reset => mem[24][107].ACLR
reset => mem[24][108].ACLR
reset => mem[24][109].ACLR
reset => mem[24][110].ACLR
reset => mem[24][111].ACLR
reset => mem[24][112].ACLR
reset => mem[24][113].ACLR
reset => mem[24][114].ACLR
reset => mem[24][115].ACLR
reset => mem[24][116].ACLR
reset => mem[24][117].ACLR
reset => mem[24][118].ACLR
reset => mem[24][119].ACLR
reset => mem[24][120].ACLR
reset => mem[24][121].ACLR
reset => mem[24][122].ACLR
reset => mem[24][123].ACLR
reset => mem[24][124].ACLR
reset => mem[24][125].ACLR
reset => mem[24][126].ACLR
reset => mem[24][127].ACLR
reset => mem[24][128].ACLR
reset => mem[24][129].ACLR
reset => mem[24][130].ACLR
reset => mem[24][131].ACLR
reset => mem[24][132].ACLR
reset => mem[24][133].ACLR
reset => mem[24][134].ACLR
reset => mem[24][135].ACLR
reset => mem[24][136].ACLR
reset => mem[24][137].ACLR
reset => mem[24][138].ACLR
reset => mem[24][139].ACLR
reset => mem[24][140].ACLR
reset => mem[24][141].ACLR
reset => mem[24][142].ACLR
reset => mem[23][0].ACLR
reset => mem[23][1].ACLR
reset => mem[23][2].ACLR
reset => mem[23][3].ACLR
reset => mem[23][4].ACLR
reset => mem[23][5].ACLR
reset => mem[23][6].ACLR
reset => mem[23][7].ACLR
reset => mem[23][8].ACLR
reset => mem[23][9].ACLR
reset => mem[23][10].ACLR
reset => mem[23][11].ACLR
reset => mem[23][12].ACLR
reset => mem[23][13].ACLR
reset => mem[23][14].ACLR
reset => mem[23][15].ACLR
reset => mem[23][16].ACLR
reset => mem[23][17].ACLR
reset => mem[23][18].ACLR
reset => mem[23][19].ACLR
reset => mem[23][20].ACLR
reset => mem[23][21].ACLR
reset => mem[23][22].ACLR
reset => mem[23][23].ACLR
reset => mem[23][24].ACLR
reset => mem[23][25].ACLR
reset => mem[23][26].ACLR
reset => mem[23][27].ACLR
reset => mem[23][28].ACLR
reset => mem[23][29].ACLR
reset => mem[23][30].ACLR
reset => mem[23][31].ACLR
reset => mem[23][32].ACLR
reset => mem[23][33].ACLR
reset => mem[23][34].ACLR
reset => mem[23][35].ACLR
reset => mem[23][36].ACLR
reset => mem[23][37].ACLR
reset => mem[23][38].ACLR
reset => mem[23][39].ACLR
reset => mem[23][40].ACLR
reset => mem[23][41].ACLR
reset => mem[23][42].ACLR
reset => mem[23][43].ACLR
reset => mem[23][44].ACLR
reset => mem[23][45].ACLR
reset => mem[23][46].ACLR
reset => mem[23][47].ACLR
reset => mem[23][48].ACLR
reset => mem[23][49].ACLR
reset => mem[23][50].ACLR
reset => mem[23][51].ACLR
reset => mem[23][52].ACLR
reset => mem[23][53].ACLR
reset => mem[23][54].ACLR
reset => mem[23][55].ACLR
reset => mem[23][56].ACLR
reset => mem[23][57].ACLR
reset => mem[23][58].ACLR
reset => mem[23][59].ACLR
reset => mem[23][60].ACLR
reset => mem[23][61].ACLR
reset => mem[23][62].ACLR
reset => mem[23][63].ACLR
reset => mem[23][64].ACLR
reset => mem[23][65].ACLR
reset => mem[23][66].ACLR
reset => mem[23][67].ACLR
reset => mem[23][68].ACLR
reset => mem[23][69].ACLR
reset => mem[23][70].ACLR
reset => mem[23][71].ACLR
reset => mem[23][72].ACLR
reset => mem[23][73].ACLR
reset => mem[23][74].ACLR
reset => mem[23][75].ACLR
reset => mem[23][76].ACLR
reset => mem[23][77].ACLR
reset => mem[23][78].ACLR
reset => mem[23][79].ACLR
reset => mem[23][80].ACLR
reset => mem[23][81].ACLR
reset => mem[23][82].ACLR
reset => mem[23][83].ACLR
reset => mem[23][84].ACLR
reset => mem[23][85].ACLR
reset => mem[23][86].ACLR
reset => mem[23][87].ACLR
reset => mem[23][88].ACLR
reset => mem[23][89].ACLR
reset => mem[23][90].ACLR
reset => mem[23][91].ACLR
reset => mem[23][92].ACLR
reset => mem[23][93].ACLR
reset => mem[23][94].ACLR
reset => mem[23][95].ACLR
reset => mem[23][96].ACLR
reset => mem[23][97].ACLR
reset => mem[23][98].ACLR
reset => mem[23][99].ACLR
reset => mem[23][100].ACLR
reset => mem[23][101].ACLR
reset => mem[23][102].ACLR
reset => mem[23][103].ACLR
reset => mem[23][104].ACLR
reset => mem[23][105].ACLR
reset => mem[23][106].ACLR
reset => mem[23][107].ACLR
reset => mem[23][108].ACLR
reset => mem[23][109].ACLR
reset => mem[23][110].ACLR
reset => mem[23][111].ACLR
reset => mem[23][112].ACLR
reset => mem[23][113].ACLR
reset => mem[23][114].ACLR
reset => mem[23][115].ACLR
reset => mem[23][116].ACLR
reset => mem[23][117].ACLR
reset => mem[23][118].ACLR
reset => mem[23][119].ACLR
reset => mem[23][120].ACLR
reset => mem[23][121].ACLR
reset => mem[23][122].ACLR
reset => mem[23][123].ACLR
reset => mem[23][124].ACLR
reset => mem[23][125].ACLR
reset => mem[23][126].ACLR
reset => mem[23][127].ACLR
reset => mem[23][128].ACLR
reset => mem[23][129].ACLR
reset => mem[23][130].ACLR
reset => mem[23][131].ACLR
reset => mem[23][132].ACLR
reset => mem[23][133].ACLR
reset => mem[23][134].ACLR
reset => mem[23][135].ACLR
reset => mem[23][136].ACLR
reset => mem[23][137].ACLR
reset => mem[23][138].ACLR
reset => mem[23][139].ACLR
reset => mem[23][140].ACLR
reset => mem[23][141].ACLR
reset => mem[23][142].ACLR
reset => mem[22][0].ACLR
reset => mem[22][1].ACLR
reset => mem[22][2].ACLR
reset => mem[22][3].ACLR
reset => mem[22][4].ACLR
reset => mem[22][5].ACLR
reset => mem[22][6].ACLR
reset => mem[22][7].ACLR
reset => mem[22][8].ACLR
reset => mem[22][9].ACLR
reset => mem[22][10].ACLR
reset => mem[22][11].ACLR
reset => mem[22][12].ACLR
reset => mem[22][13].ACLR
reset => mem[22][14].ACLR
reset => mem[22][15].ACLR
reset => mem[22][16].ACLR
reset => mem[22][17].ACLR
reset => mem[22][18].ACLR
reset => mem[22][19].ACLR
reset => mem[22][20].ACLR
reset => mem[22][21].ACLR
reset => mem[22][22].ACLR
reset => mem[22][23].ACLR
reset => mem[22][24].ACLR
reset => mem[22][25].ACLR
reset => mem[22][26].ACLR
reset => mem[22][27].ACLR
reset => mem[22][28].ACLR
reset => mem[22][29].ACLR
reset => mem[22][30].ACLR
reset => mem[22][31].ACLR
reset => mem[22][32].ACLR
reset => mem[22][33].ACLR
reset => mem[22][34].ACLR
reset => mem[22][35].ACLR
reset => mem[22][36].ACLR
reset => mem[22][37].ACLR
reset => mem[22][38].ACLR
reset => mem[22][39].ACLR
reset => mem[22][40].ACLR
reset => mem[22][41].ACLR
reset => mem[22][42].ACLR
reset => mem[22][43].ACLR
reset => mem[22][44].ACLR
reset => mem[22][45].ACLR
reset => mem[22][46].ACLR
reset => mem[22][47].ACLR
reset => mem[22][48].ACLR
reset => mem[22][49].ACLR
reset => mem[22][50].ACLR
reset => mem[22][51].ACLR
reset => mem[22][52].ACLR
reset => mem[22][53].ACLR
reset => mem[22][54].ACLR
reset => mem[22][55].ACLR
reset => mem[22][56].ACLR
reset => mem[22][57].ACLR
reset => mem[22][58].ACLR
reset => mem[22][59].ACLR
reset => mem[22][60].ACLR
reset => mem[22][61].ACLR
reset => mem[22][62].ACLR
reset => mem[22][63].ACLR
reset => mem[22][64].ACLR
reset => mem[22][65].ACLR
reset => mem[22][66].ACLR
reset => mem[22][67].ACLR
reset => mem[22][68].ACLR
reset => mem[22][69].ACLR
reset => mem[22][70].ACLR
reset => mem[22][71].ACLR
reset => mem[22][72].ACLR
reset => mem[22][73].ACLR
reset => mem[22][74].ACLR
reset => mem[22][75].ACLR
reset => mem[22][76].ACLR
reset => mem[22][77].ACLR
reset => mem[22][78].ACLR
reset => mem[22][79].ACLR
reset => mem[22][80].ACLR
reset => mem[22][81].ACLR
reset => mem[22][82].ACLR
reset => mem[22][83].ACLR
reset => mem[22][84].ACLR
reset => mem[22][85].ACLR
reset => mem[22][86].ACLR
reset => mem[22][87].ACLR
reset => mem[22][88].ACLR
reset => mem[22][89].ACLR
reset => mem[22][90].ACLR
reset => mem[22][91].ACLR
reset => mem[22][92].ACLR
reset => mem[22][93].ACLR
reset => mem[22][94].ACLR
reset => mem[22][95].ACLR
reset => mem[22][96].ACLR
reset => mem[22][97].ACLR
reset => mem[22][98].ACLR
reset => mem[22][99].ACLR
reset => mem[22][100].ACLR
reset => mem[22][101].ACLR
reset => mem[22][102].ACLR
reset => mem[22][103].ACLR
reset => mem[22][104].ACLR
reset => mem[22][105].ACLR
reset => mem[22][106].ACLR
reset => mem[22][107].ACLR
reset => mem[22][108].ACLR
reset => mem[22][109].ACLR
reset => mem[22][110].ACLR
reset => mem[22][111].ACLR
reset => mem[22][112].ACLR
reset => mem[22][113].ACLR
reset => mem[22][114].ACLR
reset => mem[22][115].ACLR
reset => mem[22][116].ACLR
reset => mem[22][117].ACLR
reset => mem[22][118].ACLR
reset => mem[22][119].ACLR
reset => mem[22][120].ACLR
reset => mem[22][121].ACLR
reset => mem[22][122].ACLR
reset => mem[22][123].ACLR
reset => mem[22][124].ACLR
reset => mem[22][125].ACLR
reset => mem[22][126].ACLR
reset => mem[22][127].ACLR
reset => mem[22][128].ACLR
reset => mem[22][129].ACLR
reset => mem[22][130].ACLR
reset => mem[22][131].ACLR
reset => mem[22][132].ACLR
reset => mem[22][133].ACLR
reset => mem[22][134].ACLR
reset => mem[22][135].ACLR
reset => mem[22][136].ACLR
reset => mem[22][137].ACLR
reset => mem[22][138].ACLR
reset => mem[22][139].ACLR
reset => mem[22][140].ACLR
reset => mem[22][141].ACLR
reset => mem[22][142].ACLR
reset => mem[21][0].ACLR
reset => mem[21][1].ACLR
reset => mem[21][2].ACLR
reset => mem[21][3].ACLR
reset => mem[21][4].ACLR
reset => mem[21][5].ACLR
reset => mem[21][6].ACLR
reset => mem[21][7].ACLR
reset => mem[21][8].ACLR
reset => mem[21][9].ACLR
reset => mem[21][10].ACLR
reset => mem[21][11].ACLR
reset => mem[21][12].ACLR
reset => mem[21][13].ACLR
reset => mem[21][14].ACLR
reset => mem[21][15].ACLR
reset => mem[21][16].ACLR
reset => mem[21][17].ACLR
reset => mem[21][18].ACLR
reset => mem[21][19].ACLR
reset => mem[21][20].ACLR
reset => mem[21][21].ACLR
reset => mem[21][22].ACLR
reset => mem[21][23].ACLR
reset => mem[21][24].ACLR
reset => mem[21][25].ACLR
reset => mem[21][26].ACLR
reset => mem[21][27].ACLR
reset => mem[21][28].ACLR
reset => mem[21][29].ACLR
reset => mem[21][30].ACLR
reset => mem[21][31].ACLR
reset => mem[21][32].ACLR
reset => mem[21][33].ACLR
reset => mem[21][34].ACLR
reset => mem[21][35].ACLR
reset => mem[21][36].ACLR
reset => mem[21][37].ACLR
reset => mem[21][38].ACLR
reset => mem[21][39].ACLR
reset => mem[21][40].ACLR
reset => mem[21][41].ACLR
reset => mem[21][42].ACLR
reset => mem[21][43].ACLR
reset => mem[21][44].ACLR
reset => mem[21][45].ACLR
reset => mem[21][46].ACLR
reset => mem[21][47].ACLR
reset => mem[21][48].ACLR
reset => mem[21][49].ACLR
reset => mem[21][50].ACLR
reset => mem[21][51].ACLR
reset => mem[21][52].ACLR
reset => mem[21][53].ACLR
reset => mem[21][54].ACLR
reset => mem[21][55].ACLR
reset => mem[21][56].ACLR
reset => mem[21][57].ACLR
reset => mem[21][58].ACLR
reset => mem[21][59].ACLR
reset => mem[21][60].ACLR
reset => mem[21][61].ACLR
reset => mem[21][62].ACLR
reset => mem[21][63].ACLR
reset => mem[21][64].ACLR
reset => mem[21][65].ACLR
reset => mem[21][66].ACLR
reset => mem[21][67].ACLR
reset => mem[21][68].ACLR
reset => mem[21][69].ACLR
reset => mem[21][70].ACLR
reset => mem[21][71].ACLR
reset => mem[21][72].ACLR
reset => mem[21][73].ACLR
reset => mem[21][74].ACLR
reset => mem[21][75].ACLR
reset => mem[21][76].ACLR
reset => mem[21][77].ACLR
reset => mem[21][78].ACLR
reset => mem[21][79].ACLR
reset => mem[21][80].ACLR
reset => mem[21][81].ACLR
reset => mem[21][82].ACLR
reset => mem[21][83].ACLR
reset => mem[21][84].ACLR
reset => mem[21][85].ACLR
reset => mem[21][86].ACLR
reset => mem[21][87].ACLR
reset => mem[21][88].ACLR
reset => mem[21][89].ACLR
reset => mem[21][90].ACLR
reset => mem[21][91].ACLR
reset => mem[21][92].ACLR
reset => mem[21][93].ACLR
reset => mem[21][94].ACLR
reset => mem[21][95].ACLR
reset => mem[21][96].ACLR
reset => mem[21][97].ACLR
reset => mem[21][98].ACLR
reset => mem[21][99].ACLR
reset => mem[21][100].ACLR
reset => mem[21][101].ACLR
reset => mem[21][102].ACLR
reset => mem[21][103].ACLR
reset => mem[21][104].ACLR
reset => mem[21][105].ACLR
reset => mem[21][106].ACLR
reset => mem[21][107].ACLR
reset => mem[21][108].ACLR
reset => mem[21][109].ACLR
reset => mem[21][110].ACLR
reset => mem[21][111].ACLR
reset => mem[21][112].ACLR
reset => mem[21][113].ACLR
reset => mem[21][114].ACLR
reset => mem[21][115].ACLR
reset => mem[21][116].ACLR
reset => mem[21][117].ACLR
reset => mem[21][118].ACLR
reset => mem[21][119].ACLR
reset => mem[21][120].ACLR
reset => mem[21][121].ACLR
reset => mem[21][122].ACLR
reset => mem[21][123].ACLR
reset => mem[21][124].ACLR
reset => mem[21][125].ACLR
reset => mem[21][126].ACLR
reset => mem[21][127].ACLR
reset => mem[21][128].ACLR
reset => mem[21][129].ACLR
reset => mem[21][130].ACLR
reset => mem[21][131].ACLR
reset => mem[21][132].ACLR
reset => mem[21][133].ACLR
reset => mem[21][134].ACLR
reset => mem[21][135].ACLR
reset => mem[21][136].ACLR
reset => mem[21][137].ACLR
reset => mem[21][138].ACLR
reset => mem[21][139].ACLR
reset => mem[21][140].ACLR
reset => mem[21][141].ACLR
reset => mem[21][142].ACLR
reset => mem[20][0].ACLR
reset => mem[20][1].ACLR
reset => mem[20][2].ACLR
reset => mem[20][3].ACLR
reset => mem[20][4].ACLR
reset => mem[20][5].ACLR
reset => mem[20][6].ACLR
reset => mem[20][7].ACLR
reset => mem[20][8].ACLR
reset => mem[20][9].ACLR
reset => mem[20][10].ACLR
reset => mem[20][11].ACLR
reset => mem[20][12].ACLR
reset => mem[20][13].ACLR
reset => mem[20][14].ACLR
reset => mem[20][15].ACLR
reset => mem[20][16].ACLR
reset => mem[20][17].ACLR
reset => mem[20][18].ACLR
reset => mem[20][19].ACLR
reset => mem[20][20].ACLR
reset => mem[20][21].ACLR
reset => mem[20][22].ACLR
reset => mem[20][23].ACLR
reset => mem[20][24].ACLR
reset => mem[20][25].ACLR
reset => mem[20][26].ACLR
reset => mem[20][27].ACLR
reset => mem[20][28].ACLR
reset => mem[20][29].ACLR
reset => mem[20][30].ACLR
reset => mem[20][31].ACLR
reset => mem[20][32].ACLR
reset => mem[20][33].ACLR
reset => mem[20][34].ACLR
reset => mem[20][35].ACLR
reset => mem[20][36].ACLR
reset => mem[20][37].ACLR
reset => mem[20][38].ACLR
reset => mem[20][39].ACLR
reset => mem[20][40].ACLR
reset => mem[20][41].ACLR
reset => mem[20][42].ACLR
reset => mem[20][43].ACLR
reset => mem[20][44].ACLR
reset => mem[20][45].ACLR
reset => mem[20][46].ACLR
reset => mem[20][47].ACLR
reset => mem[20][48].ACLR
reset => mem[20][49].ACLR
reset => mem[20][50].ACLR
reset => mem[20][51].ACLR
reset => mem[20][52].ACLR
reset => mem[20][53].ACLR
reset => mem[20][54].ACLR
reset => mem[20][55].ACLR
reset => mem[20][56].ACLR
reset => mem[20][57].ACLR
reset => mem[20][58].ACLR
reset => mem[20][59].ACLR
reset => mem[20][60].ACLR
reset => mem[20][61].ACLR
reset => mem[20][62].ACLR
reset => mem[20][63].ACLR
reset => mem[20][64].ACLR
reset => mem[20][65].ACLR
reset => mem[20][66].ACLR
reset => mem[20][67].ACLR
reset => mem[20][68].ACLR
reset => mem[20][69].ACLR
reset => mem[20][70].ACLR
reset => mem[20][71].ACLR
reset => mem[20][72].ACLR
reset => mem[20][73].ACLR
reset => mem[20][74].ACLR
reset => mem[20][75].ACLR
reset => mem[20][76].ACLR
reset => mem[20][77].ACLR
reset => mem[20][78].ACLR
reset => mem[20][79].ACLR
reset => mem[20][80].ACLR
reset => mem[20][81].ACLR
reset => mem[20][82].ACLR
reset => mem[20][83].ACLR
reset => mem[20][84].ACLR
reset => mem[20][85].ACLR
reset => mem[20][86].ACLR
reset => mem[20][87].ACLR
reset => mem[20][88].ACLR
reset => mem[20][89].ACLR
reset => mem[20][90].ACLR
reset => mem[20][91].ACLR
reset => mem[20][92].ACLR
reset => mem[20][93].ACLR
reset => mem[20][94].ACLR
reset => mem[20][95].ACLR
reset => mem[20][96].ACLR
reset => mem[20][97].ACLR
reset => mem[20][98].ACLR
reset => mem[20][99].ACLR
reset => mem[20][100].ACLR
reset => mem[20][101].ACLR
reset => mem[20][102].ACLR
reset => mem[20][103].ACLR
reset => mem[20][104].ACLR
reset => mem[20][105].ACLR
reset => mem[20][106].ACLR
reset => mem[20][107].ACLR
reset => mem[20][108].ACLR
reset => mem[20][109].ACLR
reset => mem[20][110].ACLR
reset => mem[20][111].ACLR
reset => mem[20][112].ACLR
reset => mem[20][113].ACLR
reset => mem[20][114].ACLR
reset => mem[20][115].ACLR
reset => mem[20][116].ACLR
reset => mem[20][117].ACLR
reset => mem[20][118].ACLR
reset => mem[20][119].ACLR
reset => mem[20][120].ACLR
reset => mem[20][121].ACLR
reset => mem[20][122].ACLR
reset => mem[20][123].ACLR
reset => mem[20][124].ACLR
reset => mem[20][125].ACLR
reset => mem[20][126].ACLR
reset => mem[20][127].ACLR
reset => mem[20][128].ACLR
reset => mem[20][129].ACLR
reset => mem[20][130].ACLR
reset => mem[20][131].ACLR
reset => mem[20][132].ACLR
reset => mem[20][133].ACLR
reset => mem[20][134].ACLR
reset => mem[20][135].ACLR
reset => mem[20][136].ACLR
reset => mem[20][137].ACLR
reset => mem[20][138].ACLR
reset => mem[20][139].ACLR
reset => mem[20][140].ACLR
reset => mem[20][141].ACLR
reset => mem[20][142].ACLR
reset => mem[19][0].ACLR
reset => mem[19][1].ACLR
reset => mem[19][2].ACLR
reset => mem[19][3].ACLR
reset => mem[19][4].ACLR
reset => mem[19][5].ACLR
reset => mem[19][6].ACLR
reset => mem[19][7].ACLR
reset => mem[19][8].ACLR
reset => mem[19][9].ACLR
reset => mem[19][10].ACLR
reset => mem[19][11].ACLR
reset => mem[19][12].ACLR
reset => mem[19][13].ACLR
reset => mem[19][14].ACLR
reset => mem[19][15].ACLR
reset => mem[19][16].ACLR
reset => mem[19][17].ACLR
reset => mem[19][18].ACLR
reset => mem[19][19].ACLR
reset => mem[19][20].ACLR
reset => mem[19][21].ACLR
reset => mem[19][22].ACLR
reset => mem[19][23].ACLR
reset => mem[19][24].ACLR
reset => mem[19][25].ACLR
reset => mem[19][26].ACLR
reset => mem[19][27].ACLR
reset => mem[19][28].ACLR
reset => mem[19][29].ACLR
reset => mem[19][30].ACLR
reset => mem[19][31].ACLR
reset => mem[19][32].ACLR
reset => mem[19][33].ACLR
reset => mem[19][34].ACLR
reset => mem[19][35].ACLR
reset => mem[19][36].ACLR
reset => mem[19][37].ACLR
reset => mem[19][38].ACLR
reset => mem[19][39].ACLR
reset => mem[19][40].ACLR
reset => mem[19][41].ACLR
reset => mem[19][42].ACLR
reset => mem[19][43].ACLR
reset => mem[19][44].ACLR
reset => mem[19][45].ACLR
reset => mem[19][46].ACLR
reset => mem[19][47].ACLR
reset => mem[19][48].ACLR
reset => mem[19][49].ACLR
reset => mem[19][50].ACLR
reset => mem[19][51].ACLR
reset => mem[19][52].ACLR
reset => mem[19][53].ACLR
reset => mem[19][54].ACLR
reset => mem[19][55].ACLR
reset => mem[19][56].ACLR
reset => mem[19][57].ACLR
reset => mem[19][58].ACLR
reset => mem[19][59].ACLR
reset => mem[19][60].ACLR
reset => mem[19][61].ACLR
reset => mem[19][62].ACLR
reset => mem[19][63].ACLR
reset => mem[19][64].ACLR
reset => mem[19][65].ACLR
reset => mem[19][66].ACLR
reset => mem[19][67].ACLR
reset => mem[19][68].ACLR
reset => mem[19][69].ACLR
reset => mem[19][70].ACLR
reset => mem[19][71].ACLR
reset => mem[19][72].ACLR
reset => mem[19][73].ACLR
reset => mem[19][74].ACLR
reset => mem[19][75].ACLR
reset => mem[19][76].ACLR
reset => mem[19][77].ACLR
reset => mem[19][78].ACLR
reset => mem[19][79].ACLR
reset => mem[19][80].ACLR
reset => mem[19][81].ACLR
reset => mem[19][82].ACLR
reset => mem[19][83].ACLR
reset => mem[19][84].ACLR
reset => mem[19][85].ACLR
reset => mem[19][86].ACLR
reset => mem[19][87].ACLR
reset => mem[19][88].ACLR
reset => mem[19][89].ACLR
reset => mem[19][90].ACLR
reset => mem[19][91].ACLR
reset => mem[19][92].ACLR
reset => mem[19][93].ACLR
reset => mem[19][94].ACLR
reset => mem[19][95].ACLR
reset => mem[19][96].ACLR
reset => mem[19][97].ACLR
reset => mem[19][98].ACLR
reset => mem[19][99].ACLR
reset => mem[19][100].ACLR
reset => mem[19][101].ACLR
reset => mem[19][102].ACLR
reset => mem[19][103].ACLR
reset => mem[19][104].ACLR
reset => mem[19][105].ACLR
reset => mem[19][106].ACLR
reset => mem[19][107].ACLR
reset => mem[19][108].ACLR
reset => mem[19][109].ACLR
reset => mem[19][110].ACLR
reset => mem[19][111].ACLR
reset => mem[19][112].ACLR
reset => mem[19][113].ACLR
reset => mem[19][114].ACLR
reset => mem[19][115].ACLR
reset => mem[19][116].ACLR
reset => mem[19][117].ACLR
reset => mem[19][118].ACLR
reset => mem[19][119].ACLR
reset => mem[19][120].ACLR
reset => mem[19][121].ACLR
reset => mem[19][122].ACLR
reset => mem[19][123].ACLR
reset => mem[19][124].ACLR
reset => mem[19][125].ACLR
reset => mem[19][126].ACLR
reset => mem[19][127].ACLR
reset => mem[19][128].ACLR
reset => mem[19][129].ACLR
reset => mem[19][130].ACLR
reset => mem[19][131].ACLR
reset => mem[19][132].ACLR
reset => mem[19][133].ACLR
reset => mem[19][134].ACLR
reset => mem[19][135].ACLR
reset => mem[19][136].ACLR
reset => mem[19][137].ACLR
reset => mem[19][138].ACLR
reset => mem[19][139].ACLR
reset => mem[19][140].ACLR
reset => mem[19][141].ACLR
reset => mem[19][142].ACLR
reset => mem[18][0].ACLR
reset => mem[18][1].ACLR
reset => mem[18][2].ACLR
reset => mem[18][3].ACLR
reset => mem[18][4].ACLR
reset => mem[18][5].ACLR
reset => mem[18][6].ACLR
reset => mem[18][7].ACLR
reset => mem[18][8].ACLR
reset => mem[18][9].ACLR
reset => mem[18][10].ACLR
reset => mem[18][11].ACLR
reset => mem[18][12].ACLR
reset => mem[18][13].ACLR
reset => mem[18][14].ACLR
reset => mem[18][15].ACLR
reset => mem[18][16].ACLR
reset => mem[18][17].ACLR
reset => mem[18][18].ACLR
reset => mem[18][19].ACLR
reset => mem[18][20].ACLR
reset => mem[18][21].ACLR
reset => mem[18][22].ACLR
reset => mem[18][23].ACLR
reset => mem[18][24].ACLR
reset => mem[18][25].ACLR
reset => mem[18][26].ACLR
reset => mem[18][27].ACLR
reset => mem[18][28].ACLR
reset => mem[18][29].ACLR
reset => mem[18][30].ACLR
reset => mem[18][31].ACLR
reset => mem[18][32].ACLR
reset => mem[18][33].ACLR
reset => mem[18][34].ACLR
reset => mem[18][35].ACLR
reset => mem[18][36].ACLR
reset => mem[18][37].ACLR
reset => mem[18][38].ACLR
reset => mem[18][39].ACLR
reset => mem[18][40].ACLR
reset => mem[18][41].ACLR
reset => mem[18][42].ACLR
reset => mem[18][43].ACLR
reset => mem[18][44].ACLR
reset => mem[18][45].ACLR
reset => mem[18][46].ACLR
reset => mem[18][47].ACLR
reset => mem[18][48].ACLR
reset => mem[18][49].ACLR
reset => mem[18][50].ACLR
reset => mem[18][51].ACLR
reset => mem[18][52].ACLR
reset => mem[18][53].ACLR
reset => mem[18][54].ACLR
reset => mem[18][55].ACLR
reset => mem[18][56].ACLR
reset => mem[18][57].ACLR
reset => mem[18][58].ACLR
reset => mem[18][59].ACLR
reset => mem[18][60].ACLR
reset => mem[18][61].ACLR
reset => mem[18][62].ACLR
reset => mem[18][63].ACLR
reset => mem[18][64].ACLR
reset => mem[18][65].ACLR
reset => mem[18][66].ACLR
reset => mem[18][67].ACLR
reset => mem[18][68].ACLR
reset => mem[18][69].ACLR
reset => mem[18][70].ACLR
reset => mem[18][71].ACLR
reset => mem[18][72].ACLR
reset => mem[18][73].ACLR
reset => mem[18][74].ACLR
reset => mem[18][75].ACLR
reset => mem[18][76].ACLR
reset => mem[18][77].ACLR
reset => mem[18][78].ACLR
reset => mem[18][79].ACLR
reset => mem[18][80].ACLR
reset => mem[18][81].ACLR
reset => mem[18][82].ACLR
reset => mem[18][83].ACLR
reset => mem[18][84].ACLR
reset => mem[18][85].ACLR
reset => mem[18][86].ACLR
reset => mem[18][87].ACLR
reset => mem[18][88].ACLR
reset => mem[18][89].ACLR
reset => mem[18][90].ACLR
reset => mem[18][91].ACLR
reset => mem[18][92].ACLR
reset => mem[18][93].ACLR
reset => mem[18][94].ACLR
reset => mem[18][95].ACLR
reset => mem[18][96].ACLR
reset => mem[18][97].ACLR
reset => mem[18][98].ACLR
reset => mem[18][99].ACLR
reset => mem[18][100].ACLR
reset => mem[18][101].ACLR
reset => mem[18][102].ACLR
reset => mem[18][103].ACLR
reset => mem[18][104].ACLR
reset => mem[18][105].ACLR
reset => mem[18][106].ACLR
reset => mem[18][107].ACLR
reset => mem[18][108].ACLR
reset => mem[18][109].ACLR
reset => mem[18][110].ACLR
reset => mem[18][111].ACLR
reset => mem[18][112].ACLR
reset => mem[18][113].ACLR
reset => mem[18][114].ACLR
reset => mem[18][115].ACLR
reset => mem[18][116].ACLR
reset => mem[18][117].ACLR
reset => mem[18][118].ACLR
reset => mem[18][119].ACLR
reset => mem[18][120].ACLR
reset => mem[18][121].ACLR
reset => mem[18][122].ACLR
reset => mem[18][123].ACLR
reset => mem[18][124].ACLR
reset => mem[18][125].ACLR
reset => mem[18][126].ACLR
reset => mem[18][127].ACLR
reset => mem[18][128].ACLR
reset => mem[18][129].ACLR
reset => mem[18][130].ACLR
reset => mem[18][131].ACLR
reset => mem[18][132].ACLR
reset => mem[18][133].ACLR
reset => mem[18][134].ACLR
reset => mem[18][135].ACLR
reset => mem[18][136].ACLR
reset => mem[18][137].ACLR
reset => mem[18][138].ACLR
reset => mem[18][139].ACLR
reset => mem[18][140].ACLR
reset => mem[18][141].ACLR
reset => mem[18][142].ACLR
reset => mem[17][0].ACLR
reset => mem[17][1].ACLR
reset => mem[17][2].ACLR
reset => mem[17][3].ACLR
reset => mem[17][4].ACLR
reset => mem[17][5].ACLR
reset => mem[17][6].ACLR
reset => mem[17][7].ACLR
reset => mem[17][8].ACLR
reset => mem[17][9].ACLR
reset => mem[17][10].ACLR
reset => mem[17][11].ACLR
reset => mem[17][12].ACLR
reset => mem[17][13].ACLR
reset => mem[17][14].ACLR
reset => mem[17][15].ACLR
reset => mem[17][16].ACLR
reset => mem[17][17].ACLR
reset => mem[17][18].ACLR
reset => mem[17][19].ACLR
reset => mem[17][20].ACLR
reset => mem[17][21].ACLR
reset => mem[17][22].ACLR
reset => mem[17][23].ACLR
reset => mem[17][24].ACLR
reset => mem[17][25].ACLR
reset => mem[17][26].ACLR
reset => mem[17][27].ACLR
reset => mem[17][28].ACLR
reset => mem[17][29].ACLR
reset => mem[17][30].ACLR
reset => mem[17][31].ACLR
reset => mem[17][32].ACLR
reset => mem[17][33].ACLR
reset => mem[17][34].ACLR
reset => mem[17][35].ACLR
reset => mem[17][36].ACLR
reset => mem[17][37].ACLR
reset => mem[17][38].ACLR
reset => mem[17][39].ACLR
reset => mem[17][40].ACLR
reset => mem[17][41].ACLR
reset => mem[17][42].ACLR
reset => mem[17][43].ACLR
reset => mem[17][44].ACLR
reset => mem[17][45].ACLR
reset => mem[17][46].ACLR
reset => mem[17][47].ACLR
reset => mem[17][48].ACLR
reset => mem[17][49].ACLR
reset => mem[17][50].ACLR
reset => mem[17][51].ACLR
reset => mem[17][52].ACLR
reset => mem[17][53].ACLR
reset => mem[17][54].ACLR
reset => mem[17][55].ACLR
reset => mem[17][56].ACLR
reset => mem[17][57].ACLR
reset => mem[17][58].ACLR
reset => mem[17][59].ACLR
reset => mem[17][60].ACLR
reset => mem[17][61].ACLR
reset => mem[17][62].ACLR
reset => mem[17][63].ACLR
reset => mem[17][64].ACLR
reset => mem[17][65].ACLR
reset => mem[17][66].ACLR
reset => mem[17][67].ACLR
reset => mem[17][68].ACLR
reset => mem[17][69].ACLR
reset => mem[17][70].ACLR
reset => mem[17][71].ACLR
reset => mem[17][72].ACLR
reset => mem[17][73].ACLR
reset => mem[17][74].ACLR
reset => mem[17][75].ACLR
reset => mem[17][76].ACLR
reset => mem[17][77].ACLR
reset => mem[17][78].ACLR
reset => mem[17][79].ACLR
reset => mem[17][80].ACLR
reset => mem[17][81].ACLR
reset => mem[17][82].ACLR
reset => mem[17][83].ACLR
reset => mem[17][84].ACLR
reset => mem[17][85].ACLR
reset => mem[17][86].ACLR
reset => mem[17][87].ACLR
reset => mem[17][88].ACLR
reset => mem[17][89].ACLR
reset => mem[17][90].ACLR
reset => mem[17][91].ACLR
reset => mem[17][92].ACLR
reset => mem[17][93].ACLR
reset => mem[17][94].ACLR
reset => mem[17][95].ACLR
reset => mem[17][96].ACLR
reset => mem[17][97].ACLR
reset => mem[17][98].ACLR
reset => mem[17][99].ACLR
reset => mem[17][100].ACLR
reset => mem[17][101].ACLR
reset => mem[17][102].ACLR
reset => mem[17][103].ACLR
reset => mem[17][104].ACLR
reset => mem[17][105].ACLR
reset => mem[17][106].ACLR
reset => mem[17][107].ACLR
reset => mem[17][108].ACLR
reset => mem[17][109].ACLR
reset => mem[17][110].ACLR
reset => mem[17][111].ACLR
reset => mem[17][112].ACLR
reset => mem[17][113].ACLR
reset => mem[17][114].ACLR
reset => mem[17][115].ACLR
reset => mem[17][116].ACLR
reset => mem[17][117].ACLR
reset => mem[17][118].ACLR
reset => mem[17][119].ACLR
reset => mem[17][120].ACLR
reset => mem[17][121].ACLR
reset => mem[17][122].ACLR
reset => mem[17][123].ACLR
reset => mem[17][124].ACLR
reset => mem[17][125].ACLR
reset => mem[17][126].ACLR
reset => mem[17][127].ACLR
reset => mem[17][128].ACLR
reset => mem[17][129].ACLR
reset => mem[17][130].ACLR
reset => mem[17][131].ACLR
reset => mem[17][132].ACLR
reset => mem[17][133].ACLR
reset => mem[17][134].ACLR
reset => mem[17][135].ACLR
reset => mem[17][136].ACLR
reset => mem[17][137].ACLR
reset => mem[17][138].ACLR
reset => mem[17][139].ACLR
reset => mem[17][140].ACLR
reset => mem[17][141].ACLR
reset => mem[17][142].ACLR
reset => mem[16][0].ACLR
reset => mem[16][1].ACLR
reset => mem[16][2].ACLR
reset => mem[16][3].ACLR
reset => mem[16][4].ACLR
reset => mem[16][5].ACLR
reset => mem[16][6].ACLR
reset => mem[16][7].ACLR
reset => mem[16][8].ACLR
reset => mem[16][9].ACLR
reset => mem[16][10].ACLR
reset => mem[16][11].ACLR
reset => mem[16][12].ACLR
reset => mem[16][13].ACLR
reset => mem[16][14].ACLR
reset => mem[16][15].ACLR
reset => mem[16][16].ACLR
reset => mem[16][17].ACLR
reset => mem[16][18].ACLR
reset => mem[16][19].ACLR
reset => mem[16][20].ACLR
reset => mem[16][21].ACLR
reset => mem[16][22].ACLR
reset => mem[16][23].ACLR
reset => mem[16][24].ACLR
reset => mem[16][25].ACLR
reset => mem[16][26].ACLR
reset => mem[16][27].ACLR
reset => mem[16][28].ACLR
reset => mem[16][29].ACLR
reset => mem[16][30].ACLR
reset => mem[16][31].ACLR
reset => mem[16][32].ACLR
reset => mem[16][33].ACLR
reset => mem[16][34].ACLR
reset => mem[16][35].ACLR
reset => mem[16][36].ACLR
reset => mem[16][37].ACLR
reset => mem[16][38].ACLR
reset => mem[16][39].ACLR
reset => mem[16][40].ACLR
reset => mem[16][41].ACLR
reset => mem[16][42].ACLR
reset => mem[16][43].ACLR
reset => mem[16][44].ACLR
reset => mem[16][45].ACLR
reset => mem[16][46].ACLR
reset => mem[16][47].ACLR
reset => mem[16][48].ACLR
reset => mem[16][49].ACLR
reset => mem[16][50].ACLR
reset => mem[16][51].ACLR
reset => mem[16][52].ACLR
reset => mem[16][53].ACLR
reset => mem[16][54].ACLR
reset => mem[16][55].ACLR
reset => mem[16][56].ACLR
reset => mem[16][57].ACLR
reset => mem[16][58].ACLR
reset => mem[16][59].ACLR
reset => mem[16][60].ACLR
reset => mem[16][61].ACLR
reset => mem[16][62].ACLR
reset => mem[16][63].ACLR
reset => mem[16][64].ACLR
reset => mem[16][65].ACLR
reset => mem[16][66].ACLR
reset => mem[16][67].ACLR
reset => mem[16][68].ACLR
reset => mem[16][69].ACLR
reset => mem[16][70].ACLR
reset => mem[16][71].ACLR
reset => mem[16][72].ACLR
reset => mem[16][73].ACLR
reset => mem[16][74].ACLR
reset => mem[16][75].ACLR
reset => mem[16][76].ACLR
reset => mem[16][77].ACLR
reset => mem[16][78].ACLR
reset => mem[16][79].ACLR
reset => mem[16][80].ACLR
reset => mem[16][81].ACLR
reset => mem[16][82].ACLR
reset => mem[16][83].ACLR
reset => mem[16][84].ACLR
reset => mem[16][85].ACLR
reset => mem[16][86].ACLR
reset => mem[16][87].ACLR
reset => mem[16][88].ACLR
reset => mem[16][89].ACLR
reset => mem[16][90].ACLR
reset => mem[16][91].ACLR
reset => mem[16][92].ACLR
reset => mem[16][93].ACLR
reset => mem[16][94].ACLR
reset => mem[16][95].ACLR
reset => mem[16][96].ACLR
reset => mem[16][97].ACLR
reset => mem[16][98].ACLR
reset => mem[16][99].ACLR
reset => mem[16][100].ACLR
reset => mem[16][101].ACLR
reset => mem[16][102].ACLR
reset => mem[16][103].ACLR
reset => mem[16][104].ACLR
reset => mem[16][105].ACLR
reset => mem[16][106].ACLR
reset => mem[16][107].ACLR
reset => mem[16][108].ACLR
reset => mem[16][109].ACLR
reset => mem[16][110].ACLR
reset => mem[16][111].ACLR
reset => mem[16][112].ACLR
reset => mem[16][113].ACLR
reset => mem[16][114].ACLR
reset => mem[16][115].ACLR
reset => mem[16][116].ACLR
reset => mem[16][117].ACLR
reset => mem[16][118].ACLR
reset => mem[16][119].ACLR
reset => mem[16][120].ACLR
reset => mem[16][121].ACLR
reset => mem[16][122].ACLR
reset => mem[16][123].ACLR
reset => mem[16][124].ACLR
reset => mem[16][125].ACLR
reset => mem[16][126].ACLR
reset => mem[16][127].ACLR
reset => mem[16][128].ACLR
reset => mem[16][129].ACLR
reset => mem[16][130].ACLR
reset => mem[16][131].ACLR
reset => mem[16][132].ACLR
reset => mem[16][133].ACLR
reset => mem[16][134].ACLR
reset => mem[16][135].ACLR
reset => mem[16][136].ACLR
reset => mem[16][137].ACLR
reset => mem[16][138].ACLR
reset => mem[16][139].ACLR
reset => mem[16][140].ACLR
reset => mem[16][141].ACLR
reset => mem[16][142].ACLR
reset => mem[15][0].ACLR
reset => mem[15][1].ACLR
reset => mem[15][2].ACLR
reset => mem[15][3].ACLR
reset => mem[15][4].ACLR
reset => mem[15][5].ACLR
reset => mem[15][6].ACLR
reset => mem[15][7].ACLR
reset => mem[15][8].ACLR
reset => mem[15][9].ACLR
reset => mem[15][10].ACLR
reset => mem[15][11].ACLR
reset => mem[15][12].ACLR
reset => mem[15][13].ACLR
reset => mem[15][14].ACLR
reset => mem[15][15].ACLR
reset => mem[15][16].ACLR
reset => mem[15][17].ACLR
reset => mem[15][18].ACLR
reset => mem[15][19].ACLR
reset => mem[15][20].ACLR
reset => mem[15][21].ACLR
reset => mem[15][22].ACLR
reset => mem[15][23].ACLR
reset => mem[15][24].ACLR
reset => mem[15][25].ACLR
reset => mem[15][26].ACLR
reset => mem[15][27].ACLR
reset => mem[15][28].ACLR
reset => mem[15][29].ACLR
reset => mem[15][30].ACLR
reset => mem[15][31].ACLR
reset => mem[15][32].ACLR
reset => mem[15][33].ACLR
reset => mem[15][34].ACLR
reset => mem[15][35].ACLR
reset => mem[15][36].ACLR
reset => mem[15][37].ACLR
reset => mem[15][38].ACLR
reset => mem[15][39].ACLR
reset => mem[15][40].ACLR
reset => mem[15][41].ACLR
reset => mem[15][42].ACLR
reset => mem[15][43].ACLR
reset => mem[15][44].ACLR
reset => mem[15][45].ACLR
reset => mem[15][46].ACLR
reset => mem[15][47].ACLR
reset => mem[15][48].ACLR
reset => mem[15][49].ACLR
reset => mem[15][50].ACLR
reset => mem[15][51].ACLR
reset => mem[15][52].ACLR
reset => mem[15][53].ACLR
reset => mem[15][54].ACLR
reset => mem[15][55].ACLR
reset => mem[15][56].ACLR
reset => mem[15][57].ACLR
reset => mem[15][58].ACLR
reset => mem[15][59].ACLR
reset => mem[15][60].ACLR
reset => mem[15][61].ACLR
reset => mem[15][62].ACLR
reset => mem[15][63].ACLR
reset => mem[15][64].ACLR
reset => mem[15][65].ACLR
reset => mem[15][66].ACLR
reset => mem[15][67].ACLR
reset => mem[15][68].ACLR
reset => mem[15][69].ACLR
reset => mem[15][70].ACLR
reset => mem[15][71].ACLR
reset => mem[15][72].ACLR
reset => mem[15][73].ACLR
reset => mem[15][74].ACLR
reset => mem[15][75].ACLR
reset => mem[15][76].ACLR
reset => mem[15][77].ACLR
reset => mem[15][78].ACLR
reset => mem[15][79].ACLR
reset => mem[15][80].ACLR
reset => mem[15][81].ACLR
reset => mem[15][82].ACLR
reset => mem[15][83].ACLR
reset => mem[15][84].ACLR
reset => mem[15][85].ACLR
reset => mem[15][86].ACLR
reset => mem[15][87].ACLR
reset => mem[15][88].ACLR
reset => mem[15][89].ACLR
reset => mem[15][90].ACLR
reset => mem[15][91].ACLR
reset => mem[15][92].ACLR
reset => mem[15][93].ACLR
reset => mem[15][94].ACLR
reset => mem[15][95].ACLR
reset => mem[15][96].ACLR
reset => mem[15][97].ACLR
reset => mem[15][98].ACLR
reset => mem[15][99].ACLR
reset => mem[15][100].ACLR
reset => mem[15][101].ACLR
reset => mem[15][102].ACLR
reset => mem[15][103].ACLR
reset => mem[15][104].ACLR
reset => mem[15][105].ACLR
reset => mem[15][106].ACLR
reset => mem[15][107].ACLR
reset => mem[15][108].ACLR
reset => mem[15][109].ACLR
reset => mem[15][110].ACLR
reset => mem[15][111].ACLR
reset => mem[15][112].ACLR
reset => mem[15][113].ACLR
reset => mem[15][114].ACLR
reset => mem[15][115].ACLR
reset => mem[15][116].ACLR
reset => mem[15][117].ACLR
reset => mem[15][118].ACLR
reset => mem[15][119].ACLR
reset => mem[15][120].ACLR
reset => mem[15][121].ACLR
reset => mem[15][122].ACLR
reset => mem[15][123].ACLR
reset => mem[15][124].ACLR
reset => mem[15][125].ACLR
reset => mem[15][126].ACLR
reset => mem[15][127].ACLR
reset => mem[15][128].ACLR
reset => mem[15][129].ACLR
reset => mem[15][130].ACLR
reset => mem[15][131].ACLR
reset => mem[15][132].ACLR
reset => mem[15][133].ACLR
reset => mem[15][134].ACLR
reset => mem[15][135].ACLR
reset => mem[15][136].ACLR
reset => mem[15][137].ACLR
reset => mem[15][138].ACLR
reset => mem[15][139].ACLR
reset => mem[15][140].ACLR
reset => mem[15][141].ACLR
reset => mem[15][142].ACLR
reset => mem[14][0].ACLR
reset => mem[14][1].ACLR
reset => mem[14][2].ACLR
reset => mem[14][3].ACLR
reset => mem[14][4].ACLR
reset => mem[14][5].ACLR
reset => mem[14][6].ACLR
reset => mem[14][7].ACLR
reset => mem[14][8].ACLR
reset => mem[14][9].ACLR
reset => mem[14][10].ACLR
reset => mem[14][11].ACLR
reset => mem[14][12].ACLR
reset => mem[14][13].ACLR
reset => mem[14][14].ACLR
reset => mem[14][15].ACLR
reset => mem[14][16].ACLR
reset => mem[14][17].ACLR
reset => mem[14][18].ACLR
reset => mem[14][19].ACLR
reset => mem[14][20].ACLR
reset => mem[14][21].ACLR
reset => mem[14][22].ACLR
reset => mem[14][23].ACLR
reset => mem[14][24].ACLR
reset => mem[14][25].ACLR
reset => mem[14][26].ACLR
reset => mem[14][27].ACLR
reset => mem[14][28].ACLR
reset => mem[14][29].ACLR
reset => mem[14][30].ACLR
reset => mem[14][31].ACLR
reset => mem[14][32].ACLR
reset => mem[14][33].ACLR
reset => mem[14][34].ACLR
reset => mem[14][35].ACLR
reset => mem[14][36].ACLR
reset => mem[14][37].ACLR
reset => mem[14][38].ACLR
reset => mem[14][39].ACLR
reset => mem[14][40].ACLR
reset => mem[14][41].ACLR
reset => mem[14][42].ACLR
reset => mem[14][43].ACLR
reset => mem[14][44].ACLR
reset => mem[14][45].ACLR
reset => mem[14][46].ACLR
reset => mem[14][47].ACLR
reset => mem[14][48].ACLR
reset => mem[14][49].ACLR
reset => mem[14][50].ACLR
reset => mem[14][51].ACLR
reset => mem[14][52].ACLR
reset => mem[14][53].ACLR
reset => mem[14][54].ACLR
reset => mem[14][55].ACLR
reset => mem[14][56].ACLR
reset => mem[14][57].ACLR
reset => mem[14][58].ACLR
reset => mem[14][59].ACLR
reset => mem[14][60].ACLR
reset => mem[14][61].ACLR
reset => mem[14][62].ACLR
reset => mem[14][63].ACLR
reset => mem[14][64].ACLR
reset => mem[14][65].ACLR
reset => mem[14][66].ACLR
reset => mem[14][67].ACLR
reset => mem[14][68].ACLR
reset => mem[14][69].ACLR
reset => mem[14][70].ACLR
reset => mem[14][71].ACLR
reset => mem[14][72].ACLR
reset => mem[14][73].ACLR
reset => mem[14][74].ACLR
reset => mem[14][75].ACLR
reset => mem[14][76].ACLR
reset => mem[14][77].ACLR
reset => mem[14][78].ACLR
reset => mem[14][79].ACLR
reset => mem[14][80].ACLR
reset => mem[14][81].ACLR
reset => mem[14][82].ACLR
reset => mem[14][83].ACLR
reset => mem[14][84].ACLR
reset => mem[14][85].ACLR
reset => mem[14][86].ACLR
reset => mem[14][87].ACLR
reset => mem[14][88].ACLR
reset => mem[14][89].ACLR
reset => mem[14][90].ACLR
reset => mem[14][91].ACLR
reset => mem[14][92].ACLR
reset => mem[14][93].ACLR
reset => mem[14][94].ACLR
reset => mem[14][95].ACLR
reset => mem[14][96].ACLR
reset => mem[14][97].ACLR
reset => mem[14][98].ACLR
reset => mem[14][99].ACLR
reset => mem[14][100].ACLR
reset => mem[14][101].ACLR
reset => mem[14][102].ACLR
reset => mem[14][103].ACLR
reset => mem[14][104].ACLR
reset => mem[14][105].ACLR
reset => mem[14][106].ACLR
reset => mem[14][107].ACLR
reset => mem[14][108].ACLR
reset => mem[14][109].ACLR
reset => mem[14][110].ACLR
reset => mem[14][111].ACLR
reset => mem[14][112].ACLR
reset => mem[14][113].ACLR
reset => mem[14][114].ACLR
reset => mem[14][115].ACLR
reset => mem[14][116].ACLR
reset => mem[14][117].ACLR
reset => mem[14][118].ACLR
reset => mem[14][119].ACLR
reset => mem[14][120].ACLR
reset => mem[14][121].ACLR
reset => mem[14][122].ACLR
reset => mem[14][123].ACLR
reset => mem[14][124].ACLR
reset => mem[14][125].ACLR
reset => mem[14][126].ACLR
reset => mem[14][127].ACLR
reset => mem[14][128].ACLR
reset => mem[14][129].ACLR
reset => mem[14][130].ACLR
reset => mem[14][131].ACLR
reset => mem[14][132].ACLR
reset => mem[14][133].ACLR
reset => mem[14][134].ACLR
reset => mem[14][135].ACLR
reset => mem[14][136].ACLR
reset => mem[14][137].ACLR
reset => mem[14][138].ACLR
reset => mem[14][139].ACLR
reset => mem[14][140].ACLR
reset => mem[14][141].ACLR
reset => mem[14][142].ACLR
reset => mem[13][0].ACLR
reset => mem[13][1].ACLR
reset => mem[13][2].ACLR
reset => mem[13][3].ACLR
reset => mem[13][4].ACLR
reset => mem[13][5].ACLR
reset => mem[13][6].ACLR
reset => mem[13][7].ACLR
reset => mem[13][8].ACLR
reset => mem[13][9].ACLR
reset => mem[13][10].ACLR
reset => mem[13][11].ACLR
reset => mem[13][12].ACLR
reset => mem[13][13].ACLR
reset => mem[13][14].ACLR
reset => mem[13][15].ACLR
reset => mem[13][16].ACLR
reset => mem[13][17].ACLR
reset => mem[13][18].ACLR
reset => mem[13][19].ACLR
reset => mem[13][20].ACLR
reset => mem[13][21].ACLR
reset => mem[13][22].ACLR
reset => mem[13][23].ACLR
reset => mem[13][24].ACLR
reset => mem[13][25].ACLR
reset => mem[13][26].ACLR
reset => mem[13][27].ACLR
reset => mem[13][28].ACLR
reset => mem[13][29].ACLR
reset => mem[13][30].ACLR
reset => mem[13][31].ACLR
reset => mem[13][32].ACLR
reset => mem[13][33].ACLR
reset => mem[13][34].ACLR
reset => mem[13][35].ACLR
reset => mem[13][36].ACLR
reset => mem[13][37].ACLR
reset => mem[13][38].ACLR
reset => mem[13][39].ACLR
reset => mem[13][40].ACLR
reset => mem[13][41].ACLR
reset => mem[13][42].ACLR
reset => mem[13][43].ACLR
reset => mem[13][44].ACLR
reset => mem[13][45].ACLR
reset => mem[13][46].ACLR
reset => mem[13][47].ACLR
reset => mem[13][48].ACLR
reset => mem[13][49].ACLR
reset => mem[13][50].ACLR
reset => mem[13][51].ACLR
reset => mem[13][52].ACLR
reset => mem[13][53].ACLR
reset => mem[13][54].ACLR
reset => mem[13][55].ACLR
reset => mem[13][56].ACLR
reset => mem[13][57].ACLR
reset => mem[13][58].ACLR
reset => mem[13][59].ACLR
reset => mem[13][60].ACLR
reset => mem[13][61].ACLR
reset => mem[13][62].ACLR
reset => mem[13][63].ACLR
reset => mem[13][64].ACLR
reset => mem[13][65].ACLR
reset => mem[13][66].ACLR
reset => mem[13][67].ACLR
reset => mem[13][68].ACLR
reset => mem[13][69].ACLR
reset => mem[13][70].ACLR
reset => mem[13][71].ACLR
reset => mem[13][72].ACLR
reset => mem[13][73].ACLR
reset => mem[13][74].ACLR
reset => mem[13][75].ACLR
reset => mem[13][76].ACLR
reset => mem[13][77].ACLR
reset => mem[13][78].ACLR
reset => mem[13][79].ACLR
reset => mem[13][80].ACLR
reset => mem[13][81].ACLR
reset => mem[13][82].ACLR
reset => mem[13][83].ACLR
reset => mem[13][84].ACLR
reset => mem[13][85].ACLR
reset => mem[13][86].ACLR
reset => mem[13][87].ACLR
reset => mem[13][88].ACLR
reset => mem[13][89].ACLR
reset => mem[13][90].ACLR
reset => mem[13][91].ACLR
reset => mem[13][92].ACLR
reset => mem[13][93].ACLR
reset => mem[13][94].ACLR
reset => mem[13][95].ACLR
reset => mem[13][96].ACLR
reset => mem[13][97].ACLR
reset => mem[13][98].ACLR
reset => mem[13][99].ACLR
reset => mem[13][100].ACLR
reset => mem[13][101].ACLR
reset => mem[13][102].ACLR
reset => mem[13][103].ACLR
reset => mem[13][104].ACLR
reset => mem[13][105].ACLR
reset => mem[13][106].ACLR
reset => mem[13][107].ACLR
reset => mem[13][108].ACLR
reset => mem[13][109].ACLR
reset => mem[13][110].ACLR
reset => mem[13][111].ACLR
reset => mem[13][112].ACLR
reset => mem[13][113].ACLR
reset => mem[13][114].ACLR
reset => mem[13][115].ACLR
reset => mem[13][116].ACLR
reset => mem[13][117].ACLR
reset => mem[13][118].ACLR
reset => mem[13][119].ACLR
reset => mem[13][120].ACLR
reset => mem[13][121].ACLR
reset => mem[13][122].ACLR
reset => mem[13][123].ACLR
reset => mem[13][124].ACLR
reset => mem[13][125].ACLR
reset => mem[13][126].ACLR
reset => mem[13][127].ACLR
reset => mem[13][128].ACLR
reset => mem[13][129].ACLR
reset => mem[13][130].ACLR
reset => mem[13][131].ACLR
reset => mem[13][132].ACLR
reset => mem[13][133].ACLR
reset => mem[13][134].ACLR
reset => mem[13][135].ACLR
reset => mem[13][136].ACLR
reset => mem[13][137].ACLR
reset => mem[13][138].ACLR
reset => mem[13][139].ACLR
reset => mem[13][140].ACLR
reset => mem[13][141].ACLR
reset => mem[13][142].ACLR
reset => mem[12][0].ACLR
reset => mem[12][1].ACLR
reset => mem[12][2].ACLR
reset => mem[12][3].ACLR
reset => mem[12][4].ACLR
reset => mem[12][5].ACLR
reset => mem[12][6].ACLR
reset => mem[12][7].ACLR
reset => mem[12][8].ACLR
reset => mem[12][9].ACLR
reset => mem[12][10].ACLR
reset => mem[12][11].ACLR
reset => mem[12][12].ACLR
reset => mem[12][13].ACLR
reset => mem[12][14].ACLR
reset => mem[12][15].ACLR
reset => mem[12][16].ACLR
reset => mem[12][17].ACLR
reset => mem[12][18].ACLR
reset => mem[12][19].ACLR
reset => mem[12][20].ACLR
reset => mem[12][21].ACLR
reset => mem[12][22].ACLR
reset => mem[12][23].ACLR
reset => mem[12][24].ACLR
reset => mem[12][25].ACLR
reset => mem[12][26].ACLR
reset => mem[12][27].ACLR
reset => mem[12][28].ACLR
reset => mem[12][29].ACLR
reset => mem[12][30].ACLR
reset => mem[12][31].ACLR
reset => mem[12][32].ACLR
reset => mem[12][33].ACLR
reset => mem[12][34].ACLR
reset => mem[12][35].ACLR
reset => mem[12][36].ACLR
reset => mem[12][37].ACLR
reset => mem[12][38].ACLR
reset => mem[12][39].ACLR
reset => mem[12][40].ACLR
reset => mem[12][41].ACLR
reset => mem[12][42].ACLR
reset => mem[12][43].ACLR
reset => mem[12][44].ACLR
reset => mem[12][45].ACLR
reset => mem[12][46].ACLR
reset => mem[12][47].ACLR
reset => mem[12][48].ACLR
reset => mem[12][49].ACLR
reset => mem[12][50].ACLR
reset => mem[12][51].ACLR
reset => mem[12][52].ACLR
reset => mem[12][53].ACLR
reset => mem[12][54].ACLR
reset => mem[12][55].ACLR
reset => mem[12][56].ACLR
reset => mem[12][57].ACLR
reset => mem[12][58].ACLR
reset => mem[12][59].ACLR
reset => mem[12][60].ACLR
reset => mem[12][61].ACLR
reset => mem[12][62].ACLR
reset => mem[12][63].ACLR
reset => mem[12][64].ACLR
reset => mem[12][65].ACLR
reset => mem[12][66].ACLR
reset => mem[12][67].ACLR
reset => mem[12][68].ACLR
reset => mem[12][69].ACLR
reset => mem[12][70].ACLR
reset => mem[12][71].ACLR
reset => mem[12][72].ACLR
reset => mem[12][73].ACLR
reset => mem[12][74].ACLR
reset => mem[12][75].ACLR
reset => mem[12][76].ACLR
reset => mem[12][77].ACLR
reset => mem[12][78].ACLR
reset => mem[12][79].ACLR
reset => mem[12][80].ACLR
reset => mem[12][81].ACLR
reset => mem[12][82].ACLR
reset => mem[12][83].ACLR
reset => mem[12][84].ACLR
reset => mem[12][85].ACLR
reset => mem[12][86].ACLR
reset => mem[12][87].ACLR
reset => mem[12][88].ACLR
reset => mem[12][89].ACLR
reset => mem[12][90].ACLR
reset => mem[12][91].ACLR
reset => mem[12][92].ACLR
reset => mem[12][93].ACLR
reset => mem[12][94].ACLR
reset => mem[12][95].ACLR
reset => mem[12][96].ACLR
reset => mem[12][97].ACLR
reset => mem[12][98].ACLR
reset => mem[12][99].ACLR
reset => mem[12][100].ACLR
reset => mem[12][101].ACLR
reset => mem[12][102].ACLR
reset => mem[12][103].ACLR
reset => mem[12][104].ACLR
reset => mem[12][105].ACLR
reset => mem[12][106].ACLR
reset => mem[12][107].ACLR
reset => mem[12][108].ACLR
reset => mem[12][109].ACLR
reset => mem[12][110].ACLR
reset => mem[12][111].ACLR
reset => mem[12][112].ACLR
reset => mem[12][113].ACLR
reset => mem[12][114].ACLR
reset => mem[12][115].ACLR
reset => mem[12][116].ACLR
reset => mem[12][117].ACLR
reset => mem[12][118].ACLR
reset => mem[12][119].ACLR
reset => mem[12][120].ACLR
reset => mem[12][121].ACLR
reset => mem[12][122].ACLR
reset => mem[12][123].ACLR
reset => mem[12][124].ACLR
reset => mem[12][125].ACLR
reset => mem[12][126].ACLR
reset => mem[12][127].ACLR
reset => mem[12][128].ACLR
reset => mem[12][129].ACLR
reset => mem[12][130].ACLR
reset => mem[12][131].ACLR
reset => mem[12][132].ACLR
reset => mem[12][133].ACLR
reset => mem[12][134].ACLR
reset => mem[12][135].ACLR
reset => mem[12][136].ACLR
reset => mem[12][137].ACLR
reset => mem[12][138].ACLR
reset => mem[12][139].ACLR
reset => mem[12][140].ACLR
reset => mem[12][141].ACLR
reset => mem[12][142].ACLR
reset => mem[11][0].ACLR
reset => mem[11][1].ACLR
reset => mem[11][2].ACLR
reset => mem[11][3].ACLR
reset => mem[11][4].ACLR
reset => mem[11][5].ACLR
reset => mem[11][6].ACLR
reset => mem[11][7].ACLR
reset => mem[11][8].ACLR
reset => mem[11][9].ACLR
reset => mem[11][10].ACLR
reset => mem[11][11].ACLR
reset => mem[11][12].ACLR
reset => mem[11][13].ACLR
reset => mem[11][14].ACLR
reset => mem[11][15].ACLR
reset => mem[11][16].ACLR
reset => mem[11][17].ACLR
reset => mem[11][18].ACLR
reset => mem[11][19].ACLR
reset => mem[11][20].ACLR
reset => mem[11][21].ACLR
reset => mem[11][22].ACLR
reset => mem[11][23].ACLR
reset => mem[11][24].ACLR
reset => mem[11][25].ACLR
reset => mem[11][26].ACLR
reset => mem[11][27].ACLR
reset => mem[11][28].ACLR
reset => mem[11][29].ACLR
reset => mem[11][30].ACLR
reset => mem[11][31].ACLR
reset => mem[11][32].ACLR
reset => mem[11][33].ACLR
reset => mem[11][34].ACLR
reset => mem[11][35].ACLR
reset => mem[11][36].ACLR
reset => mem[11][37].ACLR
reset => mem[11][38].ACLR
reset => mem[11][39].ACLR
reset => mem[11][40].ACLR
reset => mem[11][41].ACLR
reset => mem[11][42].ACLR
reset => mem[11][43].ACLR
reset => mem[11][44].ACLR
reset => mem[11][45].ACLR
reset => mem[11][46].ACLR
reset => mem[11][47].ACLR
reset => mem[11][48].ACLR
reset => mem[11][49].ACLR
reset => mem[11][50].ACLR
reset => mem[11][51].ACLR
reset => mem[11][52].ACLR
reset => mem[11][53].ACLR
reset => mem[11][54].ACLR
reset => mem[11][55].ACLR
reset => mem[11][56].ACLR
reset => mem[11][57].ACLR
reset => mem[11][58].ACLR
reset => mem[11][59].ACLR
reset => mem[11][60].ACLR
reset => mem[11][61].ACLR
reset => mem[11][62].ACLR
reset => mem[11][63].ACLR
reset => mem[11][64].ACLR
reset => mem[11][65].ACLR
reset => mem[11][66].ACLR
reset => mem[11][67].ACLR
reset => mem[11][68].ACLR
reset => mem[11][69].ACLR
reset => mem[11][70].ACLR
reset => mem[11][71].ACLR
reset => mem[11][72].ACLR
reset => mem[11][73].ACLR
reset => mem[11][74].ACLR
reset => mem[11][75].ACLR
reset => mem[11][76].ACLR
reset => mem[11][77].ACLR
reset => mem[11][78].ACLR
reset => mem[11][79].ACLR
reset => mem[11][80].ACLR
reset => mem[11][81].ACLR
reset => mem[11][82].ACLR
reset => mem[11][83].ACLR
reset => mem[11][84].ACLR
reset => mem[11][85].ACLR
reset => mem[11][86].ACLR
reset => mem[11][87].ACLR
reset => mem[11][88].ACLR
reset => mem[11][89].ACLR
reset => mem[11][90].ACLR
reset => mem[11][91].ACLR
reset => mem[11][92].ACLR
reset => mem[11][93].ACLR
reset => mem[11][94].ACLR
reset => mem[11][95].ACLR
reset => mem[11][96].ACLR
reset => mem[11][97].ACLR
reset => mem[11][98].ACLR
reset => mem[11][99].ACLR
reset => mem[11][100].ACLR
reset => mem[11][101].ACLR
reset => mem[11][102].ACLR
reset => mem[11][103].ACLR
reset => mem[11][104].ACLR
reset => mem[11][105].ACLR
reset => mem[11][106].ACLR
reset => mem[11][107].ACLR
reset => mem[11][108].ACLR
reset => mem[11][109].ACLR
reset => mem[11][110].ACLR
reset => mem[11][111].ACLR
reset => mem[11][112].ACLR
reset => mem[11][113].ACLR
reset => mem[11][114].ACLR
reset => mem[11][115].ACLR
reset => mem[11][116].ACLR
reset => mem[11][117].ACLR
reset => mem[11][118].ACLR
reset => mem[11][119].ACLR
reset => mem[11][120].ACLR
reset => mem[11][121].ACLR
reset => mem[11][122].ACLR
reset => mem[11][123].ACLR
reset => mem[11][124].ACLR
reset => mem[11][125].ACLR
reset => mem[11][126].ACLR
reset => mem[11][127].ACLR
reset => mem[11][128].ACLR
reset => mem[11][129].ACLR
reset => mem[11][130].ACLR
reset => mem[11][131].ACLR
reset => mem[11][132].ACLR
reset => mem[11][133].ACLR
reset => mem[11][134].ACLR
reset => mem[11][135].ACLR
reset => mem[11][136].ACLR
reset => mem[11][137].ACLR
reset => mem[11][138].ACLR
reset => mem[11][139].ACLR
reset => mem[11][140].ACLR
reset => mem[11][141].ACLR
reset => mem[11][142].ACLR
reset => mem[10][0].ACLR
reset => mem[10][1].ACLR
reset => mem[10][2].ACLR
reset => mem[10][3].ACLR
reset => mem[10][4].ACLR
reset => mem[10][5].ACLR
reset => mem[10][6].ACLR
reset => mem[10][7].ACLR
reset => mem[10][8].ACLR
reset => mem[10][9].ACLR
reset => mem[10][10].ACLR
reset => mem[10][11].ACLR
reset => mem[10][12].ACLR
reset => mem[10][13].ACLR
reset => mem[10][14].ACLR
reset => mem[10][15].ACLR
reset => mem[10][16].ACLR
reset => mem[10][17].ACLR
reset => mem[10][18].ACLR
reset => mem[10][19].ACLR
reset => mem[10][20].ACLR
reset => mem[10][21].ACLR
reset => mem[10][22].ACLR
reset => mem[10][23].ACLR
reset => mem[10][24].ACLR
reset => mem[10][25].ACLR
reset => mem[10][26].ACLR
reset => mem[10][27].ACLR
reset => mem[10][28].ACLR
reset => mem[10][29].ACLR
reset => mem[10][30].ACLR
reset => mem[10][31].ACLR
reset => mem[10][32].ACLR
reset => mem[10][33].ACLR
reset => mem[10][34].ACLR
reset => mem[10][35].ACLR
reset => mem[10][36].ACLR
reset => mem[10][37].ACLR
reset => mem[10][38].ACLR
reset => mem[10][39].ACLR
reset => mem[10][40].ACLR
reset => mem[10][41].ACLR
reset => mem[10][42].ACLR
reset => mem[10][43].ACLR
reset => mem[10][44].ACLR
reset => mem[10][45].ACLR
reset => mem[10][46].ACLR
reset => mem[10][47].ACLR
reset => mem[10][48].ACLR
reset => mem[10][49].ACLR
reset => mem[10][50].ACLR
reset => mem[10][51].ACLR
reset => mem[10][52].ACLR
reset => mem[10][53].ACLR
reset => mem[10][54].ACLR
reset => mem[10][55].ACLR
reset => mem[10][56].ACLR
reset => mem[10][57].ACLR
reset => mem[10][58].ACLR
reset => mem[10][59].ACLR
reset => mem[10][60].ACLR
reset => mem[10][61].ACLR
reset => mem[10][62].ACLR
reset => mem[10][63].ACLR
reset => mem[10][64].ACLR
reset => mem[10][65].ACLR
reset => mem[10][66].ACLR
reset => mem[10][67].ACLR
reset => mem[10][68].ACLR
reset => mem[10][69].ACLR
reset => mem[10][70].ACLR
reset => mem[10][71].ACLR
reset => mem[10][72].ACLR
reset => mem[10][73].ACLR
reset => mem[10][74].ACLR
reset => mem[10][75].ACLR
reset => mem[10][76].ACLR
reset => mem[10][77].ACLR
reset => mem[10][78].ACLR
reset => mem[10][79].ACLR
reset => mem[10][80].ACLR
reset => mem[10][81].ACLR
reset => mem[10][82].ACLR
reset => mem[10][83].ACLR
reset => mem[10][84].ACLR
reset => mem[10][85].ACLR
reset => mem[10][86].ACLR
reset => mem[10][87].ACLR
reset => mem[10][88].ACLR
reset => mem[10][89].ACLR
reset => mem[10][90].ACLR
reset => mem[10][91].ACLR
reset => mem[10][92].ACLR
reset => mem[10][93].ACLR
reset => mem[10][94].ACLR
reset => mem[10][95].ACLR
reset => mem[10][96].ACLR
reset => mem[10][97].ACLR
reset => mem[10][98].ACLR
reset => mem[10][99].ACLR
reset => mem[10][100].ACLR
reset => mem[10][101].ACLR
reset => mem[10][102].ACLR
reset => mem[10][103].ACLR
reset => mem[10][104].ACLR
reset => mem[10][105].ACLR
reset => mem[10][106].ACLR
reset => mem[10][107].ACLR
reset => mem[10][108].ACLR
reset => mem[10][109].ACLR
reset => mem[10][110].ACLR
reset => mem[10][111].ACLR
reset => mem[10][112].ACLR
reset => mem[10][113].ACLR
reset => mem[10][114].ACLR
reset => mem[10][115].ACLR
reset => mem[10][116].ACLR
reset => mem[10][117].ACLR
reset => mem[10][118].ACLR
reset => mem[10][119].ACLR
reset => mem[10][120].ACLR
reset => mem[10][121].ACLR
reset => mem[10][122].ACLR
reset => mem[10][123].ACLR
reset => mem[10][124].ACLR
reset => mem[10][125].ACLR
reset => mem[10][126].ACLR
reset => mem[10][127].ACLR
reset => mem[10][128].ACLR
reset => mem[10][129].ACLR
reset => mem[10][130].ACLR
reset => mem[10][131].ACLR
reset => mem[10][132].ACLR
reset => mem[10][133].ACLR
reset => mem[10][134].ACLR
reset => mem[10][135].ACLR
reset => mem[10][136].ACLR
reset => mem[10][137].ACLR
reset => mem[10][138].ACLR
reset => mem[10][139].ACLR
reset => mem[10][140].ACLR
reset => mem[10][141].ACLR
reset => mem[10][142].ACLR
reset => mem[9][0].ACLR
reset => mem[9][1].ACLR
reset => mem[9][2].ACLR
reset => mem[9][3].ACLR
reset => mem[9][4].ACLR
reset => mem[9][5].ACLR
reset => mem[9][6].ACLR
reset => mem[9][7].ACLR
reset => mem[9][8].ACLR
reset => mem[9][9].ACLR
reset => mem[9][10].ACLR
reset => mem[9][11].ACLR
reset => mem[9][12].ACLR
reset => mem[9][13].ACLR
reset => mem[9][14].ACLR
reset => mem[9][15].ACLR
reset => mem[9][16].ACLR
reset => mem[9][17].ACLR
reset => mem[9][18].ACLR
reset => mem[9][19].ACLR
reset => mem[9][20].ACLR
reset => mem[9][21].ACLR
reset => mem[9][22].ACLR
reset => mem[9][23].ACLR
reset => mem[9][24].ACLR
reset => mem[9][25].ACLR
reset => mem[9][26].ACLR
reset => mem[9][27].ACLR
reset => mem[9][28].ACLR
reset => mem[9][29].ACLR
reset => mem[9][30].ACLR
reset => mem[9][31].ACLR
reset => mem[9][32].ACLR
reset => mem[9][33].ACLR
reset => mem[9][34].ACLR
reset => mem[9][35].ACLR
reset => mem[9][36].ACLR
reset => mem[9][37].ACLR
reset => mem[9][38].ACLR
reset => mem[9][39].ACLR
reset => mem[9][40].ACLR
reset => mem[9][41].ACLR
reset => mem[9][42].ACLR
reset => mem[9][43].ACLR
reset => mem[9][44].ACLR
reset => mem[9][45].ACLR
reset => mem[9][46].ACLR
reset => mem[9][47].ACLR
reset => mem[9][48].ACLR
reset => mem[9][49].ACLR
reset => mem[9][50].ACLR
reset => mem[9][51].ACLR
reset => mem[9][52].ACLR
reset => mem[9][53].ACLR
reset => mem[9][54].ACLR
reset => mem[9][55].ACLR
reset => mem[9][56].ACLR
reset => mem[9][57].ACLR
reset => mem[9][58].ACLR
reset => mem[9][59].ACLR
reset => mem[9][60].ACLR
reset => mem[9][61].ACLR
reset => mem[9][62].ACLR
reset => mem[9][63].ACLR
reset => mem[9][64].ACLR
reset => mem[9][65].ACLR
reset => mem[9][66].ACLR
reset => mem[9][67].ACLR
reset => mem[9][68].ACLR
reset => mem[9][69].ACLR
reset => mem[9][70].ACLR
reset => mem[9][71].ACLR
reset => mem[9][72].ACLR
reset => mem[9][73].ACLR
reset => mem[9][74].ACLR
reset => mem[9][75].ACLR
reset => mem[9][76].ACLR
reset => mem[9][77].ACLR
reset => mem[9][78].ACLR
reset => mem[9][79].ACLR
reset => mem[9][80].ACLR
reset => mem[9][81].ACLR
reset => mem[9][82].ACLR
reset => mem[9][83].ACLR
reset => mem[9][84].ACLR
reset => mem[9][85].ACLR
reset => mem[9][86].ACLR
reset => mem[9][87].ACLR
reset => mem[9][88].ACLR
reset => mem[9][89].ACLR
reset => mem[9][90].ACLR
reset => mem[9][91].ACLR
reset => mem[9][92].ACLR
reset => mem[9][93].ACLR
reset => mem[9][94].ACLR
reset => mem[9][95].ACLR
reset => mem[9][96].ACLR
reset => mem[9][97].ACLR
reset => mem[9][98].ACLR
reset => mem[9][99].ACLR
reset => mem[9][100].ACLR
reset => mem[9][101].ACLR
reset => mem[9][102].ACLR
reset => mem[9][103].ACLR
reset => mem[9][104].ACLR
reset => mem[9][105].ACLR
reset => mem[9][106].ACLR
reset => mem[9][107].ACLR
reset => mem[9][108].ACLR
reset => mem[9][109].ACLR
reset => mem[9][110].ACLR
reset => mem[9][111].ACLR
reset => mem[9][112].ACLR
reset => mem[9][113].ACLR
reset => mem[9][114].ACLR
reset => mem[9][115].ACLR
reset => mem[9][116].ACLR
reset => mem[9][117].ACLR
reset => mem[9][118].ACLR
reset => mem[9][119].ACLR
reset => mem[9][120].ACLR
reset => mem[9][121].ACLR
reset => mem[9][122].ACLR
reset => mem[9][123].ACLR
reset => mem[9][124].ACLR
reset => mem[9][125].ACLR
reset => mem[9][126].ACLR
reset => mem[9][127].ACLR
reset => mem[9][128].ACLR
reset => mem[9][129].ACLR
reset => mem[9][130].ACLR
reset => mem[9][131].ACLR
reset => mem[9][132].ACLR
reset => mem[9][133].ACLR
reset => mem[9][134].ACLR
reset => mem[9][135].ACLR
reset => mem[9][136].ACLR
reset => mem[9][137].ACLR
reset => mem[9][138].ACLR
reset => mem[9][139].ACLR
reset => mem[9][140].ACLR
reset => mem[9][141].ACLR
reset => mem[9][142].ACLR
reset => mem[8][0].ACLR
reset => mem[8][1].ACLR
reset => mem[8][2].ACLR
reset => mem[8][3].ACLR
reset => mem[8][4].ACLR
reset => mem[8][5].ACLR
reset => mem[8][6].ACLR
reset => mem[8][7].ACLR
reset => mem[8][8].ACLR
reset => mem[8][9].ACLR
reset => mem[8][10].ACLR
reset => mem[8][11].ACLR
reset => mem[8][12].ACLR
reset => mem[8][13].ACLR
reset => mem[8][14].ACLR
reset => mem[8][15].ACLR
reset => mem[8][16].ACLR
reset => mem[8][17].ACLR
reset => mem[8][18].ACLR
reset => mem[8][19].ACLR
reset => mem[8][20].ACLR
reset => mem[8][21].ACLR
reset => mem[8][22].ACLR
reset => mem[8][23].ACLR
reset => mem[8][24].ACLR
reset => mem[8][25].ACLR
reset => mem[8][26].ACLR
reset => mem[8][27].ACLR
reset => mem[8][28].ACLR
reset => mem[8][29].ACLR
reset => mem[8][30].ACLR
reset => mem[8][31].ACLR
reset => mem[8][32].ACLR
reset => mem[8][33].ACLR
reset => mem[8][34].ACLR
reset => mem[8][35].ACLR
reset => mem[8][36].ACLR
reset => mem[8][37].ACLR
reset => mem[8][38].ACLR
reset => mem[8][39].ACLR
reset => mem[8][40].ACLR
reset => mem[8][41].ACLR
reset => mem[8][42].ACLR
reset => mem[8][43].ACLR
reset => mem[8][44].ACLR
reset => mem[8][45].ACLR
reset => mem[8][46].ACLR
reset => mem[8][47].ACLR
reset => mem[8][48].ACLR
reset => mem[8][49].ACLR
reset => mem[8][50].ACLR
reset => mem[8][51].ACLR
reset => mem[8][52].ACLR
reset => mem[8][53].ACLR
reset => mem[8][54].ACLR
reset => mem[8][55].ACLR
reset => mem[8][56].ACLR
reset => mem[8][57].ACLR
reset => mem[8][58].ACLR
reset => mem[8][59].ACLR
reset => mem[8][60].ACLR
reset => mem[8][61].ACLR
reset => mem[8][62].ACLR
reset => mem[8][63].ACLR
reset => mem[8][64].ACLR
reset => mem[8][65].ACLR
reset => mem[8][66].ACLR
reset => mem[8][67].ACLR
reset => mem[8][68].ACLR
reset => mem[8][69].ACLR
reset => mem[8][70].ACLR
reset => mem[8][71].ACLR
reset => mem[8][72].ACLR
reset => mem[8][73].ACLR
reset => mem[8][74].ACLR
reset => mem[8][75].ACLR
reset => mem[8][76].ACLR
reset => mem[8][77].ACLR
reset => mem[8][78].ACLR
reset => mem[8][79].ACLR
reset => mem[8][80].ACLR
reset => mem[8][81].ACLR
reset => mem[8][82].ACLR
reset => mem[8][83].ACLR
reset => mem[8][84].ACLR
reset => mem[8][85].ACLR
reset => mem[8][86].ACLR
reset => mem[8][87].ACLR
reset => mem[8][88].ACLR
reset => mem[8][89].ACLR
reset => mem[8][90].ACLR
reset => mem[8][91].ACLR
reset => mem[8][92].ACLR
reset => mem[8][93].ACLR
reset => mem[8][94].ACLR
reset => mem[8][95].ACLR
reset => mem[8][96].ACLR
reset => mem[8][97].ACLR
reset => mem[8][98].ACLR
reset => mem[8][99].ACLR
reset => mem[8][100].ACLR
reset => mem[8][101].ACLR
reset => mem[8][102].ACLR
reset => mem[8][103].ACLR
reset => mem[8][104].ACLR
reset => mem[8][105].ACLR
reset => mem[8][106].ACLR
reset => mem[8][107].ACLR
reset => mem[8][108].ACLR
reset => mem[8][109].ACLR
reset => mem[8][110].ACLR
reset => mem[8][111].ACLR
reset => mem[8][112].ACLR
reset => mem[8][113].ACLR
reset => mem[8][114].ACLR
reset => mem[8][115].ACLR
reset => mem[8][116].ACLR
reset => mem[8][117].ACLR
reset => mem[8][118].ACLR
reset => mem[8][119].ACLR
reset => mem[8][120].ACLR
reset => mem[8][121].ACLR
reset => mem[8][122].ACLR
reset => mem[8][123].ACLR
reset => mem[8][124].ACLR
reset => mem[8][125].ACLR
reset => mem[8][126].ACLR
reset => mem[8][127].ACLR
reset => mem[8][128].ACLR
reset => mem[8][129].ACLR
reset => mem[8][130].ACLR
reset => mem[8][131].ACLR
reset => mem[8][132].ACLR
reset => mem[8][133].ACLR
reset => mem[8][134].ACLR
reset => mem[8][135].ACLR
reset => mem[8][136].ACLR
reset => mem[8][137].ACLR
reset => mem[8][138].ACLR
reset => mem[8][139].ACLR
reset => mem[8][140].ACLR
reset => mem[8][141].ACLR
reset => mem[8][142].ACLR
reset => mem[7][0].ACLR
reset => mem[7][1].ACLR
reset => mem[7][2].ACLR
reset => mem[7][3].ACLR
reset => mem[7][4].ACLR
reset => mem[7][5].ACLR
reset => mem[7][6].ACLR
reset => mem[7][7].ACLR
reset => mem[7][8].ACLR
reset => mem[7][9].ACLR
reset => mem[7][10].ACLR
reset => mem[7][11].ACLR
reset => mem[7][12].ACLR
reset => mem[7][13].ACLR
reset => mem[7][14].ACLR
reset => mem[7][15].ACLR
reset => mem[7][16].ACLR
reset => mem[7][17].ACLR
reset => mem[7][18].ACLR
reset => mem[7][19].ACLR
reset => mem[7][20].ACLR
reset => mem[7][21].ACLR
reset => mem[7][22].ACLR
reset => mem[7][23].ACLR
reset => mem[7][24].ACLR
reset => mem[7][25].ACLR
reset => mem[7][26].ACLR
reset => mem[7][27].ACLR
reset => mem[7][28].ACLR
reset => mem[7][29].ACLR
reset => mem[7][30].ACLR
reset => mem[7][31].ACLR
reset => mem[7][32].ACLR
reset => mem[7][33].ACLR
reset => mem[7][34].ACLR
reset => mem[7][35].ACLR
reset => mem[7][36].ACLR
reset => mem[7][37].ACLR
reset => mem[7][38].ACLR
reset => mem[7][39].ACLR
reset => mem[7][40].ACLR
reset => mem[7][41].ACLR
reset => mem[7][42].ACLR
reset => mem[7][43].ACLR
reset => mem[7][44].ACLR
reset => mem[7][45].ACLR
reset => mem[7][46].ACLR
reset => mem[7][47].ACLR
reset => mem[7][48].ACLR
reset => mem[7][49].ACLR
reset => mem[7][50].ACLR
reset => mem[7][51].ACLR
reset => mem[7][52].ACLR
reset => mem[7][53].ACLR
reset => mem[7][54].ACLR
reset => mem[7][55].ACLR
reset => mem[7][56].ACLR
reset => mem[7][57].ACLR
reset => mem[7][58].ACLR
reset => mem[7][59].ACLR
reset => mem[7][60].ACLR
reset => mem[7][61].ACLR
reset => mem[7][62].ACLR
reset => mem[7][63].ACLR
reset => mem[7][64].ACLR
reset => mem[7][65].ACLR
reset => mem[7][66].ACLR
reset => mem[7][67].ACLR
reset => mem[7][68].ACLR
reset => mem[7][69].ACLR
reset => mem[7][70].ACLR
reset => mem[7][71].ACLR
reset => mem[7][72].ACLR
reset => mem[7][73].ACLR
reset => mem[7][74].ACLR
reset => mem[7][75].ACLR
reset => mem[7][76].ACLR
reset => mem[7][77].ACLR
reset => mem[7][78].ACLR
reset => mem[7][79].ACLR
reset => mem[7][80].ACLR
reset => mem[7][81].ACLR
reset => mem[7][82].ACLR
reset => mem[7][83].ACLR
reset => mem[7][84].ACLR
reset => mem[7][85].ACLR
reset => mem[7][86].ACLR
reset => mem[7][87].ACLR
reset => mem[7][88].ACLR
reset => mem[7][89].ACLR
reset => mem[7][90].ACLR
reset => mem[7][91].ACLR
reset => mem[7][92].ACLR
reset => mem[7][93].ACLR
reset => mem[7][94].ACLR
reset => mem[7][95].ACLR
reset => mem[7][96].ACLR
reset => mem[7][97].ACLR
reset => mem[7][98].ACLR
reset => mem[7][99].ACLR
reset => mem[7][100].ACLR
reset => mem[7][101].ACLR
reset => mem[7][102].ACLR
reset => mem[7][103].ACLR
reset => mem[7][104].ACLR
reset => mem[7][105].ACLR
reset => mem[7][106].ACLR
reset => mem[7][107].ACLR
reset => mem[7][108].ACLR
reset => mem[7][109].ACLR
reset => mem[7][110].ACLR
reset => mem[7][111].ACLR
reset => mem[7][112].ACLR
reset => mem[7][113].ACLR
reset => mem[7][114].ACLR
reset => mem[7][115].ACLR
reset => mem[7][116].ACLR
reset => mem[7][117].ACLR
reset => mem[7][118].ACLR
reset => mem[7][119].ACLR
reset => mem[7][120].ACLR
reset => mem[7][121].ACLR
reset => mem[7][122].ACLR
reset => mem[7][123].ACLR
reset => mem[7][124].ACLR
reset => mem[7][125].ACLR
reset => mem[7][126].ACLR
reset => mem[7][127].ACLR
reset => mem[7][128].ACLR
reset => mem[7][129].ACLR
reset => mem[7][130].ACLR
reset => mem[7][131].ACLR
reset => mem[7][132].ACLR
reset => mem[7][133].ACLR
reset => mem[7][134].ACLR
reset => mem[7][135].ACLR
reset => mem[7][136].ACLR
reset => mem[7][137].ACLR
reset => mem[7][138].ACLR
reset => mem[7][139].ACLR
reset => mem[7][140].ACLR
reset => mem[7][141].ACLR
reset => mem[7][142].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[6][16].ACLR
reset => mem[6][17].ACLR
reset => mem[6][18].ACLR
reset => mem[6][19].ACLR
reset => mem[6][20].ACLR
reset => mem[6][21].ACLR
reset => mem[6][22].ACLR
reset => mem[6][23].ACLR
reset => mem[6][24].ACLR
reset => mem[6][25].ACLR
reset => mem[6][26].ACLR
reset => mem[6][27].ACLR
reset => mem[6][28].ACLR
reset => mem[6][29].ACLR
reset => mem[6][30].ACLR
reset => mem[6][31].ACLR
reset => mem[6][32].ACLR
reset => mem[6][33].ACLR
reset => mem[6][34].ACLR
reset => mem[6][35].ACLR
reset => mem[6][36].ACLR
reset => mem[6][37].ACLR
reset => mem[6][38].ACLR
reset => mem[6][39].ACLR
reset => mem[6][40].ACLR
reset => mem[6][41].ACLR
reset => mem[6][42].ACLR
reset => mem[6][43].ACLR
reset => mem[6][44].ACLR
reset => mem[6][45].ACLR
reset => mem[6][46].ACLR
reset => mem[6][47].ACLR
reset => mem[6][48].ACLR
reset => mem[6][49].ACLR
reset => mem[6][50].ACLR
reset => mem[6][51].ACLR
reset => mem[6][52].ACLR
reset => mem[6][53].ACLR
reset => mem[6][54].ACLR
reset => mem[6][55].ACLR
reset => mem[6][56].ACLR
reset => mem[6][57].ACLR
reset => mem[6][58].ACLR
reset => mem[6][59].ACLR
reset => mem[6][60].ACLR
reset => mem[6][61].ACLR
reset => mem[6][62].ACLR
reset => mem[6][63].ACLR
reset => mem[6][64].ACLR
reset => mem[6][65].ACLR
reset => mem[6][66].ACLR
reset => mem[6][67].ACLR
reset => mem[6][68].ACLR
reset => mem[6][69].ACLR
reset => mem[6][70].ACLR
reset => mem[6][71].ACLR
reset => mem[6][72].ACLR
reset => mem[6][73].ACLR
reset => mem[6][74].ACLR
reset => mem[6][75].ACLR
reset => mem[6][76].ACLR
reset => mem[6][77].ACLR
reset => mem[6][78].ACLR
reset => mem[6][79].ACLR
reset => mem[6][80].ACLR
reset => mem[6][81].ACLR
reset => mem[6][82].ACLR
reset => mem[6][83].ACLR
reset => mem[6][84].ACLR
reset => mem[6][85].ACLR
reset => mem[6][86].ACLR
reset => mem[6][87].ACLR
reset => mem[6][88].ACLR
reset => mem[6][89].ACLR
reset => mem[6][90].ACLR
reset => mem[6][91].ACLR
reset => mem[6][92].ACLR
reset => mem[6][93].ACLR
reset => mem[6][94].ACLR
reset => mem[6][95].ACLR
reset => mem[6][96].ACLR
reset => mem[6][97].ACLR
reset => mem[6][98].ACLR
reset => mem[6][99].ACLR
reset => mem[6][100].ACLR
reset => mem[6][101].ACLR
reset => mem[6][102].ACLR
reset => mem[6][103].ACLR
reset => mem[6][104].ACLR
reset => mem[6][105].ACLR
reset => mem[6][106].ACLR
reset => mem[6][107].ACLR
reset => mem[6][108].ACLR
reset => mem[6][109].ACLR
reset => mem[6][110].ACLR
reset => mem[6][111].ACLR
reset => mem[6][112].ACLR
reset => mem[6][113].ACLR
reset => mem[6][114].ACLR
reset => mem[6][115].ACLR
reset => mem[6][116].ACLR
reset => mem[6][117].ACLR
reset => mem[6][118].ACLR
reset => mem[6][119].ACLR
reset => mem[6][120].ACLR
reset => mem[6][121].ACLR
reset => mem[6][122].ACLR
reset => mem[6][123].ACLR
reset => mem[6][124].ACLR
reset => mem[6][125].ACLR
reset => mem[6][126].ACLR
reset => mem[6][127].ACLR
reset => mem[6][128].ACLR
reset => mem[6][129].ACLR
reset => mem[6][130].ACLR
reset => mem[6][131].ACLR
reset => mem[6][132].ACLR
reset => mem[6][133].ACLR
reset => mem[6][134].ACLR
reset => mem[6][135].ACLR
reset => mem[6][136].ACLR
reset => mem[6][137].ACLR
reset => mem[6][138].ACLR
reset => mem[6][139].ACLR
reset => mem[6][140].ACLR
reset => mem[6][141].ACLR
reset => mem[6][142].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[5][16].ACLR
reset => mem[5][17].ACLR
reset => mem[5][18].ACLR
reset => mem[5][19].ACLR
reset => mem[5][20].ACLR
reset => mem[5][21].ACLR
reset => mem[5][22].ACLR
reset => mem[5][23].ACLR
reset => mem[5][24].ACLR
reset => mem[5][25].ACLR
reset => mem[5][26].ACLR
reset => mem[5][27].ACLR
reset => mem[5][28].ACLR
reset => mem[5][29].ACLR
reset => mem[5][30].ACLR
reset => mem[5][31].ACLR
reset => mem[5][32].ACLR
reset => mem[5][33].ACLR
reset => mem[5][34].ACLR
reset => mem[5][35].ACLR
reset => mem[5][36].ACLR
reset => mem[5][37].ACLR
reset => mem[5][38].ACLR
reset => mem[5][39].ACLR
reset => mem[5][40].ACLR
reset => mem[5][41].ACLR
reset => mem[5][42].ACLR
reset => mem[5][43].ACLR
reset => mem[5][44].ACLR
reset => mem[5][45].ACLR
reset => mem[5][46].ACLR
reset => mem[5][47].ACLR
reset => mem[5][48].ACLR
reset => mem[5][49].ACLR
reset => mem[5][50].ACLR
reset => mem[5][51].ACLR
reset => mem[5][52].ACLR
reset => mem[5][53].ACLR
reset => mem[5][54].ACLR
reset => mem[5][55].ACLR
reset => mem[5][56].ACLR
reset => mem[5][57].ACLR
reset => mem[5][58].ACLR
reset => mem[5][59].ACLR
reset => mem[5][60].ACLR
reset => mem[5][61].ACLR
reset => mem[5][62].ACLR
reset => mem[5][63].ACLR
reset => mem[5][64].ACLR
reset => mem[5][65].ACLR
reset => mem[5][66].ACLR
reset => mem[5][67].ACLR
reset => mem[5][68].ACLR
reset => mem[5][69].ACLR
reset => mem[5][70].ACLR
reset => mem[5][71].ACLR
reset => mem[5][72].ACLR
reset => mem[5][73].ACLR
reset => mem[5][74].ACLR
reset => mem[5][75].ACLR
reset => mem[5][76].ACLR
reset => mem[5][77].ACLR
reset => mem[5][78].ACLR
reset => mem[5][79].ACLR
reset => mem[5][80].ACLR
reset => mem[5][81].ACLR
reset => mem[5][82].ACLR
reset => mem[5][83].ACLR
reset => mem[5][84].ACLR
reset => mem[5][85].ACLR
reset => mem[5][86].ACLR
reset => mem[5][87].ACLR
reset => mem[5][88].ACLR
reset => mem[5][89].ACLR
reset => mem[5][90].ACLR
reset => mem[5][91].ACLR
reset => mem[5][92].ACLR
reset => mem[5][93].ACLR
reset => mem[5][94].ACLR
reset => mem[5][95].ACLR
reset => mem[5][96].ACLR
reset => mem[5][97].ACLR
reset => mem[5][98].ACLR
reset => mem[5][99].ACLR
reset => mem[5][100].ACLR
reset => mem[5][101].ACLR
reset => mem[5][102].ACLR
reset => mem[5][103].ACLR
reset => mem[5][104].ACLR
reset => mem[5][105].ACLR
reset => mem[5][106].ACLR
reset => mem[5][107].ACLR
reset => mem[5][108].ACLR
reset => mem[5][109].ACLR
reset => mem[5][110].ACLR
reset => mem[5][111].ACLR
reset => mem[5][112].ACLR
reset => mem[5][113].ACLR
reset => mem[5][114].ACLR
reset => mem[5][115].ACLR
reset => mem[5][116].ACLR
reset => mem[5][117].ACLR
reset => mem[5][118].ACLR
reset => mem[5][119].ACLR
reset => mem[5][120].ACLR
reset => mem[5][121].ACLR
reset => mem[5][122].ACLR
reset => mem[5][123].ACLR
reset => mem[5][124].ACLR
reset => mem[5][125].ACLR
reset => mem[5][126].ACLR
reset => mem[5][127].ACLR
reset => mem[5][128].ACLR
reset => mem[5][129].ACLR
reset => mem[5][130].ACLR
reset => mem[5][131].ACLR
reset => mem[5][132].ACLR
reset => mem[5][133].ACLR
reset => mem[5][134].ACLR
reset => mem[5][135].ACLR
reset => mem[5][136].ACLR
reset => mem[5][137].ACLR
reset => mem[5][138].ACLR
reset => mem[5][139].ACLR
reset => mem[5][140].ACLR
reset => mem[5][141].ACLR
reset => mem[5][142].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[4][74].ACLR
reset => mem[4][75].ACLR
reset => mem[4][76].ACLR
reset => mem[4][77].ACLR
reset => mem[4][78].ACLR
reset => mem[4][79].ACLR
reset => mem[4][80].ACLR
reset => mem[4][81].ACLR
reset => mem[4][82].ACLR
reset => mem[4][83].ACLR
reset => mem[4][84].ACLR
reset => mem[4][85].ACLR
reset => mem[4][86].ACLR
reset => mem[4][87].ACLR
reset => mem[4][88].ACLR
reset => mem[4][89].ACLR
reset => mem[4][90].ACLR
reset => mem[4][91].ACLR
reset => mem[4][92].ACLR
reset => mem[4][93].ACLR
reset => mem[4][94].ACLR
reset => mem[4][95].ACLR
reset => mem[4][96].ACLR
reset => mem[4][97].ACLR
reset => mem[4][98].ACLR
reset => mem[4][99].ACLR
reset => mem[4][100].ACLR
reset => mem[4][101].ACLR
reset => mem[4][102].ACLR
reset => mem[4][103].ACLR
reset => mem[4][104].ACLR
reset => mem[4][105].ACLR
reset => mem[4][106].ACLR
reset => mem[4][107].ACLR
reset => mem[4][108].ACLR
reset => mem[4][109].ACLR
reset => mem[4][110].ACLR
reset => mem[4][111].ACLR
reset => mem[4][112].ACLR
reset => mem[4][113].ACLR
reset => mem[4][114].ACLR
reset => mem[4][115].ACLR
reset => mem[4][116].ACLR
reset => mem[4][117].ACLR
reset => mem[4][118].ACLR
reset => mem[4][119].ACLR
reset => mem[4][120].ACLR
reset => mem[4][121].ACLR
reset => mem[4][122].ACLR
reset => mem[4][123].ACLR
reset => mem[4][124].ACLR
reset => mem[4][125].ACLR
reset => mem[4][126].ACLR
reset => mem[4][127].ACLR
reset => mem[4][128].ACLR
reset => mem[4][129].ACLR
reset => mem[4][130].ACLR
reset => mem[4][131].ACLR
reset => mem[4][132].ACLR
reset => mem[4][133].ACLR
reset => mem[4][134].ACLR
reset => mem[4][135].ACLR
reset => mem[4][136].ACLR
reset => mem[4][137].ACLR
reset => mem[4][138].ACLR
reset => mem[4][139].ACLR
reset => mem[4][140].ACLR
reset => mem[4][141].ACLR
reset => mem[4][142].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[3][74].ACLR
reset => mem[3][75].ACLR
reset => mem[3][76].ACLR
reset => mem[3][77].ACLR
reset => mem[3][78].ACLR
reset => mem[3][79].ACLR
reset => mem[3][80].ACLR
reset => mem[3][81].ACLR
reset => mem[3][82].ACLR
reset => mem[3][83].ACLR
reset => mem[3][84].ACLR
reset => mem[3][85].ACLR
reset => mem[3][86].ACLR
reset => mem[3][87].ACLR
reset => mem[3][88].ACLR
reset => mem[3][89].ACLR
reset => mem[3][90].ACLR
reset => mem[3][91].ACLR
reset => mem[3][92].ACLR
reset => mem[3][93].ACLR
reset => mem[3][94].ACLR
reset => mem[3][95].ACLR
reset => mem[3][96].ACLR
reset => mem[3][97].ACLR
reset => mem[3][98].ACLR
reset => mem[3][99].ACLR
reset => mem[3][100].ACLR
reset => mem[3][101].ACLR
reset => mem[3][102].ACLR
reset => mem[3][103].ACLR
reset => mem[3][104].ACLR
reset => mem[3][105].ACLR
reset => mem[3][106].ACLR
reset => mem[3][107].ACLR
reset => mem[3][108].ACLR
reset => mem[3][109].ACLR
reset => mem[3][110].ACLR
reset => mem[3][111].ACLR
reset => mem[3][112].ACLR
reset => mem[3][113].ACLR
reset => mem[3][114].ACLR
reset => mem[3][115].ACLR
reset => mem[3][116].ACLR
reset => mem[3][117].ACLR
reset => mem[3][118].ACLR
reset => mem[3][119].ACLR
reset => mem[3][120].ACLR
reset => mem[3][121].ACLR
reset => mem[3][122].ACLR
reset => mem[3][123].ACLR
reset => mem[3][124].ACLR
reset => mem[3][125].ACLR
reset => mem[3][126].ACLR
reset => mem[3][127].ACLR
reset => mem[3][128].ACLR
reset => mem[3][129].ACLR
reset => mem[3][130].ACLR
reset => mem[3][131].ACLR
reset => mem[3][132].ACLR
reset => mem[3][133].ACLR
reset => mem[3][134].ACLR
reset => mem[3][135].ACLR
reset => mem[3][136].ACLR
reset => mem[3][137].ACLR
reset => mem[3][138].ACLR
reset => mem[3][139].ACLR
reset => mem[3][140].ACLR
reset => mem[3][141].ACLR
reset => mem[3][142].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[2][87].ACLR
reset => mem[2][88].ACLR
reset => mem[2][89].ACLR
reset => mem[2][90].ACLR
reset => mem[2][91].ACLR
reset => mem[2][92].ACLR
reset => mem[2][93].ACLR
reset => mem[2][94].ACLR
reset => mem[2][95].ACLR
reset => mem[2][96].ACLR
reset => mem[2][97].ACLR
reset => mem[2][98].ACLR
reset => mem[2][99].ACLR
reset => mem[2][100].ACLR
reset => mem[2][101].ACLR
reset => mem[2][102].ACLR
reset => mem[2][103].ACLR
reset => mem[2][104].ACLR
reset => mem[2][105].ACLR
reset => mem[2][106].ACLR
reset => mem[2][107].ACLR
reset => mem[2][108].ACLR
reset => mem[2][109].ACLR
reset => mem[2][110].ACLR
reset => mem[2][111].ACLR
reset => mem[2][112].ACLR
reset => mem[2][113].ACLR
reset => mem[2][114].ACLR
reset => mem[2][115].ACLR
reset => mem[2][116].ACLR
reset => mem[2][117].ACLR
reset => mem[2][118].ACLR
reset => mem[2][119].ACLR
reset => mem[2][120].ACLR
reset => mem[2][121].ACLR
reset => mem[2][122].ACLR
reset => mem[2][123].ACLR
reset => mem[2][124].ACLR
reset => mem[2][125].ACLR
reset => mem[2][126].ACLR
reset => mem[2][127].ACLR
reset => mem[2][128].ACLR
reset => mem[2][129].ACLR
reset => mem[2][130].ACLR
reset => mem[2][131].ACLR
reset => mem[2][132].ACLR
reset => mem[2][133].ACLR
reset => mem[2][134].ACLR
reset => mem[2][135].ACLR
reset => mem[2][136].ACLR
reset => mem[2][137].ACLR
reset => mem[2][138].ACLR
reset => mem[2][139].ACLR
reset => mem[2][140].ACLR
reset => mem[2][141].ACLR
reset => mem[2][142].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[1][117].ACLR
reset => mem[1][118].ACLR
reset => mem[1][119].ACLR
reset => mem[1][120].ACLR
reset => mem[1][121].ACLR
reset => mem[1][122].ACLR
reset => mem[1][123].ACLR
reset => mem[1][124].ACLR
reset => mem[1][125].ACLR
reset => mem[1][126].ACLR
reset => mem[1][127].ACLR
reset => mem[1][128].ACLR
reset => mem[1][129].ACLR
reset => mem[1][130].ACLR
reset => mem[1][131].ACLR
reset => mem[1][132].ACLR
reset => mem[1][133].ACLR
reset => mem[1][134].ACLR
reset => mem[1][135].ACLR
reset => mem[1][136].ACLR
reset => mem[1][137].ACLR
reset => mem[1][138].ACLR
reset => mem[1][139].ACLR
reset => mem[1][140].ACLR
reset => mem[1][141].ACLR
reset => mem[1][142].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
reset => mem[0][117].ACLR
reset => mem[0][118].ACLR
reset => mem[0][119].ACLR
reset => mem[0][120].ACLR
reset => mem[0][121].ACLR
reset => mem[0][122].ACLR
reset => mem[0][123].ACLR
reset => mem[0][124].ACLR
reset => mem[0][125].ACLR
reset => mem[0][126].ACLR
reset => mem[0][127].ACLR
reset => mem[0][128].ACLR
reset => mem[0][129].ACLR
reset => mem[0][130].ACLR
reset => mem[0][131].ACLR
reset => mem[0][132].ACLR
reset => mem[0][133].ACLR
reset => mem[0][134].ACLR
reset => mem[0][135].ACLR
reset => mem[0][136].ACLR
reset => mem[0][137].ACLR
reset => mem[0][138].ACLR
reset => mem[0][139].ACLR
reset => mem[0][140].ACLR
reset => mem[0][141].ACLR
reset => mem[0][142].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[114] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[115] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[116] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[117] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[118] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[119] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[120] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[121] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[122] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[123] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[124] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[125] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[126] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[127] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[128] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[129] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[130] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[131] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[132] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[133] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[134] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[135] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[136] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[137] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[138] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[139] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_data[140] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= mem[0][117].DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= mem[0][118].DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= mem[0][119].DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= mem[0][120].DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= mem[0][121].DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= mem[0][122].DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= mem[0][123].DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= mem[0][124].DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= mem[0][125].DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= mem[0][126].DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= mem[0][127].DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= mem[0][128].DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= mem[0][129].DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= mem[0][130].DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= mem[0][131].DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= mem[0][132].DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= mem[0][133].DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= mem[0][134].DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= mem[0][135].DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= mem[0][136].DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= mem[0][137].DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= mem[0][138].DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= mem[0][139].DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= mem[0][140].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][142].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][141].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_data[116] => src_data[116].DATAIN
sink_data[117] => src_data[117].DATAIN
sink_data[118] => src_data[118].DATAIN
sink_data[119] => src_data[119].DATAIN
sink_data[120] => src_data[120].DATAIN
sink_data[121] => src_data[121].DATAIN
sink_data[122] => src_data[122].DATAIN
sink_data[123] => src_data[123].DATAIN
sink_data[124] => src_data[124].DATAIN
sink_data[125] => src_data[125].DATAIN
sink_data[126] => ~NO_FANOUT~
sink_data[127] => src_data[127].DATAIN
sink_data[128] => src_data[128].DATAIN
sink_data[129] => src_data[129].DATAIN
sink_data[130] => src_data[130].DATAIN
sink_data[131] => src_data[131].DATAIN
sink_data[132] => src_data[132].DATAIN
sink_data[133] => src_data[133].DATAIN
sink_data[134] => src_data[134].DATAIN
sink_data[135] => src_data[135].DATAIN
sink_data[136] => src_data[136].DATAIN
sink_data[137] => src_data[137].DATAIN
sink_data[138] => src_data[138].DATAIN
sink_data[139] => src_data[139].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= <GND>
src_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_channel[1] <= <GND>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_router:router|ddr3_qsys_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_router:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_data[116] => src_data[116].DATAIN
sink_data[117] => src_data[117].DATAIN
sink_data[118] => src_data[118].DATAIN
sink_data[119] => src_data[119].DATAIN
sink_data[120] => src_data[120].DATAIN
sink_data[121] => src_data[121].DATAIN
sink_data[122] => src_data[122].DATAIN
sink_data[123] => src_data[123].DATAIN
sink_data[124] => src_data[124].DATAIN
sink_data[125] => src_data[125].DATAIN
sink_data[126] => ~NO_FANOUT~
sink_data[127] => src_data[127].DATAIN
sink_data[128] => src_data[128].DATAIN
sink_data[129] => src_data[129].DATAIN
sink_data[130] => src_data[130].DATAIN
sink_data[131] => src_data[131].DATAIN
sink_data[132] => src_data[132].DATAIN
sink_data[133] => src_data[133].DATAIN
sink_data[134] => src_data[134].DATAIN
sink_data[135] => src_data[135].DATAIN
sink_data[136] => src_data[136].DATAIN
sink_data[137] => src_data[137].DATAIN
sink_data[138] => src_data[138].DATAIN
sink_data[139] => src_data[139].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= <GND>
src_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_channel[1] <= <GND>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_router:router_001|ddr3_qsys_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_data[116] => src_data[116].DATAIN
sink_data[117] => src_data[117].DATAIN
sink_data[118] => src_data[118].DATAIN
sink_data[119] => src_data[119].DATAIN
sink_data[120] => src_data[120].DATAIN
sink_data[121] => src_data[121].DATAIN
sink_data[122] => src_data[122].DATAIN
sink_data[123] => src_data[123].DATAIN
sink_data[124] => src_data[124].DATAIN
sink_data[125] => src_data[125].DATAIN
sink_data[126] => src_channel.OUTPUTSELECT
sink_data[126] => src_channel.OUTPUTSELECT
sink_data[126] => src_data[126].DATAIN
sink_data[126] => src_channel.OUTPUTSELECT
sink_data[126] => src_channel.OUTPUTSELECT
sink_data[127] => src_data[127].DATAIN
sink_data[128] => src_data[128].DATAIN
sink_data[129] => src_data[129].DATAIN
sink_data[130] => src_data[130].DATAIN
sink_data[131] => src_data[131].DATAIN
sink_data[132] => src_data[132].DATAIN
sink_data[133] => src_data[133].DATAIN
sink_data[134] => src_data[134].DATAIN
sink_data[135] => src_data[135].DATAIN
sink_data[136] => src_data[136].DATAIN
sink_data[137] => src_data[137].DATAIN
sink_data[138] => src_data[138].DATAIN
sink_data[139] => src_data[139].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
src_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_router_002:router_002|ddr3_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_data[114] => sink0_data[114].IN1
sink0_data[115] => sink0_data[115].IN1
sink0_data[116] => sink0_data[116].IN1
sink0_data[117] => sink0_data[117].IN1
sink0_data[118] => sink0_data[118].IN1
sink0_data[119] => sink0_data[119].IN1
sink0_data[120] => sink0_data[120].IN1
sink0_data[121] => sink0_data[121].IN1
sink0_data[122] => sink0_data[122].IN1
sink0_data[123] => sink0_data[123].IN1
sink0_data[124] => sink0_data[124].IN1
sink0_data[125] => sink0_data[125].IN1
sink0_data[126] => sink0_data[126].IN1
sink0_data[127] => sink0_data[127].IN1
sink0_data[128] => sink0_data[128].IN1
sink0_data[129] => sink0_data[129].IN1
sink0_data[130] => sink0_data[130].IN1
sink0_data[131] => sink0_data[131].IN1
sink0_data[132] => sink0_data[132].IN1
sink0_data[133] => sink0_data[133].IN1
sink0_data[134] => sink0_data[134].IN1
sink0_data[135] => sink0_data[135].IN1
sink0_data[136] => sink0_data[136].IN1
sink0_data[137] => sink0_data[137].IN1
sink0_data[138] => sink0_data[138].IN1
sink0_data[139] => sink0_data[139].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[114] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[115] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[116] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[117] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[118] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[119] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[120] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[121] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[122] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[123] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[124] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[125] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[126] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[127] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[128] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[129] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[130] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[131] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[132] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[133] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[134] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[135] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[136] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[137] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[138] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[139] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_data_reg[32].DATAIN
sink0_data[33] => in_data_reg[33].DATAIN
sink0_data[34] => in_data_reg[34].DATAIN
sink0_data[35] => in_data_reg[35].DATAIN
sink0_data[36] => in_data_reg[36].DATAIN
sink0_data[37] => in_data_reg[37].DATAIN
sink0_data[38] => in_data_reg[38].DATAIN
sink0_data[39] => in_data_reg[39].DATAIN
sink0_data[40] => in_data_reg[40].DATAIN
sink0_data[41] => in_data_reg[41].DATAIN
sink0_data[42] => in_data_reg[42].DATAIN
sink0_data[43] => in_data_reg[43].DATAIN
sink0_data[44] => in_data_reg[44].DATAIN
sink0_data[45] => in_data_reg[45].DATAIN
sink0_data[46] => in_data_reg[46].DATAIN
sink0_data[47] => in_data_reg[47].DATAIN
sink0_data[48] => in_data_reg[48].DATAIN
sink0_data[49] => in_data_reg[49].DATAIN
sink0_data[50] => in_data_reg[50].DATAIN
sink0_data[51] => in_data_reg[51].DATAIN
sink0_data[52] => in_data_reg[52].DATAIN
sink0_data[53] => in_data_reg[53].DATAIN
sink0_data[54] => in_data_reg[54].DATAIN
sink0_data[55] => in_data_reg[55].DATAIN
sink0_data[56] => in_data_reg[56].DATAIN
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => in_data_reg[63].DATAIN
sink0_data[64] => in_byteen_reg[0].DATAIN
sink0_data[65] => in_byteen_reg[1].DATAIN
sink0_data[66] => in_byteen_reg[2].DATAIN
sink0_data[67] => in_byteen_reg[3].DATAIN
sink0_data[68] => in_byteen_reg[4].DATAIN
sink0_data[69] => in_byteen_reg[5].DATAIN
sink0_data[70] => in_byteen_reg[6].DATAIN
sink0_data[71] => in_byteen_reg[7].DATAIN
sink0_data[72] => d0_in_addr[0].IN1
sink0_data[73] => d0_in_addr[1].IN1
sink0_data[74] => d0_in_addr[2].IN1
sink0_data[75] => d0_in_addr[3].IN1
sink0_data[76] => d0_in_addr[4].IN1
sink0_data[77] => d0_in_addr[5].IN1
sink0_data[78] => d0_in_addr[6].IN1
sink0_data[79] => d0_in_addr[7].IN1
sink0_data[80] => d0_in_addr[8].IN1
sink0_data[81] => d0_in_addr[9].IN1
sink0_data[82] => d0_in_addr[10].IN1
sink0_data[83] => d0_in_addr[11].IN1
sink0_data[84] => d0_in_addr[12].IN1
sink0_data[85] => d0_in_addr[13].IN1
sink0_data[86] => d0_in_addr[14].IN1
sink0_data[87] => d0_in_addr[15].IN1
sink0_data[88] => d0_in_addr[16].IN1
sink0_data[89] => d0_in_addr[17].IN1
sink0_data[90] => d0_in_addr[18].IN1
sink0_data[91] => d0_in_addr[19].IN1
sink0_data[92] => d0_in_addr[20].IN1
sink0_data[93] => d0_in_addr[21].IN1
sink0_data[94] => d0_in_addr[22].IN1
sink0_data[95] => d0_in_addr[23].IN1
sink0_data[96] => d0_in_addr[24].IN1
sink0_data[97] => d0_in_addr[25].IN1
sink0_data[98] => d0_in_addr[26].IN1
sink0_data[99] => d0_in_addr[27].IN1
sink0_data[100] => d0_in_addr[28].IN1
sink0_data[101] => next_state.OUTPUTSELECT
sink0_data[101] => next_state.OUTPUTSELECT
sink0_data[101] => next_state.OUTPUTSELECT
sink0_data[101] => next_state.DATAB
sink0_data[101] => next_state.DATAA
sink0_data[101] => in_uncompressed_read.IN0
sink0_data[101] => next_state.DATAA
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => always3.IN1
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_uncompressed_read.IN1
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => d0_int_bytes_remaining.DATAB
sink0_data[107] => WideNor0.IN0
sink0_data[108] => d0_int_bytes_remaining.DATAB
sink0_data[108] => WideNor0.IN1
sink0_data[109] => d0_int_bytes_remaining.DATAB
sink0_data[109] => WideNor0.IN2
sink0_data[110] => d0_int_bytes_remaining.DATAB
sink0_data[110] => WideNor0.IN3
sink0_data[111] => d0_int_bytes_remaining.DATAB
sink0_data[111] => WideNor0.IN4
sink0_data[112] => d0_int_bytes_remaining.DATAB
sink0_data[112] => WideNor0.IN5
sink0_data[113] => d0_int_bytes_remaining.DATAB
sink0_data[113] => WideNor0.IN6
sink0_data[114] => d0_int_bytes_remaining.DATAB
sink0_data[114] => WideNor0.IN7
sink0_data[115] => ~NO_FANOUT~
sink0_data[116] => in_data_reg[116].DATAIN
sink0_data[117] => in_data_reg[117].DATAIN
sink0_data[118] => in_data_reg[118].DATAIN
sink0_data[119] => in_bursttype_reg[0].DATAIN
sink0_data[120] => in_bursttype_reg[1].DATAIN
sink0_data[121] => in_data_reg[121].DATAIN
sink0_data[122] => in_data_reg[122].DATAIN
sink0_data[123] => in_data_reg[123].DATAIN
sink0_data[124] => in_data_reg[124].DATAIN
sink0_data[125] => in_data_reg[125].DATAIN
sink0_data[126] => in_data_reg[126].DATAIN
sink0_data[127] => in_data_reg[127].DATAIN
sink0_data[128] => in_data_reg[128].DATAIN
sink0_data[129] => in_data_reg[129].DATAIN
sink0_data[130] => in_data_reg[130].DATAIN
sink0_data[131] => in_data_reg[131].DATAIN
sink0_data[132] => in_data_reg[132].DATAIN
sink0_data[133] => in_data_reg[133].DATAIN
sink0_data[134] => in_data_reg[134].DATAIN
sink0_data[135] => in_data_reg[135].DATAIN
sink0_data[136] => in_data_reg[136].DATAIN
sink0_data[137] => in_data_reg[137].DATAIN
sink0_data[138] => in_data_reg[138].DATAIN
sink0_data[139] => in_data_reg[139].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= in_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= in_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= in_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= in_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= in_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= in_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= in_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= in_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= in_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= in_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= in_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= in_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= in_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= in_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= in_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= in_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= in_data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= in_data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= in_data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= in_data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= in_data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= in_data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= in_data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= in_data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= in_data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= in_data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= out_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= out_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= out_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= out_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= out_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= out_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= out_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= out_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[114] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[115] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[116] <= in_data_reg[116].DB_MAX_OUTPUT_PORT_TYPE
source0_data[117] <= in_data_reg[117].DB_MAX_OUTPUT_PORT_TYPE
source0_data[118] <= in_data_reg[118].DB_MAX_OUTPUT_PORT_TYPE
source0_data[119] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[120] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[121] <= in_data_reg[121].DB_MAX_OUTPUT_PORT_TYPE
source0_data[122] <= in_data_reg[122].DB_MAX_OUTPUT_PORT_TYPE
source0_data[123] <= in_data_reg[123].DB_MAX_OUTPUT_PORT_TYPE
source0_data[124] <= in_data_reg[124].DB_MAX_OUTPUT_PORT_TYPE
source0_data[125] <= in_data_reg[125].DB_MAX_OUTPUT_PORT_TYPE
source0_data[126] <= in_data_reg[126].DB_MAX_OUTPUT_PORT_TYPE
source0_data[127] <= in_data_reg[127].DB_MAX_OUTPUT_PORT_TYPE
source0_data[128] <= in_data_reg[128].DB_MAX_OUTPUT_PORT_TYPE
source0_data[129] <= in_data_reg[129].DB_MAX_OUTPUT_PORT_TYPE
source0_data[130] <= in_data_reg[130].DB_MAX_OUTPUT_PORT_TYPE
source0_data[131] <= in_data_reg[131].DB_MAX_OUTPUT_PORT_TYPE
source0_data[132] <= in_data_reg[132].DB_MAX_OUTPUT_PORT_TYPE
source0_data[133] <= in_data_reg[133].DB_MAX_OUTPUT_PORT_TYPE
source0_data[134] <= in_data_reg[134].DB_MAX_OUTPUT_PORT_TYPE
source0_data[135] <= in_data_reg[135].DB_MAX_OUTPUT_PORT_TYPE
source0_data[136] <= in_data_reg[136].DB_MAX_OUTPUT_PORT_TYPE
source0_data[137] <= in_data_reg[137].DB_MAX_OUTPUT_PORT_TYPE
source0_data[138] <= in_data_reg[138].DB_MAX_OUTPUT_PORT_TYPE
source0_data[139] <= in_data_reg[139].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[0] => LessThan2.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[1] => LessThan2.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[2] => LessThan2.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => aligned_address_bits.IN1
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_data[24] => out_data[21].DATAIN
in_data[25] => out_data[22].DATAIN
in_data[26] => out_data[23].DATAIN
in_data[27] => out_data[24].DATAIN
in_data[28] => out_data[25].DATAIN
in_data[29] => out_data[26].DATAIN
in_data[30] => out_data[27].DATAIN
in_data[31] => out_data[28].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc[0].DATAIN
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
a[7] => a_reg[7].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
b[7] => b_reg[7].IN3
c[0] => c_reg[0].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
d[7] => d_reg[7].IN3
result[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
b[8] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[8] <= altera_merlin_burst_adapter_adder:subtract.sum


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
a[7] => carry.IN0
a[7] => carry.IN1
a[8] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
b[7] => carry.IN1
b[7] => carry.IN1
b[8] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
b[8] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[8] <= altera_merlin_burst_adapter_adder:subtract.sum


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
a[7] => carry.IN0
a[7] => carry.IN1
a[8] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
b[7] => carry.IN1
b[7] => carry.IN1
b[8] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
b[8] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[8] <= altera_merlin_burst_adapter_adder:subtract.sum


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
a[7] => carry.IN0
a[7] => carry.IN1
a[8] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
b[7] => carry.IN1
b[7] => carry.IN1
b[8] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
b[8] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[8] <= altera_merlin_burst_adapter_adder:subtract.sum


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
a[7] => carry.IN0
a[7] => carry.IN1
a[8] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
b[7] => carry.IN1
b[7] => carry.IN1
b[8] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
b[8] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[8] <= altera_merlin_burst_adapter_adder:subtract.sum


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
a[7] => carry.IN0
a[7] => carry.IN1
a[8] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
b[7] => carry.IN1
b[7] => carry.IN1
b[8] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
b[8] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[8] <= altera_merlin_burst_adapter_adder:subtract.sum


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
a[7] => carry.IN0
a[7] => carry.IN1
a[8] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
b[7] => carry.IN1
b[7] => carry.IN1
b[8] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_data[116] => src0_data[116].DATAIN
sink_data[117] => src0_data[117].DATAIN
sink_data[118] => src0_data[118].DATAIN
sink_data[119] => src0_data[119].DATAIN
sink_data[120] => src0_data[120].DATAIN
sink_data[121] => src0_data[121].DATAIN
sink_data[122] => src0_data[122].DATAIN
sink_data[123] => src0_data[123].DATAIN
sink_data[124] => src0_data[124].DATAIN
sink_data[125] => src0_data[125].DATAIN
sink_data[126] => src0_data[126].DATAIN
sink_data[127] => src0_data[127].DATAIN
sink_data[128] => src0_data[128].DATAIN
sink_data[129] => src0_data[129].DATAIN
sink_data[130] => src0_data[130].DATAIN
sink_data[131] => src0_data[131].DATAIN
sink_data[132] => src0_data[132].DATAIN
sink_data[133] => src0_data[133].DATAIN
sink_data[134] => src0_data[134].DATAIN
sink_data[135] => src0_data[135].DATAIN
sink_data[136] => src0_data[136].DATAIN
sink_data[137] => src0_data[137].DATAIN
sink_data[138] => src0_data[138].DATAIN
sink_data[139] => src0_data[139].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src0_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src0_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src0_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src0_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src0_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src0_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src0_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src0_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src0_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src0_data[126] <= sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
src0_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src0_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src0_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src0_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src0_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src0_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src0_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src0_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src0_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src0_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src0_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src0_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src0_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_data[116] => src0_data[116].DATAIN
sink_data[117] => src0_data[117].DATAIN
sink_data[118] => src0_data[118].DATAIN
sink_data[119] => src0_data[119].DATAIN
sink_data[120] => src0_data[120].DATAIN
sink_data[121] => src0_data[121].DATAIN
sink_data[122] => src0_data[122].DATAIN
sink_data[123] => src0_data[123].DATAIN
sink_data[124] => src0_data[124].DATAIN
sink_data[125] => src0_data[125].DATAIN
sink_data[126] => src0_data[126].DATAIN
sink_data[127] => src0_data[127].DATAIN
sink_data[128] => src0_data[128].DATAIN
sink_data[129] => src0_data[129].DATAIN
sink_data[130] => src0_data[130].DATAIN
sink_data[131] => src0_data[131].DATAIN
sink_data[132] => src0_data[132].DATAIN
sink_data[133] => src0_data[133].DATAIN
sink_data[134] => src0_data[134].DATAIN
sink_data[135] => src0_data[135].DATAIN
sink_data[136] => src0_data[136].DATAIN
sink_data[137] => src0_data[137].DATAIN
sink_data[138] => src0_data[138].DATAIN
sink_data[139] => src0_data[139].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src0_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src0_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src0_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src0_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src0_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src0_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src0_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src0_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src0_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src0_data[126] <= sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
src0_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src0_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src0_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src0_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src0_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src0_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src0_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src0_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src0_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src0_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src0_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src0_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src0_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => locked.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_data[116] => src_payload.IN1
sink0_data[117] => src_payload.IN1
sink0_data[118] => src_payload.IN1
sink0_data[119] => src_payload.IN1
sink0_data[120] => src_payload.IN1
sink0_data[121] => src_payload.IN1
sink0_data[122] => src_payload.IN1
sink0_data[123] => src_payload.IN1
sink0_data[124] => src_payload.IN1
sink0_data[125] => src_payload.IN1
sink0_data[126] => src_payload.IN1
sink0_data[127] => src_payload.IN1
sink0_data[128] => src_payload.IN1
sink0_data[129] => src_payload.IN1
sink0_data[130] => src_payload.IN1
sink0_data[131] => src_payload.IN1
sink0_data[132] => src_payload.IN1
sink0_data[133] => src_payload.IN1
sink0_data[134] => src_payload.IN1
sink0_data[135] => src_payload.IN1
sink0_data[136] => src_payload.IN1
sink0_data[137] => src_payload.IN1
sink0_data[138] => src_payload.IN1
sink0_data[139] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => locked.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_data[116] => src_payload.IN1
sink1_data[117] => src_payload.IN1
sink1_data[118] => src_payload.IN1
sink1_data[119] => src_payload.IN1
sink1_data[120] => src_payload.IN1
sink1_data[121] => src_payload.IN1
sink1_data[122] => src_payload.IN1
sink1_data[123] => src_payload.IN1
sink1_data[124] => src_payload.IN1
sink1_data[125] => src_payload.IN1
sink1_data[126] => src_payload.IN1
sink1_data[127] => src_payload.IN1
sink1_data[128] => src_payload.IN1
sink1_data[129] => src_payload.IN1
sink1_data[130] => src_payload.IN1
sink1_data[131] => src_payload.IN1
sink1_data[132] => src_payload.IN1
sink1_data[133] => src_payload.IN1
sink1_data[134] => src_payload.IN1
sink1_data[135] => src_payload.IN1
sink1_data[136] => src_payload.IN1
sink1_data[137] => src_payload.IN1
sink1_data[138] => src_payload.IN1
sink1_data[139] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[127] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_data[116] => src1_data[116].DATAIN
sink_data[116] => src0_data[116].DATAIN
sink_data[117] => src1_data[117].DATAIN
sink_data[117] => src0_data[117].DATAIN
sink_data[118] => src1_data[118].DATAIN
sink_data[118] => src0_data[118].DATAIN
sink_data[119] => src1_data[119].DATAIN
sink_data[119] => src0_data[119].DATAIN
sink_data[120] => src1_data[120].DATAIN
sink_data[120] => src0_data[120].DATAIN
sink_data[121] => src1_data[121].DATAIN
sink_data[121] => src0_data[121].DATAIN
sink_data[122] => src1_data[122].DATAIN
sink_data[122] => src0_data[122].DATAIN
sink_data[123] => src1_data[123].DATAIN
sink_data[123] => src0_data[123].DATAIN
sink_data[124] => src1_data[124].DATAIN
sink_data[124] => src0_data[124].DATAIN
sink_data[125] => src1_data[125].DATAIN
sink_data[125] => src0_data[125].DATAIN
sink_data[126] => src1_data[126].DATAIN
sink_data[126] => src0_data[126].DATAIN
sink_data[127] => src1_data[127].DATAIN
sink_data[127] => src0_data[127].DATAIN
sink_data[128] => src1_data[128].DATAIN
sink_data[128] => src0_data[128].DATAIN
sink_data[129] => src1_data[129].DATAIN
sink_data[129] => src0_data[129].DATAIN
sink_data[130] => src1_data[130].DATAIN
sink_data[130] => src0_data[130].DATAIN
sink_data[131] => src1_data[131].DATAIN
sink_data[131] => src0_data[131].DATAIN
sink_data[132] => src1_data[132].DATAIN
sink_data[132] => src0_data[132].DATAIN
sink_data[133] => src1_data[133].DATAIN
sink_data[133] => src0_data[133].DATAIN
sink_data[134] => src1_data[134].DATAIN
sink_data[134] => src0_data[134].DATAIN
sink_data[135] => src1_data[135].DATAIN
sink_data[135] => src0_data[135].DATAIN
sink_data[136] => src1_data[136].DATAIN
sink_data[136] => src0_data[136].DATAIN
sink_data[137] => src1_data[137].DATAIN
sink_data[137] => src0_data[137].DATAIN
sink_data[138] => src1_data[138].DATAIN
sink_data[138] => src0_data[138].DATAIN
sink_data[139] => src1_data[139].DATAIN
sink_data[139] => src0_data[139].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src0_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src0_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src0_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src0_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src0_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src0_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src0_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src0_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src0_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src0_data[126] <= sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
src0_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src0_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src0_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src0_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src0_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src0_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src0_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src0_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src0_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src0_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src0_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src0_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src0_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src1_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src1_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src1_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src1_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src1_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src1_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src1_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src1_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src1_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src1_data[126] <= sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
src1_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src1_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src1_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src1_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src1_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src1_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src1_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src1_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src1_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src1_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src1_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src1_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src1_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_data[104] => src_data[104].DATAIN
sink0_data[105] => src_data[105].DATAIN
sink0_data[106] => src_data[106].DATAIN
sink0_data[107] => src_data[107].DATAIN
sink0_data[108] => src_data[108].DATAIN
sink0_data[109] => src_data[109].DATAIN
sink0_data[110] => src_data[110].DATAIN
sink0_data[111] => src_data[111].DATAIN
sink0_data[112] => src_data[112].DATAIN
sink0_data[113] => src_data[113].DATAIN
sink0_data[114] => src_data[114].DATAIN
sink0_data[115] => src_data[115].DATAIN
sink0_data[116] => src_data[116].DATAIN
sink0_data[117] => src_data[117].DATAIN
sink0_data[118] => src_data[118].DATAIN
sink0_data[119] => src_data[119].DATAIN
sink0_data[120] => src_data[120].DATAIN
sink0_data[121] => src_data[121].DATAIN
sink0_data[122] => src_data[122].DATAIN
sink0_data[123] => src_data[123].DATAIN
sink0_data[124] => src_data[124].DATAIN
sink0_data[125] => src_data[125].DATAIN
sink0_data[126] => src_data[126].DATAIN
sink0_data[127] => src_data[127].DATAIN
sink0_data[128] => src_data[128].DATAIN
sink0_data[129] => src_data[129].DATAIN
sink0_data[130] => src_data[130].DATAIN
sink0_data[131] => src_data[131].DATAIN
sink0_data[132] => src_data[132].DATAIN
sink0_data[133] => src_data[133].DATAIN
sink0_data[134] => src_data[134].DATAIN
sink0_data[135] => src_data[135].DATAIN
sink0_data[136] => src_data[136].DATAIN
sink0_data[137] => src_data[137].DATAIN
sink0_data[138] => src_data[138].DATAIN
sink0_data[139] => src_data[139].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink0_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink0_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink0_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink0_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink0_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink0_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink0_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink0_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink0_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink0_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink0_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink0_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= sink0_data[116].DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= sink0_data[117].DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= sink0_data[118].DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= sink0_data[119].DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= sink0_data[120].DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= sink0_data[121].DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= sink0_data[122].DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= sink0_data[123].DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= sink0_data[124].DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= sink0_data[125].DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= sink0_data[126].DB_MAX_OUTPUT_PORT_TYPE
src_data[127] <= sink0_data[127].DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= sink0_data[128].DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= sink0_data[129].DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= sink0_data[130].DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= sink0_data[131].DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= sink0_data[132].DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= sink0_data[133].DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= sink0_data[134].DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= sink0_data[135].DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= sink0_data[136].DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= sink0_data[137].DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= sink0_data[138].DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= sink0_data[139].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_data[104] => src_data[104].DATAIN
sink0_data[105] => src_data[105].DATAIN
sink0_data[106] => src_data[106].DATAIN
sink0_data[107] => src_data[107].DATAIN
sink0_data[108] => src_data[108].DATAIN
sink0_data[109] => src_data[109].DATAIN
sink0_data[110] => src_data[110].DATAIN
sink0_data[111] => src_data[111].DATAIN
sink0_data[112] => src_data[112].DATAIN
sink0_data[113] => src_data[113].DATAIN
sink0_data[114] => src_data[114].DATAIN
sink0_data[115] => src_data[115].DATAIN
sink0_data[116] => src_data[116].DATAIN
sink0_data[117] => src_data[117].DATAIN
sink0_data[118] => src_data[118].DATAIN
sink0_data[119] => src_data[119].DATAIN
sink0_data[120] => src_data[120].DATAIN
sink0_data[121] => src_data[121].DATAIN
sink0_data[122] => src_data[122].DATAIN
sink0_data[123] => src_data[123].DATAIN
sink0_data[124] => src_data[124].DATAIN
sink0_data[125] => src_data[125].DATAIN
sink0_data[126] => src_data[126].DATAIN
sink0_data[127] => src_data[127].DATAIN
sink0_data[128] => src_data[128].DATAIN
sink0_data[129] => src_data[129].DATAIN
sink0_data[130] => src_data[130].DATAIN
sink0_data[131] => src_data[131].DATAIN
sink0_data[132] => src_data[132].DATAIN
sink0_data[133] => src_data[133].DATAIN
sink0_data[134] => src_data[134].DATAIN
sink0_data[135] => src_data[135].DATAIN
sink0_data[136] => src_data[136].DATAIN
sink0_data[137] => src_data[137].DATAIN
sink0_data[138] => src_data[138].DATAIN
sink0_data[139] => src_data[139].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink0_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink0_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink0_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink0_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink0_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink0_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink0_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink0_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink0_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink0_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink0_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink0_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= sink0_data[116].DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= sink0_data[117].DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= sink0_data[118].DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= sink0_data[119].DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= sink0_data[120].DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= sink0_data[121].DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= sink0_data[122].DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= sink0_data[123].DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= sink0_data[124].DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= sink0_data[125].DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= sink0_data[126].DB_MAX_OUTPUT_PORT_TYPE
src_data[127] <= sink0_data[127].DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= sink0_data[128].DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= sink0_data[129].DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= sink0_data[130].DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= sink0_data[131].DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= sink0_data[132].DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= sink0_data[133].DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= sink0_data[134].DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= sink0_data[135].DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= sink0_data[136].DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= sink0_data[137].DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= sink0_data[138].DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= sink0_data[139].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline
clk => clk.IN1
reset => reset.IN1
in_ready <= altera_avalon_st_pipeline_base:core.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_data[106] => in_payload[106].IN1
in_data[107] => in_payload[107].IN1
in_data[108] => in_payload[108].IN1
in_data[109] => in_payload[109].IN1
in_data[110] => in_payload[110].IN1
in_data[111] => in_payload[111].IN1
in_data[112] => in_payload[112].IN1
in_data[113] => in_payload[113].IN1
in_data[114] => in_payload[114].IN1
in_data[115] => in_payload[115].IN1
in_data[116] => in_payload[116].IN1
in_data[117] => in_payload[117].IN1
in_data[118] => in_payload[118].IN1
in_data[119] => in_payload[119].IN1
in_data[120] => in_payload[120].IN1
in_data[121] => in_payload[121].IN1
in_data[122] => in_payload[122].IN1
in_data[123] => in_payload[123].IN1
in_data[124] => in_payload[124].IN1
in_data[125] => in_payload[125].IN1
in_data[126] => in_payload[126].IN1
in_data[127] => in_payload[127].IN1
in_data[128] => in_payload[128].IN1
in_data[129] => in_payload[129].IN1
in_data[130] => in_payload[130].IN1
in_data[131] => in_payload[131].IN1
in_data[132] => in_payload[132].IN1
in_data[133] => in_payload[133].IN1
in_data[134] => in_payload[134].IN1
in_data[135] => in_payload[135].IN1
in_data[136] => in_payload[136].IN1
in_data[137] => in_payload[137].IN1
in_data[138] => in_payload[138].IN1
in_data[139] => in_payload[139].IN1
in_channel[0] => in_payload[142].IN1
in_channel[1] => in_payload[143].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[141].IN1
in_endofpacket => in_payload[140].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:core.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:core.out_data
out_data[1] <= altera_avalon_st_pipeline_base:core.out_data
out_data[2] <= altera_avalon_st_pipeline_base:core.out_data
out_data[3] <= altera_avalon_st_pipeline_base:core.out_data
out_data[4] <= altera_avalon_st_pipeline_base:core.out_data
out_data[5] <= altera_avalon_st_pipeline_base:core.out_data
out_data[6] <= altera_avalon_st_pipeline_base:core.out_data
out_data[7] <= altera_avalon_st_pipeline_base:core.out_data
out_data[8] <= altera_avalon_st_pipeline_base:core.out_data
out_data[9] <= altera_avalon_st_pipeline_base:core.out_data
out_data[10] <= altera_avalon_st_pipeline_base:core.out_data
out_data[11] <= altera_avalon_st_pipeline_base:core.out_data
out_data[12] <= altera_avalon_st_pipeline_base:core.out_data
out_data[13] <= altera_avalon_st_pipeline_base:core.out_data
out_data[14] <= altera_avalon_st_pipeline_base:core.out_data
out_data[15] <= altera_avalon_st_pipeline_base:core.out_data
out_data[16] <= altera_avalon_st_pipeline_base:core.out_data
out_data[17] <= altera_avalon_st_pipeline_base:core.out_data
out_data[18] <= altera_avalon_st_pipeline_base:core.out_data
out_data[19] <= altera_avalon_st_pipeline_base:core.out_data
out_data[20] <= altera_avalon_st_pipeline_base:core.out_data
out_data[21] <= altera_avalon_st_pipeline_base:core.out_data
out_data[22] <= altera_avalon_st_pipeline_base:core.out_data
out_data[23] <= altera_avalon_st_pipeline_base:core.out_data
out_data[24] <= altera_avalon_st_pipeline_base:core.out_data
out_data[25] <= altera_avalon_st_pipeline_base:core.out_data
out_data[26] <= altera_avalon_st_pipeline_base:core.out_data
out_data[27] <= altera_avalon_st_pipeline_base:core.out_data
out_data[28] <= altera_avalon_st_pipeline_base:core.out_data
out_data[29] <= altera_avalon_st_pipeline_base:core.out_data
out_data[30] <= altera_avalon_st_pipeline_base:core.out_data
out_data[31] <= altera_avalon_st_pipeline_base:core.out_data
out_data[32] <= altera_avalon_st_pipeline_base:core.out_data
out_data[33] <= altera_avalon_st_pipeline_base:core.out_data
out_data[34] <= altera_avalon_st_pipeline_base:core.out_data
out_data[35] <= altera_avalon_st_pipeline_base:core.out_data
out_data[36] <= altera_avalon_st_pipeline_base:core.out_data
out_data[37] <= altera_avalon_st_pipeline_base:core.out_data
out_data[38] <= altera_avalon_st_pipeline_base:core.out_data
out_data[39] <= altera_avalon_st_pipeline_base:core.out_data
out_data[40] <= altera_avalon_st_pipeline_base:core.out_data
out_data[41] <= altera_avalon_st_pipeline_base:core.out_data
out_data[42] <= altera_avalon_st_pipeline_base:core.out_data
out_data[43] <= altera_avalon_st_pipeline_base:core.out_data
out_data[44] <= altera_avalon_st_pipeline_base:core.out_data
out_data[45] <= altera_avalon_st_pipeline_base:core.out_data
out_data[46] <= altera_avalon_st_pipeline_base:core.out_data
out_data[47] <= altera_avalon_st_pipeline_base:core.out_data
out_data[48] <= altera_avalon_st_pipeline_base:core.out_data
out_data[49] <= altera_avalon_st_pipeline_base:core.out_data
out_data[50] <= altera_avalon_st_pipeline_base:core.out_data
out_data[51] <= altera_avalon_st_pipeline_base:core.out_data
out_data[52] <= altera_avalon_st_pipeline_base:core.out_data
out_data[53] <= altera_avalon_st_pipeline_base:core.out_data
out_data[54] <= altera_avalon_st_pipeline_base:core.out_data
out_data[55] <= altera_avalon_st_pipeline_base:core.out_data
out_data[56] <= altera_avalon_st_pipeline_base:core.out_data
out_data[57] <= altera_avalon_st_pipeline_base:core.out_data
out_data[58] <= altera_avalon_st_pipeline_base:core.out_data
out_data[59] <= altera_avalon_st_pipeline_base:core.out_data
out_data[60] <= altera_avalon_st_pipeline_base:core.out_data
out_data[61] <= altera_avalon_st_pipeline_base:core.out_data
out_data[62] <= altera_avalon_st_pipeline_base:core.out_data
out_data[63] <= altera_avalon_st_pipeline_base:core.out_data
out_data[64] <= altera_avalon_st_pipeline_base:core.out_data
out_data[65] <= altera_avalon_st_pipeline_base:core.out_data
out_data[66] <= altera_avalon_st_pipeline_base:core.out_data
out_data[67] <= altera_avalon_st_pipeline_base:core.out_data
out_data[68] <= altera_avalon_st_pipeline_base:core.out_data
out_data[69] <= altera_avalon_st_pipeline_base:core.out_data
out_data[70] <= altera_avalon_st_pipeline_base:core.out_data
out_data[71] <= altera_avalon_st_pipeline_base:core.out_data
out_data[72] <= altera_avalon_st_pipeline_base:core.out_data
out_data[73] <= altera_avalon_st_pipeline_base:core.out_data
out_data[74] <= altera_avalon_st_pipeline_base:core.out_data
out_data[75] <= altera_avalon_st_pipeline_base:core.out_data
out_data[76] <= altera_avalon_st_pipeline_base:core.out_data
out_data[77] <= altera_avalon_st_pipeline_base:core.out_data
out_data[78] <= altera_avalon_st_pipeline_base:core.out_data
out_data[79] <= altera_avalon_st_pipeline_base:core.out_data
out_data[80] <= altera_avalon_st_pipeline_base:core.out_data
out_data[81] <= altera_avalon_st_pipeline_base:core.out_data
out_data[82] <= altera_avalon_st_pipeline_base:core.out_data
out_data[83] <= altera_avalon_st_pipeline_base:core.out_data
out_data[84] <= altera_avalon_st_pipeline_base:core.out_data
out_data[85] <= altera_avalon_st_pipeline_base:core.out_data
out_data[86] <= altera_avalon_st_pipeline_base:core.out_data
out_data[87] <= altera_avalon_st_pipeline_base:core.out_data
out_data[88] <= altera_avalon_st_pipeline_base:core.out_data
out_data[89] <= altera_avalon_st_pipeline_base:core.out_data
out_data[90] <= altera_avalon_st_pipeline_base:core.out_data
out_data[91] <= altera_avalon_st_pipeline_base:core.out_data
out_data[92] <= altera_avalon_st_pipeline_base:core.out_data
out_data[93] <= altera_avalon_st_pipeline_base:core.out_data
out_data[94] <= altera_avalon_st_pipeline_base:core.out_data
out_data[95] <= altera_avalon_st_pipeline_base:core.out_data
out_data[96] <= altera_avalon_st_pipeline_base:core.out_data
out_data[97] <= altera_avalon_st_pipeline_base:core.out_data
out_data[98] <= altera_avalon_st_pipeline_base:core.out_data
out_data[99] <= altera_avalon_st_pipeline_base:core.out_data
out_data[100] <= altera_avalon_st_pipeline_base:core.out_data
out_data[101] <= altera_avalon_st_pipeline_base:core.out_data
out_data[102] <= altera_avalon_st_pipeline_base:core.out_data
out_data[103] <= altera_avalon_st_pipeline_base:core.out_data
out_data[104] <= altera_avalon_st_pipeline_base:core.out_data
out_data[105] <= altera_avalon_st_pipeline_base:core.out_data
out_data[106] <= altera_avalon_st_pipeline_base:core.out_data
out_data[107] <= altera_avalon_st_pipeline_base:core.out_data
out_data[108] <= altera_avalon_st_pipeline_base:core.out_data
out_data[109] <= altera_avalon_st_pipeline_base:core.out_data
out_data[110] <= altera_avalon_st_pipeline_base:core.out_data
out_data[111] <= altera_avalon_st_pipeline_base:core.out_data
out_data[112] <= altera_avalon_st_pipeline_base:core.out_data
out_data[113] <= altera_avalon_st_pipeline_base:core.out_data
out_data[114] <= altera_avalon_st_pipeline_base:core.out_data
out_data[115] <= altera_avalon_st_pipeline_base:core.out_data
out_data[116] <= altera_avalon_st_pipeline_base:core.out_data
out_data[117] <= altera_avalon_st_pipeline_base:core.out_data
out_data[118] <= altera_avalon_st_pipeline_base:core.out_data
out_data[119] <= altera_avalon_st_pipeline_base:core.out_data
out_data[120] <= altera_avalon_st_pipeline_base:core.out_data
out_data[121] <= altera_avalon_st_pipeline_base:core.out_data
out_data[122] <= altera_avalon_st_pipeline_base:core.out_data
out_data[123] <= altera_avalon_st_pipeline_base:core.out_data
out_data[124] <= altera_avalon_st_pipeline_base:core.out_data
out_data[125] <= altera_avalon_st_pipeline_base:core.out_data
out_data[126] <= altera_avalon_st_pipeline_base:core.out_data
out_data[127] <= altera_avalon_st_pipeline_base:core.out_data
out_data[128] <= altera_avalon_st_pipeline_base:core.out_data
out_data[129] <= altera_avalon_st_pipeline_base:core.out_data
out_data[130] <= altera_avalon_st_pipeline_base:core.out_data
out_data[131] <= altera_avalon_st_pipeline_base:core.out_data
out_data[132] <= altera_avalon_st_pipeline_base:core.out_data
out_data[133] <= altera_avalon_st_pipeline_base:core.out_data
out_data[134] <= altera_avalon_st_pipeline_base:core.out_data
out_data[135] <= altera_avalon_st_pipeline_base:core.out_data
out_data[136] <= altera_avalon_st_pipeline_base:core.out_data
out_data[137] <= altera_avalon_st_pipeline_base:core.out_data
out_data[138] <= altera_avalon_st_pipeline_base:core.out_data
out_data[139] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[0] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[1] <= altera_avalon_st_pipeline_base:core.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_endofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_empty[0] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
clk => data1[32].CLK
clk => data1[33].CLK
clk => data1[34].CLK
clk => data1[35].CLK
clk => data1[36].CLK
clk => data1[37].CLK
clk => data1[38].CLK
clk => data1[39].CLK
clk => data1[40].CLK
clk => data1[41].CLK
clk => data1[42].CLK
clk => data1[43].CLK
clk => data1[44].CLK
clk => data1[45].CLK
clk => data1[46].CLK
clk => data1[47].CLK
clk => data1[48].CLK
clk => data1[49].CLK
clk => data1[50].CLK
clk => data1[51].CLK
clk => data1[52].CLK
clk => data1[53].CLK
clk => data1[54].CLK
clk => data1[55].CLK
clk => data1[56].CLK
clk => data1[57].CLK
clk => data1[58].CLK
clk => data1[59].CLK
clk => data1[60].CLK
clk => data1[61].CLK
clk => data1[62].CLK
clk => data1[63].CLK
clk => data1[64].CLK
clk => data1[65].CLK
clk => data1[66].CLK
clk => data1[67].CLK
clk => data1[68].CLK
clk => data1[69].CLK
clk => data1[70].CLK
clk => data1[71].CLK
clk => data1[72].CLK
clk => data1[73].CLK
clk => data1[74].CLK
clk => data1[75].CLK
clk => data1[76].CLK
clk => data1[77].CLK
clk => data1[78].CLK
clk => data1[79].CLK
clk => data1[80].CLK
clk => data1[81].CLK
clk => data1[82].CLK
clk => data1[83].CLK
clk => data1[84].CLK
clk => data1[85].CLK
clk => data1[86].CLK
clk => data1[87].CLK
clk => data1[88].CLK
clk => data1[89].CLK
clk => data1[90].CLK
clk => data1[91].CLK
clk => data1[92].CLK
clk => data1[93].CLK
clk => data1[94].CLK
clk => data1[95].CLK
clk => data1[96].CLK
clk => data1[97].CLK
clk => data1[98].CLK
clk => data1[99].CLK
clk => data1[100].CLK
clk => data1[101].CLK
clk => data1[102].CLK
clk => data1[103].CLK
clk => data1[104].CLK
clk => data1[105].CLK
clk => data1[106].CLK
clk => data1[107].CLK
clk => data1[108].CLK
clk => data1[109].CLK
clk => data1[110].CLK
clk => data1[111].CLK
clk => data1[112].CLK
clk => data1[113].CLK
clk => data1[114].CLK
clk => data1[115].CLK
clk => data1[116].CLK
clk => data1[117].CLK
clk => data1[118].CLK
clk => data1[119].CLK
clk => data1[120].CLK
clk => data1[121].CLK
clk => data1[122].CLK
clk => data1[123].CLK
clk => data1[124].CLK
clk => data1[125].CLK
clk => data1[126].CLK
clk => data1[127].CLK
clk => data1[128].CLK
clk => data1[129].CLK
clk => data1[130].CLK
clk => data1[131].CLK
clk => data1[132].CLK
clk => data1[133].CLK
clk => data1[134].CLK
clk => data1[135].CLK
clk => data1[136].CLK
clk => data1[137].CLK
clk => data1[138].CLK
clk => data1[139].CLK
clk => data1[140].CLK
clk => data1[141].CLK
clk => data1[142].CLK
clk => data1[143].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
clk => data0[8].CLK
clk => data0[9].CLK
clk => data0[10].CLK
clk => data0[11].CLK
clk => data0[12].CLK
clk => data0[13].CLK
clk => data0[14].CLK
clk => data0[15].CLK
clk => data0[16].CLK
clk => data0[17].CLK
clk => data0[18].CLK
clk => data0[19].CLK
clk => data0[20].CLK
clk => data0[21].CLK
clk => data0[22].CLK
clk => data0[23].CLK
clk => data0[24].CLK
clk => data0[25].CLK
clk => data0[26].CLK
clk => data0[27].CLK
clk => data0[28].CLK
clk => data0[29].CLK
clk => data0[30].CLK
clk => data0[31].CLK
clk => data0[32].CLK
clk => data0[33].CLK
clk => data0[34].CLK
clk => data0[35].CLK
clk => data0[36].CLK
clk => data0[37].CLK
clk => data0[38].CLK
clk => data0[39].CLK
clk => data0[40].CLK
clk => data0[41].CLK
clk => data0[42].CLK
clk => data0[43].CLK
clk => data0[44].CLK
clk => data0[45].CLK
clk => data0[46].CLK
clk => data0[47].CLK
clk => data0[48].CLK
clk => data0[49].CLK
clk => data0[50].CLK
clk => data0[51].CLK
clk => data0[52].CLK
clk => data0[53].CLK
clk => data0[54].CLK
clk => data0[55].CLK
clk => data0[56].CLK
clk => data0[57].CLK
clk => data0[58].CLK
clk => data0[59].CLK
clk => data0[60].CLK
clk => data0[61].CLK
clk => data0[62].CLK
clk => data0[63].CLK
clk => data0[64].CLK
clk => data0[65].CLK
clk => data0[66].CLK
clk => data0[67].CLK
clk => data0[68].CLK
clk => data0[69].CLK
clk => data0[70].CLK
clk => data0[71].CLK
clk => data0[72].CLK
clk => data0[73].CLK
clk => data0[74].CLK
clk => data0[75].CLK
clk => data0[76].CLK
clk => data0[77].CLK
clk => data0[78].CLK
clk => data0[79].CLK
clk => data0[80].CLK
clk => data0[81].CLK
clk => data0[82].CLK
clk => data0[83].CLK
clk => data0[84].CLK
clk => data0[85].CLK
clk => data0[86].CLK
clk => data0[87].CLK
clk => data0[88].CLK
clk => data0[89].CLK
clk => data0[90].CLK
clk => data0[91].CLK
clk => data0[92].CLK
clk => data0[93].CLK
clk => data0[94].CLK
clk => data0[95].CLK
clk => data0[96].CLK
clk => data0[97].CLK
clk => data0[98].CLK
clk => data0[99].CLK
clk => data0[100].CLK
clk => data0[101].CLK
clk => data0[102].CLK
clk => data0[103].CLK
clk => data0[104].CLK
clk => data0[105].CLK
clk => data0[106].CLK
clk => data0[107].CLK
clk => data0[108].CLK
clk => data0[109].CLK
clk => data0[110].CLK
clk => data0[111].CLK
clk => data0[112].CLK
clk => data0[113].CLK
clk => data0[114].CLK
clk => data0[115].CLK
clk => data0[116].CLK
clk => data0[117].CLK
clk => data0[118].CLK
clk => data0[119].CLK
clk => data0[120].CLK
clk => data0[121].CLK
clk => data0[122].CLK
clk => data0[123].CLK
clk => data0[124].CLK
clk => data0[125].CLK
clk => data0[126].CLK
clk => data0[127].CLK
clk => data0[128].CLK
clk => data0[129].CLK
clk => data0[130].CLK
clk => data0[131].CLK
clk => data0[132].CLK
clk => data0[133].CLK
clk => data0[134].CLK
clk => data0[135].CLK
clk => data0[136].CLK
clk => data0[137].CLK
clk => data0[138].CLK
clk => data0[139].CLK
clk => data0[140].CLK
clk => data0[141].CLK
clk => data0[142].CLK
clk => data0[143].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data1[8].ACLR
reset => data1[9].ACLR
reset => data1[10].ACLR
reset => data1[11].ACLR
reset => data1[12].ACLR
reset => data1[13].ACLR
reset => data1[14].ACLR
reset => data1[15].ACLR
reset => data1[16].ACLR
reset => data1[17].ACLR
reset => data1[18].ACLR
reset => data1[19].ACLR
reset => data1[20].ACLR
reset => data1[21].ACLR
reset => data1[22].ACLR
reset => data1[23].ACLR
reset => data1[24].ACLR
reset => data1[25].ACLR
reset => data1[26].ACLR
reset => data1[27].ACLR
reset => data1[28].ACLR
reset => data1[29].ACLR
reset => data1[30].ACLR
reset => data1[31].ACLR
reset => data1[32].ACLR
reset => data1[33].ACLR
reset => data1[34].ACLR
reset => data1[35].ACLR
reset => data1[36].ACLR
reset => data1[37].ACLR
reset => data1[38].ACLR
reset => data1[39].ACLR
reset => data1[40].ACLR
reset => data1[41].ACLR
reset => data1[42].ACLR
reset => data1[43].ACLR
reset => data1[44].ACLR
reset => data1[45].ACLR
reset => data1[46].ACLR
reset => data1[47].ACLR
reset => data1[48].ACLR
reset => data1[49].ACLR
reset => data1[50].ACLR
reset => data1[51].ACLR
reset => data1[52].ACLR
reset => data1[53].ACLR
reset => data1[54].ACLR
reset => data1[55].ACLR
reset => data1[56].ACLR
reset => data1[57].ACLR
reset => data1[58].ACLR
reset => data1[59].ACLR
reset => data1[60].ACLR
reset => data1[61].ACLR
reset => data1[62].ACLR
reset => data1[63].ACLR
reset => data1[64].ACLR
reset => data1[65].ACLR
reset => data1[66].ACLR
reset => data1[67].ACLR
reset => data1[68].ACLR
reset => data1[69].ACLR
reset => data1[70].ACLR
reset => data1[71].ACLR
reset => data1[72].ACLR
reset => data1[73].ACLR
reset => data1[74].ACLR
reset => data1[75].ACLR
reset => data1[76].ACLR
reset => data1[77].ACLR
reset => data1[78].ACLR
reset => data1[79].ACLR
reset => data1[80].ACLR
reset => data1[81].ACLR
reset => data1[82].ACLR
reset => data1[83].ACLR
reset => data1[84].ACLR
reset => data1[85].ACLR
reset => data1[86].ACLR
reset => data1[87].ACLR
reset => data1[88].ACLR
reset => data1[89].ACLR
reset => data1[90].ACLR
reset => data1[91].ACLR
reset => data1[92].ACLR
reset => data1[93].ACLR
reset => data1[94].ACLR
reset => data1[95].ACLR
reset => data1[96].ACLR
reset => data1[97].ACLR
reset => data1[98].ACLR
reset => data1[99].ACLR
reset => data1[100].ACLR
reset => data1[101].ACLR
reset => data1[102].ACLR
reset => data1[103].ACLR
reset => data1[104].ACLR
reset => data1[105].ACLR
reset => data1[106].ACLR
reset => data1[107].ACLR
reset => data1[108].ACLR
reset => data1[109].ACLR
reset => data1[110].ACLR
reset => data1[111].ACLR
reset => data1[112].ACLR
reset => data1[113].ACLR
reset => data1[114].ACLR
reset => data1[115].ACLR
reset => data1[116].ACLR
reset => data1[117].ACLR
reset => data1[118].ACLR
reset => data1[119].ACLR
reset => data1[120].ACLR
reset => data1[121].ACLR
reset => data1[122].ACLR
reset => data1[123].ACLR
reset => data1[124].ACLR
reset => data1[125].ACLR
reset => data1[126].ACLR
reset => data1[127].ACLR
reset => data1[128].ACLR
reset => data1[129].ACLR
reset => data1[130].ACLR
reset => data1[131].ACLR
reset => data1[132].ACLR
reset => data1[133].ACLR
reset => data1[134].ACLR
reset => data1[135].ACLR
reset => data1[136].ACLR
reset => data1[137].ACLR
reset => data1[138].ACLR
reset => data1[139].ACLR
reset => data1[140].ACLR
reset => data1[141].ACLR
reset => data1[142].ACLR
reset => data1[143].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
reset => data0[8].ACLR
reset => data0[9].ACLR
reset => data0[10].ACLR
reset => data0[11].ACLR
reset => data0[12].ACLR
reset => data0[13].ACLR
reset => data0[14].ACLR
reset => data0[15].ACLR
reset => data0[16].ACLR
reset => data0[17].ACLR
reset => data0[18].ACLR
reset => data0[19].ACLR
reset => data0[20].ACLR
reset => data0[21].ACLR
reset => data0[22].ACLR
reset => data0[23].ACLR
reset => data0[24].ACLR
reset => data0[25].ACLR
reset => data0[26].ACLR
reset => data0[27].ACLR
reset => data0[28].ACLR
reset => data0[29].ACLR
reset => data0[30].ACLR
reset => data0[31].ACLR
reset => data0[32].ACLR
reset => data0[33].ACLR
reset => data0[34].ACLR
reset => data0[35].ACLR
reset => data0[36].ACLR
reset => data0[37].ACLR
reset => data0[38].ACLR
reset => data0[39].ACLR
reset => data0[40].ACLR
reset => data0[41].ACLR
reset => data0[42].ACLR
reset => data0[43].ACLR
reset => data0[44].ACLR
reset => data0[45].ACLR
reset => data0[46].ACLR
reset => data0[47].ACLR
reset => data0[48].ACLR
reset => data0[49].ACLR
reset => data0[50].ACLR
reset => data0[51].ACLR
reset => data0[52].ACLR
reset => data0[53].ACLR
reset => data0[54].ACLR
reset => data0[55].ACLR
reset => data0[56].ACLR
reset => data0[57].ACLR
reset => data0[58].ACLR
reset => data0[59].ACLR
reset => data0[60].ACLR
reset => data0[61].ACLR
reset => data0[62].ACLR
reset => data0[63].ACLR
reset => data0[64].ACLR
reset => data0[65].ACLR
reset => data0[66].ACLR
reset => data0[67].ACLR
reset => data0[68].ACLR
reset => data0[69].ACLR
reset => data0[70].ACLR
reset => data0[71].ACLR
reset => data0[72].ACLR
reset => data0[73].ACLR
reset => data0[74].ACLR
reset => data0[75].ACLR
reset => data0[76].ACLR
reset => data0[77].ACLR
reset => data0[78].ACLR
reset => data0[79].ACLR
reset => data0[80].ACLR
reset => data0[81].ACLR
reset => data0[82].ACLR
reset => data0[83].ACLR
reset => data0[84].ACLR
reset => data0[85].ACLR
reset => data0[86].ACLR
reset => data0[87].ACLR
reset => data0[88].ACLR
reset => data0[89].ACLR
reset => data0[90].ACLR
reset => data0[91].ACLR
reset => data0[92].ACLR
reset => data0[93].ACLR
reset => data0[94].ACLR
reset => data0[95].ACLR
reset => data0[96].ACLR
reset => data0[97].ACLR
reset => data0[98].ACLR
reset => data0[99].ACLR
reset => data0[100].ACLR
reset => data0[101].ACLR
reset => data0[102].ACLR
reset => data0[103].ACLR
reset => data0[104].ACLR
reset => data0[105].ACLR
reset => data0[106].ACLR
reset => data0[107].ACLR
reset => data0[108].ACLR
reset => data0[109].ACLR
reset => data0[110].ACLR
reset => data0[111].ACLR
reset => data0[112].ACLR
reset => data0[113].ACLR
reset => data0[114].ACLR
reset => data0[115].ACLR
reset => data0[116].ACLR
reset => data0[117].ACLR
reset => data0[118].ACLR
reset => data0[119].ACLR
reset => data0[120].ACLR
reset => data0[121].ACLR
reset => data0[122].ACLR
reset => data0[123].ACLR
reset => data0[124].ACLR
reset => data0[125].ACLR
reset => data0[126].ACLR
reset => data0[127].ACLR
reset => data0[128].ACLR
reset => data0[129].ACLR
reset => data0[130].ACLR
reset => data0[131].ACLR
reset => data0[132].ACLR
reset => data0[133].ACLR
reset => data0[134].ACLR
reset => data0[135].ACLR
reset => data0[136].ACLR
reset => data0[137].ACLR
reset => data0[138].ACLR
reset => data0[139].ACLR
reset => data0[140].ACLR
reset => data0[141].ACLR
reset => data0[142].ACLR
reset => data0[143].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
in_data[8] => data1.DATAA
in_data[8] => data0[8].DATAIN
in_data[9] => data1.DATAA
in_data[9] => data0[9].DATAIN
in_data[10] => data1.DATAA
in_data[10] => data0[10].DATAIN
in_data[11] => data1.DATAA
in_data[11] => data0[11].DATAIN
in_data[12] => data1.DATAA
in_data[12] => data0[12].DATAIN
in_data[13] => data1.DATAA
in_data[13] => data0[13].DATAIN
in_data[14] => data1.DATAA
in_data[14] => data0[14].DATAIN
in_data[15] => data1.DATAA
in_data[15] => data0[15].DATAIN
in_data[16] => data1.DATAA
in_data[16] => data0[16].DATAIN
in_data[17] => data1.DATAA
in_data[17] => data0[17].DATAIN
in_data[18] => data1.DATAA
in_data[18] => data0[18].DATAIN
in_data[19] => data1.DATAA
in_data[19] => data0[19].DATAIN
in_data[20] => data1.DATAA
in_data[20] => data0[20].DATAIN
in_data[21] => data1.DATAA
in_data[21] => data0[21].DATAIN
in_data[22] => data1.DATAA
in_data[22] => data0[22].DATAIN
in_data[23] => data1.DATAA
in_data[23] => data0[23].DATAIN
in_data[24] => data1.DATAA
in_data[24] => data0[24].DATAIN
in_data[25] => data1.DATAA
in_data[25] => data0[25].DATAIN
in_data[26] => data1.DATAA
in_data[26] => data0[26].DATAIN
in_data[27] => data1.DATAA
in_data[27] => data0[27].DATAIN
in_data[28] => data1.DATAA
in_data[28] => data0[28].DATAIN
in_data[29] => data1.DATAA
in_data[29] => data0[29].DATAIN
in_data[30] => data1.DATAA
in_data[30] => data0[30].DATAIN
in_data[31] => data1.DATAA
in_data[31] => data0[31].DATAIN
in_data[32] => data1.DATAA
in_data[32] => data0[32].DATAIN
in_data[33] => data1.DATAA
in_data[33] => data0[33].DATAIN
in_data[34] => data1.DATAA
in_data[34] => data0[34].DATAIN
in_data[35] => data1.DATAA
in_data[35] => data0[35].DATAIN
in_data[36] => data1.DATAA
in_data[36] => data0[36].DATAIN
in_data[37] => data1.DATAA
in_data[37] => data0[37].DATAIN
in_data[38] => data1.DATAA
in_data[38] => data0[38].DATAIN
in_data[39] => data1.DATAA
in_data[39] => data0[39].DATAIN
in_data[40] => data1.DATAA
in_data[40] => data0[40].DATAIN
in_data[41] => data1.DATAA
in_data[41] => data0[41].DATAIN
in_data[42] => data1.DATAA
in_data[42] => data0[42].DATAIN
in_data[43] => data1.DATAA
in_data[43] => data0[43].DATAIN
in_data[44] => data1.DATAA
in_data[44] => data0[44].DATAIN
in_data[45] => data1.DATAA
in_data[45] => data0[45].DATAIN
in_data[46] => data1.DATAA
in_data[46] => data0[46].DATAIN
in_data[47] => data1.DATAA
in_data[47] => data0[47].DATAIN
in_data[48] => data1.DATAA
in_data[48] => data0[48].DATAIN
in_data[49] => data1.DATAA
in_data[49] => data0[49].DATAIN
in_data[50] => data1.DATAA
in_data[50] => data0[50].DATAIN
in_data[51] => data1.DATAA
in_data[51] => data0[51].DATAIN
in_data[52] => data1.DATAA
in_data[52] => data0[52].DATAIN
in_data[53] => data1.DATAA
in_data[53] => data0[53].DATAIN
in_data[54] => data1.DATAA
in_data[54] => data0[54].DATAIN
in_data[55] => data1.DATAA
in_data[55] => data0[55].DATAIN
in_data[56] => data1.DATAA
in_data[56] => data0[56].DATAIN
in_data[57] => data1.DATAA
in_data[57] => data0[57].DATAIN
in_data[58] => data1.DATAA
in_data[58] => data0[58].DATAIN
in_data[59] => data1.DATAA
in_data[59] => data0[59].DATAIN
in_data[60] => data1.DATAA
in_data[60] => data0[60].DATAIN
in_data[61] => data1.DATAA
in_data[61] => data0[61].DATAIN
in_data[62] => data1.DATAA
in_data[62] => data0[62].DATAIN
in_data[63] => data1.DATAA
in_data[63] => data0[63].DATAIN
in_data[64] => data1.DATAA
in_data[64] => data0[64].DATAIN
in_data[65] => data1.DATAA
in_data[65] => data0[65].DATAIN
in_data[66] => data1.DATAA
in_data[66] => data0[66].DATAIN
in_data[67] => data1.DATAA
in_data[67] => data0[67].DATAIN
in_data[68] => data1.DATAA
in_data[68] => data0[68].DATAIN
in_data[69] => data1.DATAA
in_data[69] => data0[69].DATAIN
in_data[70] => data1.DATAA
in_data[70] => data0[70].DATAIN
in_data[71] => data1.DATAA
in_data[71] => data0[71].DATAIN
in_data[72] => data1.DATAA
in_data[72] => data0[72].DATAIN
in_data[73] => data1.DATAA
in_data[73] => data0[73].DATAIN
in_data[74] => data1.DATAA
in_data[74] => data0[74].DATAIN
in_data[75] => data1.DATAA
in_data[75] => data0[75].DATAIN
in_data[76] => data1.DATAA
in_data[76] => data0[76].DATAIN
in_data[77] => data1.DATAA
in_data[77] => data0[77].DATAIN
in_data[78] => data1.DATAA
in_data[78] => data0[78].DATAIN
in_data[79] => data1.DATAA
in_data[79] => data0[79].DATAIN
in_data[80] => data1.DATAA
in_data[80] => data0[80].DATAIN
in_data[81] => data1.DATAA
in_data[81] => data0[81].DATAIN
in_data[82] => data1.DATAA
in_data[82] => data0[82].DATAIN
in_data[83] => data1.DATAA
in_data[83] => data0[83].DATAIN
in_data[84] => data1.DATAA
in_data[84] => data0[84].DATAIN
in_data[85] => data1.DATAA
in_data[85] => data0[85].DATAIN
in_data[86] => data1.DATAA
in_data[86] => data0[86].DATAIN
in_data[87] => data1.DATAA
in_data[87] => data0[87].DATAIN
in_data[88] => data1.DATAA
in_data[88] => data0[88].DATAIN
in_data[89] => data1.DATAA
in_data[89] => data0[89].DATAIN
in_data[90] => data1.DATAA
in_data[90] => data0[90].DATAIN
in_data[91] => data1.DATAA
in_data[91] => data0[91].DATAIN
in_data[92] => data1.DATAA
in_data[92] => data0[92].DATAIN
in_data[93] => data1.DATAA
in_data[93] => data0[93].DATAIN
in_data[94] => data1.DATAA
in_data[94] => data0[94].DATAIN
in_data[95] => data1.DATAA
in_data[95] => data0[95].DATAIN
in_data[96] => data1.DATAA
in_data[96] => data0[96].DATAIN
in_data[97] => data1.DATAA
in_data[97] => data0[97].DATAIN
in_data[98] => data1.DATAA
in_data[98] => data0[98].DATAIN
in_data[99] => data1.DATAA
in_data[99] => data0[99].DATAIN
in_data[100] => data1.DATAA
in_data[100] => data0[100].DATAIN
in_data[101] => data1.DATAA
in_data[101] => data0[101].DATAIN
in_data[102] => data1.DATAA
in_data[102] => data0[102].DATAIN
in_data[103] => data1.DATAA
in_data[103] => data0[103].DATAIN
in_data[104] => data1.DATAA
in_data[104] => data0[104].DATAIN
in_data[105] => data1.DATAA
in_data[105] => data0[105].DATAIN
in_data[106] => data1.DATAA
in_data[106] => data0[106].DATAIN
in_data[107] => data1.DATAA
in_data[107] => data0[107].DATAIN
in_data[108] => data1.DATAA
in_data[108] => data0[108].DATAIN
in_data[109] => data1.DATAA
in_data[109] => data0[109].DATAIN
in_data[110] => data1.DATAA
in_data[110] => data0[110].DATAIN
in_data[111] => data1.DATAA
in_data[111] => data0[111].DATAIN
in_data[112] => data1.DATAA
in_data[112] => data0[112].DATAIN
in_data[113] => data1.DATAA
in_data[113] => data0[113].DATAIN
in_data[114] => data1.DATAA
in_data[114] => data0[114].DATAIN
in_data[115] => data1.DATAA
in_data[115] => data0[115].DATAIN
in_data[116] => data1.DATAA
in_data[116] => data0[116].DATAIN
in_data[117] => data1.DATAA
in_data[117] => data0[117].DATAIN
in_data[118] => data1.DATAA
in_data[118] => data0[118].DATAIN
in_data[119] => data1.DATAA
in_data[119] => data0[119].DATAIN
in_data[120] => data1.DATAA
in_data[120] => data0[120].DATAIN
in_data[121] => data1.DATAA
in_data[121] => data0[121].DATAIN
in_data[122] => data1.DATAA
in_data[122] => data0[122].DATAIN
in_data[123] => data1.DATAA
in_data[123] => data0[123].DATAIN
in_data[124] => data1.DATAA
in_data[124] => data0[124].DATAIN
in_data[125] => data1.DATAA
in_data[125] => data0[125].DATAIN
in_data[126] => data1.DATAA
in_data[126] => data0[126].DATAIN
in_data[127] => data1.DATAA
in_data[127] => data0[127].DATAIN
in_data[128] => data1.DATAA
in_data[128] => data0[128].DATAIN
in_data[129] => data1.DATAA
in_data[129] => data0[129].DATAIN
in_data[130] => data1.DATAA
in_data[130] => data0[130].DATAIN
in_data[131] => data1.DATAA
in_data[131] => data0[131].DATAIN
in_data[132] => data1.DATAA
in_data[132] => data0[132].DATAIN
in_data[133] => data1.DATAA
in_data[133] => data0[133].DATAIN
in_data[134] => data1.DATAA
in_data[134] => data0[134].DATAIN
in_data[135] => data1.DATAA
in_data[135] => data0[135].DATAIN
in_data[136] => data1.DATAA
in_data[136] => data0[136].DATAIN
in_data[137] => data1.DATAA
in_data[137] => data0[137].DATAIN
in_data[138] => data1.DATAA
in_data[138] => data0[138].DATAIN
in_data[139] => data1.DATAA
in_data[139] => data0[139].DATAIN
in_data[140] => data1.DATAA
in_data[140] => data0[140].DATAIN
in_data[141] => data1.DATAA
in_data[141] => data0[141].DATAIN
in_data[142] => data1.DATAA
in_data[142] => data0[142].DATAIN
in_data[143] => data1.DATAA
in_data[143] => data0[143].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= data1[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= data1[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= data1[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= data1[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= data1[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= data1[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= data1[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= data1[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= data1[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= data1[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= data1[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= data1[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= data1[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= data1[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= data1[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= data1[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= data1[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= data1[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= data1[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= data1[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= data1[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= data1[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= data1[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= data1[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= data1[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= data1[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= data1[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= data1[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= data1[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= data1[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= data1[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= data1[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= data1[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= data1[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= data1[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= data1[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= data1[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= data1[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= data1[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= data1[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= data1[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= data1[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= data1[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= data1[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= data1[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= data1[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= data1[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= data1[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= data1[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= data1[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= data1[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= data1[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= data1[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= data1[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= data1[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= data1[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= data1[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= data1[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= data1[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= data1[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= data1[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= data1[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= data1[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= data1[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= data1[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= data1[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= data1[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= data1[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= data1[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= data1[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= data1[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= data1[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= data1[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= data1[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= data1[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= data1[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= data1[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= data1[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= data1[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= data1[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= data1[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= data1[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= data1[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= data1[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= data1[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= data1[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= data1[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= data1[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= data1[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= data1[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= data1[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= data1[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= data1[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= data1[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= data1[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= data1[111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= data1[112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= data1[113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= data1[114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= data1[115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= data1[116].DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= data1[117].DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= data1[118].DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= data1[119].DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= data1[120].DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= data1[121].DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= data1[122].DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= data1[123].DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= data1[124].DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= data1[125].DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= data1[126].DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= data1[127].DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= data1[128].DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= data1[129].DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= data1[130].DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= data1[131].DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= data1[132].DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= data1[133].DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= data1[134].DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= data1[135].DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= data1[136].DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= data1[137].DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= data1[138].DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= data1[139].DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= data1[140].DB_MAX_OUTPUT_PORT_TYPE
out_data[141] <= data1[141].DB_MAX_OUTPUT_PORT_TYPE
out_data[142] <= data1[142].DB_MAX_OUTPUT_PORT_TYPE
out_data[143] <= data1[143].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001
clk => clk.IN1
reset => reset.IN1
in_ready <= altera_avalon_st_pipeline_base:core.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_data[106] => in_payload[106].IN1
in_data[107] => in_payload[107].IN1
in_data[108] => in_payload[108].IN1
in_data[109] => in_payload[109].IN1
in_data[110] => in_payload[110].IN1
in_data[111] => in_payload[111].IN1
in_data[112] => in_payload[112].IN1
in_data[113] => in_payload[113].IN1
in_data[114] => in_payload[114].IN1
in_data[115] => in_payload[115].IN1
in_data[116] => in_payload[116].IN1
in_data[117] => in_payload[117].IN1
in_data[118] => in_payload[118].IN1
in_data[119] => in_payload[119].IN1
in_data[120] => in_payload[120].IN1
in_data[121] => in_payload[121].IN1
in_data[122] => in_payload[122].IN1
in_data[123] => in_payload[123].IN1
in_data[124] => in_payload[124].IN1
in_data[125] => in_payload[125].IN1
in_data[126] => in_payload[126].IN1
in_data[127] => in_payload[127].IN1
in_data[128] => in_payload[128].IN1
in_data[129] => in_payload[129].IN1
in_data[130] => in_payload[130].IN1
in_data[131] => in_payload[131].IN1
in_data[132] => in_payload[132].IN1
in_data[133] => in_payload[133].IN1
in_data[134] => in_payload[134].IN1
in_data[135] => in_payload[135].IN1
in_data[136] => in_payload[136].IN1
in_data[137] => in_payload[137].IN1
in_data[138] => in_payload[138].IN1
in_data[139] => in_payload[139].IN1
in_channel[0] => ~NO_FANOUT~
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[141].IN1
in_endofpacket => in_payload[140].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:core.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:core.out_data
out_data[1] <= altera_avalon_st_pipeline_base:core.out_data
out_data[2] <= altera_avalon_st_pipeline_base:core.out_data
out_data[3] <= altera_avalon_st_pipeline_base:core.out_data
out_data[4] <= altera_avalon_st_pipeline_base:core.out_data
out_data[5] <= altera_avalon_st_pipeline_base:core.out_data
out_data[6] <= altera_avalon_st_pipeline_base:core.out_data
out_data[7] <= altera_avalon_st_pipeline_base:core.out_data
out_data[8] <= altera_avalon_st_pipeline_base:core.out_data
out_data[9] <= altera_avalon_st_pipeline_base:core.out_data
out_data[10] <= altera_avalon_st_pipeline_base:core.out_data
out_data[11] <= altera_avalon_st_pipeline_base:core.out_data
out_data[12] <= altera_avalon_st_pipeline_base:core.out_data
out_data[13] <= altera_avalon_st_pipeline_base:core.out_data
out_data[14] <= altera_avalon_st_pipeline_base:core.out_data
out_data[15] <= altera_avalon_st_pipeline_base:core.out_data
out_data[16] <= altera_avalon_st_pipeline_base:core.out_data
out_data[17] <= altera_avalon_st_pipeline_base:core.out_data
out_data[18] <= altera_avalon_st_pipeline_base:core.out_data
out_data[19] <= altera_avalon_st_pipeline_base:core.out_data
out_data[20] <= altera_avalon_st_pipeline_base:core.out_data
out_data[21] <= altera_avalon_st_pipeline_base:core.out_data
out_data[22] <= altera_avalon_st_pipeline_base:core.out_data
out_data[23] <= altera_avalon_st_pipeline_base:core.out_data
out_data[24] <= altera_avalon_st_pipeline_base:core.out_data
out_data[25] <= altera_avalon_st_pipeline_base:core.out_data
out_data[26] <= altera_avalon_st_pipeline_base:core.out_data
out_data[27] <= altera_avalon_st_pipeline_base:core.out_data
out_data[28] <= altera_avalon_st_pipeline_base:core.out_data
out_data[29] <= altera_avalon_st_pipeline_base:core.out_data
out_data[30] <= altera_avalon_st_pipeline_base:core.out_data
out_data[31] <= altera_avalon_st_pipeline_base:core.out_data
out_data[32] <= altera_avalon_st_pipeline_base:core.out_data
out_data[33] <= altera_avalon_st_pipeline_base:core.out_data
out_data[34] <= altera_avalon_st_pipeline_base:core.out_data
out_data[35] <= altera_avalon_st_pipeline_base:core.out_data
out_data[36] <= altera_avalon_st_pipeline_base:core.out_data
out_data[37] <= altera_avalon_st_pipeline_base:core.out_data
out_data[38] <= altera_avalon_st_pipeline_base:core.out_data
out_data[39] <= altera_avalon_st_pipeline_base:core.out_data
out_data[40] <= altera_avalon_st_pipeline_base:core.out_data
out_data[41] <= altera_avalon_st_pipeline_base:core.out_data
out_data[42] <= altera_avalon_st_pipeline_base:core.out_data
out_data[43] <= altera_avalon_st_pipeline_base:core.out_data
out_data[44] <= altera_avalon_st_pipeline_base:core.out_data
out_data[45] <= altera_avalon_st_pipeline_base:core.out_data
out_data[46] <= altera_avalon_st_pipeline_base:core.out_data
out_data[47] <= altera_avalon_st_pipeline_base:core.out_data
out_data[48] <= altera_avalon_st_pipeline_base:core.out_data
out_data[49] <= altera_avalon_st_pipeline_base:core.out_data
out_data[50] <= altera_avalon_st_pipeline_base:core.out_data
out_data[51] <= altera_avalon_st_pipeline_base:core.out_data
out_data[52] <= altera_avalon_st_pipeline_base:core.out_data
out_data[53] <= altera_avalon_st_pipeline_base:core.out_data
out_data[54] <= altera_avalon_st_pipeline_base:core.out_data
out_data[55] <= altera_avalon_st_pipeline_base:core.out_data
out_data[56] <= altera_avalon_st_pipeline_base:core.out_data
out_data[57] <= altera_avalon_st_pipeline_base:core.out_data
out_data[58] <= altera_avalon_st_pipeline_base:core.out_data
out_data[59] <= altera_avalon_st_pipeline_base:core.out_data
out_data[60] <= altera_avalon_st_pipeline_base:core.out_data
out_data[61] <= altera_avalon_st_pipeline_base:core.out_data
out_data[62] <= altera_avalon_st_pipeline_base:core.out_data
out_data[63] <= altera_avalon_st_pipeline_base:core.out_data
out_data[64] <= altera_avalon_st_pipeline_base:core.out_data
out_data[65] <= altera_avalon_st_pipeline_base:core.out_data
out_data[66] <= altera_avalon_st_pipeline_base:core.out_data
out_data[67] <= altera_avalon_st_pipeline_base:core.out_data
out_data[68] <= altera_avalon_st_pipeline_base:core.out_data
out_data[69] <= altera_avalon_st_pipeline_base:core.out_data
out_data[70] <= altera_avalon_st_pipeline_base:core.out_data
out_data[71] <= altera_avalon_st_pipeline_base:core.out_data
out_data[72] <= altera_avalon_st_pipeline_base:core.out_data
out_data[73] <= altera_avalon_st_pipeline_base:core.out_data
out_data[74] <= altera_avalon_st_pipeline_base:core.out_data
out_data[75] <= altera_avalon_st_pipeline_base:core.out_data
out_data[76] <= altera_avalon_st_pipeline_base:core.out_data
out_data[77] <= altera_avalon_st_pipeline_base:core.out_data
out_data[78] <= altera_avalon_st_pipeline_base:core.out_data
out_data[79] <= altera_avalon_st_pipeline_base:core.out_data
out_data[80] <= altera_avalon_st_pipeline_base:core.out_data
out_data[81] <= altera_avalon_st_pipeline_base:core.out_data
out_data[82] <= altera_avalon_st_pipeline_base:core.out_data
out_data[83] <= altera_avalon_st_pipeline_base:core.out_data
out_data[84] <= altera_avalon_st_pipeline_base:core.out_data
out_data[85] <= altera_avalon_st_pipeline_base:core.out_data
out_data[86] <= altera_avalon_st_pipeline_base:core.out_data
out_data[87] <= altera_avalon_st_pipeline_base:core.out_data
out_data[88] <= altera_avalon_st_pipeline_base:core.out_data
out_data[89] <= altera_avalon_st_pipeline_base:core.out_data
out_data[90] <= altera_avalon_st_pipeline_base:core.out_data
out_data[91] <= altera_avalon_st_pipeline_base:core.out_data
out_data[92] <= altera_avalon_st_pipeline_base:core.out_data
out_data[93] <= altera_avalon_st_pipeline_base:core.out_data
out_data[94] <= altera_avalon_st_pipeline_base:core.out_data
out_data[95] <= altera_avalon_st_pipeline_base:core.out_data
out_data[96] <= altera_avalon_st_pipeline_base:core.out_data
out_data[97] <= altera_avalon_st_pipeline_base:core.out_data
out_data[98] <= altera_avalon_st_pipeline_base:core.out_data
out_data[99] <= altera_avalon_st_pipeline_base:core.out_data
out_data[100] <= altera_avalon_st_pipeline_base:core.out_data
out_data[101] <= altera_avalon_st_pipeline_base:core.out_data
out_data[102] <= altera_avalon_st_pipeline_base:core.out_data
out_data[103] <= altera_avalon_st_pipeline_base:core.out_data
out_data[104] <= altera_avalon_st_pipeline_base:core.out_data
out_data[105] <= altera_avalon_st_pipeline_base:core.out_data
out_data[106] <= altera_avalon_st_pipeline_base:core.out_data
out_data[107] <= altera_avalon_st_pipeline_base:core.out_data
out_data[108] <= altera_avalon_st_pipeline_base:core.out_data
out_data[109] <= altera_avalon_st_pipeline_base:core.out_data
out_data[110] <= altera_avalon_st_pipeline_base:core.out_data
out_data[111] <= altera_avalon_st_pipeline_base:core.out_data
out_data[112] <= altera_avalon_st_pipeline_base:core.out_data
out_data[113] <= altera_avalon_st_pipeline_base:core.out_data
out_data[114] <= altera_avalon_st_pipeline_base:core.out_data
out_data[115] <= altera_avalon_st_pipeline_base:core.out_data
out_data[116] <= altera_avalon_st_pipeline_base:core.out_data
out_data[117] <= altera_avalon_st_pipeline_base:core.out_data
out_data[118] <= altera_avalon_st_pipeline_base:core.out_data
out_data[119] <= altera_avalon_st_pipeline_base:core.out_data
out_data[120] <= altera_avalon_st_pipeline_base:core.out_data
out_data[121] <= altera_avalon_st_pipeline_base:core.out_data
out_data[122] <= altera_avalon_st_pipeline_base:core.out_data
out_data[123] <= altera_avalon_st_pipeline_base:core.out_data
out_data[124] <= altera_avalon_st_pipeline_base:core.out_data
out_data[125] <= altera_avalon_st_pipeline_base:core.out_data
out_data[126] <= altera_avalon_st_pipeline_base:core.out_data
out_data[127] <= altera_avalon_st_pipeline_base:core.out_data
out_data[128] <= altera_avalon_st_pipeline_base:core.out_data
out_data[129] <= altera_avalon_st_pipeline_base:core.out_data
out_data[130] <= altera_avalon_st_pipeline_base:core.out_data
out_data[131] <= altera_avalon_st_pipeline_base:core.out_data
out_data[132] <= altera_avalon_st_pipeline_base:core.out_data
out_data[133] <= altera_avalon_st_pipeline_base:core.out_data
out_data[134] <= altera_avalon_st_pipeline_base:core.out_data
out_data[135] <= altera_avalon_st_pipeline_base:core.out_data
out_data[136] <= altera_avalon_st_pipeline_base:core.out_data
out_data[137] <= altera_avalon_st_pipeline_base:core.out_data
out_data[138] <= altera_avalon_st_pipeline_base:core.out_data
out_data[139] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[0] <= <GND>
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_endofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_empty[0] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
clk => data1[32].CLK
clk => data1[33].CLK
clk => data1[34].CLK
clk => data1[35].CLK
clk => data1[36].CLK
clk => data1[37].CLK
clk => data1[38].CLK
clk => data1[39].CLK
clk => data1[40].CLK
clk => data1[41].CLK
clk => data1[42].CLK
clk => data1[43].CLK
clk => data1[44].CLK
clk => data1[45].CLK
clk => data1[46].CLK
clk => data1[47].CLK
clk => data1[48].CLK
clk => data1[49].CLK
clk => data1[50].CLK
clk => data1[51].CLK
clk => data1[52].CLK
clk => data1[53].CLK
clk => data1[54].CLK
clk => data1[55].CLK
clk => data1[56].CLK
clk => data1[57].CLK
clk => data1[58].CLK
clk => data1[59].CLK
clk => data1[60].CLK
clk => data1[61].CLK
clk => data1[62].CLK
clk => data1[63].CLK
clk => data1[64].CLK
clk => data1[65].CLK
clk => data1[66].CLK
clk => data1[67].CLK
clk => data1[68].CLK
clk => data1[69].CLK
clk => data1[70].CLK
clk => data1[71].CLK
clk => data1[72].CLK
clk => data1[73].CLK
clk => data1[74].CLK
clk => data1[75].CLK
clk => data1[76].CLK
clk => data1[77].CLK
clk => data1[78].CLK
clk => data1[79].CLK
clk => data1[80].CLK
clk => data1[81].CLK
clk => data1[82].CLK
clk => data1[83].CLK
clk => data1[84].CLK
clk => data1[85].CLK
clk => data1[86].CLK
clk => data1[87].CLK
clk => data1[88].CLK
clk => data1[89].CLK
clk => data1[90].CLK
clk => data1[91].CLK
clk => data1[92].CLK
clk => data1[93].CLK
clk => data1[94].CLK
clk => data1[95].CLK
clk => data1[96].CLK
clk => data1[97].CLK
clk => data1[98].CLK
clk => data1[99].CLK
clk => data1[100].CLK
clk => data1[101].CLK
clk => data1[102].CLK
clk => data1[103].CLK
clk => data1[104].CLK
clk => data1[105].CLK
clk => data1[106].CLK
clk => data1[107].CLK
clk => data1[108].CLK
clk => data1[109].CLK
clk => data1[110].CLK
clk => data1[111].CLK
clk => data1[112].CLK
clk => data1[113].CLK
clk => data1[114].CLK
clk => data1[115].CLK
clk => data1[116].CLK
clk => data1[117].CLK
clk => data1[118].CLK
clk => data1[119].CLK
clk => data1[120].CLK
clk => data1[121].CLK
clk => data1[122].CLK
clk => data1[123].CLK
clk => data1[124].CLK
clk => data1[125].CLK
clk => data1[126].CLK
clk => data1[127].CLK
clk => data1[128].CLK
clk => data1[129].CLK
clk => data1[130].CLK
clk => data1[131].CLK
clk => data1[132].CLK
clk => data1[133].CLK
clk => data1[134].CLK
clk => data1[135].CLK
clk => data1[136].CLK
clk => data1[137].CLK
clk => data1[138].CLK
clk => data1[139].CLK
clk => data1[140].CLK
clk => data1[141].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
clk => data0[8].CLK
clk => data0[9].CLK
clk => data0[10].CLK
clk => data0[11].CLK
clk => data0[12].CLK
clk => data0[13].CLK
clk => data0[14].CLK
clk => data0[15].CLK
clk => data0[16].CLK
clk => data0[17].CLK
clk => data0[18].CLK
clk => data0[19].CLK
clk => data0[20].CLK
clk => data0[21].CLK
clk => data0[22].CLK
clk => data0[23].CLK
clk => data0[24].CLK
clk => data0[25].CLK
clk => data0[26].CLK
clk => data0[27].CLK
clk => data0[28].CLK
clk => data0[29].CLK
clk => data0[30].CLK
clk => data0[31].CLK
clk => data0[32].CLK
clk => data0[33].CLK
clk => data0[34].CLK
clk => data0[35].CLK
clk => data0[36].CLK
clk => data0[37].CLK
clk => data0[38].CLK
clk => data0[39].CLK
clk => data0[40].CLK
clk => data0[41].CLK
clk => data0[42].CLK
clk => data0[43].CLK
clk => data0[44].CLK
clk => data0[45].CLK
clk => data0[46].CLK
clk => data0[47].CLK
clk => data0[48].CLK
clk => data0[49].CLK
clk => data0[50].CLK
clk => data0[51].CLK
clk => data0[52].CLK
clk => data0[53].CLK
clk => data0[54].CLK
clk => data0[55].CLK
clk => data0[56].CLK
clk => data0[57].CLK
clk => data0[58].CLK
clk => data0[59].CLK
clk => data0[60].CLK
clk => data0[61].CLK
clk => data0[62].CLK
clk => data0[63].CLK
clk => data0[64].CLK
clk => data0[65].CLK
clk => data0[66].CLK
clk => data0[67].CLK
clk => data0[68].CLK
clk => data0[69].CLK
clk => data0[70].CLK
clk => data0[71].CLK
clk => data0[72].CLK
clk => data0[73].CLK
clk => data0[74].CLK
clk => data0[75].CLK
clk => data0[76].CLK
clk => data0[77].CLK
clk => data0[78].CLK
clk => data0[79].CLK
clk => data0[80].CLK
clk => data0[81].CLK
clk => data0[82].CLK
clk => data0[83].CLK
clk => data0[84].CLK
clk => data0[85].CLK
clk => data0[86].CLK
clk => data0[87].CLK
clk => data0[88].CLK
clk => data0[89].CLK
clk => data0[90].CLK
clk => data0[91].CLK
clk => data0[92].CLK
clk => data0[93].CLK
clk => data0[94].CLK
clk => data0[95].CLK
clk => data0[96].CLK
clk => data0[97].CLK
clk => data0[98].CLK
clk => data0[99].CLK
clk => data0[100].CLK
clk => data0[101].CLK
clk => data0[102].CLK
clk => data0[103].CLK
clk => data0[104].CLK
clk => data0[105].CLK
clk => data0[106].CLK
clk => data0[107].CLK
clk => data0[108].CLK
clk => data0[109].CLK
clk => data0[110].CLK
clk => data0[111].CLK
clk => data0[112].CLK
clk => data0[113].CLK
clk => data0[114].CLK
clk => data0[115].CLK
clk => data0[116].CLK
clk => data0[117].CLK
clk => data0[118].CLK
clk => data0[119].CLK
clk => data0[120].CLK
clk => data0[121].CLK
clk => data0[122].CLK
clk => data0[123].CLK
clk => data0[124].CLK
clk => data0[125].CLK
clk => data0[126].CLK
clk => data0[127].CLK
clk => data0[128].CLK
clk => data0[129].CLK
clk => data0[130].CLK
clk => data0[131].CLK
clk => data0[132].CLK
clk => data0[133].CLK
clk => data0[134].CLK
clk => data0[135].CLK
clk => data0[136].CLK
clk => data0[137].CLK
clk => data0[138].CLK
clk => data0[139].CLK
clk => data0[140].CLK
clk => data0[141].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data1[8].ACLR
reset => data1[9].ACLR
reset => data1[10].ACLR
reset => data1[11].ACLR
reset => data1[12].ACLR
reset => data1[13].ACLR
reset => data1[14].ACLR
reset => data1[15].ACLR
reset => data1[16].ACLR
reset => data1[17].ACLR
reset => data1[18].ACLR
reset => data1[19].ACLR
reset => data1[20].ACLR
reset => data1[21].ACLR
reset => data1[22].ACLR
reset => data1[23].ACLR
reset => data1[24].ACLR
reset => data1[25].ACLR
reset => data1[26].ACLR
reset => data1[27].ACLR
reset => data1[28].ACLR
reset => data1[29].ACLR
reset => data1[30].ACLR
reset => data1[31].ACLR
reset => data1[32].ACLR
reset => data1[33].ACLR
reset => data1[34].ACLR
reset => data1[35].ACLR
reset => data1[36].ACLR
reset => data1[37].ACLR
reset => data1[38].ACLR
reset => data1[39].ACLR
reset => data1[40].ACLR
reset => data1[41].ACLR
reset => data1[42].ACLR
reset => data1[43].ACLR
reset => data1[44].ACLR
reset => data1[45].ACLR
reset => data1[46].ACLR
reset => data1[47].ACLR
reset => data1[48].ACLR
reset => data1[49].ACLR
reset => data1[50].ACLR
reset => data1[51].ACLR
reset => data1[52].ACLR
reset => data1[53].ACLR
reset => data1[54].ACLR
reset => data1[55].ACLR
reset => data1[56].ACLR
reset => data1[57].ACLR
reset => data1[58].ACLR
reset => data1[59].ACLR
reset => data1[60].ACLR
reset => data1[61].ACLR
reset => data1[62].ACLR
reset => data1[63].ACLR
reset => data1[64].ACLR
reset => data1[65].ACLR
reset => data1[66].ACLR
reset => data1[67].ACLR
reset => data1[68].ACLR
reset => data1[69].ACLR
reset => data1[70].ACLR
reset => data1[71].ACLR
reset => data1[72].ACLR
reset => data1[73].ACLR
reset => data1[74].ACLR
reset => data1[75].ACLR
reset => data1[76].ACLR
reset => data1[77].ACLR
reset => data1[78].ACLR
reset => data1[79].ACLR
reset => data1[80].ACLR
reset => data1[81].ACLR
reset => data1[82].ACLR
reset => data1[83].ACLR
reset => data1[84].ACLR
reset => data1[85].ACLR
reset => data1[86].ACLR
reset => data1[87].ACLR
reset => data1[88].ACLR
reset => data1[89].ACLR
reset => data1[90].ACLR
reset => data1[91].ACLR
reset => data1[92].ACLR
reset => data1[93].ACLR
reset => data1[94].ACLR
reset => data1[95].ACLR
reset => data1[96].ACLR
reset => data1[97].ACLR
reset => data1[98].ACLR
reset => data1[99].ACLR
reset => data1[100].ACLR
reset => data1[101].ACLR
reset => data1[102].ACLR
reset => data1[103].ACLR
reset => data1[104].ACLR
reset => data1[105].ACLR
reset => data1[106].ACLR
reset => data1[107].ACLR
reset => data1[108].ACLR
reset => data1[109].ACLR
reset => data1[110].ACLR
reset => data1[111].ACLR
reset => data1[112].ACLR
reset => data1[113].ACLR
reset => data1[114].ACLR
reset => data1[115].ACLR
reset => data1[116].ACLR
reset => data1[117].ACLR
reset => data1[118].ACLR
reset => data1[119].ACLR
reset => data1[120].ACLR
reset => data1[121].ACLR
reset => data1[122].ACLR
reset => data1[123].ACLR
reset => data1[124].ACLR
reset => data1[125].ACLR
reset => data1[126].ACLR
reset => data1[127].ACLR
reset => data1[128].ACLR
reset => data1[129].ACLR
reset => data1[130].ACLR
reset => data1[131].ACLR
reset => data1[132].ACLR
reset => data1[133].ACLR
reset => data1[134].ACLR
reset => data1[135].ACLR
reset => data1[136].ACLR
reset => data1[137].ACLR
reset => data1[138].ACLR
reset => data1[139].ACLR
reset => data1[140].ACLR
reset => data1[141].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
reset => data0[8].ACLR
reset => data0[9].ACLR
reset => data0[10].ACLR
reset => data0[11].ACLR
reset => data0[12].ACLR
reset => data0[13].ACLR
reset => data0[14].ACLR
reset => data0[15].ACLR
reset => data0[16].ACLR
reset => data0[17].ACLR
reset => data0[18].ACLR
reset => data0[19].ACLR
reset => data0[20].ACLR
reset => data0[21].ACLR
reset => data0[22].ACLR
reset => data0[23].ACLR
reset => data0[24].ACLR
reset => data0[25].ACLR
reset => data0[26].ACLR
reset => data0[27].ACLR
reset => data0[28].ACLR
reset => data0[29].ACLR
reset => data0[30].ACLR
reset => data0[31].ACLR
reset => data0[32].ACLR
reset => data0[33].ACLR
reset => data0[34].ACLR
reset => data0[35].ACLR
reset => data0[36].ACLR
reset => data0[37].ACLR
reset => data0[38].ACLR
reset => data0[39].ACLR
reset => data0[40].ACLR
reset => data0[41].ACLR
reset => data0[42].ACLR
reset => data0[43].ACLR
reset => data0[44].ACLR
reset => data0[45].ACLR
reset => data0[46].ACLR
reset => data0[47].ACLR
reset => data0[48].ACLR
reset => data0[49].ACLR
reset => data0[50].ACLR
reset => data0[51].ACLR
reset => data0[52].ACLR
reset => data0[53].ACLR
reset => data0[54].ACLR
reset => data0[55].ACLR
reset => data0[56].ACLR
reset => data0[57].ACLR
reset => data0[58].ACLR
reset => data0[59].ACLR
reset => data0[60].ACLR
reset => data0[61].ACLR
reset => data0[62].ACLR
reset => data0[63].ACLR
reset => data0[64].ACLR
reset => data0[65].ACLR
reset => data0[66].ACLR
reset => data0[67].ACLR
reset => data0[68].ACLR
reset => data0[69].ACLR
reset => data0[70].ACLR
reset => data0[71].ACLR
reset => data0[72].ACLR
reset => data0[73].ACLR
reset => data0[74].ACLR
reset => data0[75].ACLR
reset => data0[76].ACLR
reset => data0[77].ACLR
reset => data0[78].ACLR
reset => data0[79].ACLR
reset => data0[80].ACLR
reset => data0[81].ACLR
reset => data0[82].ACLR
reset => data0[83].ACLR
reset => data0[84].ACLR
reset => data0[85].ACLR
reset => data0[86].ACLR
reset => data0[87].ACLR
reset => data0[88].ACLR
reset => data0[89].ACLR
reset => data0[90].ACLR
reset => data0[91].ACLR
reset => data0[92].ACLR
reset => data0[93].ACLR
reset => data0[94].ACLR
reset => data0[95].ACLR
reset => data0[96].ACLR
reset => data0[97].ACLR
reset => data0[98].ACLR
reset => data0[99].ACLR
reset => data0[100].ACLR
reset => data0[101].ACLR
reset => data0[102].ACLR
reset => data0[103].ACLR
reset => data0[104].ACLR
reset => data0[105].ACLR
reset => data0[106].ACLR
reset => data0[107].ACLR
reset => data0[108].ACLR
reset => data0[109].ACLR
reset => data0[110].ACLR
reset => data0[111].ACLR
reset => data0[112].ACLR
reset => data0[113].ACLR
reset => data0[114].ACLR
reset => data0[115].ACLR
reset => data0[116].ACLR
reset => data0[117].ACLR
reset => data0[118].ACLR
reset => data0[119].ACLR
reset => data0[120].ACLR
reset => data0[121].ACLR
reset => data0[122].ACLR
reset => data0[123].ACLR
reset => data0[124].ACLR
reset => data0[125].ACLR
reset => data0[126].ACLR
reset => data0[127].ACLR
reset => data0[128].ACLR
reset => data0[129].ACLR
reset => data0[130].ACLR
reset => data0[131].ACLR
reset => data0[132].ACLR
reset => data0[133].ACLR
reset => data0[134].ACLR
reset => data0[135].ACLR
reset => data0[136].ACLR
reset => data0[137].ACLR
reset => data0[138].ACLR
reset => data0[139].ACLR
reset => data0[140].ACLR
reset => data0[141].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
in_data[8] => data1.DATAA
in_data[8] => data0[8].DATAIN
in_data[9] => data1.DATAA
in_data[9] => data0[9].DATAIN
in_data[10] => data1.DATAA
in_data[10] => data0[10].DATAIN
in_data[11] => data1.DATAA
in_data[11] => data0[11].DATAIN
in_data[12] => data1.DATAA
in_data[12] => data0[12].DATAIN
in_data[13] => data1.DATAA
in_data[13] => data0[13].DATAIN
in_data[14] => data1.DATAA
in_data[14] => data0[14].DATAIN
in_data[15] => data1.DATAA
in_data[15] => data0[15].DATAIN
in_data[16] => data1.DATAA
in_data[16] => data0[16].DATAIN
in_data[17] => data1.DATAA
in_data[17] => data0[17].DATAIN
in_data[18] => data1.DATAA
in_data[18] => data0[18].DATAIN
in_data[19] => data1.DATAA
in_data[19] => data0[19].DATAIN
in_data[20] => data1.DATAA
in_data[20] => data0[20].DATAIN
in_data[21] => data1.DATAA
in_data[21] => data0[21].DATAIN
in_data[22] => data1.DATAA
in_data[22] => data0[22].DATAIN
in_data[23] => data1.DATAA
in_data[23] => data0[23].DATAIN
in_data[24] => data1.DATAA
in_data[24] => data0[24].DATAIN
in_data[25] => data1.DATAA
in_data[25] => data0[25].DATAIN
in_data[26] => data1.DATAA
in_data[26] => data0[26].DATAIN
in_data[27] => data1.DATAA
in_data[27] => data0[27].DATAIN
in_data[28] => data1.DATAA
in_data[28] => data0[28].DATAIN
in_data[29] => data1.DATAA
in_data[29] => data0[29].DATAIN
in_data[30] => data1.DATAA
in_data[30] => data0[30].DATAIN
in_data[31] => data1.DATAA
in_data[31] => data0[31].DATAIN
in_data[32] => data1.DATAA
in_data[32] => data0[32].DATAIN
in_data[33] => data1.DATAA
in_data[33] => data0[33].DATAIN
in_data[34] => data1.DATAA
in_data[34] => data0[34].DATAIN
in_data[35] => data1.DATAA
in_data[35] => data0[35].DATAIN
in_data[36] => data1.DATAA
in_data[36] => data0[36].DATAIN
in_data[37] => data1.DATAA
in_data[37] => data0[37].DATAIN
in_data[38] => data1.DATAA
in_data[38] => data0[38].DATAIN
in_data[39] => data1.DATAA
in_data[39] => data0[39].DATAIN
in_data[40] => data1.DATAA
in_data[40] => data0[40].DATAIN
in_data[41] => data1.DATAA
in_data[41] => data0[41].DATAIN
in_data[42] => data1.DATAA
in_data[42] => data0[42].DATAIN
in_data[43] => data1.DATAA
in_data[43] => data0[43].DATAIN
in_data[44] => data1.DATAA
in_data[44] => data0[44].DATAIN
in_data[45] => data1.DATAA
in_data[45] => data0[45].DATAIN
in_data[46] => data1.DATAA
in_data[46] => data0[46].DATAIN
in_data[47] => data1.DATAA
in_data[47] => data0[47].DATAIN
in_data[48] => data1.DATAA
in_data[48] => data0[48].DATAIN
in_data[49] => data1.DATAA
in_data[49] => data0[49].DATAIN
in_data[50] => data1.DATAA
in_data[50] => data0[50].DATAIN
in_data[51] => data1.DATAA
in_data[51] => data0[51].DATAIN
in_data[52] => data1.DATAA
in_data[52] => data0[52].DATAIN
in_data[53] => data1.DATAA
in_data[53] => data0[53].DATAIN
in_data[54] => data1.DATAA
in_data[54] => data0[54].DATAIN
in_data[55] => data1.DATAA
in_data[55] => data0[55].DATAIN
in_data[56] => data1.DATAA
in_data[56] => data0[56].DATAIN
in_data[57] => data1.DATAA
in_data[57] => data0[57].DATAIN
in_data[58] => data1.DATAA
in_data[58] => data0[58].DATAIN
in_data[59] => data1.DATAA
in_data[59] => data0[59].DATAIN
in_data[60] => data1.DATAA
in_data[60] => data0[60].DATAIN
in_data[61] => data1.DATAA
in_data[61] => data0[61].DATAIN
in_data[62] => data1.DATAA
in_data[62] => data0[62].DATAIN
in_data[63] => data1.DATAA
in_data[63] => data0[63].DATAIN
in_data[64] => data1.DATAA
in_data[64] => data0[64].DATAIN
in_data[65] => data1.DATAA
in_data[65] => data0[65].DATAIN
in_data[66] => data1.DATAA
in_data[66] => data0[66].DATAIN
in_data[67] => data1.DATAA
in_data[67] => data0[67].DATAIN
in_data[68] => data1.DATAA
in_data[68] => data0[68].DATAIN
in_data[69] => data1.DATAA
in_data[69] => data0[69].DATAIN
in_data[70] => data1.DATAA
in_data[70] => data0[70].DATAIN
in_data[71] => data1.DATAA
in_data[71] => data0[71].DATAIN
in_data[72] => data1.DATAA
in_data[72] => data0[72].DATAIN
in_data[73] => data1.DATAA
in_data[73] => data0[73].DATAIN
in_data[74] => data1.DATAA
in_data[74] => data0[74].DATAIN
in_data[75] => data1.DATAA
in_data[75] => data0[75].DATAIN
in_data[76] => data1.DATAA
in_data[76] => data0[76].DATAIN
in_data[77] => data1.DATAA
in_data[77] => data0[77].DATAIN
in_data[78] => data1.DATAA
in_data[78] => data0[78].DATAIN
in_data[79] => data1.DATAA
in_data[79] => data0[79].DATAIN
in_data[80] => data1.DATAA
in_data[80] => data0[80].DATAIN
in_data[81] => data1.DATAA
in_data[81] => data0[81].DATAIN
in_data[82] => data1.DATAA
in_data[82] => data0[82].DATAIN
in_data[83] => data1.DATAA
in_data[83] => data0[83].DATAIN
in_data[84] => data1.DATAA
in_data[84] => data0[84].DATAIN
in_data[85] => data1.DATAA
in_data[85] => data0[85].DATAIN
in_data[86] => data1.DATAA
in_data[86] => data0[86].DATAIN
in_data[87] => data1.DATAA
in_data[87] => data0[87].DATAIN
in_data[88] => data1.DATAA
in_data[88] => data0[88].DATAIN
in_data[89] => data1.DATAA
in_data[89] => data0[89].DATAIN
in_data[90] => data1.DATAA
in_data[90] => data0[90].DATAIN
in_data[91] => data1.DATAA
in_data[91] => data0[91].DATAIN
in_data[92] => data1.DATAA
in_data[92] => data0[92].DATAIN
in_data[93] => data1.DATAA
in_data[93] => data0[93].DATAIN
in_data[94] => data1.DATAA
in_data[94] => data0[94].DATAIN
in_data[95] => data1.DATAA
in_data[95] => data0[95].DATAIN
in_data[96] => data1.DATAA
in_data[96] => data0[96].DATAIN
in_data[97] => data1.DATAA
in_data[97] => data0[97].DATAIN
in_data[98] => data1.DATAA
in_data[98] => data0[98].DATAIN
in_data[99] => data1.DATAA
in_data[99] => data0[99].DATAIN
in_data[100] => data1.DATAA
in_data[100] => data0[100].DATAIN
in_data[101] => data1.DATAA
in_data[101] => data0[101].DATAIN
in_data[102] => data1.DATAA
in_data[102] => data0[102].DATAIN
in_data[103] => data1.DATAA
in_data[103] => data0[103].DATAIN
in_data[104] => data1.DATAA
in_data[104] => data0[104].DATAIN
in_data[105] => data1.DATAA
in_data[105] => data0[105].DATAIN
in_data[106] => data1.DATAA
in_data[106] => data0[106].DATAIN
in_data[107] => data1.DATAA
in_data[107] => data0[107].DATAIN
in_data[108] => data1.DATAA
in_data[108] => data0[108].DATAIN
in_data[109] => data1.DATAA
in_data[109] => data0[109].DATAIN
in_data[110] => data1.DATAA
in_data[110] => data0[110].DATAIN
in_data[111] => data1.DATAA
in_data[111] => data0[111].DATAIN
in_data[112] => data1.DATAA
in_data[112] => data0[112].DATAIN
in_data[113] => data1.DATAA
in_data[113] => data0[113].DATAIN
in_data[114] => data1.DATAA
in_data[114] => data0[114].DATAIN
in_data[115] => data1.DATAA
in_data[115] => data0[115].DATAIN
in_data[116] => data1.DATAA
in_data[116] => data0[116].DATAIN
in_data[117] => data1.DATAA
in_data[117] => data0[117].DATAIN
in_data[118] => data1.DATAA
in_data[118] => data0[118].DATAIN
in_data[119] => data1.DATAA
in_data[119] => data0[119].DATAIN
in_data[120] => data1.DATAA
in_data[120] => data0[120].DATAIN
in_data[121] => data1.DATAA
in_data[121] => data0[121].DATAIN
in_data[122] => data1.DATAA
in_data[122] => data0[122].DATAIN
in_data[123] => data1.DATAA
in_data[123] => data0[123].DATAIN
in_data[124] => data1.DATAA
in_data[124] => data0[124].DATAIN
in_data[125] => data1.DATAA
in_data[125] => data0[125].DATAIN
in_data[126] => data1.DATAA
in_data[126] => data0[126].DATAIN
in_data[127] => data1.DATAA
in_data[127] => data0[127].DATAIN
in_data[128] => data1.DATAA
in_data[128] => data0[128].DATAIN
in_data[129] => data1.DATAA
in_data[129] => data0[129].DATAIN
in_data[130] => data1.DATAA
in_data[130] => data0[130].DATAIN
in_data[131] => data1.DATAA
in_data[131] => data0[131].DATAIN
in_data[132] => data1.DATAA
in_data[132] => data0[132].DATAIN
in_data[133] => data1.DATAA
in_data[133] => data0[133].DATAIN
in_data[134] => data1.DATAA
in_data[134] => data0[134].DATAIN
in_data[135] => data1.DATAA
in_data[135] => data0[135].DATAIN
in_data[136] => data1.DATAA
in_data[136] => data0[136].DATAIN
in_data[137] => data1.DATAA
in_data[137] => data0[137].DATAIN
in_data[138] => data1.DATAA
in_data[138] => data0[138].DATAIN
in_data[139] => data1.DATAA
in_data[139] => data0[139].DATAIN
in_data[140] => data1.DATAA
in_data[140] => data0[140].DATAIN
in_data[141] => data1.DATAA
in_data[141] => data0[141].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= data1[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= data1[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= data1[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= data1[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= data1[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= data1[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= data1[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= data1[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= data1[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= data1[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= data1[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= data1[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= data1[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= data1[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= data1[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= data1[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= data1[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= data1[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= data1[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= data1[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= data1[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= data1[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= data1[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= data1[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= data1[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= data1[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= data1[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= data1[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= data1[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= data1[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= data1[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= data1[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= data1[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= data1[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= data1[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= data1[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= data1[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= data1[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= data1[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= data1[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= data1[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= data1[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= data1[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= data1[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= data1[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= data1[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= data1[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= data1[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= data1[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= data1[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= data1[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= data1[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= data1[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= data1[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= data1[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= data1[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= data1[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= data1[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= data1[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= data1[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= data1[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= data1[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= data1[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= data1[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= data1[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= data1[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= data1[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= data1[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= data1[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= data1[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= data1[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= data1[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= data1[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= data1[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= data1[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= data1[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= data1[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= data1[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= data1[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= data1[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= data1[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= data1[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= data1[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= data1[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= data1[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= data1[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= data1[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= data1[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= data1[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= data1[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= data1[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= data1[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= data1[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= data1[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= data1[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= data1[111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= data1[112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= data1[113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= data1[114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= data1[115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= data1[116].DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= data1[117].DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= data1[118].DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= data1[119].DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= data1[120].DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= data1[121].DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= data1[122].DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= data1[123].DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= data1[124].DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= data1[125].DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= data1[126].DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= data1[127].DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= data1[128].DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= data1[129].DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= data1[130].DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= data1[131].DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= data1[132].DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= data1[133].DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= data1[134].DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= data1[135].DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= data1[136].DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= data1[137].DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= data1[138].DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= data1[139].DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= data1[140].DB_MAX_OUTPUT_PORT_TYPE
out_data[141] <= data1[141].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline
clk => clk.IN1
reset => reset.IN1
in_ready <= altera_avalon_st_pipeline_base:core.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_data[106] => in_payload[106].IN1
in_data[107] => in_payload[107].IN1
in_data[108] => in_payload[108].IN1
in_data[109] => in_payload[109].IN1
in_data[110] => in_payload[110].IN1
in_data[111] => in_payload[111].IN1
in_data[112] => in_payload[112].IN1
in_data[113] => in_payload[113].IN1
in_data[114] => in_payload[114].IN1
in_data[115] => in_payload[115].IN1
in_data[116] => in_payload[116].IN1
in_data[117] => in_payload[117].IN1
in_data[118] => in_payload[118].IN1
in_data[119] => in_payload[119].IN1
in_data[120] => in_payload[120].IN1
in_data[121] => in_payload[121].IN1
in_data[122] => in_payload[122].IN1
in_data[123] => in_payload[123].IN1
in_data[124] => in_payload[124].IN1
in_data[125] => in_payload[125].IN1
in_data[126] => in_payload[126].IN1
in_data[127] => in_payload[127].IN1
in_data[128] => in_payload[128].IN1
in_data[129] => in_payload[129].IN1
in_data[130] => in_payload[130].IN1
in_data[131] => in_payload[131].IN1
in_data[132] => in_payload[132].IN1
in_data[133] => in_payload[133].IN1
in_data[134] => in_payload[134].IN1
in_data[135] => in_payload[135].IN1
in_data[136] => in_payload[136].IN1
in_data[137] => in_payload[137].IN1
in_data[138] => in_payload[138].IN1
in_data[139] => in_payload[139].IN1
in_channel[0] => in_payload[142].IN1
in_channel[1] => in_payload[143].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[141].IN1
in_endofpacket => in_payload[140].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:core.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:core.out_data
out_data[1] <= altera_avalon_st_pipeline_base:core.out_data
out_data[2] <= altera_avalon_st_pipeline_base:core.out_data
out_data[3] <= altera_avalon_st_pipeline_base:core.out_data
out_data[4] <= altera_avalon_st_pipeline_base:core.out_data
out_data[5] <= altera_avalon_st_pipeline_base:core.out_data
out_data[6] <= altera_avalon_st_pipeline_base:core.out_data
out_data[7] <= altera_avalon_st_pipeline_base:core.out_data
out_data[8] <= altera_avalon_st_pipeline_base:core.out_data
out_data[9] <= altera_avalon_st_pipeline_base:core.out_data
out_data[10] <= altera_avalon_st_pipeline_base:core.out_data
out_data[11] <= altera_avalon_st_pipeline_base:core.out_data
out_data[12] <= altera_avalon_st_pipeline_base:core.out_data
out_data[13] <= altera_avalon_st_pipeline_base:core.out_data
out_data[14] <= altera_avalon_st_pipeline_base:core.out_data
out_data[15] <= altera_avalon_st_pipeline_base:core.out_data
out_data[16] <= altera_avalon_st_pipeline_base:core.out_data
out_data[17] <= altera_avalon_st_pipeline_base:core.out_data
out_data[18] <= altera_avalon_st_pipeline_base:core.out_data
out_data[19] <= altera_avalon_st_pipeline_base:core.out_data
out_data[20] <= altera_avalon_st_pipeline_base:core.out_data
out_data[21] <= altera_avalon_st_pipeline_base:core.out_data
out_data[22] <= altera_avalon_st_pipeline_base:core.out_data
out_data[23] <= altera_avalon_st_pipeline_base:core.out_data
out_data[24] <= altera_avalon_st_pipeline_base:core.out_data
out_data[25] <= altera_avalon_st_pipeline_base:core.out_data
out_data[26] <= altera_avalon_st_pipeline_base:core.out_data
out_data[27] <= altera_avalon_st_pipeline_base:core.out_data
out_data[28] <= altera_avalon_st_pipeline_base:core.out_data
out_data[29] <= altera_avalon_st_pipeline_base:core.out_data
out_data[30] <= altera_avalon_st_pipeline_base:core.out_data
out_data[31] <= altera_avalon_st_pipeline_base:core.out_data
out_data[32] <= altera_avalon_st_pipeline_base:core.out_data
out_data[33] <= altera_avalon_st_pipeline_base:core.out_data
out_data[34] <= altera_avalon_st_pipeline_base:core.out_data
out_data[35] <= altera_avalon_st_pipeline_base:core.out_data
out_data[36] <= altera_avalon_st_pipeline_base:core.out_data
out_data[37] <= altera_avalon_st_pipeline_base:core.out_data
out_data[38] <= altera_avalon_st_pipeline_base:core.out_data
out_data[39] <= altera_avalon_st_pipeline_base:core.out_data
out_data[40] <= altera_avalon_st_pipeline_base:core.out_data
out_data[41] <= altera_avalon_st_pipeline_base:core.out_data
out_data[42] <= altera_avalon_st_pipeline_base:core.out_data
out_data[43] <= altera_avalon_st_pipeline_base:core.out_data
out_data[44] <= altera_avalon_st_pipeline_base:core.out_data
out_data[45] <= altera_avalon_st_pipeline_base:core.out_data
out_data[46] <= altera_avalon_st_pipeline_base:core.out_data
out_data[47] <= altera_avalon_st_pipeline_base:core.out_data
out_data[48] <= altera_avalon_st_pipeline_base:core.out_data
out_data[49] <= altera_avalon_st_pipeline_base:core.out_data
out_data[50] <= altera_avalon_st_pipeline_base:core.out_data
out_data[51] <= altera_avalon_st_pipeline_base:core.out_data
out_data[52] <= altera_avalon_st_pipeline_base:core.out_data
out_data[53] <= altera_avalon_st_pipeline_base:core.out_data
out_data[54] <= altera_avalon_st_pipeline_base:core.out_data
out_data[55] <= altera_avalon_st_pipeline_base:core.out_data
out_data[56] <= altera_avalon_st_pipeline_base:core.out_data
out_data[57] <= altera_avalon_st_pipeline_base:core.out_data
out_data[58] <= altera_avalon_st_pipeline_base:core.out_data
out_data[59] <= altera_avalon_st_pipeline_base:core.out_data
out_data[60] <= altera_avalon_st_pipeline_base:core.out_data
out_data[61] <= altera_avalon_st_pipeline_base:core.out_data
out_data[62] <= altera_avalon_st_pipeline_base:core.out_data
out_data[63] <= altera_avalon_st_pipeline_base:core.out_data
out_data[64] <= altera_avalon_st_pipeline_base:core.out_data
out_data[65] <= altera_avalon_st_pipeline_base:core.out_data
out_data[66] <= altera_avalon_st_pipeline_base:core.out_data
out_data[67] <= altera_avalon_st_pipeline_base:core.out_data
out_data[68] <= altera_avalon_st_pipeline_base:core.out_data
out_data[69] <= altera_avalon_st_pipeline_base:core.out_data
out_data[70] <= altera_avalon_st_pipeline_base:core.out_data
out_data[71] <= altera_avalon_st_pipeline_base:core.out_data
out_data[72] <= altera_avalon_st_pipeline_base:core.out_data
out_data[73] <= altera_avalon_st_pipeline_base:core.out_data
out_data[74] <= altera_avalon_st_pipeline_base:core.out_data
out_data[75] <= altera_avalon_st_pipeline_base:core.out_data
out_data[76] <= altera_avalon_st_pipeline_base:core.out_data
out_data[77] <= altera_avalon_st_pipeline_base:core.out_data
out_data[78] <= altera_avalon_st_pipeline_base:core.out_data
out_data[79] <= altera_avalon_st_pipeline_base:core.out_data
out_data[80] <= altera_avalon_st_pipeline_base:core.out_data
out_data[81] <= altera_avalon_st_pipeline_base:core.out_data
out_data[82] <= altera_avalon_st_pipeline_base:core.out_data
out_data[83] <= altera_avalon_st_pipeline_base:core.out_data
out_data[84] <= altera_avalon_st_pipeline_base:core.out_data
out_data[85] <= altera_avalon_st_pipeline_base:core.out_data
out_data[86] <= altera_avalon_st_pipeline_base:core.out_data
out_data[87] <= altera_avalon_st_pipeline_base:core.out_data
out_data[88] <= altera_avalon_st_pipeline_base:core.out_data
out_data[89] <= altera_avalon_st_pipeline_base:core.out_data
out_data[90] <= altera_avalon_st_pipeline_base:core.out_data
out_data[91] <= altera_avalon_st_pipeline_base:core.out_data
out_data[92] <= altera_avalon_st_pipeline_base:core.out_data
out_data[93] <= altera_avalon_st_pipeline_base:core.out_data
out_data[94] <= altera_avalon_st_pipeline_base:core.out_data
out_data[95] <= altera_avalon_st_pipeline_base:core.out_data
out_data[96] <= altera_avalon_st_pipeline_base:core.out_data
out_data[97] <= altera_avalon_st_pipeline_base:core.out_data
out_data[98] <= altera_avalon_st_pipeline_base:core.out_data
out_data[99] <= altera_avalon_st_pipeline_base:core.out_data
out_data[100] <= altera_avalon_st_pipeline_base:core.out_data
out_data[101] <= altera_avalon_st_pipeline_base:core.out_data
out_data[102] <= altera_avalon_st_pipeline_base:core.out_data
out_data[103] <= altera_avalon_st_pipeline_base:core.out_data
out_data[104] <= altera_avalon_st_pipeline_base:core.out_data
out_data[105] <= altera_avalon_st_pipeline_base:core.out_data
out_data[106] <= altera_avalon_st_pipeline_base:core.out_data
out_data[107] <= altera_avalon_st_pipeline_base:core.out_data
out_data[108] <= altera_avalon_st_pipeline_base:core.out_data
out_data[109] <= altera_avalon_st_pipeline_base:core.out_data
out_data[110] <= altera_avalon_st_pipeline_base:core.out_data
out_data[111] <= altera_avalon_st_pipeline_base:core.out_data
out_data[112] <= altera_avalon_st_pipeline_base:core.out_data
out_data[113] <= altera_avalon_st_pipeline_base:core.out_data
out_data[114] <= altera_avalon_st_pipeline_base:core.out_data
out_data[115] <= altera_avalon_st_pipeline_base:core.out_data
out_data[116] <= altera_avalon_st_pipeline_base:core.out_data
out_data[117] <= altera_avalon_st_pipeline_base:core.out_data
out_data[118] <= altera_avalon_st_pipeline_base:core.out_data
out_data[119] <= altera_avalon_st_pipeline_base:core.out_data
out_data[120] <= altera_avalon_st_pipeline_base:core.out_data
out_data[121] <= altera_avalon_st_pipeline_base:core.out_data
out_data[122] <= altera_avalon_st_pipeline_base:core.out_data
out_data[123] <= altera_avalon_st_pipeline_base:core.out_data
out_data[124] <= altera_avalon_st_pipeline_base:core.out_data
out_data[125] <= altera_avalon_st_pipeline_base:core.out_data
out_data[126] <= altera_avalon_st_pipeline_base:core.out_data
out_data[127] <= altera_avalon_st_pipeline_base:core.out_data
out_data[128] <= altera_avalon_st_pipeline_base:core.out_data
out_data[129] <= altera_avalon_st_pipeline_base:core.out_data
out_data[130] <= altera_avalon_st_pipeline_base:core.out_data
out_data[131] <= altera_avalon_st_pipeline_base:core.out_data
out_data[132] <= altera_avalon_st_pipeline_base:core.out_data
out_data[133] <= altera_avalon_st_pipeline_base:core.out_data
out_data[134] <= altera_avalon_st_pipeline_base:core.out_data
out_data[135] <= altera_avalon_st_pipeline_base:core.out_data
out_data[136] <= altera_avalon_st_pipeline_base:core.out_data
out_data[137] <= altera_avalon_st_pipeline_base:core.out_data
out_data[138] <= altera_avalon_st_pipeline_base:core.out_data
out_data[139] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[0] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[1] <= altera_avalon_st_pipeline_base:core.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_endofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_empty[0] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
clk => data1[32].CLK
clk => data1[33].CLK
clk => data1[34].CLK
clk => data1[35].CLK
clk => data1[36].CLK
clk => data1[37].CLK
clk => data1[38].CLK
clk => data1[39].CLK
clk => data1[40].CLK
clk => data1[41].CLK
clk => data1[42].CLK
clk => data1[43].CLK
clk => data1[44].CLK
clk => data1[45].CLK
clk => data1[46].CLK
clk => data1[47].CLK
clk => data1[48].CLK
clk => data1[49].CLK
clk => data1[50].CLK
clk => data1[51].CLK
clk => data1[52].CLK
clk => data1[53].CLK
clk => data1[54].CLK
clk => data1[55].CLK
clk => data1[56].CLK
clk => data1[57].CLK
clk => data1[58].CLK
clk => data1[59].CLK
clk => data1[60].CLK
clk => data1[61].CLK
clk => data1[62].CLK
clk => data1[63].CLK
clk => data1[64].CLK
clk => data1[65].CLK
clk => data1[66].CLK
clk => data1[67].CLK
clk => data1[68].CLK
clk => data1[69].CLK
clk => data1[70].CLK
clk => data1[71].CLK
clk => data1[72].CLK
clk => data1[73].CLK
clk => data1[74].CLK
clk => data1[75].CLK
clk => data1[76].CLK
clk => data1[77].CLK
clk => data1[78].CLK
clk => data1[79].CLK
clk => data1[80].CLK
clk => data1[81].CLK
clk => data1[82].CLK
clk => data1[83].CLK
clk => data1[84].CLK
clk => data1[85].CLK
clk => data1[86].CLK
clk => data1[87].CLK
clk => data1[88].CLK
clk => data1[89].CLK
clk => data1[90].CLK
clk => data1[91].CLK
clk => data1[92].CLK
clk => data1[93].CLK
clk => data1[94].CLK
clk => data1[95].CLK
clk => data1[96].CLK
clk => data1[97].CLK
clk => data1[98].CLK
clk => data1[99].CLK
clk => data1[100].CLK
clk => data1[101].CLK
clk => data1[102].CLK
clk => data1[103].CLK
clk => data1[104].CLK
clk => data1[105].CLK
clk => data1[106].CLK
clk => data1[107].CLK
clk => data1[108].CLK
clk => data1[109].CLK
clk => data1[110].CLK
clk => data1[111].CLK
clk => data1[112].CLK
clk => data1[113].CLK
clk => data1[114].CLK
clk => data1[115].CLK
clk => data1[116].CLK
clk => data1[117].CLK
clk => data1[118].CLK
clk => data1[119].CLK
clk => data1[120].CLK
clk => data1[121].CLK
clk => data1[122].CLK
clk => data1[123].CLK
clk => data1[124].CLK
clk => data1[125].CLK
clk => data1[126].CLK
clk => data1[127].CLK
clk => data1[128].CLK
clk => data1[129].CLK
clk => data1[130].CLK
clk => data1[131].CLK
clk => data1[132].CLK
clk => data1[133].CLK
clk => data1[134].CLK
clk => data1[135].CLK
clk => data1[136].CLK
clk => data1[137].CLK
clk => data1[138].CLK
clk => data1[139].CLK
clk => data1[140].CLK
clk => data1[141].CLK
clk => data1[142].CLK
clk => data1[143].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
clk => data0[8].CLK
clk => data0[9].CLK
clk => data0[10].CLK
clk => data0[11].CLK
clk => data0[12].CLK
clk => data0[13].CLK
clk => data0[14].CLK
clk => data0[15].CLK
clk => data0[16].CLK
clk => data0[17].CLK
clk => data0[18].CLK
clk => data0[19].CLK
clk => data0[20].CLK
clk => data0[21].CLK
clk => data0[22].CLK
clk => data0[23].CLK
clk => data0[24].CLK
clk => data0[25].CLK
clk => data0[26].CLK
clk => data0[27].CLK
clk => data0[28].CLK
clk => data0[29].CLK
clk => data0[30].CLK
clk => data0[31].CLK
clk => data0[32].CLK
clk => data0[33].CLK
clk => data0[34].CLK
clk => data0[35].CLK
clk => data0[36].CLK
clk => data0[37].CLK
clk => data0[38].CLK
clk => data0[39].CLK
clk => data0[40].CLK
clk => data0[41].CLK
clk => data0[42].CLK
clk => data0[43].CLK
clk => data0[44].CLK
clk => data0[45].CLK
clk => data0[46].CLK
clk => data0[47].CLK
clk => data0[48].CLK
clk => data0[49].CLK
clk => data0[50].CLK
clk => data0[51].CLK
clk => data0[52].CLK
clk => data0[53].CLK
clk => data0[54].CLK
clk => data0[55].CLK
clk => data0[56].CLK
clk => data0[57].CLK
clk => data0[58].CLK
clk => data0[59].CLK
clk => data0[60].CLK
clk => data0[61].CLK
clk => data0[62].CLK
clk => data0[63].CLK
clk => data0[64].CLK
clk => data0[65].CLK
clk => data0[66].CLK
clk => data0[67].CLK
clk => data0[68].CLK
clk => data0[69].CLK
clk => data0[70].CLK
clk => data0[71].CLK
clk => data0[72].CLK
clk => data0[73].CLK
clk => data0[74].CLK
clk => data0[75].CLK
clk => data0[76].CLK
clk => data0[77].CLK
clk => data0[78].CLK
clk => data0[79].CLK
clk => data0[80].CLK
clk => data0[81].CLK
clk => data0[82].CLK
clk => data0[83].CLK
clk => data0[84].CLK
clk => data0[85].CLK
clk => data0[86].CLK
clk => data0[87].CLK
clk => data0[88].CLK
clk => data0[89].CLK
clk => data0[90].CLK
clk => data0[91].CLK
clk => data0[92].CLK
clk => data0[93].CLK
clk => data0[94].CLK
clk => data0[95].CLK
clk => data0[96].CLK
clk => data0[97].CLK
clk => data0[98].CLK
clk => data0[99].CLK
clk => data0[100].CLK
clk => data0[101].CLK
clk => data0[102].CLK
clk => data0[103].CLK
clk => data0[104].CLK
clk => data0[105].CLK
clk => data0[106].CLK
clk => data0[107].CLK
clk => data0[108].CLK
clk => data0[109].CLK
clk => data0[110].CLK
clk => data0[111].CLK
clk => data0[112].CLK
clk => data0[113].CLK
clk => data0[114].CLK
clk => data0[115].CLK
clk => data0[116].CLK
clk => data0[117].CLK
clk => data0[118].CLK
clk => data0[119].CLK
clk => data0[120].CLK
clk => data0[121].CLK
clk => data0[122].CLK
clk => data0[123].CLK
clk => data0[124].CLK
clk => data0[125].CLK
clk => data0[126].CLK
clk => data0[127].CLK
clk => data0[128].CLK
clk => data0[129].CLK
clk => data0[130].CLK
clk => data0[131].CLK
clk => data0[132].CLK
clk => data0[133].CLK
clk => data0[134].CLK
clk => data0[135].CLK
clk => data0[136].CLK
clk => data0[137].CLK
clk => data0[138].CLK
clk => data0[139].CLK
clk => data0[140].CLK
clk => data0[141].CLK
clk => data0[142].CLK
clk => data0[143].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data1[8].ACLR
reset => data1[9].ACLR
reset => data1[10].ACLR
reset => data1[11].ACLR
reset => data1[12].ACLR
reset => data1[13].ACLR
reset => data1[14].ACLR
reset => data1[15].ACLR
reset => data1[16].ACLR
reset => data1[17].ACLR
reset => data1[18].ACLR
reset => data1[19].ACLR
reset => data1[20].ACLR
reset => data1[21].ACLR
reset => data1[22].ACLR
reset => data1[23].ACLR
reset => data1[24].ACLR
reset => data1[25].ACLR
reset => data1[26].ACLR
reset => data1[27].ACLR
reset => data1[28].ACLR
reset => data1[29].ACLR
reset => data1[30].ACLR
reset => data1[31].ACLR
reset => data1[32].ACLR
reset => data1[33].ACLR
reset => data1[34].ACLR
reset => data1[35].ACLR
reset => data1[36].ACLR
reset => data1[37].ACLR
reset => data1[38].ACLR
reset => data1[39].ACLR
reset => data1[40].ACLR
reset => data1[41].ACLR
reset => data1[42].ACLR
reset => data1[43].ACLR
reset => data1[44].ACLR
reset => data1[45].ACLR
reset => data1[46].ACLR
reset => data1[47].ACLR
reset => data1[48].ACLR
reset => data1[49].ACLR
reset => data1[50].ACLR
reset => data1[51].ACLR
reset => data1[52].ACLR
reset => data1[53].ACLR
reset => data1[54].ACLR
reset => data1[55].ACLR
reset => data1[56].ACLR
reset => data1[57].ACLR
reset => data1[58].ACLR
reset => data1[59].ACLR
reset => data1[60].ACLR
reset => data1[61].ACLR
reset => data1[62].ACLR
reset => data1[63].ACLR
reset => data1[64].ACLR
reset => data1[65].ACLR
reset => data1[66].ACLR
reset => data1[67].ACLR
reset => data1[68].ACLR
reset => data1[69].ACLR
reset => data1[70].ACLR
reset => data1[71].ACLR
reset => data1[72].ACLR
reset => data1[73].ACLR
reset => data1[74].ACLR
reset => data1[75].ACLR
reset => data1[76].ACLR
reset => data1[77].ACLR
reset => data1[78].ACLR
reset => data1[79].ACLR
reset => data1[80].ACLR
reset => data1[81].ACLR
reset => data1[82].ACLR
reset => data1[83].ACLR
reset => data1[84].ACLR
reset => data1[85].ACLR
reset => data1[86].ACLR
reset => data1[87].ACLR
reset => data1[88].ACLR
reset => data1[89].ACLR
reset => data1[90].ACLR
reset => data1[91].ACLR
reset => data1[92].ACLR
reset => data1[93].ACLR
reset => data1[94].ACLR
reset => data1[95].ACLR
reset => data1[96].ACLR
reset => data1[97].ACLR
reset => data1[98].ACLR
reset => data1[99].ACLR
reset => data1[100].ACLR
reset => data1[101].ACLR
reset => data1[102].ACLR
reset => data1[103].ACLR
reset => data1[104].ACLR
reset => data1[105].ACLR
reset => data1[106].ACLR
reset => data1[107].ACLR
reset => data1[108].ACLR
reset => data1[109].ACLR
reset => data1[110].ACLR
reset => data1[111].ACLR
reset => data1[112].ACLR
reset => data1[113].ACLR
reset => data1[114].ACLR
reset => data1[115].ACLR
reset => data1[116].ACLR
reset => data1[117].ACLR
reset => data1[118].ACLR
reset => data1[119].ACLR
reset => data1[120].ACLR
reset => data1[121].ACLR
reset => data1[122].ACLR
reset => data1[123].ACLR
reset => data1[124].ACLR
reset => data1[125].ACLR
reset => data1[126].ACLR
reset => data1[127].ACLR
reset => data1[128].ACLR
reset => data1[129].ACLR
reset => data1[130].ACLR
reset => data1[131].ACLR
reset => data1[132].ACLR
reset => data1[133].ACLR
reset => data1[134].ACLR
reset => data1[135].ACLR
reset => data1[136].ACLR
reset => data1[137].ACLR
reset => data1[138].ACLR
reset => data1[139].ACLR
reset => data1[140].ACLR
reset => data1[141].ACLR
reset => data1[142].ACLR
reset => data1[143].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
reset => data0[8].ACLR
reset => data0[9].ACLR
reset => data0[10].ACLR
reset => data0[11].ACLR
reset => data0[12].ACLR
reset => data0[13].ACLR
reset => data0[14].ACLR
reset => data0[15].ACLR
reset => data0[16].ACLR
reset => data0[17].ACLR
reset => data0[18].ACLR
reset => data0[19].ACLR
reset => data0[20].ACLR
reset => data0[21].ACLR
reset => data0[22].ACLR
reset => data0[23].ACLR
reset => data0[24].ACLR
reset => data0[25].ACLR
reset => data0[26].ACLR
reset => data0[27].ACLR
reset => data0[28].ACLR
reset => data0[29].ACLR
reset => data0[30].ACLR
reset => data0[31].ACLR
reset => data0[32].ACLR
reset => data0[33].ACLR
reset => data0[34].ACLR
reset => data0[35].ACLR
reset => data0[36].ACLR
reset => data0[37].ACLR
reset => data0[38].ACLR
reset => data0[39].ACLR
reset => data0[40].ACLR
reset => data0[41].ACLR
reset => data0[42].ACLR
reset => data0[43].ACLR
reset => data0[44].ACLR
reset => data0[45].ACLR
reset => data0[46].ACLR
reset => data0[47].ACLR
reset => data0[48].ACLR
reset => data0[49].ACLR
reset => data0[50].ACLR
reset => data0[51].ACLR
reset => data0[52].ACLR
reset => data0[53].ACLR
reset => data0[54].ACLR
reset => data0[55].ACLR
reset => data0[56].ACLR
reset => data0[57].ACLR
reset => data0[58].ACLR
reset => data0[59].ACLR
reset => data0[60].ACLR
reset => data0[61].ACLR
reset => data0[62].ACLR
reset => data0[63].ACLR
reset => data0[64].ACLR
reset => data0[65].ACLR
reset => data0[66].ACLR
reset => data0[67].ACLR
reset => data0[68].ACLR
reset => data0[69].ACLR
reset => data0[70].ACLR
reset => data0[71].ACLR
reset => data0[72].ACLR
reset => data0[73].ACLR
reset => data0[74].ACLR
reset => data0[75].ACLR
reset => data0[76].ACLR
reset => data0[77].ACLR
reset => data0[78].ACLR
reset => data0[79].ACLR
reset => data0[80].ACLR
reset => data0[81].ACLR
reset => data0[82].ACLR
reset => data0[83].ACLR
reset => data0[84].ACLR
reset => data0[85].ACLR
reset => data0[86].ACLR
reset => data0[87].ACLR
reset => data0[88].ACLR
reset => data0[89].ACLR
reset => data0[90].ACLR
reset => data0[91].ACLR
reset => data0[92].ACLR
reset => data0[93].ACLR
reset => data0[94].ACLR
reset => data0[95].ACLR
reset => data0[96].ACLR
reset => data0[97].ACLR
reset => data0[98].ACLR
reset => data0[99].ACLR
reset => data0[100].ACLR
reset => data0[101].ACLR
reset => data0[102].ACLR
reset => data0[103].ACLR
reset => data0[104].ACLR
reset => data0[105].ACLR
reset => data0[106].ACLR
reset => data0[107].ACLR
reset => data0[108].ACLR
reset => data0[109].ACLR
reset => data0[110].ACLR
reset => data0[111].ACLR
reset => data0[112].ACLR
reset => data0[113].ACLR
reset => data0[114].ACLR
reset => data0[115].ACLR
reset => data0[116].ACLR
reset => data0[117].ACLR
reset => data0[118].ACLR
reset => data0[119].ACLR
reset => data0[120].ACLR
reset => data0[121].ACLR
reset => data0[122].ACLR
reset => data0[123].ACLR
reset => data0[124].ACLR
reset => data0[125].ACLR
reset => data0[126].ACLR
reset => data0[127].ACLR
reset => data0[128].ACLR
reset => data0[129].ACLR
reset => data0[130].ACLR
reset => data0[131].ACLR
reset => data0[132].ACLR
reset => data0[133].ACLR
reset => data0[134].ACLR
reset => data0[135].ACLR
reset => data0[136].ACLR
reset => data0[137].ACLR
reset => data0[138].ACLR
reset => data0[139].ACLR
reset => data0[140].ACLR
reset => data0[141].ACLR
reset => data0[142].ACLR
reset => data0[143].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
in_data[8] => data1.DATAA
in_data[8] => data0[8].DATAIN
in_data[9] => data1.DATAA
in_data[9] => data0[9].DATAIN
in_data[10] => data1.DATAA
in_data[10] => data0[10].DATAIN
in_data[11] => data1.DATAA
in_data[11] => data0[11].DATAIN
in_data[12] => data1.DATAA
in_data[12] => data0[12].DATAIN
in_data[13] => data1.DATAA
in_data[13] => data0[13].DATAIN
in_data[14] => data1.DATAA
in_data[14] => data0[14].DATAIN
in_data[15] => data1.DATAA
in_data[15] => data0[15].DATAIN
in_data[16] => data1.DATAA
in_data[16] => data0[16].DATAIN
in_data[17] => data1.DATAA
in_data[17] => data0[17].DATAIN
in_data[18] => data1.DATAA
in_data[18] => data0[18].DATAIN
in_data[19] => data1.DATAA
in_data[19] => data0[19].DATAIN
in_data[20] => data1.DATAA
in_data[20] => data0[20].DATAIN
in_data[21] => data1.DATAA
in_data[21] => data0[21].DATAIN
in_data[22] => data1.DATAA
in_data[22] => data0[22].DATAIN
in_data[23] => data1.DATAA
in_data[23] => data0[23].DATAIN
in_data[24] => data1.DATAA
in_data[24] => data0[24].DATAIN
in_data[25] => data1.DATAA
in_data[25] => data0[25].DATAIN
in_data[26] => data1.DATAA
in_data[26] => data0[26].DATAIN
in_data[27] => data1.DATAA
in_data[27] => data0[27].DATAIN
in_data[28] => data1.DATAA
in_data[28] => data0[28].DATAIN
in_data[29] => data1.DATAA
in_data[29] => data0[29].DATAIN
in_data[30] => data1.DATAA
in_data[30] => data0[30].DATAIN
in_data[31] => data1.DATAA
in_data[31] => data0[31].DATAIN
in_data[32] => data1.DATAA
in_data[32] => data0[32].DATAIN
in_data[33] => data1.DATAA
in_data[33] => data0[33].DATAIN
in_data[34] => data1.DATAA
in_data[34] => data0[34].DATAIN
in_data[35] => data1.DATAA
in_data[35] => data0[35].DATAIN
in_data[36] => data1.DATAA
in_data[36] => data0[36].DATAIN
in_data[37] => data1.DATAA
in_data[37] => data0[37].DATAIN
in_data[38] => data1.DATAA
in_data[38] => data0[38].DATAIN
in_data[39] => data1.DATAA
in_data[39] => data0[39].DATAIN
in_data[40] => data1.DATAA
in_data[40] => data0[40].DATAIN
in_data[41] => data1.DATAA
in_data[41] => data0[41].DATAIN
in_data[42] => data1.DATAA
in_data[42] => data0[42].DATAIN
in_data[43] => data1.DATAA
in_data[43] => data0[43].DATAIN
in_data[44] => data1.DATAA
in_data[44] => data0[44].DATAIN
in_data[45] => data1.DATAA
in_data[45] => data0[45].DATAIN
in_data[46] => data1.DATAA
in_data[46] => data0[46].DATAIN
in_data[47] => data1.DATAA
in_data[47] => data0[47].DATAIN
in_data[48] => data1.DATAA
in_data[48] => data0[48].DATAIN
in_data[49] => data1.DATAA
in_data[49] => data0[49].DATAIN
in_data[50] => data1.DATAA
in_data[50] => data0[50].DATAIN
in_data[51] => data1.DATAA
in_data[51] => data0[51].DATAIN
in_data[52] => data1.DATAA
in_data[52] => data0[52].DATAIN
in_data[53] => data1.DATAA
in_data[53] => data0[53].DATAIN
in_data[54] => data1.DATAA
in_data[54] => data0[54].DATAIN
in_data[55] => data1.DATAA
in_data[55] => data0[55].DATAIN
in_data[56] => data1.DATAA
in_data[56] => data0[56].DATAIN
in_data[57] => data1.DATAA
in_data[57] => data0[57].DATAIN
in_data[58] => data1.DATAA
in_data[58] => data0[58].DATAIN
in_data[59] => data1.DATAA
in_data[59] => data0[59].DATAIN
in_data[60] => data1.DATAA
in_data[60] => data0[60].DATAIN
in_data[61] => data1.DATAA
in_data[61] => data0[61].DATAIN
in_data[62] => data1.DATAA
in_data[62] => data0[62].DATAIN
in_data[63] => data1.DATAA
in_data[63] => data0[63].DATAIN
in_data[64] => data1.DATAA
in_data[64] => data0[64].DATAIN
in_data[65] => data1.DATAA
in_data[65] => data0[65].DATAIN
in_data[66] => data1.DATAA
in_data[66] => data0[66].DATAIN
in_data[67] => data1.DATAA
in_data[67] => data0[67].DATAIN
in_data[68] => data1.DATAA
in_data[68] => data0[68].DATAIN
in_data[69] => data1.DATAA
in_data[69] => data0[69].DATAIN
in_data[70] => data1.DATAA
in_data[70] => data0[70].DATAIN
in_data[71] => data1.DATAA
in_data[71] => data0[71].DATAIN
in_data[72] => data1.DATAA
in_data[72] => data0[72].DATAIN
in_data[73] => data1.DATAA
in_data[73] => data0[73].DATAIN
in_data[74] => data1.DATAA
in_data[74] => data0[74].DATAIN
in_data[75] => data1.DATAA
in_data[75] => data0[75].DATAIN
in_data[76] => data1.DATAA
in_data[76] => data0[76].DATAIN
in_data[77] => data1.DATAA
in_data[77] => data0[77].DATAIN
in_data[78] => data1.DATAA
in_data[78] => data0[78].DATAIN
in_data[79] => data1.DATAA
in_data[79] => data0[79].DATAIN
in_data[80] => data1.DATAA
in_data[80] => data0[80].DATAIN
in_data[81] => data1.DATAA
in_data[81] => data0[81].DATAIN
in_data[82] => data1.DATAA
in_data[82] => data0[82].DATAIN
in_data[83] => data1.DATAA
in_data[83] => data0[83].DATAIN
in_data[84] => data1.DATAA
in_data[84] => data0[84].DATAIN
in_data[85] => data1.DATAA
in_data[85] => data0[85].DATAIN
in_data[86] => data1.DATAA
in_data[86] => data0[86].DATAIN
in_data[87] => data1.DATAA
in_data[87] => data0[87].DATAIN
in_data[88] => data1.DATAA
in_data[88] => data0[88].DATAIN
in_data[89] => data1.DATAA
in_data[89] => data0[89].DATAIN
in_data[90] => data1.DATAA
in_data[90] => data0[90].DATAIN
in_data[91] => data1.DATAA
in_data[91] => data0[91].DATAIN
in_data[92] => data1.DATAA
in_data[92] => data0[92].DATAIN
in_data[93] => data1.DATAA
in_data[93] => data0[93].DATAIN
in_data[94] => data1.DATAA
in_data[94] => data0[94].DATAIN
in_data[95] => data1.DATAA
in_data[95] => data0[95].DATAIN
in_data[96] => data1.DATAA
in_data[96] => data0[96].DATAIN
in_data[97] => data1.DATAA
in_data[97] => data0[97].DATAIN
in_data[98] => data1.DATAA
in_data[98] => data0[98].DATAIN
in_data[99] => data1.DATAA
in_data[99] => data0[99].DATAIN
in_data[100] => data1.DATAA
in_data[100] => data0[100].DATAIN
in_data[101] => data1.DATAA
in_data[101] => data0[101].DATAIN
in_data[102] => data1.DATAA
in_data[102] => data0[102].DATAIN
in_data[103] => data1.DATAA
in_data[103] => data0[103].DATAIN
in_data[104] => data1.DATAA
in_data[104] => data0[104].DATAIN
in_data[105] => data1.DATAA
in_data[105] => data0[105].DATAIN
in_data[106] => data1.DATAA
in_data[106] => data0[106].DATAIN
in_data[107] => data1.DATAA
in_data[107] => data0[107].DATAIN
in_data[108] => data1.DATAA
in_data[108] => data0[108].DATAIN
in_data[109] => data1.DATAA
in_data[109] => data0[109].DATAIN
in_data[110] => data1.DATAA
in_data[110] => data0[110].DATAIN
in_data[111] => data1.DATAA
in_data[111] => data0[111].DATAIN
in_data[112] => data1.DATAA
in_data[112] => data0[112].DATAIN
in_data[113] => data1.DATAA
in_data[113] => data0[113].DATAIN
in_data[114] => data1.DATAA
in_data[114] => data0[114].DATAIN
in_data[115] => data1.DATAA
in_data[115] => data0[115].DATAIN
in_data[116] => data1.DATAA
in_data[116] => data0[116].DATAIN
in_data[117] => data1.DATAA
in_data[117] => data0[117].DATAIN
in_data[118] => data1.DATAA
in_data[118] => data0[118].DATAIN
in_data[119] => data1.DATAA
in_data[119] => data0[119].DATAIN
in_data[120] => data1.DATAA
in_data[120] => data0[120].DATAIN
in_data[121] => data1.DATAA
in_data[121] => data0[121].DATAIN
in_data[122] => data1.DATAA
in_data[122] => data0[122].DATAIN
in_data[123] => data1.DATAA
in_data[123] => data0[123].DATAIN
in_data[124] => data1.DATAA
in_data[124] => data0[124].DATAIN
in_data[125] => data1.DATAA
in_data[125] => data0[125].DATAIN
in_data[126] => data1.DATAA
in_data[126] => data0[126].DATAIN
in_data[127] => data1.DATAA
in_data[127] => data0[127].DATAIN
in_data[128] => data1.DATAA
in_data[128] => data0[128].DATAIN
in_data[129] => data1.DATAA
in_data[129] => data0[129].DATAIN
in_data[130] => data1.DATAA
in_data[130] => data0[130].DATAIN
in_data[131] => data1.DATAA
in_data[131] => data0[131].DATAIN
in_data[132] => data1.DATAA
in_data[132] => data0[132].DATAIN
in_data[133] => data1.DATAA
in_data[133] => data0[133].DATAIN
in_data[134] => data1.DATAA
in_data[134] => data0[134].DATAIN
in_data[135] => data1.DATAA
in_data[135] => data0[135].DATAIN
in_data[136] => data1.DATAA
in_data[136] => data0[136].DATAIN
in_data[137] => data1.DATAA
in_data[137] => data0[137].DATAIN
in_data[138] => data1.DATAA
in_data[138] => data0[138].DATAIN
in_data[139] => data1.DATAA
in_data[139] => data0[139].DATAIN
in_data[140] => data1.DATAA
in_data[140] => data0[140].DATAIN
in_data[141] => data1.DATAA
in_data[141] => data0[141].DATAIN
in_data[142] => data1.DATAA
in_data[142] => data0[142].DATAIN
in_data[143] => data1.DATAA
in_data[143] => data0[143].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= data1[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= data1[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= data1[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= data1[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= data1[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= data1[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= data1[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= data1[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= data1[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= data1[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= data1[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= data1[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= data1[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= data1[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= data1[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= data1[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= data1[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= data1[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= data1[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= data1[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= data1[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= data1[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= data1[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= data1[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= data1[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= data1[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= data1[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= data1[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= data1[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= data1[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= data1[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= data1[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= data1[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= data1[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= data1[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= data1[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= data1[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= data1[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= data1[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= data1[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= data1[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= data1[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= data1[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= data1[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= data1[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= data1[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= data1[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= data1[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= data1[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= data1[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= data1[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= data1[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= data1[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= data1[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= data1[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= data1[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= data1[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= data1[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= data1[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= data1[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= data1[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= data1[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= data1[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= data1[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= data1[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= data1[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= data1[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= data1[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= data1[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= data1[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= data1[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= data1[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= data1[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= data1[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= data1[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= data1[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= data1[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= data1[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= data1[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= data1[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= data1[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= data1[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= data1[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= data1[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= data1[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= data1[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= data1[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= data1[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= data1[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= data1[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= data1[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= data1[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= data1[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= data1[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= data1[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= data1[111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= data1[112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= data1[113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= data1[114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= data1[115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= data1[116].DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= data1[117].DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= data1[118].DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= data1[119].DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= data1[120].DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= data1[121].DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= data1[122].DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= data1[123].DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= data1[124].DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= data1[125].DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= data1[126].DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= data1[127].DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= data1[128].DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= data1[129].DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= data1[130].DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= data1[131].DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= data1[132].DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= data1[133].DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= data1[134].DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= data1[135].DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= data1[136].DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= data1[137].DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= data1[138].DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= data1[139].DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= data1[140].DB_MAX_OUTPUT_PORT_TYPE
out_data[141] <= data1[141].DB_MAX_OUTPUT_PORT_TYPE
out_data[142] <= data1[142].DB_MAX_OUTPUT_PORT_TYPE
out_data[143] <= data1[143].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001
clk => clk.IN1
reset => reset.IN1
in_ready <= altera_avalon_st_pipeline_base:core.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_data[106] => in_payload[106].IN1
in_data[107] => in_payload[107].IN1
in_data[108] => in_payload[108].IN1
in_data[109] => in_payload[109].IN1
in_data[110] => in_payload[110].IN1
in_data[111] => in_payload[111].IN1
in_data[112] => in_payload[112].IN1
in_data[113] => in_payload[113].IN1
in_data[114] => in_payload[114].IN1
in_data[115] => in_payload[115].IN1
in_data[116] => in_payload[116].IN1
in_data[117] => in_payload[117].IN1
in_data[118] => in_payload[118].IN1
in_data[119] => in_payload[119].IN1
in_data[120] => in_payload[120].IN1
in_data[121] => in_payload[121].IN1
in_data[122] => in_payload[122].IN1
in_data[123] => in_payload[123].IN1
in_data[124] => in_payload[124].IN1
in_data[125] => in_payload[125].IN1
in_data[126] => in_payload[126].IN1
in_data[127] => in_payload[127].IN1
in_data[128] => in_payload[128].IN1
in_data[129] => in_payload[129].IN1
in_data[130] => in_payload[130].IN1
in_data[131] => in_payload[131].IN1
in_data[132] => in_payload[132].IN1
in_data[133] => in_payload[133].IN1
in_data[134] => in_payload[134].IN1
in_data[135] => in_payload[135].IN1
in_data[136] => in_payload[136].IN1
in_data[137] => in_payload[137].IN1
in_data[138] => in_payload[138].IN1
in_data[139] => in_payload[139].IN1
in_channel[0] => in_payload[142].IN1
in_channel[1] => in_payload[143].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[141].IN1
in_endofpacket => in_payload[140].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:core.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:core.out_data
out_data[1] <= altera_avalon_st_pipeline_base:core.out_data
out_data[2] <= altera_avalon_st_pipeline_base:core.out_data
out_data[3] <= altera_avalon_st_pipeline_base:core.out_data
out_data[4] <= altera_avalon_st_pipeline_base:core.out_data
out_data[5] <= altera_avalon_st_pipeline_base:core.out_data
out_data[6] <= altera_avalon_st_pipeline_base:core.out_data
out_data[7] <= altera_avalon_st_pipeline_base:core.out_data
out_data[8] <= altera_avalon_st_pipeline_base:core.out_data
out_data[9] <= altera_avalon_st_pipeline_base:core.out_data
out_data[10] <= altera_avalon_st_pipeline_base:core.out_data
out_data[11] <= altera_avalon_st_pipeline_base:core.out_data
out_data[12] <= altera_avalon_st_pipeline_base:core.out_data
out_data[13] <= altera_avalon_st_pipeline_base:core.out_data
out_data[14] <= altera_avalon_st_pipeline_base:core.out_data
out_data[15] <= altera_avalon_st_pipeline_base:core.out_data
out_data[16] <= altera_avalon_st_pipeline_base:core.out_data
out_data[17] <= altera_avalon_st_pipeline_base:core.out_data
out_data[18] <= altera_avalon_st_pipeline_base:core.out_data
out_data[19] <= altera_avalon_st_pipeline_base:core.out_data
out_data[20] <= altera_avalon_st_pipeline_base:core.out_data
out_data[21] <= altera_avalon_st_pipeline_base:core.out_data
out_data[22] <= altera_avalon_st_pipeline_base:core.out_data
out_data[23] <= altera_avalon_st_pipeline_base:core.out_data
out_data[24] <= altera_avalon_st_pipeline_base:core.out_data
out_data[25] <= altera_avalon_st_pipeline_base:core.out_data
out_data[26] <= altera_avalon_st_pipeline_base:core.out_data
out_data[27] <= altera_avalon_st_pipeline_base:core.out_data
out_data[28] <= altera_avalon_st_pipeline_base:core.out_data
out_data[29] <= altera_avalon_st_pipeline_base:core.out_data
out_data[30] <= altera_avalon_st_pipeline_base:core.out_data
out_data[31] <= altera_avalon_st_pipeline_base:core.out_data
out_data[32] <= altera_avalon_st_pipeline_base:core.out_data
out_data[33] <= altera_avalon_st_pipeline_base:core.out_data
out_data[34] <= altera_avalon_st_pipeline_base:core.out_data
out_data[35] <= altera_avalon_st_pipeline_base:core.out_data
out_data[36] <= altera_avalon_st_pipeline_base:core.out_data
out_data[37] <= altera_avalon_st_pipeline_base:core.out_data
out_data[38] <= altera_avalon_st_pipeline_base:core.out_data
out_data[39] <= altera_avalon_st_pipeline_base:core.out_data
out_data[40] <= altera_avalon_st_pipeline_base:core.out_data
out_data[41] <= altera_avalon_st_pipeline_base:core.out_data
out_data[42] <= altera_avalon_st_pipeline_base:core.out_data
out_data[43] <= altera_avalon_st_pipeline_base:core.out_data
out_data[44] <= altera_avalon_st_pipeline_base:core.out_data
out_data[45] <= altera_avalon_st_pipeline_base:core.out_data
out_data[46] <= altera_avalon_st_pipeline_base:core.out_data
out_data[47] <= altera_avalon_st_pipeline_base:core.out_data
out_data[48] <= altera_avalon_st_pipeline_base:core.out_data
out_data[49] <= altera_avalon_st_pipeline_base:core.out_data
out_data[50] <= altera_avalon_st_pipeline_base:core.out_data
out_data[51] <= altera_avalon_st_pipeline_base:core.out_data
out_data[52] <= altera_avalon_st_pipeline_base:core.out_data
out_data[53] <= altera_avalon_st_pipeline_base:core.out_data
out_data[54] <= altera_avalon_st_pipeline_base:core.out_data
out_data[55] <= altera_avalon_st_pipeline_base:core.out_data
out_data[56] <= altera_avalon_st_pipeline_base:core.out_data
out_data[57] <= altera_avalon_st_pipeline_base:core.out_data
out_data[58] <= altera_avalon_st_pipeline_base:core.out_data
out_data[59] <= altera_avalon_st_pipeline_base:core.out_data
out_data[60] <= altera_avalon_st_pipeline_base:core.out_data
out_data[61] <= altera_avalon_st_pipeline_base:core.out_data
out_data[62] <= altera_avalon_st_pipeline_base:core.out_data
out_data[63] <= altera_avalon_st_pipeline_base:core.out_data
out_data[64] <= altera_avalon_st_pipeline_base:core.out_data
out_data[65] <= altera_avalon_st_pipeline_base:core.out_data
out_data[66] <= altera_avalon_st_pipeline_base:core.out_data
out_data[67] <= altera_avalon_st_pipeline_base:core.out_data
out_data[68] <= altera_avalon_st_pipeline_base:core.out_data
out_data[69] <= altera_avalon_st_pipeline_base:core.out_data
out_data[70] <= altera_avalon_st_pipeline_base:core.out_data
out_data[71] <= altera_avalon_st_pipeline_base:core.out_data
out_data[72] <= altera_avalon_st_pipeline_base:core.out_data
out_data[73] <= altera_avalon_st_pipeline_base:core.out_data
out_data[74] <= altera_avalon_st_pipeline_base:core.out_data
out_data[75] <= altera_avalon_st_pipeline_base:core.out_data
out_data[76] <= altera_avalon_st_pipeline_base:core.out_data
out_data[77] <= altera_avalon_st_pipeline_base:core.out_data
out_data[78] <= altera_avalon_st_pipeline_base:core.out_data
out_data[79] <= altera_avalon_st_pipeline_base:core.out_data
out_data[80] <= altera_avalon_st_pipeline_base:core.out_data
out_data[81] <= altera_avalon_st_pipeline_base:core.out_data
out_data[82] <= altera_avalon_st_pipeline_base:core.out_data
out_data[83] <= altera_avalon_st_pipeline_base:core.out_data
out_data[84] <= altera_avalon_st_pipeline_base:core.out_data
out_data[85] <= altera_avalon_st_pipeline_base:core.out_data
out_data[86] <= altera_avalon_st_pipeline_base:core.out_data
out_data[87] <= altera_avalon_st_pipeline_base:core.out_data
out_data[88] <= altera_avalon_st_pipeline_base:core.out_data
out_data[89] <= altera_avalon_st_pipeline_base:core.out_data
out_data[90] <= altera_avalon_st_pipeline_base:core.out_data
out_data[91] <= altera_avalon_st_pipeline_base:core.out_data
out_data[92] <= altera_avalon_st_pipeline_base:core.out_data
out_data[93] <= altera_avalon_st_pipeline_base:core.out_data
out_data[94] <= altera_avalon_st_pipeline_base:core.out_data
out_data[95] <= altera_avalon_st_pipeline_base:core.out_data
out_data[96] <= altera_avalon_st_pipeline_base:core.out_data
out_data[97] <= altera_avalon_st_pipeline_base:core.out_data
out_data[98] <= altera_avalon_st_pipeline_base:core.out_data
out_data[99] <= altera_avalon_st_pipeline_base:core.out_data
out_data[100] <= altera_avalon_st_pipeline_base:core.out_data
out_data[101] <= altera_avalon_st_pipeline_base:core.out_data
out_data[102] <= altera_avalon_st_pipeline_base:core.out_data
out_data[103] <= altera_avalon_st_pipeline_base:core.out_data
out_data[104] <= altera_avalon_st_pipeline_base:core.out_data
out_data[105] <= altera_avalon_st_pipeline_base:core.out_data
out_data[106] <= altera_avalon_st_pipeline_base:core.out_data
out_data[107] <= altera_avalon_st_pipeline_base:core.out_data
out_data[108] <= altera_avalon_st_pipeline_base:core.out_data
out_data[109] <= altera_avalon_st_pipeline_base:core.out_data
out_data[110] <= altera_avalon_st_pipeline_base:core.out_data
out_data[111] <= altera_avalon_st_pipeline_base:core.out_data
out_data[112] <= altera_avalon_st_pipeline_base:core.out_data
out_data[113] <= altera_avalon_st_pipeline_base:core.out_data
out_data[114] <= altera_avalon_st_pipeline_base:core.out_data
out_data[115] <= altera_avalon_st_pipeline_base:core.out_data
out_data[116] <= altera_avalon_st_pipeline_base:core.out_data
out_data[117] <= altera_avalon_st_pipeline_base:core.out_data
out_data[118] <= altera_avalon_st_pipeline_base:core.out_data
out_data[119] <= altera_avalon_st_pipeline_base:core.out_data
out_data[120] <= altera_avalon_st_pipeline_base:core.out_data
out_data[121] <= altera_avalon_st_pipeline_base:core.out_data
out_data[122] <= altera_avalon_st_pipeline_base:core.out_data
out_data[123] <= altera_avalon_st_pipeline_base:core.out_data
out_data[124] <= altera_avalon_st_pipeline_base:core.out_data
out_data[125] <= altera_avalon_st_pipeline_base:core.out_data
out_data[126] <= altera_avalon_st_pipeline_base:core.out_data
out_data[127] <= altera_avalon_st_pipeline_base:core.out_data
out_data[128] <= altera_avalon_st_pipeline_base:core.out_data
out_data[129] <= altera_avalon_st_pipeline_base:core.out_data
out_data[130] <= altera_avalon_st_pipeline_base:core.out_data
out_data[131] <= altera_avalon_st_pipeline_base:core.out_data
out_data[132] <= altera_avalon_st_pipeline_base:core.out_data
out_data[133] <= altera_avalon_st_pipeline_base:core.out_data
out_data[134] <= altera_avalon_st_pipeline_base:core.out_data
out_data[135] <= altera_avalon_st_pipeline_base:core.out_data
out_data[136] <= altera_avalon_st_pipeline_base:core.out_data
out_data[137] <= altera_avalon_st_pipeline_base:core.out_data
out_data[138] <= altera_avalon_st_pipeline_base:core.out_data
out_data[139] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[0] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[1] <= altera_avalon_st_pipeline_base:core.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_endofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_empty[0] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
clk => data1[32].CLK
clk => data1[33].CLK
clk => data1[34].CLK
clk => data1[35].CLK
clk => data1[36].CLK
clk => data1[37].CLK
clk => data1[38].CLK
clk => data1[39].CLK
clk => data1[40].CLK
clk => data1[41].CLK
clk => data1[42].CLK
clk => data1[43].CLK
clk => data1[44].CLK
clk => data1[45].CLK
clk => data1[46].CLK
clk => data1[47].CLK
clk => data1[48].CLK
clk => data1[49].CLK
clk => data1[50].CLK
clk => data1[51].CLK
clk => data1[52].CLK
clk => data1[53].CLK
clk => data1[54].CLK
clk => data1[55].CLK
clk => data1[56].CLK
clk => data1[57].CLK
clk => data1[58].CLK
clk => data1[59].CLK
clk => data1[60].CLK
clk => data1[61].CLK
clk => data1[62].CLK
clk => data1[63].CLK
clk => data1[64].CLK
clk => data1[65].CLK
clk => data1[66].CLK
clk => data1[67].CLK
clk => data1[68].CLK
clk => data1[69].CLK
clk => data1[70].CLK
clk => data1[71].CLK
clk => data1[72].CLK
clk => data1[73].CLK
clk => data1[74].CLK
clk => data1[75].CLK
clk => data1[76].CLK
clk => data1[77].CLK
clk => data1[78].CLK
clk => data1[79].CLK
clk => data1[80].CLK
clk => data1[81].CLK
clk => data1[82].CLK
clk => data1[83].CLK
clk => data1[84].CLK
clk => data1[85].CLK
clk => data1[86].CLK
clk => data1[87].CLK
clk => data1[88].CLK
clk => data1[89].CLK
clk => data1[90].CLK
clk => data1[91].CLK
clk => data1[92].CLK
clk => data1[93].CLK
clk => data1[94].CLK
clk => data1[95].CLK
clk => data1[96].CLK
clk => data1[97].CLK
clk => data1[98].CLK
clk => data1[99].CLK
clk => data1[100].CLK
clk => data1[101].CLK
clk => data1[102].CLK
clk => data1[103].CLK
clk => data1[104].CLK
clk => data1[105].CLK
clk => data1[106].CLK
clk => data1[107].CLK
clk => data1[108].CLK
clk => data1[109].CLK
clk => data1[110].CLK
clk => data1[111].CLK
clk => data1[112].CLK
clk => data1[113].CLK
clk => data1[114].CLK
clk => data1[115].CLK
clk => data1[116].CLK
clk => data1[117].CLK
clk => data1[118].CLK
clk => data1[119].CLK
clk => data1[120].CLK
clk => data1[121].CLK
clk => data1[122].CLK
clk => data1[123].CLK
clk => data1[124].CLK
clk => data1[125].CLK
clk => data1[126].CLK
clk => data1[127].CLK
clk => data1[128].CLK
clk => data1[129].CLK
clk => data1[130].CLK
clk => data1[131].CLK
clk => data1[132].CLK
clk => data1[133].CLK
clk => data1[134].CLK
clk => data1[135].CLK
clk => data1[136].CLK
clk => data1[137].CLK
clk => data1[138].CLK
clk => data1[139].CLK
clk => data1[140].CLK
clk => data1[141].CLK
clk => data1[142].CLK
clk => data1[143].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
clk => data0[8].CLK
clk => data0[9].CLK
clk => data0[10].CLK
clk => data0[11].CLK
clk => data0[12].CLK
clk => data0[13].CLK
clk => data0[14].CLK
clk => data0[15].CLK
clk => data0[16].CLK
clk => data0[17].CLK
clk => data0[18].CLK
clk => data0[19].CLK
clk => data0[20].CLK
clk => data0[21].CLK
clk => data0[22].CLK
clk => data0[23].CLK
clk => data0[24].CLK
clk => data0[25].CLK
clk => data0[26].CLK
clk => data0[27].CLK
clk => data0[28].CLK
clk => data0[29].CLK
clk => data0[30].CLK
clk => data0[31].CLK
clk => data0[32].CLK
clk => data0[33].CLK
clk => data0[34].CLK
clk => data0[35].CLK
clk => data0[36].CLK
clk => data0[37].CLK
clk => data0[38].CLK
clk => data0[39].CLK
clk => data0[40].CLK
clk => data0[41].CLK
clk => data0[42].CLK
clk => data0[43].CLK
clk => data0[44].CLK
clk => data0[45].CLK
clk => data0[46].CLK
clk => data0[47].CLK
clk => data0[48].CLK
clk => data0[49].CLK
clk => data0[50].CLK
clk => data0[51].CLK
clk => data0[52].CLK
clk => data0[53].CLK
clk => data0[54].CLK
clk => data0[55].CLK
clk => data0[56].CLK
clk => data0[57].CLK
clk => data0[58].CLK
clk => data0[59].CLK
clk => data0[60].CLK
clk => data0[61].CLK
clk => data0[62].CLK
clk => data0[63].CLK
clk => data0[64].CLK
clk => data0[65].CLK
clk => data0[66].CLK
clk => data0[67].CLK
clk => data0[68].CLK
clk => data0[69].CLK
clk => data0[70].CLK
clk => data0[71].CLK
clk => data0[72].CLK
clk => data0[73].CLK
clk => data0[74].CLK
clk => data0[75].CLK
clk => data0[76].CLK
clk => data0[77].CLK
clk => data0[78].CLK
clk => data0[79].CLK
clk => data0[80].CLK
clk => data0[81].CLK
clk => data0[82].CLK
clk => data0[83].CLK
clk => data0[84].CLK
clk => data0[85].CLK
clk => data0[86].CLK
clk => data0[87].CLK
clk => data0[88].CLK
clk => data0[89].CLK
clk => data0[90].CLK
clk => data0[91].CLK
clk => data0[92].CLK
clk => data0[93].CLK
clk => data0[94].CLK
clk => data0[95].CLK
clk => data0[96].CLK
clk => data0[97].CLK
clk => data0[98].CLK
clk => data0[99].CLK
clk => data0[100].CLK
clk => data0[101].CLK
clk => data0[102].CLK
clk => data0[103].CLK
clk => data0[104].CLK
clk => data0[105].CLK
clk => data0[106].CLK
clk => data0[107].CLK
clk => data0[108].CLK
clk => data0[109].CLK
clk => data0[110].CLK
clk => data0[111].CLK
clk => data0[112].CLK
clk => data0[113].CLK
clk => data0[114].CLK
clk => data0[115].CLK
clk => data0[116].CLK
clk => data0[117].CLK
clk => data0[118].CLK
clk => data0[119].CLK
clk => data0[120].CLK
clk => data0[121].CLK
clk => data0[122].CLK
clk => data0[123].CLK
clk => data0[124].CLK
clk => data0[125].CLK
clk => data0[126].CLK
clk => data0[127].CLK
clk => data0[128].CLK
clk => data0[129].CLK
clk => data0[130].CLK
clk => data0[131].CLK
clk => data0[132].CLK
clk => data0[133].CLK
clk => data0[134].CLK
clk => data0[135].CLK
clk => data0[136].CLK
clk => data0[137].CLK
clk => data0[138].CLK
clk => data0[139].CLK
clk => data0[140].CLK
clk => data0[141].CLK
clk => data0[142].CLK
clk => data0[143].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data1[8].ACLR
reset => data1[9].ACLR
reset => data1[10].ACLR
reset => data1[11].ACLR
reset => data1[12].ACLR
reset => data1[13].ACLR
reset => data1[14].ACLR
reset => data1[15].ACLR
reset => data1[16].ACLR
reset => data1[17].ACLR
reset => data1[18].ACLR
reset => data1[19].ACLR
reset => data1[20].ACLR
reset => data1[21].ACLR
reset => data1[22].ACLR
reset => data1[23].ACLR
reset => data1[24].ACLR
reset => data1[25].ACLR
reset => data1[26].ACLR
reset => data1[27].ACLR
reset => data1[28].ACLR
reset => data1[29].ACLR
reset => data1[30].ACLR
reset => data1[31].ACLR
reset => data1[32].ACLR
reset => data1[33].ACLR
reset => data1[34].ACLR
reset => data1[35].ACLR
reset => data1[36].ACLR
reset => data1[37].ACLR
reset => data1[38].ACLR
reset => data1[39].ACLR
reset => data1[40].ACLR
reset => data1[41].ACLR
reset => data1[42].ACLR
reset => data1[43].ACLR
reset => data1[44].ACLR
reset => data1[45].ACLR
reset => data1[46].ACLR
reset => data1[47].ACLR
reset => data1[48].ACLR
reset => data1[49].ACLR
reset => data1[50].ACLR
reset => data1[51].ACLR
reset => data1[52].ACLR
reset => data1[53].ACLR
reset => data1[54].ACLR
reset => data1[55].ACLR
reset => data1[56].ACLR
reset => data1[57].ACLR
reset => data1[58].ACLR
reset => data1[59].ACLR
reset => data1[60].ACLR
reset => data1[61].ACLR
reset => data1[62].ACLR
reset => data1[63].ACLR
reset => data1[64].ACLR
reset => data1[65].ACLR
reset => data1[66].ACLR
reset => data1[67].ACLR
reset => data1[68].ACLR
reset => data1[69].ACLR
reset => data1[70].ACLR
reset => data1[71].ACLR
reset => data1[72].ACLR
reset => data1[73].ACLR
reset => data1[74].ACLR
reset => data1[75].ACLR
reset => data1[76].ACLR
reset => data1[77].ACLR
reset => data1[78].ACLR
reset => data1[79].ACLR
reset => data1[80].ACLR
reset => data1[81].ACLR
reset => data1[82].ACLR
reset => data1[83].ACLR
reset => data1[84].ACLR
reset => data1[85].ACLR
reset => data1[86].ACLR
reset => data1[87].ACLR
reset => data1[88].ACLR
reset => data1[89].ACLR
reset => data1[90].ACLR
reset => data1[91].ACLR
reset => data1[92].ACLR
reset => data1[93].ACLR
reset => data1[94].ACLR
reset => data1[95].ACLR
reset => data1[96].ACLR
reset => data1[97].ACLR
reset => data1[98].ACLR
reset => data1[99].ACLR
reset => data1[100].ACLR
reset => data1[101].ACLR
reset => data1[102].ACLR
reset => data1[103].ACLR
reset => data1[104].ACLR
reset => data1[105].ACLR
reset => data1[106].ACLR
reset => data1[107].ACLR
reset => data1[108].ACLR
reset => data1[109].ACLR
reset => data1[110].ACLR
reset => data1[111].ACLR
reset => data1[112].ACLR
reset => data1[113].ACLR
reset => data1[114].ACLR
reset => data1[115].ACLR
reset => data1[116].ACLR
reset => data1[117].ACLR
reset => data1[118].ACLR
reset => data1[119].ACLR
reset => data1[120].ACLR
reset => data1[121].ACLR
reset => data1[122].ACLR
reset => data1[123].ACLR
reset => data1[124].ACLR
reset => data1[125].ACLR
reset => data1[126].ACLR
reset => data1[127].ACLR
reset => data1[128].ACLR
reset => data1[129].ACLR
reset => data1[130].ACLR
reset => data1[131].ACLR
reset => data1[132].ACLR
reset => data1[133].ACLR
reset => data1[134].ACLR
reset => data1[135].ACLR
reset => data1[136].ACLR
reset => data1[137].ACLR
reset => data1[138].ACLR
reset => data1[139].ACLR
reset => data1[140].ACLR
reset => data1[141].ACLR
reset => data1[142].ACLR
reset => data1[143].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
reset => data0[8].ACLR
reset => data0[9].ACLR
reset => data0[10].ACLR
reset => data0[11].ACLR
reset => data0[12].ACLR
reset => data0[13].ACLR
reset => data0[14].ACLR
reset => data0[15].ACLR
reset => data0[16].ACLR
reset => data0[17].ACLR
reset => data0[18].ACLR
reset => data0[19].ACLR
reset => data0[20].ACLR
reset => data0[21].ACLR
reset => data0[22].ACLR
reset => data0[23].ACLR
reset => data0[24].ACLR
reset => data0[25].ACLR
reset => data0[26].ACLR
reset => data0[27].ACLR
reset => data0[28].ACLR
reset => data0[29].ACLR
reset => data0[30].ACLR
reset => data0[31].ACLR
reset => data0[32].ACLR
reset => data0[33].ACLR
reset => data0[34].ACLR
reset => data0[35].ACLR
reset => data0[36].ACLR
reset => data0[37].ACLR
reset => data0[38].ACLR
reset => data0[39].ACLR
reset => data0[40].ACLR
reset => data0[41].ACLR
reset => data0[42].ACLR
reset => data0[43].ACLR
reset => data0[44].ACLR
reset => data0[45].ACLR
reset => data0[46].ACLR
reset => data0[47].ACLR
reset => data0[48].ACLR
reset => data0[49].ACLR
reset => data0[50].ACLR
reset => data0[51].ACLR
reset => data0[52].ACLR
reset => data0[53].ACLR
reset => data0[54].ACLR
reset => data0[55].ACLR
reset => data0[56].ACLR
reset => data0[57].ACLR
reset => data0[58].ACLR
reset => data0[59].ACLR
reset => data0[60].ACLR
reset => data0[61].ACLR
reset => data0[62].ACLR
reset => data0[63].ACLR
reset => data0[64].ACLR
reset => data0[65].ACLR
reset => data0[66].ACLR
reset => data0[67].ACLR
reset => data0[68].ACLR
reset => data0[69].ACLR
reset => data0[70].ACLR
reset => data0[71].ACLR
reset => data0[72].ACLR
reset => data0[73].ACLR
reset => data0[74].ACLR
reset => data0[75].ACLR
reset => data0[76].ACLR
reset => data0[77].ACLR
reset => data0[78].ACLR
reset => data0[79].ACLR
reset => data0[80].ACLR
reset => data0[81].ACLR
reset => data0[82].ACLR
reset => data0[83].ACLR
reset => data0[84].ACLR
reset => data0[85].ACLR
reset => data0[86].ACLR
reset => data0[87].ACLR
reset => data0[88].ACLR
reset => data0[89].ACLR
reset => data0[90].ACLR
reset => data0[91].ACLR
reset => data0[92].ACLR
reset => data0[93].ACLR
reset => data0[94].ACLR
reset => data0[95].ACLR
reset => data0[96].ACLR
reset => data0[97].ACLR
reset => data0[98].ACLR
reset => data0[99].ACLR
reset => data0[100].ACLR
reset => data0[101].ACLR
reset => data0[102].ACLR
reset => data0[103].ACLR
reset => data0[104].ACLR
reset => data0[105].ACLR
reset => data0[106].ACLR
reset => data0[107].ACLR
reset => data0[108].ACLR
reset => data0[109].ACLR
reset => data0[110].ACLR
reset => data0[111].ACLR
reset => data0[112].ACLR
reset => data0[113].ACLR
reset => data0[114].ACLR
reset => data0[115].ACLR
reset => data0[116].ACLR
reset => data0[117].ACLR
reset => data0[118].ACLR
reset => data0[119].ACLR
reset => data0[120].ACLR
reset => data0[121].ACLR
reset => data0[122].ACLR
reset => data0[123].ACLR
reset => data0[124].ACLR
reset => data0[125].ACLR
reset => data0[126].ACLR
reset => data0[127].ACLR
reset => data0[128].ACLR
reset => data0[129].ACLR
reset => data0[130].ACLR
reset => data0[131].ACLR
reset => data0[132].ACLR
reset => data0[133].ACLR
reset => data0[134].ACLR
reset => data0[135].ACLR
reset => data0[136].ACLR
reset => data0[137].ACLR
reset => data0[138].ACLR
reset => data0[139].ACLR
reset => data0[140].ACLR
reset => data0[141].ACLR
reset => data0[142].ACLR
reset => data0[143].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
in_data[8] => data1.DATAA
in_data[8] => data0[8].DATAIN
in_data[9] => data1.DATAA
in_data[9] => data0[9].DATAIN
in_data[10] => data1.DATAA
in_data[10] => data0[10].DATAIN
in_data[11] => data1.DATAA
in_data[11] => data0[11].DATAIN
in_data[12] => data1.DATAA
in_data[12] => data0[12].DATAIN
in_data[13] => data1.DATAA
in_data[13] => data0[13].DATAIN
in_data[14] => data1.DATAA
in_data[14] => data0[14].DATAIN
in_data[15] => data1.DATAA
in_data[15] => data0[15].DATAIN
in_data[16] => data1.DATAA
in_data[16] => data0[16].DATAIN
in_data[17] => data1.DATAA
in_data[17] => data0[17].DATAIN
in_data[18] => data1.DATAA
in_data[18] => data0[18].DATAIN
in_data[19] => data1.DATAA
in_data[19] => data0[19].DATAIN
in_data[20] => data1.DATAA
in_data[20] => data0[20].DATAIN
in_data[21] => data1.DATAA
in_data[21] => data0[21].DATAIN
in_data[22] => data1.DATAA
in_data[22] => data0[22].DATAIN
in_data[23] => data1.DATAA
in_data[23] => data0[23].DATAIN
in_data[24] => data1.DATAA
in_data[24] => data0[24].DATAIN
in_data[25] => data1.DATAA
in_data[25] => data0[25].DATAIN
in_data[26] => data1.DATAA
in_data[26] => data0[26].DATAIN
in_data[27] => data1.DATAA
in_data[27] => data0[27].DATAIN
in_data[28] => data1.DATAA
in_data[28] => data0[28].DATAIN
in_data[29] => data1.DATAA
in_data[29] => data0[29].DATAIN
in_data[30] => data1.DATAA
in_data[30] => data0[30].DATAIN
in_data[31] => data1.DATAA
in_data[31] => data0[31].DATAIN
in_data[32] => data1.DATAA
in_data[32] => data0[32].DATAIN
in_data[33] => data1.DATAA
in_data[33] => data0[33].DATAIN
in_data[34] => data1.DATAA
in_data[34] => data0[34].DATAIN
in_data[35] => data1.DATAA
in_data[35] => data0[35].DATAIN
in_data[36] => data1.DATAA
in_data[36] => data0[36].DATAIN
in_data[37] => data1.DATAA
in_data[37] => data0[37].DATAIN
in_data[38] => data1.DATAA
in_data[38] => data0[38].DATAIN
in_data[39] => data1.DATAA
in_data[39] => data0[39].DATAIN
in_data[40] => data1.DATAA
in_data[40] => data0[40].DATAIN
in_data[41] => data1.DATAA
in_data[41] => data0[41].DATAIN
in_data[42] => data1.DATAA
in_data[42] => data0[42].DATAIN
in_data[43] => data1.DATAA
in_data[43] => data0[43].DATAIN
in_data[44] => data1.DATAA
in_data[44] => data0[44].DATAIN
in_data[45] => data1.DATAA
in_data[45] => data0[45].DATAIN
in_data[46] => data1.DATAA
in_data[46] => data0[46].DATAIN
in_data[47] => data1.DATAA
in_data[47] => data0[47].DATAIN
in_data[48] => data1.DATAA
in_data[48] => data0[48].DATAIN
in_data[49] => data1.DATAA
in_data[49] => data0[49].DATAIN
in_data[50] => data1.DATAA
in_data[50] => data0[50].DATAIN
in_data[51] => data1.DATAA
in_data[51] => data0[51].DATAIN
in_data[52] => data1.DATAA
in_data[52] => data0[52].DATAIN
in_data[53] => data1.DATAA
in_data[53] => data0[53].DATAIN
in_data[54] => data1.DATAA
in_data[54] => data0[54].DATAIN
in_data[55] => data1.DATAA
in_data[55] => data0[55].DATAIN
in_data[56] => data1.DATAA
in_data[56] => data0[56].DATAIN
in_data[57] => data1.DATAA
in_data[57] => data0[57].DATAIN
in_data[58] => data1.DATAA
in_data[58] => data0[58].DATAIN
in_data[59] => data1.DATAA
in_data[59] => data0[59].DATAIN
in_data[60] => data1.DATAA
in_data[60] => data0[60].DATAIN
in_data[61] => data1.DATAA
in_data[61] => data0[61].DATAIN
in_data[62] => data1.DATAA
in_data[62] => data0[62].DATAIN
in_data[63] => data1.DATAA
in_data[63] => data0[63].DATAIN
in_data[64] => data1.DATAA
in_data[64] => data0[64].DATAIN
in_data[65] => data1.DATAA
in_data[65] => data0[65].DATAIN
in_data[66] => data1.DATAA
in_data[66] => data0[66].DATAIN
in_data[67] => data1.DATAA
in_data[67] => data0[67].DATAIN
in_data[68] => data1.DATAA
in_data[68] => data0[68].DATAIN
in_data[69] => data1.DATAA
in_data[69] => data0[69].DATAIN
in_data[70] => data1.DATAA
in_data[70] => data0[70].DATAIN
in_data[71] => data1.DATAA
in_data[71] => data0[71].DATAIN
in_data[72] => data1.DATAA
in_data[72] => data0[72].DATAIN
in_data[73] => data1.DATAA
in_data[73] => data0[73].DATAIN
in_data[74] => data1.DATAA
in_data[74] => data0[74].DATAIN
in_data[75] => data1.DATAA
in_data[75] => data0[75].DATAIN
in_data[76] => data1.DATAA
in_data[76] => data0[76].DATAIN
in_data[77] => data1.DATAA
in_data[77] => data0[77].DATAIN
in_data[78] => data1.DATAA
in_data[78] => data0[78].DATAIN
in_data[79] => data1.DATAA
in_data[79] => data0[79].DATAIN
in_data[80] => data1.DATAA
in_data[80] => data0[80].DATAIN
in_data[81] => data1.DATAA
in_data[81] => data0[81].DATAIN
in_data[82] => data1.DATAA
in_data[82] => data0[82].DATAIN
in_data[83] => data1.DATAA
in_data[83] => data0[83].DATAIN
in_data[84] => data1.DATAA
in_data[84] => data0[84].DATAIN
in_data[85] => data1.DATAA
in_data[85] => data0[85].DATAIN
in_data[86] => data1.DATAA
in_data[86] => data0[86].DATAIN
in_data[87] => data1.DATAA
in_data[87] => data0[87].DATAIN
in_data[88] => data1.DATAA
in_data[88] => data0[88].DATAIN
in_data[89] => data1.DATAA
in_data[89] => data0[89].DATAIN
in_data[90] => data1.DATAA
in_data[90] => data0[90].DATAIN
in_data[91] => data1.DATAA
in_data[91] => data0[91].DATAIN
in_data[92] => data1.DATAA
in_data[92] => data0[92].DATAIN
in_data[93] => data1.DATAA
in_data[93] => data0[93].DATAIN
in_data[94] => data1.DATAA
in_data[94] => data0[94].DATAIN
in_data[95] => data1.DATAA
in_data[95] => data0[95].DATAIN
in_data[96] => data1.DATAA
in_data[96] => data0[96].DATAIN
in_data[97] => data1.DATAA
in_data[97] => data0[97].DATAIN
in_data[98] => data1.DATAA
in_data[98] => data0[98].DATAIN
in_data[99] => data1.DATAA
in_data[99] => data0[99].DATAIN
in_data[100] => data1.DATAA
in_data[100] => data0[100].DATAIN
in_data[101] => data1.DATAA
in_data[101] => data0[101].DATAIN
in_data[102] => data1.DATAA
in_data[102] => data0[102].DATAIN
in_data[103] => data1.DATAA
in_data[103] => data0[103].DATAIN
in_data[104] => data1.DATAA
in_data[104] => data0[104].DATAIN
in_data[105] => data1.DATAA
in_data[105] => data0[105].DATAIN
in_data[106] => data1.DATAA
in_data[106] => data0[106].DATAIN
in_data[107] => data1.DATAA
in_data[107] => data0[107].DATAIN
in_data[108] => data1.DATAA
in_data[108] => data0[108].DATAIN
in_data[109] => data1.DATAA
in_data[109] => data0[109].DATAIN
in_data[110] => data1.DATAA
in_data[110] => data0[110].DATAIN
in_data[111] => data1.DATAA
in_data[111] => data0[111].DATAIN
in_data[112] => data1.DATAA
in_data[112] => data0[112].DATAIN
in_data[113] => data1.DATAA
in_data[113] => data0[113].DATAIN
in_data[114] => data1.DATAA
in_data[114] => data0[114].DATAIN
in_data[115] => data1.DATAA
in_data[115] => data0[115].DATAIN
in_data[116] => data1.DATAA
in_data[116] => data0[116].DATAIN
in_data[117] => data1.DATAA
in_data[117] => data0[117].DATAIN
in_data[118] => data1.DATAA
in_data[118] => data0[118].DATAIN
in_data[119] => data1.DATAA
in_data[119] => data0[119].DATAIN
in_data[120] => data1.DATAA
in_data[120] => data0[120].DATAIN
in_data[121] => data1.DATAA
in_data[121] => data0[121].DATAIN
in_data[122] => data1.DATAA
in_data[122] => data0[122].DATAIN
in_data[123] => data1.DATAA
in_data[123] => data0[123].DATAIN
in_data[124] => data1.DATAA
in_data[124] => data0[124].DATAIN
in_data[125] => data1.DATAA
in_data[125] => data0[125].DATAIN
in_data[126] => data1.DATAA
in_data[126] => data0[126].DATAIN
in_data[127] => data1.DATAA
in_data[127] => data0[127].DATAIN
in_data[128] => data1.DATAA
in_data[128] => data0[128].DATAIN
in_data[129] => data1.DATAA
in_data[129] => data0[129].DATAIN
in_data[130] => data1.DATAA
in_data[130] => data0[130].DATAIN
in_data[131] => data1.DATAA
in_data[131] => data0[131].DATAIN
in_data[132] => data1.DATAA
in_data[132] => data0[132].DATAIN
in_data[133] => data1.DATAA
in_data[133] => data0[133].DATAIN
in_data[134] => data1.DATAA
in_data[134] => data0[134].DATAIN
in_data[135] => data1.DATAA
in_data[135] => data0[135].DATAIN
in_data[136] => data1.DATAA
in_data[136] => data0[136].DATAIN
in_data[137] => data1.DATAA
in_data[137] => data0[137].DATAIN
in_data[138] => data1.DATAA
in_data[138] => data0[138].DATAIN
in_data[139] => data1.DATAA
in_data[139] => data0[139].DATAIN
in_data[140] => data1.DATAA
in_data[140] => data0[140].DATAIN
in_data[141] => data1.DATAA
in_data[141] => data0[141].DATAIN
in_data[142] => data1.DATAA
in_data[142] => data0[142].DATAIN
in_data[143] => data1.DATAA
in_data[143] => data0[143].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= data1[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= data1[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= data1[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= data1[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= data1[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= data1[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= data1[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= data1[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= data1[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= data1[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= data1[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= data1[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= data1[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= data1[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= data1[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= data1[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= data1[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= data1[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= data1[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= data1[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= data1[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= data1[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= data1[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= data1[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= data1[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= data1[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= data1[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= data1[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= data1[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= data1[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= data1[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= data1[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= data1[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= data1[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= data1[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= data1[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= data1[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= data1[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= data1[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= data1[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= data1[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= data1[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= data1[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= data1[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= data1[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= data1[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= data1[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= data1[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= data1[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= data1[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= data1[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= data1[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= data1[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= data1[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= data1[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= data1[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= data1[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= data1[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= data1[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= data1[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= data1[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= data1[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= data1[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= data1[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= data1[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= data1[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= data1[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= data1[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= data1[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= data1[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= data1[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= data1[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= data1[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= data1[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= data1[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= data1[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= data1[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= data1[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= data1[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= data1[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= data1[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= data1[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= data1[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= data1[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= data1[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= data1[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= data1[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= data1[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= data1[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= data1[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= data1[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= data1[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= data1[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= data1[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= data1[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= data1[111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= data1[112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= data1[113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= data1[114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= data1[115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= data1[116].DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= data1[117].DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= data1[118].DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= data1[119].DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= data1[120].DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= data1[121].DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= data1[122].DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= data1[123].DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= data1[124].DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= data1[125].DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= data1[126].DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= data1[127].DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= data1[128].DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= data1[129].DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= data1[130].DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= data1[131].DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= data1[132].DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= data1[133].DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= data1[134].DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= data1[135].DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= data1[136].DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= data1[137].DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= data1[138].DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= data1[139].DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= data1[140].DB_MAX_OUTPUT_PORT_TYPE
out_data[141] <= data1[141].DB_MAX_OUTPUT_PORT_TYPE
out_data[142] <= data1[142].DB_MAX_OUTPUT_PORT_TYPE
out_data[143] <= data1[143].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002
clk => clk.IN1
reset => reset.IN1
in_ready <= altera_avalon_st_pipeline_base:core.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_data[106] => in_payload[106].IN1
in_data[107] => in_payload[107].IN1
in_data[108] => in_payload[108].IN1
in_data[109] => in_payload[109].IN1
in_data[110] => in_payload[110].IN1
in_data[111] => in_payload[111].IN1
in_data[112] => in_payload[112].IN1
in_data[113] => in_payload[113].IN1
in_data[114] => in_payload[114].IN1
in_data[115] => in_payload[115].IN1
in_data[116] => in_payload[116].IN1
in_data[117] => in_payload[117].IN1
in_data[118] => in_payload[118].IN1
in_data[119] => in_payload[119].IN1
in_data[120] => in_payload[120].IN1
in_data[121] => in_payload[121].IN1
in_data[122] => in_payload[122].IN1
in_data[123] => in_payload[123].IN1
in_data[124] => in_payload[124].IN1
in_data[125] => in_payload[125].IN1
in_data[126] => in_payload[126].IN1
in_data[127] => in_payload[127].IN1
in_data[128] => in_payload[128].IN1
in_data[129] => in_payload[129].IN1
in_data[130] => in_payload[130].IN1
in_data[131] => in_payload[131].IN1
in_data[132] => in_payload[132].IN1
in_data[133] => in_payload[133].IN1
in_data[134] => in_payload[134].IN1
in_data[135] => in_payload[135].IN1
in_data[136] => in_payload[136].IN1
in_data[137] => in_payload[137].IN1
in_data[138] => in_payload[138].IN1
in_data[139] => in_payload[139].IN1
in_channel[0] => in_payload[142].IN1
in_channel[1] => in_payload[143].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[141].IN1
in_endofpacket => in_payload[140].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:core.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:core.out_data
out_data[1] <= altera_avalon_st_pipeline_base:core.out_data
out_data[2] <= altera_avalon_st_pipeline_base:core.out_data
out_data[3] <= altera_avalon_st_pipeline_base:core.out_data
out_data[4] <= altera_avalon_st_pipeline_base:core.out_data
out_data[5] <= altera_avalon_st_pipeline_base:core.out_data
out_data[6] <= altera_avalon_st_pipeline_base:core.out_data
out_data[7] <= altera_avalon_st_pipeline_base:core.out_data
out_data[8] <= altera_avalon_st_pipeline_base:core.out_data
out_data[9] <= altera_avalon_st_pipeline_base:core.out_data
out_data[10] <= altera_avalon_st_pipeline_base:core.out_data
out_data[11] <= altera_avalon_st_pipeline_base:core.out_data
out_data[12] <= altera_avalon_st_pipeline_base:core.out_data
out_data[13] <= altera_avalon_st_pipeline_base:core.out_data
out_data[14] <= altera_avalon_st_pipeline_base:core.out_data
out_data[15] <= altera_avalon_st_pipeline_base:core.out_data
out_data[16] <= altera_avalon_st_pipeline_base:core.out_data
out_data[17] <= altera_avalon_st_pipeline_base:core.out_data
out_data[18] <= altera_avalon_st_pipeline_base:core.out_data
out_data[19] <= altera_avalon_st_pipeline_base:core.out_data
out_data[20] <= altera_avalon_st_pipeline_base:core.out_data
out_data[21] <= altera_avalon_st_pipeline_base:core.out_data
out_data[22] <= altera_avalon_st_pipeline_base:core.out_data
out_data[23] <= altera_avalon_st_pipeline_base:core.out_data
out_data[24] <= altera_avalon_st_pipeline_base:core.out_data
out_data[25] <= altera_avalon_st_pipeline_base:core.out_data
out_data[26] <= altera_avalon_st_pipeline_base:core.out_data
out_data[27] <= altera_avalon_st_pipeline_base:core.out_data
out_data[28] <= altera_avalon_st_pipeline_base:core.out_data
out_data[29] <= altera_avalon_st_pipeline_base:core.out_data
out_data[30] <= altera_avalon_st_pipeline_base:core.out_data
out_data[31] <= altera_avalon_st_pipeline_base:core.out_data
out_data[32] <= altera_avalon_st_pipeline_base:core.out_data
out_data[33] <= altera_avalon_st_pipeline_base:core.out_data
out_data[34] <= altera_avalon_st_pipeline_base:core.out_data
out_data[35] <= altera_avalon_st_pipeline_base:core.out_data
out_data[36] <= altera_avalon_st_pipeline_base:core.out_data
out_data[37] <= altera_avalon_st_pipeline_base:core.out_data
out_data[38] <= altera_avalon_st_pipeline_base:core.out_data
out_data[39] <= altera_avalon_st_pipeline_base:core.out_data
out_data[40] <= altera_avalon_st_pipeline_base:core.out_data
out_data[41] <= altera_avalon_st_pipeline_base:core.out_data
out_data[42] <= altera_avalon_st_pipeline_base:core.out_data
out_data[43] <= altera_avalon_st_pipeline_base:core.out_data
out_data[44] <= altera_avalon_st_pipeline_base:core.out_data
out_data[45] <= altera_avalon_st_pipeline_base:core.out_data
out_data[46] <= altera_avalon_st_pipeline_base:core.out_data
out_data[47] <= altera_avalon_st_pipeline_base:core.out_data
out_data[48] <= altera_avalon_st_pipeline_base:core.out_data
out_data[49] <= altera_avalon_st_pipeline_base:core.out_data
out_data[50] <= altera_avalon_st_pipeline_base:core.out_data
out_data[51] <= altera_avalon_st_pipeline_base:core.out_data
out_data[52] <= altera_avalon_st_pipeline_base:core.out_data
out_data[53] <= altera_avalon_st_pipeline_base:core.out_data
out_data[54] <= altera_avalon_st_pipeline_base:core.out_data
out_data[55] <= altera_avalon_st_pipeline_base:core.out_data
out_data[56] <= altera_avalon_st_pipeline_base:core.out_data
out_data[57] <= altera_avalon_st_pipeline_base:core.out_data
out_data[58] <= altera_avalon_st_pipeline_base:core.out_data
out_data[59] <= altera_avalon_st_pipeline_base:core.out_data
out_data[60] <= altera_avalon_st_pipeline_base:core.out_data
out_data[61] <= altera_avalon_st_pipeline_base:core.out_data
out_data[62] <= altera_avalon_st_pipeline_base:core.out_data
out_data[63] <= altera_avalon_st_pipeline_base:core.out_data
out_data[64] <= altera_avalon_st_pipeline_base:core.out_data
out_data[65] <= altera_avalon_st_pipeline_base:core.out_data
out_data[66] <= altera_avalon_st_pipeline_base:core.out_data
out_data[67] <= altera_avalon_st_pipeline_base:core.out_data
out_data[68] <= altera_avalon_st_pipeline_base:core.out_data
out_data[69] <= altera_avalon_st_pipeline_base:core.out_data
out_data[70] <= altera_avalon_st_pipeline_base:core.out_data
out_data[71] <= altera_avalon_st_pipeline_base:core.out_data
out_data[72] <= altera_avalon_st_pipeline_base:core.out_data
out_data[73] <= altera_avalon_st_pipeline_base:core.out_data
out_data[74] <= altera_avalon_st_pipeline_base:core.out_data
out_data[75] <= altera_avalon_st_pipeline_base:core.out_data
out_data[76] <= altera_avalon_st_pipeline_base:core.out_data
out_data[77] <= altera_avalon_st_pipeline_base:core.out_data
out_data[78] <= altera_avalon_st_pipeline_base:core.out_data
out_data[79] <= altera_avalon_st_pipeline_base:core.out_data
out_data[80] <= altera_avalon_st_pipeline_base:core.out_data
out_data[81] <= altera_avalon_st_pipeline_base:core.out_data
out_data[82] <= altera_avalon_st_pipeline_base:core.out_data
out_data[83] <= altera_avalon_st_pipeline_base:core.out_data
out_data[84] <= altera_avalon_st_pipeline_base:core.out_data
out_data[85] <= altera_avalon_st_pipeline_base:core.out_data
out_data[86] <= altera_avalon_st_pipeline_base:core.out_data
out_data[87] <= altera_avalon_st_pipeline_base:core.out_data
out_data[88] <= altera_avalon_st_pipeline_base:core.out_data
out_data[89] <= altera_avalon_st_pipeline_base:core.out_data
out_data[90] <= altera_avalon_st_pipeline_base:core.out_data
out_data[91] <= altera_avalon_st_pipeline_base:core.out_data
out_data[92] <= altera_avalon_st_pipeline_base:core.out_data
out_data[93] <= altera_avalon_st_pipeline_base:core.out_data
out_data[94] <= altera_avalon_st_pipeline_base:core.out_data
out_data[95] <= altera_avalon_st_pipeline_base:core.out_data
out_data[96] <= altera_avalon_st_pipeline_base:core.out_data
out_data[97] <= altera_avalon_st_pipeline_base:core.out_data
out_data[98] <= altera_avalon_st_pipeline_base:core.out_data
out_data[99] <= altera_avalon_st_pipeline_base:core.out_data
out_data[100] <= altera_avalon_st_pipeline_base:core.out_data
out_data[101] <= altera_avalon_st_pipeline_base:core.out_data
out_data[102] <= altera_avalon_st_pipeline_base:core.out_data
out_data[103] <= altera_avalon_st_pipeline_base:core.out_data
out_data[104] <= altera_avalon_st_pipeline_base:core.out_data
out_data[105] <= altera_avalon_st_pipeline_base:core.out_data
out_data[106] <= altera_avalon_st_pipeline_base:core.out_data
out_data[107] <= altera_avalon_st_pipeline_base:core.out_data
out_data[108] <= altera_avalon_st_pipeline_base:core.out_data
out_data[109] <= altera_avalon_st_pipeline_base:core.out_data
out_data[110] <= altera_avalon_st_pipeline_base:core.out_data
out_data[111] <= altera_avalon_st_pipeline_base:core.out_data
out_data[112] <= altera_avalon_st_pipeline_base:core.out_data
out_data[113] <= altera_avalon_st_pipeline_base:core.out_data
out_data[114] <= altera_avalon_st_pipeline_base:core.out_data
out_data[115] <= altera_avalon_st_pipeline_base:core.out_data
out_data[116] <= altera_avalon_st_pipeline_base:core.out_data
out_data[117] <= altera_avalon_st_pipeline_base:core.out_data
out_data[118] <= altera_avalon_st_pipeline_base:core.out_data
out_data[119] <= altera_avalon_st_pipeline_base:core.out_data
out_data[120] <= altera_avalon_st_pipeline_base:core.out_data
out_data[121] <= altera_avalon_st_pipeline_base:core.out_data
out_data[122] <= altera_avalon_st_pipeline_base:core.out_data
out_data[123] <= altera_avalon_st_pipeline_base:core.out_data
out_data[124] <= altera_avalon_st_pipeline_base:core.out_data
out_data[125] <= altera_avalon_st_pipeline_base:core.out_data
out_data[126] <= altera_avalon_st_pipeline_base:core.out_data
out_data[127] <= altera_avalon_st_pipeline_base:core.out_data
out_data[128] <= altera_avalon_st_pipeline_base:core.out_data
out_data[129] <= altera_avalon_st_pipeline_base:core.out_data
out_data[130] <= altera_avalon_st_pipeline_base:core.out_data
out_data[131] <= altera_avalon_st_pipeline_base:core.out_data
out_data[132] <= altera_avalon_st_pipeline_base:core.out_data
out_data[133] <= altera_avalon_st_pipeline_base:core.out_data
out_data[134] <= altera_avalon_st_pipeline_base:core.out_data
out_data[135] <= altera_avalon_st_pipeline_base:core.out_data
out_data[136] <= altera_avalon_st_pipeline_base:core.out_data
out_data[137] <= altera_avalon_st_pipeline_base:core.out_data
out_data[138] <= altera_avalon_st_pipeline_base:core.out_data
out_data[139] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[0] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[1] <= altera_avalon_st_pipeline_base:core.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_endofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_empty[0] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
clk => data1[32].CLK
clk => data1[33].CLK
clk => data1[34].CLK
clk => data1[35].CLK
clk => data1[36].CLK
clk => data1[37].CLK
clk => data1[38].CLK
clk => data1[39].CLK
clk => data1[40].CLK
clk => data1[41].CLK
clk => data1[42].CLK
clk => data1[43].CLK
clk => data1[44].CLK
clk => data1[45].CLK
clk => data1[46].CLK
clk => data1[47].CLK
clk => data1[48].CLK
clk => data1[49].CLK
clk => data1[50].CLK
clk => data1[51].CLK
clk => data1[52].CLK
clk => data1[53].CLK
clk => data1[54].CLK
clk => data1[55].CLK
clk => data1[56].CLK
clk => data1[57].CLK
clk => data1[58].CLK
clk => data1[59].CLK
clk => data1[60].CLK
clk => data1[61].CLK
clk => data1[62].CLK
clk => data1[63].CLK
clk => data1[64].CLK
clk => data1[65].CLK
clk => data1[66].CLK
clk => data1[67].CLK
clk => data1[68].CLK
clk => data1[69].CLK
clk => data1[70].CLK
clk => data1[71].CLK
clk => data1[72].CLK
clk => data1[73].CLK
clk => data1[74].CLK
clk => data1[75].CLK
clk => data1[76].CLK
clk => data1[77].CLK
clk => data1[78].CLK
clk => data1[79].CLK
clk => data1[80].CLK
clk => data1[81].CLK
clk => data1[82].CLK
clk => data1[83].CLK
clk => data1[84].CLK
clk => data1[85].CLK
clk => data1[86].CLK
clk => data1[87].CLK
clk => data1[88].CLK
clk => data1[89].CLK
clk => data1[90].CLK
clk => data1[91].CLK
clk => data1[92].CLK
clk => data1[93].CLK
clk => data1[94].CLK
clk => data1[95].CLK
clk => data1[96].CLK
clk => data1[97].CLK
clk => data1[98].CLK
clk => data1[99].CLK
clk => data1[100].CLK
clk => data1[101].CLK
clk => data1[102].CLK
clk => data1[103].CLK
clk => data1[104].CLK
clk => data1[105].CLK
clk => data1[106].CLK
clk => data1[107].CLK
clk => data1[108].CLK
clk => data1[109].CLK
clk => data1[110].CLK
clk => data1[111].CLK
clk => data1[112].CLK
clk => data1[113].CLK
clk => data1[114].CLK
clk => data1[115].CLK
clk => data1[116].CLK
clk => data1[117].CLK
clk => data1[118].CLK
clk => data1[119].CLK
clk => data1[120].CLK
clk => data1[121].CLK
clk => data1[122].CLK
clk => data1[123].CLK
clk => data1[124].CLK
clk => data1[125].CLK
clk => data1[126].CLK
clk => data1[127].CLK
clk => data1[128].CLK
clk => data1[129].CLK
clk => data1[130].CLK
clk => data1[131].CLK
clk => data1[132].CLK
clk => data1[133].CLK
clk => data1[134].CLK
clk => data1[135].CLK
clk => data1[136].CLK
clk => data1[137].CLK
clk => data1[138].CLK
clk => data1[139].CLK
clk => data1[140].CLK
clk => data1[141].CLK
clk => data1[142].CLK
clk => data1[143].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
clk => data0[8].CLK
clk => data0[9].CLK
clk => data0[10].CLK
clk => data0[11].CLK
clk => data0[12].CLK
clk => data0[13].CLK
clk => data0[14].CLK
clk => data0[15].CLK
clk => data0[16].CLK
clk => data0[17].CLK
clk => data0[18].CLK
clk => data0[19].CLK
clk => data0[20].CLK
clk => data0[21].CLK
clk => data0[22].CLK
clk => data0[23].CLK
clk => data0[24].CLK
clk => data0[25].CLK
clk => data0[26].CLK
clk => data0[27].CLK
clk => data0[28].CLK
clk => data0[29].CLK
clk => data0[30].CLK
clk => data0[31].CLK
clk => data0[32].CLK
clk => data0[33].CLK
clk => data0[34].CLK
clk => data0[35].CLK
clk => data0[36].CLK
clk => data0[37].CLK
clk => data0[38].CLK
clk => data0[39].CLK
clk => data0[40].CLK
clk => data0[41].CLK
clk => data0[42].CLK
clk => data0[43].CLK
clk => data0[44].CLK
clk => data0[45].CLK
clk => data0[46].CLK
clk => data0[47].CLK
clk => data0[48].CLK
clk => data0[49].CLK
clk => data0[50].CLK
clk => data0[51].CLK
clk => data0[52].CLK
clk => data0[53].CLK
clk => data0[54].CLK
clk => data0[55].CLK
clk => data0[56].CLK
clk => data0[57].CLK
clk => data0[58].CLK
clk => data0[59].CLK
clk => data0[60].CLK
clk => data0[61].CLK
clk => data0[62].CLK
clk => data0[63].CLK
clk => data0[64].CLK
clk => data0[65].CLK
clk => data0[66].CLK
clk => data0[67].CLK
clk => data0[68].CLK
clk => data0[69].CLK
clk => data0[70].CLK
clk => data0[71].CLK
clk => data0[72].CLK
clk => data0[73].CLK
clk => data0[74].CLK
clk => data0[75].CLK
clk => data0[76].CLK
clk => data0[77].CLK
clk => data0[78].CLK
clk => data0[79].CLK
clk => data0[80].CLK
clk => data0[81].CLK
clk => data0[82].CLK
clk => data0[83].CLK
clk => data0[84].CLK
clk => data0[85].CLK
clk => data0[86].CLK
clk => data0[87].CLK
clk => data0[88].CLK
clk => data0[89].CLK
clk => data0[90].CLK
clk => data0[91].CLK
clk => data0[92].CLK
clk => data0[93].CLK
clk => data0[94].CLK
clk => data0[95].CLK
clk => data0[96].CLK
clk => data0[97].CLK
clk => data0[98].CLK
clk => data0[99].CLK
clk => data0[100].CLK
clk => data0[101].CLK
clk => data0[102].CLK
clk => data0[103].CLK
clk => data0[104].CLK
clk => data0[105].CLK
clk => data0[106].CLK
clk => data0[107].CLK
clk => data0[108].CLK
clk => data0[109].CLK
clk => data0[110].CLK
clk => data0[111].CLK
clk => data0[112].CLK
clk => data0[113].CLK
clk => data0[114].CLK
clk => data0[115].CLK
clk => data0[116].CLK
clk => data0[117].CLK
clk => data0[118].CLK
clk => data0[119].CLK
clk => data0[120].CLK
clk => data0[121].CLK
clk => data0[122].CLK
clk => data0[123].CLK
clk => data0[124].CLK
clk => data0[125].CLK
clk => data0[126].CLK
clk => data0[127].CLK
clk => data0[128].CLK
clk => data0[129].CLK
clk => data0[130].CLK
clk => data0[131].CLK
clk => data0[132].CLK
clk => data0[133].CLK
clk => data0[134].CLK
clk => data0[135].CLK
clk => data0[136].CLK
clk => data0[137].CLK
clk => data0[138].CLK
clk => data0[139].CLK
clk => data0[140].CLK
clk => data0[141].CLK
clk => data0[142].CLK
clk => data0[143].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data1[8].ACLR
reset => data1[9].ACLR
reset => data1[10].ACLR
reset => data1[11].ACLR
reset => data1[12].ACLR
reset => data1[13].ACLR
reset => data1[14].ACLR
reset => data1[15].ACLR
reset => data1[16].ACLR
reset => data1[17].ACLR
reset => data1[18].ACLR
reset => data1[19].ACLR
reset => data1[20].ACLR
reset => data1[21].ACLR
reset => data1[22].ACLR
reset => data1[23].ACLR
reset => data1[24].ACLR
reset => data1[25].ACLR
reset => data1[26].ACLR
reset => data1[27].ACLR
reset => data1[28].ACLR
reset => data1[29].ACLR
reset => data1[30].ACLR
reset => data1[31].ACLR
reset => data1[32].ACLR
reset => data1[33].ACLR
reset => data1[34].ACLR
reset => data1[35].ACLR
reset => data1[36].ACLR
reset => data1[37].ACLR
reset => data1[38].ACLR
reset => data1[39].ACLR
reset => data1[40].ACLR
reset => data1[41].ACLR
reset => data1[42].ACLR
reset => data1[43].ACLR
reset => data1[44].ACLR
reset => data1[45].ACLR
reset => data1[46].ACLR
reset => data1[47].ACLR
reset => data1[48].ACLR
reset => data1[49].ACLR
reset => data1[50].ACLR
reset => data1[51].ACLR
reset => data1[52].ACLR
reset => data1[53].ACLR
reset => data1[54].ACLR
reset => data1[55].ACLR
reset => data1[56].ACLR
reset => data1[57].ACLR
reset => data1[58].ACLR
reset => data1[59].ACLR
reset => data1[60].ACLR
reset => data1[61].ACLR
reset => data1[62].ACLR
reset => data1[63].ACLR
reset => data1[64].ACLR
reset => data1[65].ACLR
reset => data1[66].ACLR
reset => data1[67].ACLR
reset => data1[68].ACLR
reset => data1[69].ACLR
reset => data1[70].ACLR
reset => data1[71].ACLR
reset => data1[72].ACLR
reset => data1[73].ACLR
reset => data1[74].ACLR
reset => data1[75].ACLR
reset => data1[76].ACLR
reset => data1[77].ACLR
reset => data1[78].ACLR
reset => data1[79].ACLR
reset => data1[80].ACLR
reset => data1[81].ACLR
reset => data1[82].ACLR
reset => data1[83].ACLR
reset => data1[84].ACLR
reset => data1[85].ACLR
reset => data1[86].ACLR
reset => data1[87].ACLR
reset => data1[88].ACLR
reset => data1[89].ACLR
reset => data1[90].ACLR
reset => data1[91].ACLR
reset => data1[92].ACLR
reset => data1[93].ACLR
reset => data1[94].ACLR
reset => data1[95].ACLR
reset => data1[96].ACLR
reset => data1[97].ACLR
reset => data1[98].ACLR
reset => data1[99].ACLR
reset => data1[100].ACLR
reset => data1[101].ACLR
reset => data1[102].ACLR
reset => data1[103].ACLR
reset => data1[104].ACLR
reset => data1[105].ACLR
reset => data1[106].ACLR
reset => data1[107].ACLR
reset => data1[108].ACLR
reset => data1[109].ACLR
reset => data1[110].ACLR
reset => data1[111].ACLR
reset => data1[112].ACLR
reset => data1[113].ACLR
reset => data1[114].ACLR
reset => data1[115].ACLR
reset => data1[116].ACLR
reset => data1[117].ACLR
reset => data1[118].ACLR
reset => data1[119].ACLR
reset => data1[120].ACLR
reset => data1[121].ACLR
reset => data1[122].ACLR
reset => data1[123].ACLR
reset => data1[124].ACLR
reset => data1[125].ACLR
reset => data1[126].ACLR
reset => data1[127].ACLR
reset => data1[128].ACLR
reset => data1[129].ACLR
reset => data1[130].ACLR
reset => data1[131].ACLR
reset => data1[132].ACLR
reset => data1[133].ACLR
reset => data1[134].ACLR
reset => data1[135].ACLR
reset => data1[136].ACLR
reset => data1[137].ACLR
reset => data1[138].ACLR
reset => data1[139].ACLR
reset => data1[140].ACLR
reset => data1[141].ACLR
reset => data1[142].ACLR
reset => data1[143].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
reset => data0[8].ACLR
reset => data0[9].ACLR
reset => data0[10].ACLR
reset => data0[11].ACLR
reset => data0[12].ACLR
reset => data0[13].ACLR
reset => data0[14].ACLR
reset => data0[15].ACLR
reset => data0[16].ACLR
reset => data0[17].ACLR
reset => data0[18].ACLR
reset => data0[19].ACLR
reset => data0[20].ACLR
reset => data0[21].ACLR
reset => data0[22].ACLR
reset => data0[23].ACLR
reset => data0[24].ACLR
reset => data0[25].ACLR
reset => data0[26].ACLR
reset => data0[27].ACLR
reset => data0[28].ACLR
reset => data0[29].ACLR
reset => data0[30].ACLR
reset => data0[31].ACLR
reset => data0[32].ACLR
reset => data0[33].ACLR
reset => data0[34].ACLR
reset => data0[35].ACLR
reset => data0[36].ACLR
reset => data0[37].ACLR
reset => data0[38].ACLR
reset => data0[39].ACLR
reset => data0[40].ACLR
reset => data0[41].ACLR
reset => data0[42].ACLR
reset => data0[43].ACLR
reset => data0[44].ACLR
reset => data0[45].ACLR
reset => data0[46].ACLR
reset => data0[47].ACLR
reset => data0[48].ACLR
reset => data0[49].ACLR
reset => data0[50].ACLR
reset => data0[51].ACLR
reset => data0[52].ACLR
reset => data0[53].ACLR
reset => data0[54].ACLR
reset => data0[55].ACLR
reset => data0[56].ACLR
reset => data0[57].ACLR
reset => data0[58].ACLR
reset => data0[59].ACLR
reset => data0[60].ACLR
reset => data0[61].ACLR
reset => data0[62].ACLR
reset => data0[63].ACLR
reset => data0[64].ACLR
reset => data0[65].ACLR
reset => data0[66].ACLR
reset => data0[67].ACLR
reset => data0[68].ACLR
reset => data0[69].ACLR
reset => data0[70].ACLR
reset => data0[71].ACLR
reset => data0[72].ACLR
reset => data0[73].ACLR
reset => data0[74].ACLR
reset => data0[75].ACLR
reset => data0[76].ACLR
reset => data0[77].ACLR
reset => data0[78].ACLR
reset => data0[79].ACLR
reset => data0[80].ACLR
reset => data0[81].ACLR
reset => data0[82].ACLR
reset => data0[83].ACLR
reset => data0[84].ACLR
reset => data0[85].ACLR
reset => data0[86].ACLR
reset => data0[87].ACLR
reset => data0[88].ACLR
reset => data0[89].ACLR
reset => data0[90].ACLR
reset => data0[91].ACLR
reset => data0[92].ACLR
reset => data0[93].ACLR
reset => data0[94].ACLR
reset => data0[95].ACLR
reset => data0[96].ACLR
reset => data0[97].ACLR
reset => data0[98].ACLR
reset => data0[99].ACLR
reset => data0[100].ACLR
reset => data0[101].ACLR
reset => data0[102].ACLR
reset => data0[103].ACLR
reset => data0[104].ACLR
reset => data0[105].ACLR
reset => data0[106].ACLR
reset => data0[107].ACLR
reset => data0[108].ACLR
reset => data0[109].ACLR
reset => data0[110].ACLR
reset => data0[111].ACLR
reset => data0[112].ACLR
reset => data0[113].ACLR
reset => data0[114].ACLR
reset => data0[115].ACLR
reset => data0[116].ACLR
reset => data0[117].ACLR
reset => data0[118].ACLR
reset => data0[119].ACLR
reset => data0[120].ACLR
reset => data0[121].ACLR
reset => data0[122].ACLR
reset => data0[123].ACLR
reset => data0[124].ACLR
reset => data0[125].ACLR
reset => data0[126].ACLR
reset => data0[127].ACLR
reset => data0[128].ACLR
reset => data0[129].ACLR
reset => data0[130].ACLR
reset => data0[131].ACLR
reset => data0[132].ACLR
reset => data0[133].ACLR
reset => data0[134].ACLR
reset => data0[135].ACLR
reset => data0[136].ACLR
reset => data0[137].ACLR
reset => data0[138].ACLR
reset => data0[139].ACLR
reset => data0[140].ACLR
reset => data0[141].ACLR
reset => data0[142].ACLR
reset => data0[143].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
in_data[8] => data1.DATAA
in_data[8] => data0[8].DATAIN
in_data[9] => data1.DATAA
in_data[9] => data0[9].DATAIN
in_data[10] => data1.DATAA
in_data[10] => data0[10].DATAIN
in_data[11] => data1.DATAA
in_data[11] => data0[11].DATAIN
in_data[12] => data1.DATAA
in_data[12] => data0[12].DATAIN
in_data[13] => data1.DATAA
in_data[13] => data0[13].DATAIN
in_data[14] => data1.DATAA
in_data[14] => data0[14].DATAIN
in_data[15] => data1.DATAA
in_data[15] => data0[15].DATAIN
in_data[16] => data1.DATAA
in_data[16] => data0[16].DATAIN
in_data[17] => data1.DATAA
in_data[17] => data0[17].DATAIN
in_data[18] => data1.DATAA
in_data[18] => data0[18].DATAIN
in_data[19] => data1.DATAA
in_data[19] => data0[19].DATAIN
in_data[20] => data1.DATAA
in_data[20] => data0[20].DATAIN
in_data[21] => data1.DATAA
in_data[21] => data0[21].DATAIN
in_data[22] => data1.DATAA
in_data[22] => data0[22].DATAIN
in_data[23] => data1.DATAA
in_data[23] => data0[23].DATAIN
in_data[24] => data1.DATAA
in_data[24] => data0[24].DATAIN
in_data[25] => data1.DATAA
in_data[25] => data0[25].DATAIN
in_data[26] => data1.DATAA
in_data[26] => data0[26].DATAIN
in_data[27] => data1.DATAA
in_data[27] => data0[27].DATAIN
in_data[28] => data1.DATAA
in_data[28] => data0[28].DATAIN
in_data[29] => data1.DATAA
in_data[29] => data0[29].DATAIN
in_data[30] => data1.DATAA
in_data[30] => data0[30].DATAIN
in_data[31] => data1.DATAA
in_data[31] => data0[31].DATAIN
in_data[32] => data1.DATAA
in_data[32] => data0[32].DATAIN
in_data[33] => data1.DATAA
in_data[33] => data0[33].DATAIN
in_data[34] => data1.DATAA
in_data[34] => data0[34].DATAIN
in_data[35] => data1.DATAA
in_data[35] => data0[35].DATAIN
in_data[36] => data1.DATAA
in_data[36] => data0[36].DATAIN
in_data[37] => data1.DATAA
in_data[37] => data0[37].DATAIN
in_data[38] => data1.DATAA
in_data[38] => data0[38].DATAIN
in_data[39] => data1.DATAA
in_data[39] => data0[39].DATAIN
in_data[40] => data1.DATAA
in_data[40] => data0[40].DATAIN
in_data[41] => data1.DATAA
in_data[41] => data0[41].DATAIN
in_data[42] => data1.DATAA
in_data[42] => data0[42].DATAIN
in_data[43] => data1.DATAA
in_data[43] => data0[43].DATAIN
in_data[44] => data1.DATAA
in_data[44] => data0[44].DATAIN
in_data[45] => data1.DATAA
in_data[45] => data0[45].DATAIN
in_data[46] => data1.DATAA
in_data[46] => data0[46].DATAIN
in_data[47] => data1.DATAA
in_data[47] => data0[47].DATAIN
in_data[48] => data1.DATAA
in_data[48] => data0[48].DATAIN
in_data[49] => data1.DATAA
in_data[49] => data0[49].DATAIN
in_data[50] => data1.DATAA
in_data[50] => data0[50].DATAIN
in_data[51] => data1.DATAA
in_data[51] => data0[51].DATAIN
in_data[52] => data1.DATAA
in_data[52] => data0[52].DATAIN
in_data[53] => data1.DATAA
in_data[53] => data0[53].DATAIN
in_data[54] => data1.DATAA
in_data[54] => data0[54].DATAIN
in_data[55] => data1.DATAA
in_data[55] => data0[55].DATAIN
in_data[56] => data1.DATAA
in_data[56] => data0[56].DATAIN
in_data[57] => data1.DATAA
in_data[57] => data0[57].DATAIN
in_data[58] => data1.DATAA
in_data[58] => data0[58].DATAIN
in_data[59] => data1.DATAA
in_data[59] => data0[59].DATAIN
in_data[60] => data1.DATAA
in_data[60] => data0[60].DATAIN
in_data[61] => data1.DATAA
in_data[61] => data0[61].DATAIN
in_data[62] => data1.DATAA
in_data[62] => data0[62].DATAIN
in_data[63] => data1.DATAA
in_data[63] => data0[63].DATAIN
in_data[64] => data1.DATAA
in_data[64] => data0[64].DATAIN
in_data[65] => data1.DATAA
in_data[65] => data0[65].DATAIN
in_data[66] => data1.DATAA
in_data[66] => data0[66].DATAIN
in_data[67] => data1.DATAA
in_data[67] => data0[67].DATAIN
in_data[68] => data1.DATAA
in_data[68] => data0[68].DATAIN
in_data[69] => data1.DATAA
in_data[69] => data0[69].DATAIN
in_data[70] => data1.DATAA
in_data[70] => data0[70].DATAIN
in_data[71] => data1.DATAA
in_data[71] => data0[71].DATAIN
in_data[72] => data1.DATAA
in_data[72] => data0[72].DATAIN
in_data[73] => data1.DATAA
in_data[73] => data0[73].DATAIN
in_data[74] => data1.DATAA
in_data[74] => data0[74].DATAIN
in_data[75] => data1.DATAA
in_data[75] => data0[75].DATAIN
in_data[76] => data1.DATAA
in_data[76] => data0[76].DATAIN
in_data[77] => data1.DATAA
in_data[77] => data0[77].DATAIN
in_data[78] => data1.DATAA
in_data[78] => data0[78].DATAIN
in_data[79] => data1.DATAA
in_data[79] => data0[79].DATAIN
in_data[80] => data1.DATAA
in_data[80] => data0[80].DATAIN
in_data[81] => data1.DATAA
in_data[81] => data0[81].DATAIN
in_data[82] => data1.DATAA
in_data[82] => data0[82].DATAIN
in_data[83] => data1.DATAA
in_data[83] => data0[83].DATAIN
in_data[84] => data1.DATAA
in_data[84] => data0[84].DATAIN
in_data[85] => data1.DATAA
in_data[85] => data0[85].DATAIN
in_data[86] => data1.DATAA
in_data[86] => data0[86].DATAIN
in_data[87] => data1.DATAA
in_data[87] => data0[87].DATAIN
in_data[88] => data1.DATAA
in_data[88] => data0[88].DATAIN
in_data[89] => data1.DATAA
in_data[89] => data0[89].DATAIN
in_data[90] => data1.DATAA
in_data[90] => data0[90].DATAIN
in_data[91] => data1.DATAA
in_data[91] => data0[91].DATAIN
in_data[92] => data1.DATAA
in_data[92] => data0[92].DATAIN
in_data[93] => data1.DATAA
in_data[93] => data0[93].DATAIN
in_data[94] => data1.DATAA
in_data[94] => data0[94].DATAIN
in_data[95] => data1.DATAA
in_data[95] => data0[95].DATAIN
in_data[96] => data1.DATAA
in_data[96] => data0[96].DATAIN
in_data[97] => data1.DATAA
in_data[97] => data0[97].DATAIN
in_data[98] => data1.DATAA
in_data[98] => data0[98].DATAIN
in_data[99] => data1.DATAA
in_data[99] => data0[99].DATAIN
in_data[100] => data1.DATAA
in_data[100] => data0[100].DATAIN
in_data[101] => data1.DATAA
in_data[101] => data0[101].DATAIN
in_data[102] => data1.DATAA
in_data[102] => data0[102].DATAIN
in_data[103] => data1.DATAA
in_data[103] => data0[103].DATAIN
in_data[104] => data1.DATAA
in_data[104] => data0[104].DATAIN
in_data[105] => data1.DATAA
in_data[105] => data0[105].DATAIN
in_data[106] => data1.DATAA
in_data[106] => data0[106].DATAIN
in_data[107] => data1.DATAA
in_data[107] => data0[107].DATAIN
in_data[108] => data1.DATAA
in_data[108] => data0[108].DATAIN
in_data[109] => data1.DATAA
in_data[109] => data0[109].DATAIN
in_data[110] => data1.DATAA
in_data[110] => data0[110].DATAIN
in_data[111] => data1.DATAA
in_data[111] => data0[111].DATAIN
in_data[112] => data1.DATAA
in_data[112] => data0[112].DATAIN
in_data[113] => data1.DATAA
in_data[113] => data0[113].DATAIN
in_data[114] => data1.DATAA
in_data[114] => data0[114].DATAIN
in_data[115] => data1.DATAA
in_data[115] => data0[115].DATAIN
in_data[116] => data1.DATAA
in_data[116] => data0[116].DATAIN
in_data[117] => data1.DATAA
in_data[117] => data0[117].DATAIN
in_data[118] => data1.DATAA
in_data[118] => data0[118].DATAIN
in_data[119] => data1.DATAA
in_data[119] => data0[119].DATAIN
in_data[120] => data1.DATAA
in_data[120] => data0[120].DATAIN
in_data[121] => data1.DATAA
in_data[121] => data0[121].DATAIN
in_data[122] => data1.DATAA
in_data[122] => data0[122].DATAIN
in_data[123] => data1.DATAA
in_data[123] => data0[123].DATAIN
in_data[124] => data1.DATAA
in_data[124] => data0[124].DATAIN
in_data[125] => data1.DATAA
in_data[125] => data0[125].DATAIN
in_data[126] => data1.DATAA
in_data[126] => data0[126].DATAIN
in_data[127] => data1.DATAA
in_data[127] => data0[127].DATAIN
in_data[128] => data1.DATAA
in_data[128] => data0[128].DATAIN
in_data[129] => data1.DATAA
in_data[129] => data0[129].DATAIN
in_data[130] => data1.DATAA
in_data[130] => data0[130].DATAIN
in_data[131] => data1.DATAA
in_data[131] => data0[131].DATAIN
in_data[132] => data1.DATAA
in_data[132] => data0[132].DATAIN
in_data[133] => data1.DATAA
in_data[133] => data0[133].DATAIN
in_data[134] => data1.DATAA
in_data[134] => data0[134].DATAIN
in_data[135] => data1.DATAA
in_data[135] => data0[135].DATAIN
in_data[136] => data1.DATAA
in_data[136] => data0[136].DATAIN
in_data[137] => data1.DATAA
in_data[137] => data0[137].DATAIN
in_data[138] => data1.DATAA
in_data[138] => data0[138].DATAIN
in_data[139] => data1.DATAA
in_data[139] => data0[139].DATAIN
in_data[140] => data1.DATAA
in_data[140] => data0[140].DATAIN
in_data[141] => data1.DATAA
in_data[141] => data0[141].DATAIN
in_data[142] => data1.DATAA
in_data[142] => data0[142].DATAIN
in_data[143] => data1.DATAA
in_data[143] => data0[143].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= data1[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= data1[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= data1[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= data1[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= data1[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= data1[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= data1[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= data1[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= data1[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= data1[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= data1[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= data1[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= data1[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= data1[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= data1[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= data1[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= data1[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= data1[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= data1[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= data1[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= data1[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= data1[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= data1[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= data1[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= data1[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= data1[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= data1[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= data1[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= data1[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= data1[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= data1[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= data1[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= data1[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= data1[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= data1[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= data1[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= data1[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= data1[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= data1[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= data1[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= data1[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= data1[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= data1[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= data1[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= data1[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= data1[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= data1[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= data1[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= data1[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= data1[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= data1[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= data1[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= data1[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= data1[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= data1[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= data1[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= data1[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= data1[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= data1[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= data1[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= data1[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= data1[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= data1[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= data1[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= data1[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= data1[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= data1[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= data1[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= data1[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= data1[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= data1[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= data1[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= data1[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= data1[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= data1[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= data1[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= data1[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= data1[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= data1[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= data1[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= data1[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= data1[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= data1[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= data1[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= data1[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= data1[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= data1[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= data1[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= data1[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= data1[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= data1[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= data1[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= data1[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= data1[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= data1[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= data1[111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= data1[112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= data1[113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= data1[114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= data1[115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= data1[116].DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= data1[117].DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= data1[118].DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= data1[119].DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= data1[120].DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= data1[121].DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= data1[122].DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= data1[123].DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= data1[124].DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= data1[125].DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= data1[126].DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= data1[127].DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= data1[128].DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= data1[129].DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= data1[130].DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= data1[131].DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= data1[132].DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= data1[133].DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= data1[134].DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= data1[135].DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= data1[136].DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= data1[137].DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= data1[138].DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= data1[139].DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= data1[140].DB_MAX_OUTPUT_PORT_TYPE
out_data[141] <= data1[141].DB_MAX_OUTPUT_PORT_TYPE
out_data[142] <= data1[142].DB_MAX_OUTPUT_PORT_TYPE
out_data[143] <= data1[143].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003
clk => clk.IN1
reset => reset.IN1
in_ready <= altera_avalon_st_pipeline_base:core.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_data[106] => in_payload[106].IN1
in_data[107] => in_payload[107].IN1
in_data[108] => in_payload[108].IN1
in_data[109] => in_payload[109].IN1
in_data[110] => in_payload[110].IN1
in_data[111] => in_payload[111].IN1
in_data[112] => in_payload[112].IN1
in_data[113] => in_payload[113].IN1
in_data[114] => in_payload[114].IN1
in_data[115] => in_payload[115].IN1
in_data[116] => in_payload[116].IN1
in_data[117] => in_payload[117].IN1
in_data[118] => in_payload[118].IN1
in_data[119] => in_payload[119].IN1
in_data[120] => in_payload[120].IN1
in_data[121] => in_payload[121].IN1
in_data[122] => in_payload[122].IN1
in_data[123] => in_payload[123].IN1
in_data[124] => in_payload[124].IN1
in_data[125] => in_payload[125].IN1
in_data[126] => in_payload[126].IN1
in_data[127] => in_payload[127].IN1
in_data[128] => in_payload[128].IN1
in_data[129] => in_payload[129].IN1
in_data[130] => in_payload[130].IN1
in_data[131] => in_payload[131].IN1
in_data[132] => in_payload[132].IN1
in_data[133] => in_payload[133].IN1
in_data[134] => in_payload[134].IN1
in_data[135] => in_payload[135].IN1
in_data[136] => in_payload[136].IN1
in_data[137] => in_payload[137].IN1
in_data[138] => in_payload[138].IN1
in_data[139] => in_payload[139].IN1
in_channel[0] => in_payload[142].IN1
in_channel[1] => in_payload[143].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[141].IN1
in_endofpacket => in_payload[140].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:core.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:core.out_data
out_data[1] <= altera_avalon_st_pipeline_base:core.out_data
out_data[2] <= altera_avalon_st_pipeline_base:core.out_data
out_data[3] <= altera_avalon_st_pipeline_base:core.out_data
out_data[4] <= altera_avalon_st_pipeline_base:core.out_data
out_data[5] <= altera_avalon_st_pipeline_base:core.out_data
out_data[6] <= altera_avalon_st_pipeline_base:core.out_data
out_data[7] <= altera_avalon_st_pipeline_base:core.out_data
out_data[8] <= altera_avalon_st_pipeline_base:core.out_data
out_data[9] <= altera_avalon_st_pipeline_base:core.out_data
out_data[10] <= altera_avalon_st_pipeline_base:core.out_data
out_data[11] <= altera_avalon_st_pipeline_base:core.out_data
out_data[12] <= altera_avalon_st_pipeline_base:core.out_data
out_data[13] <= altera_avalon_st_pipeline_base:core.out_data
out_data[14] <= altera_avalon_st_pipeline_base:core.out_data
out_data[15] <= altera_avalon_st_pipeline_base:core.out_data
out_data[16] <= altera_avalon_st_pipeline_base:core.out_data
out_data[17] <= altera_avalon_st_pipeline_base:core.out_data
out_data[18] <= altera_avalon_st_pipeline_base:core.out_data
out_data[19] <= altera_avalon_st_pipeline_base:core.out_data
out_data[20] <= altera_avalon_st_pipeline_base:core.out_data
out_data[21] <= altera_avalon_st_pipeline_base:core.out_data
out_data[22] <= altera_avalon_st_pipeline_base:core.out_data
out_data[23] <= altera_avalon_st_pipeline_base:core.out_data
out_data[24] <= altera_avalon_st_pipeline_base:core.out_data
out_data[25] <= altera_avalon_st_pipeline_base:core.out_data
out_data[26] <= altera_avalon_st_pipeline_base:core.out_data
out_data[27] <= altera_avalon_st_pipeline_base:core.out_data
out_data[28] <= altera_avalon_st_pipeline_base:core.out_data
out_data[29] <= altera_avalon_st_pipeline_base:core.out_data
out_data[30] <= altera_avalon_st_pipeline_base:core.out_data
out_data[31] <= altera_avalon_st_pipeline_base:core.out_data
out_data[32] <= altera_avalon_st_pipeline_base:core.out_data
out_data[33] <= altera_avalon_st_pipeline_base:core.out_data
out_data[34] <= altera_avalon_st_pipeline_base:core.out_data
out_data[35] <= altera_avalon_st_pipeline_base:core.out_data
out_data[36] <= altera_avalon_st_pipeline_base:core.out_data
out_data[37] <= altera_avalon_st_pipeline_base:core.out_data
out_data[38] <= altera_avalon_st_pipeline_base:core.out_data
out_data[39] <= altera_avalon_st_pipeline_base:core.out_data
out_data[40] <= altera_avalon_st_pipeline_base:core.out_data
out_data[41] <= altera_avalon_st_pipeline_base:core.out_data
out_data[42] <= altera_avalon_st_pipeline_base:core.out_data
out_data[43] <= altera_avalon_st_pipeline_base:core.out_data
out_data[44] <= altera_avalon_st_pipeline_base:core.out_data
out_data[45] <= altera_avalon_st_pipeline_base:core.out_data
out_data[46] <= altera_avalon_st_pipeline_base:core.out_data
out_data[47] <= altera_avalon_st_pipeline_base:core.out_data
out_data[48] <= altera_avalon_st_pipeline_base:core.out_data
out_data[49] <= altera_avalon_st_pipeline_base:core.out_data
out_data[50] <= altera_avalon_st_pipeline_base:core.out_data
out_data[51] <= altera_avalon_st_pipeline_base:core.out_data
out_data[52] <= altera_avalon_st_pipeline_base:core.out_data
out_data[53] <= altera_avalon_st_pipeline_base:core.out_data
out_data[54] <= altera_avalon_st_pipeline_base:core.out_data
out_data[55] <= altera_avalon_st_pipeline_base:core.out_data
out_data[56] <= altera_avalon_st_pipeline_base:core.out_data
out_data[57] <= altera_avalon_st_pipeline_base:core.out_data
out_data[58] <= altera_avalon_st_pipeline_base:core.out_data
out_data[59] <= altera_avalon_st_pipeline_base:core.out_data
out_data[60] <= altera_avalon_st_pipeline_base:core.out_data
out_data[61] <= altera_avalon_st_pipeline_base:core.out_data
out_data[62] <= altera_avalon_st_pipeline_base:core.out_data
out_data[63] <= altera_avalon_st_pipeline_base:core.out_data
out_data[64] <= altera_avalon_st_pipeline_base:core.out_data
out_data[65] <= altera_avalon_st_pipeline_base:core.out_data
out_data[66] <= altera_avalon_st_pipeline_base:core.out_data
out_data[67] <= altera_avalon_st_pipeline_base:core.out_data
out_data[68] <= altera_avalon_st_pipeline_base:core.out_data
out_data[69] <= altera_avalon_st_pipeline_base:core.out_data
out_data[70] <= altera_avalon_st_pipeline_base:core.out_data
out_data[71] <= altera_avalon_st_pipeline_base:core.out_data
out_data[72] <= altera_avalon_st_pipeline_base:core.out_data
out_data[73] <= altera_avalon_st_pipeline_base:core.out_data
out_data[74] <= altera_avalon_st_pipeline_base:core.out_data
out_data[75] <= altera_avalon_st_pipeline_base:core.out_data
out_data[76] <= altera_avalon_st_pipeline_base:core.out_data
out_data[77] <= altera_avalon_st_pipeline_base:core.out_data
out_data[78] <= altera_avalon_st_pipeline_base:core.out_data
out_data[79] <= altera_avalon_st_pipeline_base:core.out_data
out_data[80] <= altera_avalon_st_pipeline_base:core.out_data
out_data[81] <= altera_avalon_st_pipeline_base:core.out_data
out_data[82] <= altera_avalon_st_pipeline_base:core.out_data
out_data[83] <= altera_avalon_st_pipeline_base:core.out_data
out_data[84] <= altera_avalon_st_pipeline_base:core.out_data
out_data[85] <= altera_avalon_st_pipeline_base:core.out_data
out_data[86] <= altera_avalon_st_pipeline_base:core.out_data
out_data[87] <= altera_avalon_st_pipeline_base:core.out_data
out_data[88] <= altera_avalon_st_pipeline_base:core.out_data
out_data[89] <= altera_avalon_st_pipeline_base:core.out_data
out_data[90] <= altera_avalon_st_pipeline_base:core.out_data
out_data[91] <= altera_avalon_st_pipeline_base:core.out_data
out_data[92] <= altera_avalon_st_pipeline_base:core.out_data
out_data[93] <= altera_avalon_st_pipeline_base:core.out_data
out_data[94] <= altera_avalon_st_pipeline_base:core.out_data
out_data[95] <= altera_avalon_st_pipeline_base:core.out_data
out_data[96] <= altera_avalon_st_pipeline_base:core.out_data
out_data[97] <= altera_avalon_st_pipeline_base:core.out_data
out_data[98] <= altera_avalon_st_pipeline_base:core.out_data
out_data[99] <= altera_avalon_st_pipeline_base:core.out_data
out_data[100] <= altera_avalon_st_pipeline_base:core.out_data
out_data[101] <= altera_avalon_st_pipeline_base:core.out_data
out_data[102] <= altera_avalon_st_pipeline_base:core.out_data
out_data[103] <= altera_avalon_st_pipeline_base:core.out_data
out_data[104] <= altera_avalon_st_pipeline_base:core.out_data
out_data[105] <= altera_avalon_st_pipeline_base:core.out_data
out_data[106] <= altera_avalon_st_pipeline_base:core.out_data
out_data[107] <= altera_avalon_st_pipeline_base:core.out_data
out_data[108] <= altera_avalon_st_pipeline_base:core.out_data
out_data[109] <= altera_avalon_st_pipeline_base:core.out_data
out_data[110] <= altera_avalon_st_pipeline_base:core.out_data
out_data[111] <= altera_avalon_st_pipeline_base:core.out_data
out_data[112] <= altera_avalon_st_pipeline_base:core.out_data
out_data[113] <= altera_avalon_st_pipeline_base:core.out_data
out_data[114] <= altera_avalon_st_pipeline_base:core.out_data
out_data[115] <= altera_avalon_st_pipeline_base:core.out_data
out_data[116] <= altera_avalon_st_pipeline_base:core.out_data
out_data[117] <= altera_avalon_st_pipeline_base:core.out_data
out_data[118] <= altera_avalon_st_pipeline_base:core.out_data
out_data[119] <= altera_avalon_st_pipeline_base:core.out_data
out_data[120] <= altera_avalon_st_pipeline_base:core.out_data
out_data[121] <= altera_avalon_st_pipeline_base:core.out_data
out_data[122] <= altera_avalon_st_pipeline_base:core.out_data
out_data[123] <= altera_avalon_st_pipeline_base:core.out_data
out_data[124] <= altera_avalon_st_pipeline_base:core.out_data
out_data[125] <= altera_avalon_st_pipeline_base:core.out_data
out_data[126] <= altera_avalon_st_pipeline_base:core.out_data
out_data[127] <= altera_avalon_st_pipeline_base:core.out_data
out_data[128] <= altera_avalon_st_pipeline_base:core.out_data
out_data[129] <= altera_avalon_st_pipeline_base:core.out_data
out_data[130] <= altera_avalon_st_pipeline_base:core.out_data
out_data[131] <= altera_avalon_st_pipeline_base:core.out_data
out_data[132] <= altera_avalon_st_pipeline_base:core.out_data
out_data[133] <= altera_avalon_st_pipeline_base:core.out_data
out_data[134] <= altera_avalon_st_pipeline_base:core.out_data
out_data[135] <= altera_avalon_st_pipeline_base:core.out_data
out_data[136] <= altera_avalon_st_pipeline_base:core.out_data
out_data[137] <= altera_avalon_st_pipeline_base:core.out_data
out_data[138] <= altera_avalon_st_pipeline_base:core.out_data
out_data[139] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[0] <= altera_avalon_st_pipeline_base:core.out_data
out_channel[1] <= altera_avalon_st_pipeline_base:core.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_endofpacket <= altera_avalon_st_pipeline_base:core.out_data
out_empty[0] <= <GND>


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data1[8].CLK
clk => data1[9].CLK
clk => data1[10].CLK
clk => data1[11].CLK
clk => data1[12].CLK
clk => data1[13].CLK
clk => data1[14].CLK
clk => data1[15].CLK
clk => data1[16].CLK
clk => data1[17].CLK
clk => data1[18].CLK
clk => data1[19].CLK
clk => data1[20].CLK
clk => data1[21].CLK
clk => data1[22].CLK
clk => data1[23].CLK
clk => data1[24].CLK
clk => data1[25].CLK
clk => data1[26].CLK
clk => data1[27].CLK
clk => data1[28].CLK
clk => data1[29].CLK
clk => data1[30].CLK
clk => data1[31].CLK
clk => data1[32].CLK
clk => data1[33].CLK
clk => data1[34].CLK
clk => data1[35].CLK
clk => data1[36].CLK
clk => data1[37].CLK
clk => data1[38].CLK
clk => data1[39].CLK
clk => data1[40].CLK
clk => data1[41].CLK
clk => data1[42].CLK
clk => data1[43].CLK
clk => data1[44].CLK
clk => data1[45].CLK
clk => data1[46].CLK
clk => data1[47].CLK
clk => data1[48].CLK
clk => data1[49].CLK
clk => data1[50].CLK
clk => data1[51].CLK
clk => data1[52].CLK
clk => data1[53].CLK
clk => data1[54].CLK
clk => data1[55].CLK
clk => data1[56].CLK
clk => data1[57].CLK
clk => data1[58].CLK
clk => data1[59].CLK
clk => data1[60].CLK
clk => data1[61].CLK
clk => data1[62].CLK
clk => data1[63].CLK
clk => data1[64].CLK
clk => data1[65].CLK
clk => data1[66].CLK
clk => data1[67].CLK
clk => data1[68].CLK
clk => data1[69].CLK
clk => data1[70].CLK
clk => data1[71].CLK
clk => data1[72].CLK
clk => data1[73].CLK
clk => data1[74].CLK
clk => data1[75].CLK
clk => data1[76].CLK
clk => data1[77].CLK
clk => data1[78].CLK
clk => data1[79].CLK
clk => data1[80].CLK
clk => data1[81].CLK
clk => data1[82].CLK
clk => data1[83].CLK
clk => data1[84].CLK
clk => data1[85].CLK
clk => data1[86].CLK
clk => data1[87].CLK
clk => data1[88].CLK
clk => data1[89].CLK
clk => data1[90].CLK
clk => data1[91].CLK
clk => data1[92].CLK
clk => data1[93].CLK
clk => data1[94].CLK
clk => data1[95].CLK
clk => data1[96].CLK
clk => data1[97].CLK
clk => data1[98].CLK
clk => data1[99].CLK
clk => data1[100].CLK
clk => data1[101].CLK
clk => data1[102].CLK
clk => data1[103].CLK
clk => data1[104].CLK
clk => data1[105].CLK
clk => data1[106].CLK
clk => data1[107].CLK
clk => data1[108].CLK
clk => data1[109].CLK
clk => data1[110].CLK
clk => data1[111].CLK
clk => data1[112].CLK
clk => data1[113].CLK
clk => data1[114].CLK
clk => data1[115].CLK
clk => data1[116].CLK
clk => data1[117].CLK
clk => data1[118].CLK
clk => data1[119].CLK
clk => data1[120].CLK
clk => data1[121].CLK
clk => data1[122].CLK
clk => data1[123].CLK
clk => data1[124].CLK
clk => data1[125].CLK
clk => data1[126].CLK
clk => data1[127].CLK
clk => data1[128].CLK
clk => data1[129].CLK
clk => data1[130].CLK
clk => data1[131].CLK
clk => data1[132].CLK
clk => data1[133].CLK
clk => data1[134].CLK
clk => data1[135].CLK
clk => data1[136].CLK
clk => data1[137].CLK
clk => data1[138].CLK
clk => data1[139].CLK
clk => data1[140].CLK
clk => data1[141].CLK
clk => data1[142].CLK
clk => data1[143].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
clk => data0[8].CLK
clk => data0[9].CLK
clk => data0[10].CLK
clk => data0[11].CLK
clk => data0[12].CLK
clk => data0[13].CLK
clk => data0[14].CLK
clk => data0[15].CLK
clk => data0[16].CLK
clk => data0[17].CLK
clk => data0[18].CLK
clk => data0[19].CLK
clk => data0[20].CLK
clk => data0[21].CLK
clk => data0[22].CLK
clk => data0[23].CLK
clk => data0[24].CLK
clk => data0[25].CLK
clk => data0[26].CLK
clk => data0[27].CLK
clk => data0[28].CLK
clk => data0[29].CLK
clk => data0[30].CLK
clk => data0[31].CLK
clk => data0[32].CLK
clk => data0[33].CLK
clk => data0[34].CLK
clk => data0[35].CLK
clk => data0[36].CLK
clk => data0[37].CLK
clk => data0[38].CLK
clk => data0[39].CLK
clk => data0[40].CLK
clk => data0[41].CLK
clk => data0[42].CLK
clk => data0[43].CLK
clk => data0[44].CLK
clk => data0[45].CLK
clk => data0[46].CLK
clk => data0[47].CLK
clk => data0[48].CLK
clk => data0[49].CLK
clk => data0[50].CLK
clk => data0[51].CLK
clk => data0[52].CLK
clk => data0[53].CLK
clk => data0[54].CLK
clk => data0[55].CLK
clk => data0[56].CLK
clk => data0[57].CLK
clk => data0[58].CLK
clk => data0[59].CLK
clk => data0[60].CLK
clk => data0[61].CLK
clk => data0[62].CLK
clk => data0[63].CLK
clk => data0[64].CLK
clk => data0[65].CLK
clk => data0[66].CLK
clk => data0[67].CLK
clk => data0[68].CLK
clk => data0[69].CLK
clk => data0[70].CLK
clk => data0[71].CLK
clk => data0[72].CLK
clk => data0[73].CLK
clk => data0[74].CLK
clk => data0[75].CLK
clk => data0[76].CLK
clk => data0[77].CLK
clk => data0[78].CLK
clk => data0[79].CLK
clk => data0[80].CLK
clk => data0[81].CLK
clk => data0[82].CLK
clk => data0[83].CLK
clk => data0[84].CLK
clk => data0[85].CLK
clk => data0[86].CLK
clk => data0[87].CLK
clk => data0[88].CLK
clk => data0[89].CLK
clk => data0[90].CLK
clk => data0[91].CLK
clk => data0[92].CLK
clk => data0[93].CLK
clk => data0[94].CLK
clk => data0[95].CLK
clk => data0[96].CLK
clk => data0[97].CLK
clk => data0[98].CLK
clk => data0[99].CLK
clk => data0[100].CLK
clk => data0[101].CLK
clk => data0[102].CLK
clk => data0[103].CLK
clk => data0[104].CLK
clk => data0[105].CLK
clk => data0[106].CLK
clk => data0[107].CLK
clk => data0[108].CLK
clk => data0[109].CLK
clk => data0[110].CLK
clk => data0[111].CLK
clk => data0[112].CLK
clk => data0[113].CLK
clk => data0[114].CLK
clk => data0[115].CLK
clk => data0[116].CLK
clk => data0[117].CLK
clk => data0[118].CLK
clk => data0[119].CLK
clk => data0[120].CLK
clk => data0[121].CLK
clk => data0[122].CLK
clk => data0[123].CLK
clk => data0[124].CLK
clk => data0[125].CLK
clk => data0[126].CLK
clk => data0[127].CLK
clk => data0[128].CLK
clk => data0[129].CLK
clk => data0[130].CLK
clk => data0[131].CLK
clk => data0[132].CLK
clk => data0[133].CLK
clk => data0[134].CLK
clk => data0[135].CLK
clk => data0[136].CLK
clk => data0[137].CLK
clk => data0[138].CLK
clk => data0[139].CLK
clk => data0[140].CLK
clk => data0[141].CLK
clk => data0[142].CLK
clk => data0[143].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data1[8].ACLR
reset => data1[9].ACLR
reset => data1[10].ACLR
reset => data1[11].ACLR
reset => data1[12].ACLR
reset => data1[13].ACLR
reset => data1[14].ACLR
reset => data1[15].ACLR
reset => data1[16].ACLR
reset => data1[17].ACLR
reset => data1[18].ACLR
reset => data1[19].ACLR
reset => data1[20].ACLR
reset => data1[21].ACLR
reset => data1[22].ACLR
reset => data1[23].ACLR
reset => data1[24].ACLR
reset => data1[25].ACLR
reset => data1[26].ACLR
reset => data1[27].ACLR
reset => data1[28].ACLR
reset => data1[29].ACLR
reset => data1[30].ACLR
reset => data1[31].ACLR
reset => data1[32].ACLR
reset => data1[33].ACLR
reset => data1[34].ACLR
reset => data1[35].ACLR
reset => data1[36].ACLR
reset => data1[37].ACLR
reset => data1[38].ACLR
reset => data1[39].ACLR
reset => data1[40].ACLR
reset => data1[41].ACLR
reset => data1[42].ACLR
reset => data1[43].ACLR
reset => data1[44].ACLR
reset => data1[45].ACLR
reset => data1[46].ACLR
reset => data1[47].ACLR
reset => data1[48].ACLR
reset => data1[49].ACLR
reset => data1[50].ACLR
reset => data1[51].ACLR
reset => data1[52].ACLR
reset => data1[53].ACLR
reset => data1[54].ACLR
reset => data1[55].ACLR
reset => data1[56].ACLR
reset => data1[57].ACLR
reset => data1[58].ACLR
reset => data1[59].ACLR
reset => data1[60].ACLR
reset => data1[61].ACLR
reset => data1[62].ACLR
reset => data1[63].ACLR
reset => data1[64].ACLR
reset => data1[65].ACLR
reset => data1[66].ACLR
reset => data1[67].ACLR
reset => data1[68].ACLR
reset => data1[69].ACLR
reset => data1[70].ACLR
reset => data1[71].ACLR
reset => data1[72].ACLR
reset => data1[73].ACLR
reset => data1[74].ACLR
reset => data1[75].ACLR
reset => data1[76].ACLR
reset => data1[77].ACLR
reset => data1[78].ACLR
reset => data1[79].ACLR
reset => data1[80].ACLR
reset => data1[81].ACLR
reset => data1[82].ACLR
reset => data1[83].ACLR
reset => data1[84].ACLR
reset => data1[85].ACLR
reset => data1[86].ACLR
reset => data1[87].ACLR
reset => data1[88].ACLR
reset => data1[89].ACLR
reset => data1[90].ACLR
reset => data1[91].ACLR
reset => data1[92].ACLR
reset => data1[93].ACLR
reset => data1[94].ACLR
reset => data1[95].ACLR
reset => data1[96].ACLR
reset => data1[97].ACLR
reset => data1[98].ACLR
reset => data1[99].ACLR
reset => data1[100].ACLR
reset => data1[101].ACLR
reset => data1[102].ACLR
reset => data1[103].ACLR
reset => data1[104].ACLR
reset => data1[105].ACLR
reset => data1[106].ACLR
reset => data1[107].ACLR
reset => data1[108].ACLR
reset => data1[109].ACLR
reset => data1[110].ACLR
reset => data1[111].ACLR
reset => data1[112].ACLR
reset => data1[113].ACLR
reset => data1[114].ACLR
reset => data1[115].ACLR
reset => data1[116].ACLR
reset => data1[117].ACLR
reset => data1[118].ACLR
reset => data1[119].ACLR
reset => data1[120].ACLR
reset => data1[121].ACLR
reset => data1[122].ACLR
reset => data1[123].ACLR
reset => data1[124].ACLR
reset => data1[125].ACLR
reset => data1[126].ACLR
reset => data1[127].ACLR
reset => data1[128].ACLR
reset => data1[129].ACLR
reset => data1[130].ACLR
reset => data1[131].ACLR
reset => data1[132].ACLR
reset => data1[133].ACLR
reset => data1[134].ACLR
reset => data1[135].ACLR
reset => data1[136].ACLR
reset => data1[137].ACLR
reset => data1[138].ACLR
reset => data1[139].ACLR
reset => data1[140].ACLR
reset => data1[141].ACLR
reset => data1[142].ACLR
reset => data1[143].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
reset => data0[8].ACLR
reset => data0[9].ACLR
reset => data0[10].ACLR
reset => data0[11].ACLR
reset => data0[12].ACLR
reset => data0[13].ACLR
reset => data0[14].ACLR
reset => data0[15].ACLR
reset => data0[16].ACLR
reset => data0[17].ACLR
reset => data0[18].ACLR
reset => data0[19].ACLR
reset => data0[20].ACLR
reset => data0[21].ACLR
reset => data0[22].ACLR
reset => data0[23].ACLR
reset => data0[24].ACLR
reset => data0[25].ACLR
reset => data0[26].ACLR
reset => data0[27].ACLR
reset => data0[28].ACLR
reset => data0[29].ACLR
reset => data0[30].ACLR
reset => data0[31].ACLR
reset => data0[32].ACLR
reset => data0[33].ACLR
reset => data0[34].ACLR
reset => data0[35].ACLR
reset => data0[36].ACLR
reset => data0[37].ACLR
reset => data0[38].ACLR
reset => data0[39].ACLR
reset => data0[40].ACLR
reset => data0[41].ACLR
reset => data0[42].ACLR
reset => data0[43].ACLR
reset => data0[44].ACLR
reset => data0[45].ACLR
reset => data0[46].ACLR
reset => data0[47].ACLR
reset => data0[48].ACLR
reset => data0[49].ACLR
reset => data0[50].ACLR
reset => data0[51].ACLR
reset => data0[52].ACLR
reset => data0[53].ACLR
reset => data0[54].ACLR
reset => data0[55].ACLR
reset => data0[56].ACLR
reset => data0[57].ACLR
reset => data0[58].ACLR
reset => data0[59].ACLR
reset => data0[60].ACLR
reset => data0[61].ACLR
reset => data0[62].ACLR
reset => data0[63].ACLR
reset => data0[64].ACLR
reset => data0[65].ACLR
reset => data0[66].ACLR
reset => data0[67].ACLR
reset => data0[68].ACLR
reset => data0[69].ACLR
reset => data0[70].ACLR
reset => data0[71].ACLR
reset => data0[72].ACLR
reset => data0[73].ACLR
reset => data0[74].ACLR
reset => data0[75].ACLR
reset => data0[76].ACLR
reset => data0[77].ACLR
reset => data0[78].ACLR
reset => data0[79].ACLR
reset => data0[80].ACLR
reset => data0[81].ACLR
reset => data0[82].ACLR
reset => data0[83].ACLR
reset => data0[84].ACLR
reset => data0[85].ACLR
reset => data0[86].ACLR
reset => data0[87].ACLR
reset => data0[88].ACLR
reset => data0[89].ACLR
reset => data0[90].ACLR
reset => data0[91].ACLR
reset => data0[92].ACLR
reset => data0[93].ACLR
reset => data0[94].ACLR
reset => data0[95].ACLR
reset => data0[96].ACLR
reset => data0[97].ACLR
reset => data0[98].ACLR
reset => data0[99].ACLR
reset => data0[100].ACLR
reset => data0[101].ACLR
reset => data0[102].ACLR
reset => data0[103].ACLR
reset => data0[104].ACLR
reset => data0[105].ACLR
reset => data0[106].ACLR
reset => data0[107].ACLR
reset => data0[108].ACLR
reset => data0[109].ACLR
reset => data0[110].ACLR
reset => data0[111].ACLR
reset => data0[112].ACLR
reset => data0[113].ACLR
reset => data0[114].ACLR
reset => data0[115].ACLR
reset => data0[116].ACLR
reset => data0[117].ACLR
reset => data0[118].ACLR
reset => data0[119].ACLR
reset => data0[120].ACLR
reset => data0[121].ACLR
reset => data0[122].ACLR
reset => data0[123].ACLR
reset => data0[124].ACLR
reset => data0[125].ACLR
reset => data0[126].ACLR
reset => data0[127].ACLR
reset => data0[128].ACLR
reset => data0[129].ACLR
reset => data0[130].ACLR
reset => data0[131].ACLR
reset => data0[132].ACLR
reset => data0[133].ACLR
reset => data0[134].ACLR
reset => data0[135].ACLR
reset => data0[136].ACLR
reset => data0[137].ACLR
reset => data0[138].ACLR
reset => data0[139].ACLR
reset => data0[140].ACLR
reset => data0[141].ACLR
reset => data0[142].ACLR
reset => data0[143].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
in_data[8] => data1.DATAA
in_data[8] => data0[8].DATAIN
in_data[9] => data1.DATAA
in_data[9] => data0[9].DATAIN
in_data[10] => data1.DATAA
in_data[10] => data0[10].DATAIN
in_data[11] => data1.DATAA
in_data[11] => data0[11].DATAIN
in_data[12] => data1.DATAA
in_data[12] => data0[12].DATAIN
in_data[13] => data1.DATAA
in_data[13] => data0[13].DATAIN
in_data[14] => data1.DATAA
in_data[14] => data0[14].DATAIN
in_data[15] => data1.DATAA
in_data[15] => data0[15].DATAIN
in_data[16] => data1.DATAA
in_data[16] => data0[16].DATAIN
in_data[17] => data1.DATAA
in_data[17] => data0[17].DATAIN
in_data[18] => data1.DATAA
in_data[18] => data0[18].DATAIN
in_data[19] => data1.DATAA
in_data[19] => data0[19].DATAIN
in_data[20] => data1.DATAA
in_data[20] => data0[20].DATAIN
in_data[21] => data1.DATAA
in_data[21] => data0[21].DATAIN
in_data[22] => data1.DATAA
in_data[22] => data0[22].DATAIN
in_data[23] => data1.DATAA
in_data[23] => data0[23].DATAIN
in_data[24] => data1.DATAA
in_data[24] => data0[24].DATAIN
in_data[25] => data1.DATAA
in_data[25] => data0[25].DATAIN
in_data[26] => data1.DATAA
in_data[26] => data0[26].DATAIN
in_data[27] => data1.DATAA
in_data[27] => data0[27].DATAIN
in_data[28] => data1.DATAA
in_data[28] => data0[28].DATAIN
in_data[29] => data1.DATAA
in_data[29] => data0[29].DATAIN
in_data[30] => data1.DATAA
in_data[30] => data0[30].DATAIN
in_data[31] => data1.DATAA
in_data[31] => data0[31].DATAIN
in_data[32] => data1.DATAA
in_data[32] => data0[32].DATAIN
in_data[33] => data1.DATAA
in_data[33] => data0[33].DATAIN
in_data[34] => data1.DATAA
in_data[34] => data0[34].DATAIN
in_data[35] => data1.DATAA
in_data[35] => data0[35].DATAIN
in_data[36] => data1.DATAA
in_data[36] => data0[36].DATAIN
in_data[37] => data1.DATAA
in_data[37] => data0[37].DATAIN
in_data[38] => data1.DATAA
in_data[38] => data0[38].DATAIN
in_data[39] => data1.DATAA
in_data[39] => data0[39].DATAIN
in_data[40] => data1.DATAA
in_data[40] => data0[40].DATAIN
in_data[41] => data1.DATAA
in_data[41] => data0[41].DATAIN
in_data[42] => data1.DATAA
in_data[42] => data0[42].DATAIN
in_data[43] => data1.DATAA
in_data[43] => data0[43].DATAIN
in_data[44] => data1.DATAA
in_data[44] => data0[44].DATAIN
in_data[45] => data1.DATAA
in_data[45] => data0[45].DATAIN
in_data[46] => data1.DATAA
in_data[46] => data0[46].DATAIN
in_data[47] => data1.DATAA
in_data[47] => data0[47].DATAIN
in_data[48] => data1.DATAA
in_data[48] => data0[48].DATAIN
in_data[49] => data1.DATAA
in_data[49] => data0[49].DATAIN
in_data[50] => data1.DATAA
in_data[50] => data0[50].DATAIN
in_data[51] => data1.DATAA
in_data[51] => data0[51].DATAIN
in_data[52] => data1.DATAA
in_data[52] => data0[52].DATAIN
in_data[53] => data1.DATAA
in_data[53] => data0[53].DATAIN
in_data[54] => data1.DATAA
in_data[54] => data0[54].DATAIN
in_data[55] => data1.DATAA
in_data[55] => data0[55].DATAIN
in_data[56] => data1.DATAA
in_data[56] => data0[56].DATAIN
in_data[57] => data1.DATAA
in_data[57] => data0[57].DATAIN
in_data[58] => data1.DATAA
in_data[58] => data0[58].DATAIN
in_data[59] => data1.DATAA
in_data[59] => data0[59].DATAIN
in_data[60] => data1.DATAA
in_data[60] => data0[60].DATAIN
in_data[61] => data1.DATAA
in_data[61] => data0[61].DATAIN
in_data[62] => data1.DATAA
in_data[62] => data0[62].DATAIN
in_data[63] => data1.DATAA
in_data[63] => data0[63].DATAIN
in_data[64] => data1.DATAA
in_data[64] => data0[64].DATAIN
in_data[65] => data1.DATAA
in_data[65] => data0[65].DATAIN
in_data[66] => data1.DATAA
in_data[66] => data0[66].DATAIN
in_data[67] => data1.DATAA
in_data[67] => data0[67].DATAIN
in_data[68] => data1.DATAA
in_data[68] => data0[68].DATAIN
in_data[69] => data1.DATAA
in_data[69] => data0[69].DATAIN
in_data[70] => data1.DATAA
in_data[70] => data0[70].DATAIN
in_data[71] => data1.DATAA
in_data[71] => data0[71].DATAIN
in_data[72] => data1.DATAA
in_data[72] => data0[72].DATAIN
in_data[73] => data1.DATAA
in_data[73] => data0[73].DATAIN
in_data[74] => data1.DATAA
in_data[74] => data0[74].DATAIN
in_data[75] => data1.DATAA
in_data[75] => data0[75].DATAIN
in_data[76] => data1.DATAA
in_data[76] => data0[76].DATAIN
in_data[77] => data1.DATAA
in_data[77] => data0[77].DATAIN
in_data[78] => data1.DATAA
in_data[78] => data0[78].DATAIN
in_data[79] => data1.DATAA
in_data[79] => data0[79].DATAIN
in_data[80] => data1.DATAA
in_data[80] => data0[80].DATAIN
in_data[81] => data1.DATAA
in_data[81] => data0[81].DATAIN
in_data[82] => data1.DATAA
in_data[82] => data0[82].DATAIN
in_data[83] => data1.DATAA
in_data[83] => data0[83].DATAIN
in_data[84] => data1.DATAA
in_data[84] => data0[84].DATAIN
in_data[85] => data1.DATAA
in_data[85] => data0[85].DATAIN
in_data[86] => data1.DATAA
in_data[86] => data0[86].DATAIN
in_data[87] => data1.DATAA
in_data[87] => data0[87].DATAIN
in_data[88] => data1.DATAA
in_data[88] => data0[88].DATAIN
in_data[89] => data1.DATAA
in_data[89] => data0[89].DATAIN
in_data[90] => data1.DATAA
in_data[90] => data0[90].DATAIN
in_data[91] => data1.DATAA
in_data[91] => data0[91].DATAIN
in_data[92] => data1.DATAA
in_data[92] => data0[92].DATAIN
in_data[93] => data1.DATAA
in_data[93] => data0[93].DATAIN
in_data[94] => data1.DATAA
in_data[94] => data0[94].DATAIN
in_data[95] => data1.DATAA
in_data[95] => data0[95].DATAIN
in_data[96] => data1.DATAA
in_data[96] => data0[96].DATAIN
in_data[97] => data1.DATAA
in_data[97] => data0[97].DATAIN
in_data[98] => data1.DATAA
in_data[98] => data0[98].DATAIN
in_data[99] => data1.DATAA
in_data[99] => data0[99].DATAIN
in_data[100] => data1.DATAA
in_data[100] => data0[100].DATAIN
in_data[101] => data1.DATAA
in_data[101] => data0[101].DATAIN
in_data[102] => data1.DATAA
in_data[102] => data0[102].DATAIN
in_data[103] => data1.DATAA
in_data[103] => data0[103].DATAIN
in_data[104] => data1.DATAA
in_data[104] => data0[104].DATAIN
in_data[105] => data1.DATAA
in_data[105] => data0[105].DATAIN
in_data[106] => data1.DATAA
in_data[106] => data0[106].DATAIN
in_data[107] => data1.DATAA
in_data[107] => data0[107].DATAIN
in_data[108] => data1.DATAA
in_data[108] => data0[108].DATAIN
in_data[109] => data1.DATAA
in_data[109] => data0[109].DATAIN
in_data[110] => data1.DATAA
in_data[110] => data0[110].DATAIN
in_data[111] => data1.DATAA
in_data[111] => data0[111].DATAIN
in_data[112] => data1.DATAA
in_data[112] => data0[112].DATAIN
in_data[113] => data1.DATAA
in_data[113] => data0[113].DATAIN
in_data[114] => data1.DATAA
in_data[114] => data0[114].DATAIN
in_data[115] => data1.DATAA
in_data[115] => data0[115].DATAIN
in_data[116] => data1.DATAA
in_data[116] => data0[116].DATAIN
in_data[117] => data1.DATAA
in_data[117] => data0[117].DATAIN
in_data[118] => data1.DATAA
in_data[118] => data0[118].DATAIN
in_data[119] => data1.DATAA
in_data[119] => data0[119].DATAIN
in_data[120] => data1.DATAA
in_data[120] => data0[120].DATAIN
in_data[121] => data1.DATAA
in_data[121] => data0[121].DATAIN
in_data[122] => data1.DATAA
in_data[122] => data0[122].DATAIN
in_data[123] => data1.DATAA
in_data[123] => data0[123].DATAIN
in_data[124] => data1.DATAA
in_data[124] => data0[124].DATAIN
in_data[125] => data1.DATAA
in_data[125] => data0[125].DATAIN
in_data[126] => data1.DATAA
in_data[126] => data0[126].DATAIN
in_data[127] => data1.DATAA
in_data[127] => data0[127].DATAIN
in_data[128] => data1.DATAA
in_data[128] => data0[128].DATAIN
in_data[129] => data1.DATAA
in_data[129] => data0[129].DATAIN
in_data[130] => data1.DATAA
in_data[130] => data0[130].DATAIN
in_data[131] => data1.DATAA
in_data[131] => data0[131].DATAIN
in_data[132] => data1.DATAA
in_data[132] => data0[132].DATAIN
in_data[133] => data1.DATAA
in_data[133] => data0[133].DATAIN
in_data[134] => data1.DATAA
in_data[134] => data0[134].DATAIN
in_data[135] => data1.DATAA
in_data[135] => data0[135].DATAIN
in_data[136] => data1.DATAA
in_data[136] => data0[136].DATAIN
in_data[137] => data1.DATAA
in_data[137] => data0[137].DATAIN
in_data[138] => data1.DATAA
in_data[138] => data0[138].DATAIN
in_data[139] => data1.DATAA
in_data[139] => data0[139].DATAIN
in_data[140] => data1.DATAA
in_data[140] => data0[140].DATAIN
in_data[141] => data1.DATAA
in_data[141] => data0[141].DATAIN
in_data[142] => data1.DATAA
in_data[142] => data0[142].DATAIN
in_data[143] => data1.DATAA
in_data[143] => data0[143].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= data1[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= data1[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= data1[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= data1[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= data1[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= data1[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= data1[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= data1[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= data1[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= data1[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= data1[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= data1[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= data1[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= data1[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= data1[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= data1[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= data1[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= data1[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= data1[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= data1[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= data1[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= data1[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= data1[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= data1[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= data1[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= data1[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= data1[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= data1[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= data1[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= data1[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= data1[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= data1[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= data1[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= data1[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= data1[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= data1[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= data1[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= data1[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= data1[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= data1[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= data1[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= data1[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= data1[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= data1[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= data1[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= data1[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= data1[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= data1[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= data1[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= data1[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= data1[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= data1[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= data1[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= data1[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= data1[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= data1[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= data1[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= data1[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= data1[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= data1[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= data1[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= data1[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= data1[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= data1[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= data1[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= data1[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= data1[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= data1[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= data1[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= data1[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= data1[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= data1[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= data1[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= data1[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= data1[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= data1[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= data1[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= data1[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= data1[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= data1[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= data1[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= data1[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= data1[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= data1[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= data1[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= data1[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= data1[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= data1[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= data1[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= data1[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= data1[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= data1[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= data1[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= data1[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= data1[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= data1[111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= data1[112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= data1[113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= data1[114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= data1[115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= data1[116].DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= data1[117].DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= data1[118].DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= data1[119].DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= data1[120].DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= data1[121].DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= data1[122].DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= data1[123].DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= data1[124].DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= data1[125].DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= data1[126].DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= data1[127].DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= data1[128].DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= data1[129].DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= data1[130].DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= data1[131].DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= data1[132].DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= data1[133].DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= data1[134].DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= data1[135].DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= data1[136].DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= data1[137].DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= data1[138].DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= data1[139].DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= data1[140].DB_MAX_OUTPUT_PORT_TYPE
out_data[141] <= data1[141].DB_MAX_OUTPUT_PORT_TYPE
out_data[142] <= data1[142].DB_MAX_OUTPUT_PORT_TYPE
out_data[143] <= data1[143].DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_data[34] => in_0_data[34].IN1
in_0_data[35] => in_0_data[35].IN1
in_0_data[36] => in_0_data[36].IN1
in_0_data[37] => in_0_data[37].IN1
in_0_data[38] => in_0_data[38].IN1
in_0_data[39] => in_0_data[39].IN1
in_0_data[40] => in_0_data[40].IN1
in_0_data[41] => in_0_data[41].IN1
in_0_data[42] => in_0_data[42].IN1
in_0_data[43] => in_0_data[43].IN1
in_0_data[44] => in_0_data[44].IN1
in_0_data[45] => in_0_data[45].IN1
in_0_data[46] => in_0_data[46].IN1
in_0_data[47] => in_0_data[47].IN1
in_0_data[48] => in_0_data[48].IN1
in_0_data[49] => in_0_data[49].IN1
in_0_data[50] => in_0_data[50].IN1
in_0_data[51] => in_0_data[51].IN1
in_0_data[52] => in_0_data[52].IN1
in_0_data[53] => in_0_data[53].IN1
in_0_data[54] => in_0_data[54].IN1
in_0_data[55] => in_0_data[55].IN1
in_0_data[56] => in_0_data[56].IN1
in_0_data[57] => in_0_data[57].IN1
in_0_data[58] => in_0_data[58].IN1
in_0_data[59] => in_0_data[59].IN1
in_0_data[60] => in_0_data[60].IN1
in_0_data[61] => in_0_data[61].IN1
in_0_data[62] => in_0_data[62].IN1
in_0_data[63] => in_0_data[63].IN1
in_0_data[64] => in_0_data[64].IN1
in_0_data[65] => in_0_data[65].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[34] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[35] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[36] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[37] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[38] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[39] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[40] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[41] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[42] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[43] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[44] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[45] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[46] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[47] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[48] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[49] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[50] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[51] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[52] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[53] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[54] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[55] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[56] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[57] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[58] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[59] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[60] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[61] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[62] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[63] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[64] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[65] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
in_data[34] => out_data[34].DATAIN
in_data[35] => out_data[35].DATAIN
in_data[36] => out_data[36].DATAIN
in_data[37] => out_data[37].DATAIN
in_data[38] => out_data[38].DATAIN
in_data[39] => out_data[39].DATAIN
in_data[40] => out_data[40].DATAIN
in_data[41] => out_data[41].DATAIN
in_data[42] => out_data[42].DATAIN
in_data[43] => out_data[43].DATAIN
in_data[44] => out_data[44].DATAIN
in_data[45] => out_data[45].DATAIN
in_data[46] => out_data[46].DATAIN
in_data[47] => out_data[47].DATAIN
in_data[48] => out_data[48].DATAIN
in_data[49] => out_data[49].DATAIN
in_data[50] => out_data[50].DATAIN
in_data[51] => out_data[51].DATAIN
in_data[52] => out_data[52].DATAIN
in_data[53] => out_data[53].DATAIN
in_data[54] => out_data[54].DATAIN
in_data[55] => out_data[55].DATAIN
in_data[56] => out_data[56].DATAIN
in_data[57] => out_data[57].DATAIN
in_data[58] => out_data[58].DATAIN
in_data[59] => out_data[59].DATAIN
in_data[60] => out_data[60].DATAIN
in_data[61] => out_data[61].DATAIN
in_data[62] => out_data[62].DATAIN
in_data[63] => out_data[63].DATAIN
in_data[64] => out_data[64].DATAIN
in_data[65] => out_data[65].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= in_data[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= in_data[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= in_data[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= in_data[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= in_data[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= in_data[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= in_data[65].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Question2|MtDdr:u_MtDdr|MtDdrWr:u_MtDdrWr
RstB => rMtBusy.OUTPUTSELECT
RstB => r1stRdEn.OUTPUTSELECT
RstB => rMtWrite.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
Clk => rMtWrite.CLK
Clk => rWrBurstEnd.CLK
Clk => rWrBurstCnt[0].CLK
Clk => rWrBurstCnt[1].CLK
Clk => rWrBurstCnt[2].CLK
Clk => rWrBurstCnt[3].CLK
Clk => rWrBurstCnt[4].CLK
Clk => r1stRdEn.CLK
Clk => rMtBusy.CLK
Clk => rMtAddr[7].CLK
Clk => rMtAddr[8].CLK
Clk => rMtAddr[9].CLK
Clk => rMtAddr[10].CLK
Clk => rMtAddr[11].CLK
Clk => rMtAddr[12].CLK
Clk => rMtAddr[13].CLK
Clk => rMtAddr[14].CLK
Clk => rMtAddr[15].CLK
Clk => rMtAddr[16].CLK
Clk => rMtAddr[17].CLK
Clk => rMtAddr[18].CLK
Clk => rMtAddr[19].CLK
Clk => rMtAddr[20].CLK
Clk => rMtAddr[21].CLK
Clk => rMtAddr[22].CLK
Clk => rMtAddr[23].CLK
Clk => rMtAddr[24].CLK
Clk => rMtAddr[25].CLK
Clk => rMtAddr[26].CLK
Clk => rMtAddr[27].CLK
Clk => rMtAddr[28].CLK
Clk => rMtState~3.DATAIN
MtDdrWrReq => Selector1.IN3
MtDdrWrReq => rMtBusy.DATAB
MtDdrWrReq => Selector0.IN1
MtDdrWrReq => rMtAddr[19].ENA
MtDdrWrReq => rMtAddr[18].ENA
MtDdrWrReq => rMtAddr[17].ENA
MtDdrWrReq => rMtAddr[16].ENA
MtDdrWrReq => rMtAddr[15].ENA
MtDdrWrReq => rMtAddr[14].ENA
MtDdrWrReq => rMtAddr[13].ENA
MtDdrWrReq => rMtAddr[12].ENA
MtDdrWrReq => rMtAddr[11].ENA
MtDdrWrReq => rMtAddr[10].ENA
MtDdrWrReq => rMtAddr[9].ENA
MtDdrWrReq => rMtAddr[8].ENA
MtDdrWrReq => rMtAddr[7].ENA
MtDdrWrReq => rMtAddr[20].ENA
MtDdrWrReq => rMtAddr[21].ENA
MtDdrWrReq => rMtAddr[22].ENA
MtDdrWrReq => rMtAddr[23].ENA
MtDdrWrReq => rMtAddr[24].ENA
MtDdrWrReq => rMtAddr[25].ENA
MtDdrWrReq => rMtAddr[26].ENA
MtDdrWrReq => rMtAddr[27].ENA
MtDdrWrReq => rMtAddr[28].ENA
MtDdrWrBusy <= rMtBusy.DB_MAX_OUTPUT_PORT_TYPE
MtDdrWrAddr[7] => rMtAddr[7].DATAIN
MtDdrWrAddr[8] => rMtAddr[8].DATAIN
MtDdrWrAddr[9] => rMtAddr[9].DATAIN
MtDdrWrAddr[10] => rMtAddr[10].DATAIN
MtDdrWrAddr[11] => rMtAddr[11].DATAIN
MtDdrWrAddr[12] => rMtAddr[12].DATAIN
MtDdrWrAddr[13] => rMtAddr[13].DATAIN
MtDdrWrAddr[14] => rMtAddr[14].DATAIN
MtDdrWrAddr[15] => rMtAddr[15].DATAIN
MtDdrWrAddr[16] => rMtAddr[16].DATAIN
MtDdrWrAddr[17] => rMtAddr[17].DATAIN
MtDdrWrAddr[18] => rMtAddr[18].DATAIN
MtDdrWrAddr[19] => rMtAddr[19].DATAIN
MtDdrWrAddr[20] => rMtAddr[20].DATAIN
MtDdrWrAddr[21] => rMtAddr[21].DATAIN
MtDdrWrAddr[22] => rMtAddr[22].DATAIN
MtDdrWrAddr[23] => rMtAddr[23].DATAIN
MtDdrWrAddr[24] => rMtAddr[24].DATAIN
MtDdrWrAddr[25] => rMtAddr[25].DATAIN
MtDdrWrAddr[26] => rMtAddr[26].DATAIN
MtDdrWrAddr[27] => rMtAddr[27].DATAIN
MtDdrWrAddr[28] => rMtAddr[28].DATAIN
WrFfRdEn <= WrFfRdEn.DB_MAX_OUTPUT_PORT_TYPE
WrFfRdData[0] => MtWriteData[0].DATAIN
WrFfRdData[1] => MtWriteData[1].DATAIN
WrFfRdData[2] => MtWriteData[2].DATAIN
WrFfRdData[3] => MtWriteData[3].DATAIN
WrFfRdData[4] => MtWriteData[4].DATAIN
WrFfRdData[5] => MtWriteData[5].DATAIN
WrFfRdData[6] => MtWriteData[6].DATAIN
WrFfRdData[7] => MtWriteData[7].DATAIN
WrFfRdData[8] => MtWriteData[8].DATAIN
WrFfRdData[9] => MtWriteData[9].DATAIN
WrFfRdData[10] => MtWriteData[10].DATAIN
WrFfRdData[11] => MtWriteData[11].DATAIN
WrFfRdData[12] => MtWriteData[12].DATAIN
WrFfRdData[13] => MtWriteData[13].DATAIN
WrFfRdData[14] => MtWriteData[14].DATAIN
WrFfRdData[15] => MtWriteData[15].DATAIN
WrFfRdData[16] => MtWriteData[16].DATAIN
WrFfRdData[17] => MtWriteData[17].DATAIN
WrFfRdData[18] => MtWriteData[18].DATAIN
WrFfRdData[19] => MtWriteData[19].DATAIN
WrFfRdData[20] => MtWriteData[20].DATAIN
WrFfRdData[21] => MtWriteData[21].DATAIN
WrFfRdData[22] => MtWriteData[22].DATAIN
WrFfRdData[23] => MtWriteData[23].DATAIN
WrFfRdData[24] => MtWriteData[24].DATAIN
WrFfRdData[25] => MtWriteData[25].DATAIN
WrFfRdData[26] => MtWriteData[26].DATAIN
WrFfRdData[27] => MtWriteData[27].DATAIN
WrFfRdData[28] => MtWriteData[28].DATAIN
WrFfRdData[29] => MtWriteData[29].DATAIN
WrFfRdData[30] => MtWriteData[30].DATAIN
WrFfRdData[31] => MtWriteData[31].DATAIN
WrFfRdData[32] => MtWriteData[32].DATAIN
WrFfRdData[33] => MtWriteData[33].DATAIN
WrFfRdData[34] => MtWriteData[34].DATAIN
WrFfRdData[35] => MtWriteData[35].DATAIN
WrFfRdData[36] => MtWriteData[36].DATAIN
WrFfRdData[37] => MtWriteData[37].DATAIN
WrFfRdData[38] => MtWriteData[38].DATAIN
WrFfRdData[39] => MtWriteData[39].DATAIN
WrFfRdData[40] => MtWriteData[40].DATAIN
WrFfRdData[41] => MtWriteData[41].DATAIN
WrFfRdData[42] => MtWriteData[42].DATAIN
WrFfRdData[43] => MtWriteData[43].DATAIN
WrFfRdData[44] => MtWriteData[44].DATAIN
WrFfRdData[45] => MtWriteData[45].DATAIN
WrFfRdData[46] => MtWriteData[46].DATAIN
WrFfRdData[47] => MtWriteData[47].DATAIN
WrFfRdData[48] => MtWriteData[48].DATAIN
WrFfRdData[49] => MtWriteData[49].DATAIN
WrFfRdData[50] => MtWriteData[50].DATAIN
WrFfRdData[51] => MtWriteData[51].DATAIN
WrFfRdData[52] => MtWriteData[52].DATAIN
WrFfRdData[53] => MtWriteData[53].DATAIN
WrFfRdData[54] => MtWriteData[54].DATAIN
WrFfRdData[55] => MtWriteData[55].DATAIN
WrFfRdData[56] => MtWriteData[56].DATAIN
WrFfRdData[57] => MtWriteData[57].DATAIN
WrFfRdData[58] => MtWriteData[58].DATAIN
WrFfRdData[59] => MtWriteData[59].DATAIN
WrFfRdData[60] => MtWriteData[60].DATAIN
WrFfRdData[61] => MtWriteData[61].DATAIN
WrFfRdData[62] => MtWriteData[62].DATAIN
WrFfRdData[63] => MtWriteData[63].DATAIN
WrFfRdCnt[0] => ~NO_FANOUT~
WrFfRdCnt[1] => ~NO_FANOUT~
WrFfRdCnt[2] => ~NO_FANOUT~
WrFfRdCnt[3] => ~NO_FANOUT~
WrFfRdCnt[4] => Equal0.IN25
WrFfRdCnt[5] => Equal0.IN24
WrFfRdCnt[6] => Equal0.IN23
WrFfRdCnt[7] => Equal0.IN22
WrFfRdCnt[8] => Equal0.IN21
WrFfRdCnt[9] => Equal0.IN20
WrFfRdCnt[10] => Equal0.IN19
WrFfRdCnt[11] => Equal0.IN18
WrFfRdCnt[12] => Equal0.IN17
WrFfRdCnt[13] => Equal0.IN16
WrFfRdCnt[14] => Equal0.IN15
WrFfRdCnt[15] => Equal0.IN14
MtAddress[0] <= <GND>
MtAddress[1] <= <GND>
MtAddress[2] <= <GND>
MtAddress[3] <= <GND>
MtAddress[4] <= <GND>
MtAddress[5] <= <GND>
MtAddress[6] <= <GND>
MtAddress[7] <= rMtAddr[7].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[8] <= rMtAddr[8].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[9] <= rMtAddr[9].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[10] <= rMtAddr[10].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[11] <= rMtAddr[11].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[12] <= rMtAddr[12].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[13] <= rMtAddr[13].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[14] <= rMtAddr[14].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[15] <= rMtAddr[15].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[16] <= rMtAddr[16].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[17] <= rMtAddr[17].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[18] <= rMtAddr[18].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[19] <= rMtAddr[19].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[20] <= rMtAddr[20].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[21] <= rMtAddr[21].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[22] <= rMtAddr[22].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[23] <= rMtAddr[23].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[24] <= rMtAddr[24].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[25] <= rMtAddr[25].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[26] <= rMtAddr[26].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[27] <= rMtAddr[27].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[28] <= rMtAddr[28].DB_MAX_OUTPUT_PORT_TYPE
MtRead <= <GND>
MtWrite <= rMtWrite.DB_MAX_OUTPUT_PORT_TYPE
MtByteEnable[0] <= <VCC>
MtByteEnable[1] <= <VCC>
MtByteEnable[2] <= <VCC>
MtByteEnable[3] <= <VCC>
MtByteEnable[4] <= <VCC>
MtByteEnable[5] <= <VCC>
MtByteEnable[6] <= <VCC>
MtByteEnable[7] <= <VCC>
MtReadData[0] => ~NO_FANOUT~
MtReadData[1] => ~NO_FANOUT~
MtReadData[2] => ~NO_FANOUT~
MtReadData[3] => ~NO_FANOUT~
MtReadData[4] => ~NO_FANOUT~
MtReadData[5] => ~NO_FANOUT~
MtReadData[6] => ~NO_FANOUT~
MtReadData[7] => ~NO_FANOUT~
MtReadData[8] => ~NO_FANOUT~
MtReadData[9] => ~NO_FANOUT~
MtReadData[10] => ~NO_FANOUT~
MtReadData[11] => ~NO_FANOUT~
MtReadData[12] => ~NO_FANOUT~
MtReadData[13] => ~NO_FANOUT~
MtReadData[14] => ~NO_FANOUT~
MtReadData[15] => ~NO_FANOUT~
MtReadData[16] => ~NO_FANOUT~
MtReadData[17] => ~NO_FANOUT~
MtReadData[18] => ~NO_FANOUT~
MtReadData[19] => ~NO_FANOUT~
MtReadData[20] => ~NO_FANOUT~
MtReadData[21] => ~NO_FANOUT~
MtReadData[22] => ~NO_FANOUT~
MtReadData[23] => ~NO_FANOUT~
MtReadData[24] => ~NO_FANOUT~
MtReadData[25] => ~NO_FANOUT~
MtReadData[26] => ~NO_FANOUT~
MtReadData[27] => ~NO_FANOUT~
MtReadData[28] => ~NO_FANOUT~
MtReadData[29] => ~NO_FANOUT~
MtReadData[30] => ~NO_FANOUT~
MtReadData[31] => ~NO_FANOUT~
MtReadData[32] => ~NO_FANOUT~
MtReadData[33] => ~NO_FANOUT~
MtReadData[34] => ~NO_FANOUT~
MtReadData[35] => ~NO_FANOUT~
MtReadData[36] => ~NO_FANOUT~
MtReadData[37] => ~NO_FANOUT~
MtReadData[38] => ~NO_FANOUT~
MtReadData[39] => ~NO_FANOUT~
MtReadData[40] => ~NO_FANOUT~
MtReadData[41] => ~NO_FANOUT~
MtReadData[42] => ~NO_FANOUT~
MtReadData[43] => ~NO_FANOUT~
MtReadData[44] => ~NO_FANOUT~
MtReadData[45] => ~NO_FANOUT~
MtReadData[46] => ~NO_FANOUT~
MtReadData[47] => ~NO_FANOUT~
MtReadData[48] => ~NO_FANOUT~
MtReadData[49] => ~NO_FANOUT~
MtReadData[50] => ~NO_FANOUT~
MtReadData[51] => ~NO_FANOUT~
MtReadData[52] => ~NO_FANOUT~
MtReadData[53] => ~NO_FANOUT~
MtReadData[54] => ~NO_FANOUT~
MtReadData[55] => ~NO_FANOUT~
MtReadData[56] => ~NO_FANOUT~
MtReadData[57] => ~NO_FANOUT~
MtReadData[58] => ~NO_FANOUT~
MtReadData[59] => ~NO_FANOUT~
MtReadData[60] => ~NO_FANOUT~
MtReadData[61] => ~NO_FANOUT~
MtReadData[62] => ~NO_FANOUT~
MtReadData[63] => ~NO_FANOUT~
MtReadDataValid => ~NO_FANOUT~
MtWriteData[0] <= WrFfRdData[0].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[1] <= WrFfRdData[1].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[2] <= WrFfRdData[2].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[3] <= WrFfRdData[3].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[4] <= WrFfRdData[4].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[5] <= WrFfRdData[5].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[6] <= WrFfRdData[6].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[7] <= WrFfRdData[7].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[8] <= WrFfRdData[8].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[9] <= WrFfRdData[9].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[10] <= WrFfRdData[10].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[11] <= WrFfRdData[11].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[12] <= WrFfRdData[12].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[13] <= WrFfRdData[13].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[14] <= WrFfRdData[14].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[15] <= WrFfRdData[15].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[16] <= WrFfRdData[16].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[17] <= WrFfRdData[17].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[18] <= WrFfRdData[18].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[19] <= WrFfRdData[19].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[20] <= WrFfRdData[20].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[21] <= WrFfRdData[21].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[22] <= WrFfRdData[22].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[23] <= WrFfRdData[23].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[24] <= WrFfRdData[24].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[25] <= WrFfRdData[25].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[26] <= WrFfRdData[26].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[27] <= WrFfRdData[27].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[28] <= WrFfRdData[28].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[29] <= WrFfRdData[29].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[30] <= WrFfRdData[30].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[31] <= WrFfRdData[31].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[32] <= WrFfRdData[32].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[33] <= WrFfRdData[33].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[34] <= WrFfRdData[34].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[35] <= WrFfRdData[35].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[36] <= WrFfRdData[36].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[37] <= WrFfRdData[37].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[38] <= WrFfRdData[38].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[39] <= WrFfRdData[39].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[40] <= WrFfRdData[40].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[41] <= WrFfRdData[41].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[42] <= WrFfRdData[42].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[43] <= WrFfRdData[43].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[44] <= WrFfRdData[44].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[45] <= WrFfRdData[45].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[46] <= WrFfRdData[46].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[47] <= WrFfRdData[47].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[48] <= WrFfRdData[48].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[49] <= WrFfRdData[49].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[50] <= WrFfRdData[50].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[51] <= WrFfRdData[51].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[52] <= WrFfRdData[52].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[53] <= WrFfRdData[53].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[54] <= WrFfRdData[54].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[55] <= WrFfRdData[55].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[56] <= WrFfRdData[56].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[57] <= WrFfRdData[57].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[58] <= WrFfRdData[58].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[59] <= WrFfRdData[59].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[60] <= WrFfRdData[60].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[61] <= WrFfRdData[61].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[62] <= WrFfRdData[62].DB_MAX_OUTPUT_PORT_TYPE
MtWriteData[63] <= WrFfRdData[63].DB_MAX_OUTPUT_PORT_TYPE
MtBurstCount[0] <= <GND>
MtBurstCount[1] <= <GND>
MtBurstCount[2] <= <GND>
MtBurstCount[3] <= <GND>
MtBurstCount[4] <= <VCC>
MtWaitRequest => WrFfRdEn.IN1
MtWaitRequest => u_rMtWrite.IN1
MtWaitRequest => u_rWrBurstCnt.IN0
MtWaitRequest => u_rWrBurstEnd.IN1


|Question2|MtDdr:u_MtDdr|MtDdrRd:u_MtDdrRd
RstB => rMtBusy.OUTPUTSELECT
RstB => rMtRead.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
RstB => rMtState.OUTPUTSELECT
Clk => rRdBurstCnt[0].CLK
Clk => rRdBurstCnt[1].CLK
Clk => rRdBurstCnt[2].CLK
Clk => rRdBurstCnt[3].CLK
Clk => rRdBurstCnt[4].CLK
Clk => rMtRead.CLK
Clk => rMtBusy.CLK
Clk => rMtAddr[7].CLK
Clk => rMtAddr[8].CLK
Clk => rMtAddr[9].CLK
Clk => rMtAddr[10].CLK
Clk => rMtAddr[11].CLK
Clk => rMtAddr[12].CLK
Clk => rMtAddr[13].CLK
Clk => rMtAddr[14].CLK
Clk => rMtAddr[15].CLK
Clk => rMtAddr[16].CLK
Clk => rMtAddr[17].CLK
Clk => rMtAddr[18].CLK
Clk => rMtAddr[19].CLK
Clk => rMtAddr[20].CLK
Clk => rMtAddr[21].CLK
Clk => rMtAddr[22].CLK
Clk => rMtAddr[23].CLK
Clk => rMtAddr[24].CLK
Clk => rMtAddr[25].CLK
Clk => rMtAddr[26].CLK
Clk => rMtAddr[27].CLK
Clk => rMtAddr[28].CLK
Clk => rMtState~3.DATAIN
MtDdrRdReq => Selector1.IN3
MtDdrRdReq => rMtBusy.DATAB
MtDdrRdReq => Selector0.IN1
MtDdrRdReq => rMtAddr[7].ENA
MtDdrRdReq => rMtAddr[8].ENA
MtDdrRdReq => rMtAddr[9].ENA
MtDdrRdReq => rMtAddr[10].ENA
MtDdrRdReq => rMtAddr[11].ENA
MtDdrRdReq => rMtAddr[12].ENA
MtDdrRdReq => rMtAddr[13].ENA
MtDdrRdReq => rMtAddr[14].ENA
MtDdrRdReq => rMtAddr[15].ENA
MtDdrRdReq => rMtAddr[16].ENA
MtDdrRdReq => rMtAddr[17].ENA
MtDdrRdReq => rMtAddr[18].ENA
MtDdrRdReq => rMtAddr[19].ENA
MtDdrRdReq => rMtAddr[20].ENA
MtDdrRdReq => rMtAddr[21].ENA
MtDdrRdReq => rMtAddr[22].ENA
MtDdrRdReq => rMtAddr[23].ENA
MtDdrRdReq => rMtAddr[24].ENA
MtDdrRdReq => rMtAddr[25].ENA
MtDdrRdReq => rMtAddr[26].ENA
MtDdrRdReq => rMtAddr[27].ENA
MtDdrRdReq => rMtAddr[28].ENA
MtDdrRdBusy <= rMtBusy.DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[7] => rMtAddr[7].DATAIN
MtDdrRdAddr[8] => rMtAddr[8].DATAIN
MtDdrRdAddr[9] => rMtAddr[9].DATAIN
MtDdrRdAddr[10] => rMtAddr[10].DATAIN
MtDdrRdAddr[11] => rMtAddr[11].DATAIN
MtDdrRdAddr[12] => rMtAddr[12].DATAIN
MtDdrRdAddr[13] => rMtAddr[13].DATAIN
MtDdrRdAddr[14] => rMtAddr[14].DATAIN
MtDdrRdAddr[15] => rMtAddr[15].DATAIN
MtDdrRdAddr[16] => rMtAddr[16].DATAIN
MtDdrRdAddr[17] => rMtAddr[17].DATAIN
MtDdrRdAddr[18] => rMtAddr[18].DATAIN
MtDdrRdAddr[19] => rMtAddr[19].DATAIN
MtDdrRdAddr[20] => rMtAddr[20].DATAIN
MtDdrRdAddr[21] => rMtAddr[21].DATAIN
MtDdrRdAddr[22] => rMtAddr[22].DATAIN
MtDdrRdAddr[23] => rMtAddr[23].DATAIN
MtDdrRdAddr[24] => rMtAddr[24].DATAIN
MtDdrRdAddr[25] => rMtAddr[25].DATAIN
MtDdrRdAddr[26] => rMtAddr[26].DATAIN
MtDdrRdAddr[27] => rMtAddr[27].DATAIN
MtDdrRdAddr[28] => rMtAddr[28].DATAIN
RdFfWrEn <= MtReadDataValid.DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[0] <= MtReadData[0].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[1] <= MtReadData[1].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[2] <= MtReadData[2].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[3] <= MtReadData[3].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[4] <= MtReadData[4].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[5] <= MtReadData[5].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[6] <= MtReadData[6].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[7] <= MtReadData[7].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[8] <= MtReadData[8].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[9] <= MtReadData[9].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[10] <= MtReadData[10].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[11] <= MtReadData[11].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[12] <= MtReadData[12].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[13] <= MtReadData[13].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[14] <= MtReadData[14].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[15] <= MtReadData[15].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[16] <= MtReadData[16].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[17] <= MtReadData[17].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[18] <= MtReadData[18].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[19] <= MtReadData[19].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[20] <= MtReadData[20].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[21] <= MtReadData[21].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[22] <= MtReadData[22].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[23] <= MtReadData[23].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[24] <= MtReadData[24].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[25] <= MtReadData[25].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[26] <= MtReadData[26].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[27] <= MtReadData[27].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[28] <= MtReadData[28].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[29] <= MtReadData[29].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[30] <= MtReadData[30].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[31] <= MtReadData[31].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[32] <= MtReadData[32].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[33] <= MtReadData[33].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[34] <= MtReadData[34].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[35] <= MtReadData[35].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[36] <= MtReadData[36].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[37] <= MtReadData[37].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[38] <= MtReadData[38].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[39] <= MtReadData[39].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[40] <= MtReadData[40].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[41] <= MtReadData[41].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[42] <= MtReadData[42].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[43] <= MtReadData[43].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[44] <= MtReadData[44].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[45] <= MtReadData[45].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[46] <= MtReadData[46].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[47] <= MtReadData[47].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[48] <= MtReadData[48].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[49] <= MtReadData[49].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[50] <= MtReadData[50].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[51] <= MtReadData[51].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[52] <= MtReadData[52].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[53] <= MtReadData[53].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[54] <= MtReadData[54].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[55] <= MtReadData[55].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[56] <= MtReadData[56].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[57] <= MtReadData[57].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[58] <= MtReadData[58].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[59] <= MtReadData[59].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[60] <= MtReadData[60].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[61] <= MtReadData[61].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[62] <= MtReadData[62].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrData[63] <= MtReadData[63].DB_MAX_OUTPUT_PORT_TYPE
RdFfWrCnt[0] => ~NO_FANOUT~
RdFfWrCnt[1] => ~NO_FANOUT~
RdFfWrCnt[2] => ~NO_FANOUT~
RdFfWrCnt[3] => ~NO_FANOUT~
RdFfWrCnt[4] => ~NO_FANOUT~
RdFfWrCnt[5] => Equal0.IN21
RdFfWrCnt[6] => Equal0.IN20
RdFfWrCnt[7] => Equal0.IN19
RdFfWrCnt[8] => Equal0.IN18
RdFfWrCnt[9] => Equal0.IN17
RdFfWrCnt[10] => Equal0.IN16
RdFfWrCnt[11] => Equal0.IN15
RdFfWrCnt[12] => Equal0.IN14
RdFfWrCnt[13] => Equal0.IN13
RdFfWrCnt[14] => Equal0.IN12
RdFfWrCnt[15] => Equal0.IN11
MtAddress[0] <= <GND>
MtAddress[1] <= <GND>
MtAddress[2] <= <GND>
MtAddress[3] <= <GND>
MtAddress[4] <= <GND>
MtAddress[5] <= <GND>
MtAddress[6] <= <GND>
MtAddress[7] <= rMtAddr[7].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[8] <= rMtAddr[8].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[9] <= rMtAddr[9].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[10] <= rMtAddr[10].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[11] <= rMtAddr[11].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[12] <= rMtAddr[12].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[13] <= rMtAddr[13].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[14] <= rMtAddr[14].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[15] <= rMtAddr[15].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[16] <= rMtAddr[16].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[17] <= rMtAddr[17].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[18] <= rMtAddr[18].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[19] <= rMtAddr[19].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[20] <= rMtAddr[20].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[21] <= rMtAddr[21].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[22] <= rMtAddr[22].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[23] <= rMtAddr[23].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[24] <= rMtAddr[24].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[25] <= rMtAddr[25].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[26] <= rMtAddr[26].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[27] <= rMtAddr[27].DB_MAX_OUTPUT_PORT_TYPE
MtAddress[28] <= rMtAddr[28].DB_MAX_OUTPUT_PORT_TYPE
MtRead <= rMtRead.DB_MAX_OUTPUT_PORT_TYPE
MtWrite <= <GND>
MtByteEnable[0] <= <VCC>
MtByteEnable[1] <= <VCC>
MtByteEnable[2] <= <VCC>
MtByteEnable[3] <= <VCC>
MtByteEnable[4] <= <VCC>
MtByteEnable[5] <= <VCC>
MtByteEnable[6] <= <VCC>
MtByteEnable[7] <= <VCC>
MtReadData[0] => RdFfWrData[0].DATAIN
MtReadData[1] => RdFfWrData[1].DATAIN
MtReadData[2] => RdFfWrData[2].DATAIN
MtReadData[3] => RdFfWrData[3].DATAIN
MtReadData[4] => RdFfWrData[4].DATAIN
MtReadData[5] => RdFfWrData[5].DATAIN
MtReadData[6] => RdFfWrData[6].DATAIN
MtReadData[7] => RdFfWrData[7].DATAIN
MtReadData[8] => RdFfWrData[8].DATAIN
MtReadData[9] => RdFfWrData[9].DATAIN
MtReadData[10] => RdFfWrData[10].DATAIN
MtReadData[11] => RdFfWrData[11].DATAIN
MtReadData[12] => RdFfWrData[12].DATAIN
MtReadData[13] => RdFfWrData[13].DATAIN
MtReadData[14] => RdFfWrData[14].DATAIN
MtReadData[15] => RdFfWrData[15].DATAIN
MtReadData[16] => RdFfWrData[16].DATAIN
MtReadData[17] => RdFfWrData[17].DATAIN
MtReadData[18] => RdFfWrData[18].DATAIN
MtReadData[19] => RdFfWrData[19].DATAIN
MtReadData[20] => RdFfWrData[20].DATAIN
MtReadData[21] => RdFfWrData[21].DATAIN
MtReadData[22] => RdFfWrData[22].DATAIN
MtReadData[23] => RdFfWrData[23].DATAIN
MtReadData[24] => RdFfWrData[24].DATAIN
MtReadData[25] => RdFfWrData[25].DATAIN
MtReadData[26] => RdFfWrData[26].DATAIN
MtReadData[27] => RdFfWrData[27].DATAIN
MtReadData[28] => RdFfWrData[28].DATAIN
MtReadData[29] => RdFfWrData[29].DATAIN
MtReadData[30] => RdFfWrData[30].DATAIN
MtReadData[31] => RdFfWrData[31].DATAIN
MtReadData[32] => RdFfWrData[32].DATAIN
MtReadData[33] => RdFfWrData[33].DATAIN
MtReadData[34] => RdFfWrData[34].DATAIN
MtReadData[35] => RdFfWrData[35].DATAIN
MtReadData[36] => RdFfWrData[36].DATAIN
MtReadData[37] => RdFfWrData[37].DATAIN
MtReadData[38] => RdFfWrData[38].DATAIN
MtReadData[39] => RdFfWrData[39].DATAIN
MtReadData[40] => RdFfWrData[40].DATAIN
MtReadData[41] => RdFfWrData[41].DATAIN
MtReadData[42] => RdFfWrData[42].DATAIN
MtReadData[43] => RdFfWrData[43].DATAIN
MtReadData[44] => RdFfWrData[44].DATAIN
MtReadData[45] => RdFfWrData[45].DATAIN
MtReadData[46] => RdFfWrData[46].DATAIN
MtReadData[47] => RdFfWrData[47].DATAIN
MtReadData[48] => RdFfWrData[48].DATAIN
MtReadData[49] => RdFfWrData[49].DATAIN
MtReadData[50] => RdFfWrData[50].DATAIN
MtReadData[51] => RdFfWrData[51].DATAIN
MtReadData[52] => RdFfWrData[52].DATAIN
MtReadData[53] => RdFfWrData[53].DATAIN
MtReadData[54] => RdFfWrData[54].DATAIN
MtReadData[55] => RdFfWrData[55].DATAIN
MtReadData[56] => RdFfWrData[56].DATAIN
MtReadData[57] => RdFfWrData[57].DATAIN
MtReadData[58] => RdFfWrData[58].DATAIN
MtReadData[59] => RdFfWrData[59].DATAIN
MtReadData[60] => RdFfWrData[60].DATAIN
MtReadData[61] => RdFfWrData[61].DATAIN
MtReadData[62] => RdFfWrData[62].DATAIN
MtReadData[63] => RdFfWrData[63].DATAIN
MtReadDataValid => u_rMtState.IN1
MtReadDataValid => rRdBurstCnt.OUTPUTSELECT
MtReadDataValid => rRdBurstCnt.OUTPUTSELECT
MtReadDataValid => rRdBurstCnt.OUTPUTSELECT
MtReadDataValid => rRdBurstCnt.OUTPUTSELECT
MtReadDataValid => rRdBurstCnt.OUTPUTSELECT
MtReadDataValid => RdFfWrEn.DATAIN
MtWriteData[0] <= <GND>
MtWriteData[1] <= <GND>
MtWriteData[2] <= <GND>
MtWriteData[3] <= <GND>
MtWriteData[4] <= <GND>
MtWriteData[5] <= <GND>
MtWriteData[6] <= <GND>
MtWriteData[7] <= <GND>
MtWriteData[8] <= <GND>
MtWriteData[9] <= <GND>
MtWriteData[10] <= <GND>
MtWriteData[11] <= <GND>
MtWriteData[12] <= <GND>
MtWriteData[13] <= <GND>
MtWriteData[14] <= <GND>
MtWriteData[15] <= <GND>
MtWriteData[16] <= <GND>
MtWriteData[17] <= <GND>
MtWriteData[18] <= <GND>
MtWriteData[19] <= <GND>
MtWriteData[20] <= <GND>
MtWriteData[21] <= <GND>
MtWriteData[22] <= <GND>
MtWriteData[23] <= <GND>
MtWriteData[24] <= <GND>
MtWriteData[25] <= <GND>
MtWriteData[26] <= <GND>
MtWriteData[27] <= <GND>
MtWriteData[28] <= <GND>
MtWriteData[29] <= <GND>
MtWriteData[30] <= <GND>
MtWriteData[31] <= <GND>
MtWriteData[32] <= <GND>
MtWriteData[33] <= <GND>
MtWriteData[34] <= <GND>
MtWriteData[35] <= <GND>
MtWriteData[36] <= <GND>
MtWriteData[37] <= <GND>
MtWriteData[38] <= <GND>
MtWriteData[39] <= <GND>
MtWriteData[40] <= <GND>
MtWriteData[41] <= <GND>
MtWriteData[42] <= <GND>
MtWriteData[43] <= <GND>
MtWriteData[44] <= <GND>
MtWriteData[45] <= <GND>
MtWriteData[46] <= <GND>
MtWriteData[47] <= <GND>
MtWriteData[48] <= <GND>
MtWriteData[49] <= <GND>
MtWriteData[50] <= <GND>
MtWriteData[51] <= <GND>
MtWriteData[52] <= <GND>
MtWriteData[53] <= <GND>
MtWriteData[54] <= <GND>
MtWriteData[55] <= <GND>
MtWriteData[56] <= <GND>
MtWriteData[57] <= <GND>
MtWriteData[58] <= <GND>
MtWriteData[59] <= <GND>
MtWriteData[60] <= <GND>
MtWriteData[61] <= <GND>
MtWriteData[62] <= <GND>
MtWriteData[63] <= <GND>
MtBurstCount[0] <= <GND>
MtBurstCount[1] <= <GND>
MtBurstCount[2] <= <GND>
MtBurstCount[3] <= <GND>
MtBurstCount[4] <= <VCC>
MtWaitRequest => u_rMtRead.IN1


|Question2|UserRdDdr:u_UserRdDdr
RstB => rHDMIReq.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdAddr.OUTPUTSELECT
RstB => rMtDdrRdReq.OUTPUTSELECT
RstB => rMtDdrRdReq.OUTPUTSELECT
RstB => rMemInitDone.OUTPUTSELECT
RstB => rMemInitDone.OUTPUTSELECT
Clk => rMtDdrRdAddr[7].CLK
Clk => rMtDdrRdAddr[8].CLK
Clk => rMtDdrRdAddr[9].CLK
Clk => rMtDdrRdAddr[10].CLK
Clk => rMtDdrRdAddr[11].CLK
Clk => rMtDdrRdAddr[12].CLK
Clk => rMtDdrRdAddr[13].CLK
Clk => rMtDdrRdAddr[14].CLK
Clk => rMtDdrRdAddr[15].CLK
Clk => rMtDdrRdAddr[16].CLK
Clk => rMtDdrRdAddr[17].CLK
Clk => rMtDdrRdAddr[18].CLK
Clk => rMtDdrRdAddr[19].CLK
Clk => rMtDdrRdAddr[20].CLK
Clk => rMtDdrRdAddr[21].CLK
Clk => rMtDdrRdAddr[22].CLK
Clk => rMtDdrRdAddr[23].CLK
Clk => rMtDdrRdAddr[24].CLK
Clk => rMtDdrRdAddr[25].CLK
Clk => rMtDdrRdAddr[26].CLK
Clk => rMtDdrRdAddr[27].CLK
Clk => rMtDdrRdAddr[28].CLK
Clk => rMtDdrRdReq[0].CLK
Clk => rMtDdrRdReq[1].CLK
Clk => rHDMIReq.CLK
Clk => rMemInitDone[0].CLK
Clk => rMemInitDone[1].CLK
DipSwitch[0] => rMtDdrRdAddr.DATAB
DipSwitch[0] => rMtDdrRdAddr.DATAB
DipSwitch[1] => rMtDdrRdAddr.DATAB
DipSwitch[1] => rMtDdrRdAddr.DATAB
HDMIReq <= rHDMIReq.DB_MAX_OUTPUT_PORT_TYPE
HDMIBusy => rHDMIReq.OUTPUTSELECT
HDMIBusy => u_rHDMIReq.IN1
MemInitDone => rMemInitDone.DATAA
MtDdrRdReq <= rMtDdrRdReq[0].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdBusy => rMtDdrRdReq.DATAA
MtDdrRdAddr[7] <= rMtDdrRdAddr[7].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[8] <= rMtDdrRdAddr[8].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[9] <= rMtDdrRdAddr[9].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[10] <= rMtDdrRdAddr[10].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[11] <= rMtDdrRdAddr[11].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[12] <= rMtDdrRdAddr[12].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[13] <= rMtDdrRdAddr[13].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[14] <= rMtDdrRdAddr[14].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[15] <= rMtDdrRdAddr[15].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[16] <= rMtDdrRdAddr[16].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[17] <= rMtDdrRdAddr[17].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[18] <= rMtDdrRdAddr[18].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[19] <= rMtDdrRdAddr[19].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[20] <= rMtDdrRdAddr[20].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[21] <= rMtDdrRdAddr[21].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[22] <= rMtDdrRdAddr[22].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[23] <= rMtDdrRdAddr[23].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[24] <= rMtDdrRdAddr[24].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[25] <= rMtDdrRdAddr[25].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[26] <= rMtDdrRdAddr[26].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[27] <= rMtDdrRdAddr[27].DB_MAX_OUTPUT_PORT_TYPE
MtDdrRdAddr[28] <= rMtDdrRdAddr[28].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrEn => URd2HFfWrEn.DATAIN
D2URdFfWrData[0] => URd2HFfWrData[0].DATAIN
D2URdFfWrData[1] => URd2HFfWrData[1].DATAIN
D2URdFfWrData[2] => URd2HFfWrData[2].DATAIN
D2URdFfWrData[3] => URd2HFfWrData[3].DATAIN
D2URdFfWrData[4] => URd2HFfWrData[4].DATAIN
D2URdFfWrData[5] => URd2HFfWrData[5].DATAIN
D2URdFfWrData[6] => URd2HFfWrData[6].DATAIN
D2URdFfWrData[7] => URd2HFfWrData[7].DATAIN
D2URdFfWrData[8] => URd2HFfWrData[8].DATAIN
D2URdFfWrData[9] => URd2HFfWrData[9].DATAIN
D2URdFfWrData[10] => URd2HFfWrData[10].DATAIN
D2URdFfWrData[11] => URd2HFfWrData[11].DATAIN
D2URdFfWrData[12] => URd2HFfWrData[12].DATAIN
D2URdFfWrData[13] => URd2HFfWrData[13].DATAIN
D2URdFfWrData[14] => URd2HFfWrData[14].DATAIN
D2URdFfWrData[15] => URd2HFfWrData[15].DATAIN
D2URdFfWrData[16] => URd2HFfWrData[16].DATAIN
D2URdFfWrData[17] => URd2HFfWrData[17].DATAIN
D2URdFfWrData[18] => URd2HFfWrData[18].DATAIN
D2URdFfWrData[19] => URd2HFfWrData[19].DATAIN
D2URdFfWrData[20] => URd2HFfWrData[20].DATAIN
D2URdFfWrData[21] => URd2HFfWrData[21].DATAIN
D2URdFfWrData[22] => URd2HFfWrData[22].DATAIN
D2URdFfWrData[23] => URd2HFfWrData[23].DATAIN
D2URdFfWrData[24] => URd2HFfWrData[24].DATAIN
D2URdFfWrData[25] => URd2HFfWrData[25].DATAIN
D2URdFfWrData[26] => URd2HFfWrData[26].DATAIN
D2URdFfWrData[27] => URd2HFfWrData[27].DATAIN
D2URdFfWrData[28] => URd2HFfWrData[28].DATAIN
D2URdFfWrData[29] => URd2HFfWrData[29].DATAIN
D2URdFfWrData[30] => URd2HFfWrData[30].DATAIN
D2URdFfWrData[31] => URd2HFfWrData[31].DATAIN
D2URdFfWrData[32] => URd2HFfWrData[32].DATAIN
D2URdFfWrData[33] => URd2HFfWrData[33].DATAIN
D2URdFfWrData[34] => URd2HFfWrData[34].DATAIN
D2URdFfWrData[35] => URd2HFfWrData[35].DATAIN
D2URdFfWrData[36] => URd2HFfWrData[36].DATAIN
D2URdFfWrData[37] => URd2HFfWrData[37].DATAIN
D2URdFfWrData[38] => URd2HFfWrData[38].DATAIN
D2URdFfWrData[39] => URd2HFfWrData[39].DATAIN
D2URdFfWrData[40] => URd2HFfWrData[40].DATAIN
D2URdFfWrData[41] => URd2HFfWrData[41].DATAIN
D2URdFfWrData[42] => URd2HFfWrData[42].DATAIN
D2URdFfWrData[43] => URd2HFfWrData[43].DATAIN
D2URdFfWrData[44] => URd2HFfWrData[44].DATAIN
D2URdFfWrData[45] => URd2HFfWrData[45].DATAIN
D2URdFfWrData[46] => URd2HFfWrData[46].DATAIN
D2URdFfWrData[47] => URd2HFfWrData[47].DATAIN
D2URdFfWrData[48] => URd2HFfWrData[48].DATAIN
D2URdFfWrData[49] => URd2HFfWrData[49].DATAIN
D2URdFfWrData[50] => URd2HFfWrData[50].DATAIN
D2URdFfWrData[51] => URd2HFfWrData[51].DATAIN
D2URdFfWrData[52] => URd2HFfWrData[52].DATAIN
D2URdFfWrData[53] => URd2HFfWrData[53].DATAIN
D2URdFfWrData[54] => URd2HFfWrData[54].DATAIN
D2URdFfWrData[55] => URd2HFfWrData[55].DATAIN
D2URdFfWrData[56] => URd2HFfWrData[56].DATAIN
D2URdFfWrData[57] => URd2HFfWrData[57].DATAIN
D2URdFfWrData[58] => URd2HFfWrData[58].DATAIN
D2URdFfWrData[59] => URd2HFfWrData[59].DATAIN
D2URdFfWrData[60] => URd2HFfWrData[60].DATAIN
D2URdFfWrData[61] => URd2HFfWrData[61].DATAIN
D2URdFfWrData[62] => URd2HFfWrData[62].DATAIN
D2URdFfWrData[63] => URd2HFfWrData[63].DATAIN
D2URdFfWrCnt[0] <= URd2HFfWrCnt[0].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[1] <= URd2HFfWrCnt[1].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[2] <= URd2HFfWrCnt[2].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[3] <= URd2HFfWrCnt[3].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[4] <= URd2HFfWrCnt[4].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[5] <= URd2HFfWrCnt[5].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[6] <= URd2HFfWrCnt[6].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[7] <= URd2HFfWrCnt[7].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[8] <= URd2HFfWrCnt[8].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[9] <= URd2HFfWrCnt[9].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[10] <= URd2HFfWrCnt[10].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[11] <= URd2HFfWrCnt[11].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[12] <= URd2HFfWrCnt[12].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[13] <= URd2HFfWrCnt[13].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[14] <= URd2HFfWrCnt[14].DB_MAX_OUTPUT_PORT_TYPE
D2URdFfWrCnt[15] <= URd2HFfWrCnt[15].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrEn <= D2URdFfWrEn.DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[0] <= D2URdFfWrData[0].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[1] <= D2URdFfWrData[1].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[2] <= D2URdFfWrData[2].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[3] <= D2URdFfWrData[3].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[4] <= D2URdFfWrData[4].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[5] <= D2URdFfWrData[5].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[6] <= D2URdFfWrData[6].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[7] <= D2URdFfWrData[7].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[8] <= D2URdFfWrData[8].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[9] <= D2URdFfWrData[9].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[10] <= D2URdFfWrData[10].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[11] <= D2URdFfWrData[11].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[12] <= D2URdFfWrData[12].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[13] <= D2URdFfWrData[13].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[14] <= D2URdFfWrData[14].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[15] <= D2URdFfWrData[15].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[16] <= D2URdFfWrData[16].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[17] <= D2URdFfWrData[17].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[18] <= D2URdFfWrData[18].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[19] <= D2URdFfWrData[19].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[20] <= D2URdFfWrData[20].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[21] <= D2URdFfWrData[21].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[22] <= D2URdFfWrData[22].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[23] <= D2URdFfWrData[23].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[24] <= D2URdFfWrData[24].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[25] <= D2URdFfWrData[25].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[26] <= D2URdFfWrData[26].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[27] <= D2URdFfWrData[27].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[28] <= D2URdFfWrData[28].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[29] <= D2URdFfWrData[29].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[30] <= D2URdFfWrData[30].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[31] <= D2URdFfWrData[31].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[32] <= D2URdFfWrData[32].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[33] <= D2URdFfWrData[33].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[34] <= D2URdFfWrData[34].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[35] <= D2URdFfWrData[35].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[36] <= D2URdFfWrData[36].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[37] <= D2URdFfWrData[37].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[38] <= D2URdFfWrData[38].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[39] <= D2URdFfWrData[39].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[40] <= D2URdFfWrData[40].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[41] <= D2URdFfWrData[41].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[42] <= D2URdFfWrData[42].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[43] <= D2URdFfWrData[43].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[44] <= D2URdFfWrData[44].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[45] <= D2URdFfWrData[45].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[46] <= D2URdFfWrData[46].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[47] <= D2URdFfWrData[47].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[48] <= D2URdFfWrData[48].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[49] <= D2URdFfWrData[49].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[50] <= D2URdFfWrData[50].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[51] <= D2URdFfWrData[51].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[52] <= D2URdFfWrData[52].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[53] <= D2URdFfWrData[53].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[54] <= D2URdFfWrData[54].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[55] <= D2URdFfWrData[55].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[56] <= D2URdFfWrData[56].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[57] <= D2URdFfWrData[57].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[58] <= D2URdFfWrData[58].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[59] <= D2URdFfWrData[59].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[60] <= D2URdFfWrData[60].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[61] <= D2URdFfWrData[61].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[62] <= D2URdFfWrData[62].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrData[63] <= D2URdFfWrData[63].DB_MAX_OUTPUT_PORT_TYPE
URd2HFfWrCnt[0] => D2URdFfWrCnt[0].DATAIN
URd2HFfWrCnt[1] => D2URdFfWrCnt[1].DATAIN
URd2HFfWrCnt[2] => D2URdFfWrCnt[2].DATAIN
URd2HFfWrCnt[3] => D2URdFfWrCnt[3].DATAIN
URd2HFfWrCnt[4] => D2URdFfWrCnt[4].DATAIN
URd2HFfWrCnt[5] => D2URdFfWrCnt[5].DATAIN
URd2HFfWrCnt[6] => D2URdFfWrCnt[6].DATAIN
URd2HFfWrCnt[7] => D2URdFfWrCnt[7].DATAIN
URd2HFfWrCnt[8] => D2URdFfWrCnt[8].DATAIN
URd2HFfWrCnt[9] => D2URdFfWrCnt[9].DATAIN
URd2HFfWrCnt[10] => D2URdFfWrCnt[10].DATAIN
URd2HFfWrCnt[11] => D2URdFfWrCnt[11].DATAIN
URd2HFfWrCnt[12] => D2URdFfWrCnt[12].DATAIN
URd2HFfWrCnt[13] => D2URdFfWrCnt[13].DATAIN
URd2HFfWrCnt[14] => D2URdFfWrCnt[14].DATAIN
URd2HFfWrCnt[15] => D2URdFfWrCnt[15].DATAIN


|Question2|fifo256x64to32:u_URd2HFf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_o9k1:auto_generated.aclr
data[0] => dcfifo_o9k1:auto_generated.data[0]
data[1] => dcfifo_o9k1:auto_generated.data[1]
data[2] => dcfifo_o9k1:auto_generated.data[2]
data[3] => dcfifo_o9k1:auto_generated.data[3]
data[4] => dcfifo_o9k1:auto_generated.data[4]
data[5] => dcfifo_o9k1:auto_generated.data[5]
data[6] => dcfifo_o9k1:auto_generated.data[6]
data[7] => dcfifo_o9k1:auto_generated.data[7]
data[8] => dcfifo_o9k1:auto_generated.data[8]
data[9] => dcfifo_o9k1:auto_generated.data[9]
data[10] => dcfifo_o9k1:auto_generated.data[10]
data[11] => dcfifo_o9k1:auto_generated.data[11]
data[12] => dcfifo_o9k1:auto_generated.data[12]
data[13] => dcfifo_o9k1:auto_generated.data[13]
data[14] => dcfifo_o9k1:auto_generated.data[14]
data[15] => dcfifo_o9k1:auto_generated.data[15]
data[16] => dcfifo_o9k1:auto_generated.data[16]
data[17] => dcfifo_o9k1:auto_generated.data[17]
data[18] => dcfifo_o9k1:auto_generated.data[18]
data[19] => dcfifo_o9k1:auto_generated.data[19]
data[20] => dcfifo_o9k1:auto_generated.data[20]
data[21] => dcfifo_o9k1:auto_generated.data[21]
data[22] => dcfifo_o9k1:auto_generated.data[22]
data[23] => dcfifo_o9k1:auto_generated.data[23]
data[24] => dcfifo_o9k1:auto_generated.data[24]
data[25] => dcfifo_o9k1:auto_generated.data[25]
data[26] => dcfifo_o9k1:auto_generated.data[26]
data[27] => dcfifo_o9k1:auto_generated.data[27]
data[28] => dcfifo_o9k1:auto_generated.data[28]
data[29] => dcfifo_o9k1:auto_generated.data[29]
data[30] => dcfifo_o9k1:auto_generated.data[30]
data[31] => dcfifo_o9k1:auto_generated.data[31]
data[32] => dcfifo_o9k1:auto_generated.data[32]
data[33] => dcfifo_o9k1:auto_generated.data[33]
data[34] => dcfifo_o9k1:auto_generated.data[34]
data[35] => dcfifo_o9k1:auto_generated.data[35]
data[36] => dcfifo_o9k1:auto_generated.data[36]
data[37] => dcfifo_o9k1:auto_generated.data[37]
data[38] => dcfifo_o9k1:auto_generated.data[38]
data[39] => dcfifo_o9k1:auto_generated.data[39]
data[40] => dcfifo_o9k1:auto_generated.data[40]
data[41] => dcfifo_o9k1:auto_generated.data[41]
data[42] => dcfifo_o9k1:auto_generated.data[42]
data[43] => dcfifo_o9k1:auto_generated.data[43]
data[44] => dcfifo_o9k1:auto_generated.data[44]
data[45] => dcfifo_o9k1:auto_generated.data[45]
data[46] => dcfifo_o9k1:auto_generated.data[46]
data[47] => dcfifo_o9k1:auto_generated.data[47]
data[48] => dcfifo_o9k1:auto_generated.data[48]
data[49] => dcfifo_o9k1:auto_generated.data[49]
data[50] => dcfifo_o9k1:auto_generated.data[50]
data[51] => dcfifo_o9k1:auto_generated.data[51]
data[52] => dcfifo_o9k1:auto_generated.data[52]
data[53] => dcfifo_o9k1:auto_generated.data[53]
data[54] => dcfifo_o9k1:auto_generated.data[54]
data[55] => dcfifo_o9k1:auto_generated.data[55]
data[56] => dcfifo_o9k1:auto_generated.data[56]
data[57] => dcfifo_o9k1:auto_generated.data[57]
data[58] => dcfifo_o9k1:auto_generated.data[58]
data[59] => dcfifo_o9k1:auto_generated.data[59]
data[60] => dcfifo_o9k1:auto_generated.data[60]
data[61] => dcfifo_o9k1:auto_generated.data[61]
data[62] => dcfifo_o9k1:auto_generated.data[62]
data[63] => dcfifo_o9k1:auto_generated.data[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_o9k1:auto_generated.q[0]
q[1] <= dcfifo_o9k1:auto_generated.q[1]
q[2] <= dcfifo_o9k1:auto_generated.q[2]
q[3] <= dcfifo_o9k1:auto_generated.q[3]
q[4] <= dcfifo_o9k1:auto_generated.q[4]
q[5] <= dcfifo_o9k1:auto_generated.q[5]
q[6] <= dcfifo_o9k1:auto_generated.q[6]
q[7] <= dcfifo_o9k1:auto_generated.q[7]
q[8] <= dcfifo_o9k1:auto_generated.q[8]
q[9] <= dcfifo_o9k1:auto_generated.q[9]
q[10] <= dcfifo_o9k1:auto_generated.q[10]
q[11] <= dcfifo_o9k1:auto_generated.q[11]
q[12] <= dcfifo_o9k1:auto_generated.q[12]
q[13] <= dcfifo_o9k1:auto_generated.q[13]
q[14] <= dcfifo_o9k1:auto_generated.q[14]
q[15] <= dcfifo_o9k1:auto_generated.q[15]
q[16] <= dcfifo_o9k1:auto_generated.q[16]
q[17] <= dcfifo_o9k1:auto_generated.q[17]
q[18] <= dcfifo_o9k1:auto_generated.q[18]
q[19] <= dcfifo_o9k1:auto_generated.q[19]
q[20] <= dcfifo_o9k1:auto_generated.q[20]
q[21] <= dcfifo_o9k1:auto_generated.q[21]
q[22] <= dcfifo_o9k1:auto_generated.q[22]
q[23] <= dcfifo_o9k1:auto_generated.q[23]
q[24] <= dcfifo_o9k1:auto_generated.q[24]
q[25] <= dcfifo_o9k1:auto_generated.q[25]
q[26] <= dcfifo_o9k1:auto_generated.q[26]
q[27] <= dcfifo_o9k1:auto_generated.q[27]
q[28] <= dcfifo_o9k1:auto_generated.q[28]
q[29] <= dcfifo_o9k1:auto_generated.q[29]
q[30] <= dcfifo_o9k1:auto_generated.q[30]
q[31] <= dcfifo_o9k1:auto_generated.q[31]
rdclk => dcfifo_o9k1:auto_generated.rdclk
rdempty <= dcfifo_o9k1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_o9k1:auto_generated.rdreq
rdusedw[0] <= dcfifo_o9k1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_o9k1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_o9k1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_o9k1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_o9k1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_o9k1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_o9k1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_o9k1:auto_generated.rdusedw[7]
wrclk => dcfifo_o9k1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_o9k1:auto_generated.wrfull
wrreq => dcfifo_o9k1:auto_generated.wrreq
wrusedw[0] <= dcfifo_o9k1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_o9k1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_o9k1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_o9k1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_o9k1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_o9k1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_o9k1:auto_generated.wrusedw[6]


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated
aclr => _.IN0
aclr => _.IN0
aclr => cntr_red:cntr_b.aset
data[0] => altsyncram_ju21:fifo_ram.data_a[0]
data[1] => altsyncram_ju21:fifo_ram.data_a[1]
data[2] => altsyncram_ju21:fifo_ram.data_a[2]
data[3] => altsyncram_ju21:fifo_ram.data_a[3]
data[4] => altsyncram_ju21:fifo_ram.data_a[4]
data[5] => altsyncram_ju21:fifo_ram.data_a[5]
data[6] => altsyncram_ju21:fifo_ram.data_a[6]
data[7] => altsyncram_ju21:fifo_ram.data_a[7]
data[8] => altsyncram_ju21:fifo_ram.data_a[8]
data[9] => altsyncram_ju21:fifo_ram.data_a[9]
data[10] => altsyncram_ju21:fifo_ram.data_a[10]
data[11] => altsyncram_ju21:fifo_ram.data_a[11]
data[12] => altsyncram_ju21:fifo_ram.data_a[12]
data[13] => altsyncram_ju21:fifo_ram.data_a[13]
data[14] => altsyncram_ju21:fifo_ram.data_a[14]
data[15] => altsyncram_ju21:fifo_ram.data_a[15]
data[16] => altsyncram_ju21:fifo_ram.data_a[16]
data[17] => altsyncram_ju21:fifo_ram.data_a[17]
data[18] => altsyncram_ju21:fifo_ram.data_a[18]
data[19] => altsyncram_ju21:fifo_ram.data_a[19]
data[20] => altsyncram_ju21:fifo_ram.data_a[20]
data[21] => altsyncram_ju21:fifo_ram.data_a[21]
data[22] => altsyncram_ju21:fifo_ram.data_a[22]
data[23] => altsyncram_ju21:fifo_ram.data_a[23]
data[24] => altsyncram_ju21:fifo_ram.data_a[24]
data[25] => altsyncram_ju21:fifo_ram.data_a[25]
data[26] => altsyncram_ju21:fifo_ram.data_a[26]
data[27] => altsyncram_ju21:fifo_ram.data_a[27]
data[28] => altsyncram_ju21:fifo_ram.data_a[28]
data[29] => altsyncram_ju21:fifo_ram.data_a[29]
data[30] => altsyncram_ju21:fifo_ram.data_a[30]
data[31] => altsyncram_ju21:fifo_ram.data_a[31]
data[32] => altsyncram_ju21:fifo_ram.data_a[32]
data[33] => altsyncram_ju21:fifo_ram.data_a[33]
data[34] => altsyncram_ju21:fifo_ram.data_a[34]
data[35] => altsyncram_ju21:fifo_ram.data_a[35]
data[36] => altsyncram_ju21:fifo_ram.data_a[36]
data[37] => altsyncram_ju21:fifo_ram.data_a[37]
data[38] => altsyncram_ju21:fifo_ram.data_a[38]
data[39] => altsyncram_ju21:fifo_ram.data_a[39]
data[40] => altsyncram_ju21:fifo_ram.data_a[40]
data[41] => altsyncram_ju21:fifo_ram.data_a[41]
data[42] => altsyncram_ju21:fifo_ram.data_a[42]
data[43] => altsyncram_ju21:fifo_ram.data_a[43]
data[44] => altsyncram_ju21:fifo_ram.data_a[44]
data[45] => altsyncram_ju21:fifo_ram.data_a[45]
data[46] => altsyncram_ju21:fifo_ram.data_a[46]
data[47] => altsyncram_ju21:fifo_ram.data_a[47]
data[48] => altsyncram_ju21:fifo_ram.data_a[48]
data[49] => altsyncram_ju21:fifo_ram.data_a[49]
data[50] => altsyncram_ju21:fifo_ram.data_a[50]
data[51] => altsyncram_ju21:fifo_ram.data_a[51]
data[52] => altsyncram_ju21:fifo_ram.data_a[52]
data[53] => altsyncram_ju21:fifo_ram.data_a[53]
data[54] => altsyncram_ju21:fifo_ram.data_a[54]
data[55] => altsyncram_ju21:fifo_ram.data_a[55]
data[56] => altsyncram_ju21:fifo_ram.data_a[56]
data[57] => altsyncram_ju21:fifo_ram.data_a[57]
data[58] => altsyncram_ju21:fifo_ram.data_a[58]
data[59] => altsyncram_ju21:fifo_ram.data_a[59]
data[60] => altsyncram_ju21:fifo_ram.data_a[60]
data[61] => altsyncram_ju21:fifo_ram.data_a[61]
data[62] => altsyncram_ju21:fifo_ram.data_a[62]
data[63] => altsyncram_ju21:fifo_ram.data_a[63]
q[0] <= altsyncram_ju21:fifo_ram.q_b[0]
q[1] <= altsyncram_ju21:fifo_ram.q_b[1]
q[2] <= altsyncram_ju21:fifo_ram.q_b[2]
q[3] <= altsyncram_ju21:fifo_ram.q_b[3]
q[4] <= altsyncram_ju21:fifo_ram.q_b[4]
q[5] <= altsyncram_ju21:fifo_ram.q_b[5]
q[6] <= altsyncram_ju21:fifo_ram.q_b[6]
q[7] <= altsyncram_ju21:fifo_ram.q_b[7]
q[8] <= altsyncram_ju21:fifo_ram.q_b[8]
q[9] <= altsyncram_ju21:fifo_ram.q_b[9]
q[10] <= altsyncram_ju21:fifo_ram.q_b[10]
q[11] <= altsyncram_ju21:fifo_ram.q_b[11]
q[12] <= altsyncram_ju21:fifo_ram.q_b[12]
q[13] <= altsyncram_ju21:fifo_ram.q_b[13]
q[14] <= altsyncram_ju21:fifo_ram.q_b[14]
q[15] <= altsyncram_ju21:fifo_ram.q_b[15]
q[16] <= altsyncram_ju21:fifo_ram.q_b[16]
q[17] <= altsyncram_ju21:fifo_ram.q_b[17]
q[18] <= altsyncram_ju21:fifo_ram.q_b[18]
q[19] <= altsyncram_ju21:fifo_ram.q_b[19]
q[20] <= altsyncram_ju21:fifo_ram.q_b[20]
q[21] <= altsyncram_ju21:fifo_ram.q_b[21]
q[22] <= altsyncram_ju21:fifo_ram.q_b[22]
q[23] <= altsyncram_ju21:fifo_ram.q_b[23]
q[24] <= altsyncram_ju21:fifo_ram.q_b[24]
q[25] <= altsyncram_ju21:fifo_ram.q_b[25]
q[26] <= altsyncram_ju21:fifo_ram.q_b[26]
q[27] <= altsyncram_ju21:fifo_ram.q_b[27]
q[28] <= altsyncram_ju21:fifo_ram.q_b[28]
q[29] <= altsyncram_ju21:fifo_ram.q_b[29]
q[30] <= altsyncram_ju21:fifo_ram.q_b[30]
q[31] <= altsyncram_ju21:fifo_ram.q_b[31]
rdclk => a_graycounter_hg6:rdptr_g1p.clock
rdclk => altsyncram_ju21:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_hd9:rs_brp.clock
rdclk => dffpipe_fd9:rs_bwp.clock
rdclk => alt_synch_pipe_1ol:rs_dgwp.clock
rdclk => cntr_red:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_eub:wrptr_g1p.clock
wrclk => altsyncram_ju21:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_fd9:ws_brp.clock
wrclk => dffpipe_fd9:ws_bwp.clock
wrclk => alt_synch_pipe_2ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_gray2bin_jra:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_graycounter_hg6:rdptr_g1p
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|a_graycounter_eub:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a0.PORTADATAIN1
data_a[33] => ram_block11a1.PORTADATAIN1
data_a[34] => ram_block11a2.PORTADATAIN1
data_a[35] => ram_block11a3.PORTADATAIN1
data_a[36] => ram_block11a4.PORTADATAIN1
data_a[37] => ram_block11a5.PORTADATAIN1
data_a[38] => ram_block11a6.PORTADATAIN1
data_a[39] => ram_block11a7.PORTADATAIN1
data_a[40] => ram_block11a8.PORTADATAIN1
data_a[41] => ram_block11a9.PORTADATAIN1
data_a[42] => ram_block11a10.PORTADATAIN1
data_a[43] => ram_block11a11.PORTADATAIN1
data_a[44] => ram_block11a12.PORTADATAIN1
data_a[45] => ram_block11a13.PORTADATAIN1
data_a[46] => ram_block11a14.PORTADATAIN1
data_a[47] => ram_block11a15.PORTADATAIN1
data_a[48] => ram_block11a16.PORTADATAIN1
data_a[49] => ram_block11a17.PORTADATAIN1
data_a[50] => ram_block11a18.PORTADATAIN1
data_a[51] => ram_block11a19.PORTADATAIN1
data_a[52] => ram_block11a20.PORTADATAIN1
data_a[53] => ram_block11a21.PORTADATAIN1
data_a[54] => ram_block11a22.PORTADATAIN1
data_a[55] => ram_block11a23.PORTADATAIN1
data_a[56] => ram_block11a24.PORTADATAIN1
data_a[57] => ram_block11a25.PORTADATAIN1
data_a[58] => ram_block11a26.PORTADATAIN1
data_a[59] => ram_block11a27.PORTADATAIN1
data_a[60] => ram_block11a28.PORTADATAIN1
data_a[61] => ram_block11a29.PORTADATAIN1
data_a[62] => ram_block11a30.PORTADATAIN1
data_a[63] => ram_block11a31.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_hd9:rs_brp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_fd9:rs_bwp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_1ol:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_fd9:ws_brp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_fd9:ws_bwp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_2ol:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|cmpr_4h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|cmpr_4h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Question2|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|cntr_red:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Question2|HDMI:u_HDMI
RstB => HDMIConfig:u_HDMIConfig.RstB
RstB => VGAGenerator:u_VGAGenerator.RstB
Clk => HDMIConfig:u_HDMIConfig.Clk
Clk => VGAGenerator:u_VGAGenerator.Clk
HDMIReq => VGAGenerator:u_VGAGenerator.VGAReq
HDMIBusy <= VGAGenerator:u_VGAGenerator.VGABusy
HDMIStatus[0] <= HDMIConfig:u_HDMIConfig.Busy
HDMIStatus[1] <= VGAGenerator:u_VGAGenerator.VGAError
HDMIUserClk <= VGAGenerator:u_VGAGenerator.VGAClk
HDMIFfRdEn <= VGAGenerator:u_VGAGenerator.VGAFfRdEn
HDMIFfRdData[0] => VGAGenerator:u_VGAGenerator.VGAFfRdData[0]
HDMIFfRdData[1] => VGAGenerator:u_VGAGenerator.VGAFfRdData[1]
HDMIFfRdData[2] => VGAGenerator:u_VGAGenerator.VGAFfRdData[2]
HDMIFfRdData[3] => VGAGenerator:u_VGAGenerator.VGAFfRdData[3]
HDMIFfRdData[4] => VGAGenerator:u_VGAGenerator.VGAFfRdData[4]
HDMIFfRdData[5] => VGAGenerator:u_VGAGenerator.VGAFfRdData[5]
HDMIFfRdData[6] => VGAGenerator:u_VGAGenerator.VGAFfRdData[6]
HDMIFfRdData[7] => VGAGenerator:u_VGAGenerator.VGAFfRdData[7]
HDMIFfRdData[8] => VGAGenerator:u_VGAGenerator.VGAFfRdData[8]
HDMIFfRdData[9] => VGAGenerator:u_VGAGenerator.VGAFfRdData[9]
HDMIFfRdData[10] => VGAGenerator:u_VGAGenerator.VGAFfRdData[10]
HDMIFfRdData[11] => VGAGenerator:u_VGAGenerator.VGAFfRdData[11]
HDMIFfRdData[12] => VGAGenerator:u_VGAGenerator.VGAFfRdData[12]
HDMIFfRdData[13] => VGAGenerator:u_VGAGenerator.VGAFfRdData[13]
HDMIFfRdData[14] => VGAGenerator:u_VGAGenerator.VGAFfRdData[14]
HDMIFfRdData[15] => VGAGenerator:u_VGAGenerator.VGAFfRdData[15]
HDMIFfRdData[16] => VGAGenerator:u_VGAGenerator.VGAFfRdData[16]
HDMIFfRdData[17] => VGAGenerator:u_VGAGenerator.VGAFfRdData[17]
HDMIFfRdData[18] => VGAGenerator:u_VGAGenerator.VGAFfRdData[18]
HDMIFfRdData[19] => VGAGenerator:u_VGAGenerator.VGAFfRdData[19]
HDMIFfRdData[20] => VGAGenerator:u_VGAGenerator.VGAFfRdData[20]
HDMIFfRdData[21] => VGAGenerator:u_VGAGenerator.VGAFfRdData[21]
HDMIFfRdData[22] => VGAGenerator:u_VGAGenerator.VGAFfRdData[22]
HDMIFfRdData[23] => VGAGenerator:u_VGAGenerator.VGAFfRdData[23]
HDMIFfEmpty => VGAGenerator:u_VGAGenerator.VGAFfEmpty
HDMIFfRdCnt[0] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[0]
HDMIFfRdCnt[1] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[1]
HDMIFfRdCnt[2] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[2]
HDMIFfRdCnt[3] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[3]
HDMIFfRdCnt[4] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[4]
HDMIFfRdCnt[5] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[5]
HDMIFfRdCnt[6] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[6]
HDMIFfRdCnt[7] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[7]
HDMIFfRdCnt[8] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[8]
HDMIFfRdCnt[9] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[9]
HDMIFfRdCnt[10] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[10]
HDMIFfRdCnt[11] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[11]
HDMIFfRdCnt[12] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[12]
HDMIFfRdCnt[13] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[13]
HDMIFfRdCnt[14] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[14]
HDMIFfRdCnt[15] => VGAGenerator:u_VGAGenerator.VGAFfRdCnt[15]
HDMI_TX_INT => HDMIConfig:u_HDMIConfig.HDMI_TX_INT
HDMI_I2C_SCL <= HDMIConfig:u_HDMIConfig.I2CSCL
HDMI_I2C_SDA <> HDMIConfig:u_HDMIConfig.I2CSDA
HDMI_TX_CLK <= VGAGenerator:u_VGAGenerator.VGAClkB
HDMI_TX_D[0] <= VGAGenerator:u_VGAGenerator.VGAData[0]
HDMI_TX_D[1] <= VGAGenerator:u_VGAGenerator.VGAData[1]
HDMI_TX_D[2] <= VGAGenerator:u_VGAGenerator.VGAData[2]
HDMI_TX_D[3] <= VGAGenerator:u_VGAGenerator.VGAData[3]
HDMI_TX_D[4] <= VGAGenerator:u_VGAGenerator.VGAData[4]
HDMI_TX_D[5] <= VGAGenerator:u_VGAGenerator.VGAData[5]
HDMI_TX_D[6] <= VGAGenerator:u_VGAGenerator.VGAData[6]
HDMI_TX_D[7] <= VGAGenerator:u_VGAGenerator.VGAData[7]
HDMI_TX_D[8] <= VGAGenerator:u_VGAGenerator.VGAData[8]
HDMI_TX_D[9] <= VGAGenerator:u_VGAGenerator.VGAData[9]
HDMI_TX_D[10] <= VGAGenerator:u_VGAGenerator.VGAData[10]
HDMI_TX_D[11] <= VGAGenerator:u_VGAGenerator.VGAData[11]
HDMI_TX_D[12] <= VGAGenerator:u_VGAGenerator.VGAData[12]
HDMI_TX_D[13] <= VGAGenerator:u_VGAGenerator.VGAData[13]
HDMI_TX_D[14] <= VGAGenerator:u_VGAGenerator.VGAData[14]
HDMI_TX_D[15] <= VGAGenerator:u_VGAGenerator.VGAData[15]
HDMI_TX_D[16] <= VGAGenerator:u_VGAGenerator.VGAData[16]
HDMI_TX_D[17] <= VGAGenerator:u_VGAGenerator.VGAData[17]
HDMI_TX_D[18] <= VGAGenerator:u_VGAGenerator.VGAData[18]
HDMI_TX_D[19] <= VGAGenerator:u_VGAGenerator.VGAData[19]
HDMI_TX_D[20] <= VGAGenerator:u_VGAGenerator.VGAData[20]
HDMI_TX_D[21] <= VGAGenerator:u_VGAGenerator.VGAData[21]
HDMI_TX_D[22] <= VGAGenerator:u_VGAGenerator.VGAData[22]
HDMI_TX_D[23] <= VGAGenerator:u_VGAGenerator.VGAData[23]
HDMI_TX_DE <= VGAGenerator:u_VGAGenerator.VGADe
HDMI_TX_HS <= VGAGenerator:u_VGAGenerator.VGAHSync
HDMI_TX_VS <= VGAGenerator:u_VGAGenerator.VGAVSync


|Question2|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig
Clk => I2CCtrl:u_I2CCtrl1.Clk
Clk => rI2CCmdReq.CLK
Clk => rRomAddrCnt[0].CLK
Clk => rRomAddrCnt[1].CLK
Clk => rRomAddrCnt[2].CLK
Clk => rRomAddrCnt[3].CLK
Clk => rRomAddrCnt[4].CLK
Clk => rI2CCmdBusy[0].CLK
Clk => rI2CCmdBusy[1].CLK
Clk => rBusy.CLK
Clk => HDMIRom:u_HDMIRom.Clk
Clk => rState~1.DATAIN
RstB => I2CCtrl:u_I2CCtrl1.RstB
RstB => rBusy.OUTPUTSELECT
RstB => rI2CCmdReq.OUTPUTSELECT
RstB => rRomAddrCnt.OUTPUTSELECT
RstB => rRomAddrCnt.OUTPUTSELECT
RstB => rRomAddrCnt.OUTPUTSELECT
RstB => rRomAddrCnt.OUTPUTSELECT
RstB => rRomAddrCnt.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rI2CCmdBusy.OUTPUTSELECT
RstB => rI2CCmdBusy.OUTPUTSELECT
I2CSDA <> I2CCtrl:u_I2CCtrl1.I2CSDA
I2CSCL <= I2CCtrl:u_I2CCtrl1.I2CSCL
HDMI_TX_INT => Selector3.IN3
HDMI_TX_INT => u_rRomAddrCnt.IN0
HDMI_TX_INT => Selector0.IN4
Busy <= rBusy.DB_MAX_OUTPUT_PORT_TYPE


|Question2|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|I2CCtrl:u_I2CCtrl1
RstB => rI2CCmdBusy.OUTPUTSELECT
RstB => rDivEn.OUTPUTSELECT
RstB => rDivEnHalf.OUTPUTSELECT
RstB => rI2CSCL.OUTPUTSELECT
RstB => rI2CSDA.OUTPUTSELECT
RstB => rI2CAck.OUTPUTSELECT
RstB => rI2CError.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rShiftReg.OUTPUTSELECT
RstB => rI2CDataReq.OUTPUTSELECT
RstB => rI2CDataReq.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rState.OUTPUTSELECT
RstB => rDataCnt.OUTPUTSELECT
RstB => rDataCnt.OUTPUTSELECT
RstB => rDataCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rDivCnt.OUTPUTSELECT
RstB => rI2CSDAOe.OUTPUTSELECT
RstB => rI2CSDAOe.OUTPUTSELECT
RstB => rI2CSDAOe.OUTPUTSELECT
RstB => rI2CSDAOe.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
RstB => rI2CStartAddr.OUTPUTSELECT
Clk => rI2CError.CLK
Clk => rI2CAck.CLK
Clk => rI2CSDAin.CLK
Clk => rI2CSDAOe[0].CLK
Clk => rI2CSDAOe[1].CLK
Clk => rI2CSDAOe[2].CLK
Clk => rI2CSDAOe[3].CLK
Clk => rI2CSDA.CLK
Clk => rShiftReg[0].CLK
Clk => rShiftReg[1].CLK
Clk => rShiftReg[2].CLK
Clk => rShiftReg[3].CLK
Clk => rShiftReg[4].CLK
Clk => rShiftReg[5].CLK
Clk => rShiftReg[6].CLK
Clk => rShiftReg[7].CLK
Clk => rI2CStartAddr[0].CLK
Clk => rI2CStartAddr[1].CLK
Clk => rI2CStartAddr[2].CLK
Clk => rI2CStartAddr[3].CLK
Clk => rI2CStartAddr[4].CLK
Clk => rI2CStartAddr[5].CLK
Clk => rI2CStartAddr[6].CLK
Clk => rI2CStartAddr[7].CLK
Clk => rI2CDataReq[0].CLK
Clk => rI2CDataReq[1].CLK
Clk => rI2CSCL.CLK
Clk => rDivEnHalf.CLK
Clk => rDivEn.CLK
Clk => rDivCnt[0].CLK
Clk => rDivCnt[1].CLK
Clk => rDivCnt[2].CLK
Clk => rDivCnt[3].CLK
Clk => rDivCnt[4].CLK
Clk => rDivCnt[5].CLK
Clk => rDivCnt[6].CLK
Clk => rDivCnt[7].CLK
Clk => rDivCnt[8].CLK
Clk => rDivCnt[9].CLK
Clk => rDivCnt[10].CLK
Clk => rDivCnt[11].CLK
Clk => rDataCnt[0].CLK
Clk => rDataCnt[1].CLK
Clk => rDataCnt[2].CLK
Clk => rI2CCmdBusy.CLK
Clk => rState~1.DATAIN
I2CCmdReq => u_rState.IN0
I2CCmdReq => u_rI2CStartAddr.IN1
I2CCmdBusy <= rI2CCmdBusy.DB_MAX_OUTPUT_PORT_TYPE
I2CStartAddr[0] => rI2CStartAddr.DATAB
I2CStartAddr[1] => rI2CStartAddr.DATAB
I2CStartAddr[2] => rI2CStartAddr.DATAB
I2CStartAddr[3] => rI2CStartAddr.DATAB
I2CStartAddr[4] => rI2CStartAddr.DATAB
I2CStartAddr[5] => rI2CStartAddr.DATAB
I2CStartAddr[6] => rI2CStartAddr.DATAB
I2CStartAddr[7] => rI2CStartAddr.DATAB
I2CDataOut[0] => rShiftReg.DATAB
I2CDataOut[1] => rShiftReg.DATAB
I2CDataOut[2] => rShiftReg.DATAB
I2CDataOut[3] => rShiftReg.DATAB
I2CDataOut[4] => rShiftReg.DATAB
I2CDataOut[5] => rShiftReg.DATAB
I2CDataOut[6] => rShiftReg.DATAB
I2CDataOut[7] => rShiftReg.DATAB
I2CDataReq <= rI2CDataReq[0].DB_MAX_OUTPUT_PORT_TYPE
I2CError <= rI2CError.DB_MAX_OUTPUT_PORT_TYPE
I2CSDA <> I2CSDA
I2CSCL <= rI2CSCL.DB_MAX_OUTPUT_PORT_TYPE


|Question2|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig|HDMIRom:u_HDMIRom
Clk => rRdData[0].CLK
Clk => rRdData[1].CLK
Clk => rRdData[2].CLK
Clk => rRdData[3].CLK
Clk => rRdData[4].CLK
Clk => rRdData[5].CLK
Clk => rRdData[6].CLK
Clk => rRdData[7].CLK
Clk => rRdData[8].CLK
Clk => rRdData[9].CLK
Clk => rRdData[10].CLK
Clk => rRdData[11].CLK
Clk => rRdData[12].CLK
Clk => rRdData[13].CLK
Clk => rRdData[14].CLK
Clk => rRdData[15].CLK
RdAddr[0] => HDMIRom.RADDR
RdAddr[1] => HDMIRom.RADDR1
RdAddr[2] => HDMIRom.RADDR2
RdAddr[3] => HDMIRom.RADDR3
RdAddr[4] => HDMIRom.RADDR4
HDMIConfAddr[0] <= rRdData[8].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfAddr[1] <= rRdData[9].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfAddr[2] <= rRdData[10].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfAddr[3] <= rRdData[11].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfAddr[4] <= rRdData[12].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfAddr[5] <= rRdData[13].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfAddr[6] <= rRdData[14].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfAddr[7] <= rRdData[15].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[0] <= rRdData[0].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[1] <= rRdData[1].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[2] <= rRdData[2].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[3] <= rRdData[3].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[4] <= rRdData[4].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[5] <= rRdData[5].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[6] <= rRdData[6].DB_MAX_OUTPUT_PORT_TYPE
HDMIConfData[7] <= rRdData[7].DB_MAX_OUTPUT_PORT_TYPE


|Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator
Clk => PLL_VGA:u_PLL_VGA.inclk0
Clk => rSysError[0].CLK
Clk => rSysError[1].CLK
Clk => rSysBusy[0].CLK
Clk => rSysBusy[1].CLK
Clk => rPLLRstBCnt[0].CLK
Clk => rPLLRstBCnt[1].CLK
Clk => rPLLRstBCnt[2].CLK
Clk => rPLLRstBCnt[3].CLK
RstB => rRstB[0].DATAIN
VGAReq => rSysReq[0].DATAIN
VGABusy <= rSysBusy[1].DB_MAX_OUTPUT_PORT_TYPE
VGAError <= rSysError[1].DB_MAX_OUTPUT_PORT_TYPE
VGAFfRdEn <= wFfRdEn.DB_MAX_OUTPUT_PORT_TYPE
VGAFfRdData[0] => VGAData[0].DATAIN
VGAFfRdData[1] => VGAData[1].DATAIN
VGAFfRdData[2] => VGAData[2].DATAIN
VGAFfRdData[3] => VGAData[3].DATAIN
VGAFfRdData[4] => VGAData[4].DATAIN
VGAFfRdData[5] => VGAData[5].DATAIN
VGAFfRdData[6] => VGAData[6].DATAIN
VGAFfRdData[7] => VGAData[7].DATAIN
VGAFfRdData[8] => VGAData[8].DATAIN
VGAFfRdData[9] => VGAData[9].DATAIN
VGAFfRdData[10] => VGAData[10].DATAIN
VGAFfRdData[11] => VGAData[11].DATAIN
VGAFfRdData[12] => VGAData[12].DATAIN
VGAFfRdData[13] => VGAData[13].DATAIN
VGAFfRdData[14] => VGAData[14].DATAIN
VGAFfRdData[15] => VGAData[15].DATAIN
VGAFfRdData[16] => VGAData[16].DATAIN
VGAFfRdData[17] => VGAData[17].DATAIN
VGAFfRdData[18] => VGAData[18].DATAIN
VGAFfRdData[19] => VGAData[19].DATAIN
VGAFfRdData[20] => VGAData[20].DATAIN
VGAFfRdData[21] => VGAData[21].DATAIN
VGAFfRdData[22] => VGAData[22].DATAIN
VGAFfRdData[23] => VGAData[23].DATAIN
VGAFfEmpty => u_rError.IN1
VGAFfRdCnt[0] => ~NO_FANOUT~
VGAFfRdCnt[1] => ~NO_FANOUT~
VGAFfRdCnt[2] => ~NO_FANOUT~
VGAFfRdCnt[3] => ~NO_FANOUT~
VGAFfRdCnt[4] => ~NO_FANOUT~
VGAFfRdCnt[5] => Equal0.IN23
VGAFfRdCnt[6] => Equal0.IN22
VGAFfRdCnt[7] => Equal0.IN21
VGAFfRdCnt[8] => Equal0.IN20
VGAFfRdCnt[9] => Equal0.IN19
VGAFfRdCnt[10] => Equal0.IN18
VGAFfRdCnt[11] => Equal0.IN17
VGAFfRdCnt[12] => Equal0.IN16
VGAFfRdCnt[13] => Equal0.IN15
VGAFfRdCnt[14] => Equal0.IN14
VGAFfRdCnt[15] => Equal0.IN13
VGAClk <= PLL_VGA:u_PLL_VGA.c0
VGAClkB <= PLL_VGA:u_PLL_VGA.c0
VGADe <= rDe[1].DB_MAX_OUTPUT_PORT_TYPE
VGAHSync <= rHSync.DB_MAX_OUTPUT_PORT_TYPE
VGAVSync <= rVSync.DB_MAX_OUTPUT_PORT_TYPE
VGAData[0] <= VGAFfRdData[0].DB_MAX_OUTPUT_PORT_TYPE
VGAData[1] <= VGAFfRdData[1].DB_MAX_OUTPUT_PORT_TYPE
VGAData[2] <= VGAFfRdData[2].DB_MAX_OUTPUT_PORT_TYPE
VGAData[3] <= VGAFfRdData[3].DB_MAX_OUTPUT_PORT_TYPE
VGAData[4] <= VGAFfRdData[4].DB_MAX_OUTPUT_PORT_TYPE
VGAData[5] <= VGAFfRdData[5].DB_MAX_OUTPUT_PORT_TYPE
VGAData[6] <= VGAFfRdData[6].DB_MAX_OUTPUT_PORT_TYPE
VGAData[7] <= VGAFfRdData[7].DB_MAX_OUTPUT_PORT_TYPE
VGAData[8] <= VGAFfRdData[8].DB_MAX_OUTPUT_PORT_TYPE
VGAData[9] <= VGAFfRdData[9].DB_MAX_OUTPUT_PORT_TYPE
VGAData[10] <= VGAFfRdData[10].DB_MAX_OUTPUT_PORT_TYPE
VGAData[11] <= VGAFfRdData[11].DB_MAX_OUTPUT_PORT_TYPE
VGAData[12] <= VGAFfRdData[12].DB_MAX_OUTPUT_PORT_TYPE
VGAData[13] <= VGAFfRdData[13].DB_MAX_OUTPUT_PORT_TYPE
VGAData[14] <= VGAFfRdData[14].DB_MAX_OUTPUT_PORT_TYPE
VGAData[15] <= VGAFfRdData[15].DB_MAX_OUTPUT_PORT_TYPE
VGAData[16] <= VGAFfRdData[16].DB_MAX_OUTPUT_PORT_TYPE
VGAData[17] <= VGAFfRdData[17].DB_MAX_OUTPUT_PORT_TYPE
VGAData[18] <= VGAFfRdData[18].DB_MAX_OUTPUT_PORT_TYPE
VGAData[19] <= VGAFfRdData[19].DB_MAX_OUTPUT_PORT_TYPE
VGAData[20] <= VGAFfRdData[20].DB_MAX_OUTPUT_PORT_TYPE
VGAData[21] <= VGAFfRdData[21].DB_MAX_OUTPUT_PORT_TYPE
VGAData[22] <= VGAFfRdData[22].DB_MAX_OUTPUT_PORT_TYPE
VGAData[23] <= VGAFfRdData[23].DB_MAX_OUTPUT_PORT_TYPE


|Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component
inclk[0] => PLL_VGA_altpll1:auto_generated.inclk[0]
inclk[1] => PLL_VGA_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_VGA_altpll1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_VGA_altpll1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Question2|HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll1:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


