

================================================================
== Vitis HLS Report for 'MLP_batch_nodes_300_600_Block_split13_proc'
================================================================
* Date:           Mon Apr 12 19:27:19 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.598 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       41|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|       43|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_done                          |   9|          2|    1|          2|
    |d_out_blk_n                      |   9|          2|    1|          2|
    |mlp_1_bias_V_load_out_out_blk_n  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  41|          9|    4|          9|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<300, 600>_Block_.split13_proc|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<300, 600>_Block_.split13_proc|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<300, 600>_Block_.split13_proc|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  MLP_batch_nodes<300, 600>_Block_.split13_proc|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<300, 600>_Block_.split13_proc|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  MLP_batch_nodes<300, 600>_Block_.split13_proc|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  MLP_batch_nodes<300, 600>_Block_.split13_proc|  return value|
|d_out_dout                        |   in|   10|     ap_fifo|                                          d_out|       pointer|
|d_out_empty_n                     |   in|    1|     ap_fifo|                                          d_out|       pointer|
|d_out_read                        |  out|    1|     ap_fifo|                                          d_out|       pointer|
|mlp_1_bias_V_load_out_out_din     |  out|   32|     ap_fifo|                      mlp_1_bias_V_load_out_out|       pointer|
|mlp_1_bias_V_load_out_out_full_n  |   in|    1|     ap_fifo|                      mlp_1_bias_V_load_out_out|       pointer|
|mlp_1_bias_V_load_out_out_write   |  out|    1|     ap_fifo|                      mlp_1_bias_V_load_out_out|       pointer|
|mlp_1_bias_V_address0             |  out|   10|   ap_memory|                                   mlp_1_bias_V|         array|
|mlp_1_bias_V_ce0                  |  out|    1|   ap_memory|                                   mlp_1_bias_V|         array|
|mlp_1_bias_V_q0                   |   in|   32|   ap_memory|                                   mlp_1_bias_V|         array|
+----------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 3 [1/1] (1.34ns)   --->   "%d_out_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %d_out"   --->   Operation 3 'read' 'd_out_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idxprom5_i = zext i10 %d_out_read"   --->   Operation 4 'zext' 'idxprom5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_addr = getelementptr i32 %mlp_1_bias_V, i64 0, i64 %idxprom5_i"   --->   Operation 5 'getelementptr' 'mlp_1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.20ns)   --->   "%mlp_1_bias_V_load = load i10 %mlp_1_bias_V_addr" [GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 6 'load' 'mlp_1_bias_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (1.20ns)   --->   "%mlp_1_bias_V_load = load i10 %mlp_1_bias_V_addr" [GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 9 'load' 'mlp_1_bias_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 10 [1/1] (1.39ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mlp_1_bias_V_load_out_out, i32 %mlp_1_bias_V_load" [GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 10 'write' 'write_ln113' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [GIN_compute.cpp:113]   --->   Operation 11 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_1_bias_V_load_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_1_bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_out_read        (read         ) [ 000]
idxprom5_i        (zext         ) [ 000]
mlp_1_bias_V_addr (getelementptr) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
mlp_1_bias_V_load (load         ) [ 000]
write_ln113       (write        ) [ 000]
ret_ln113         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mlp_1_bias_V_load_out_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V_load_out_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mlp_1_bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="d_out_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="10" slack="0"/>
<pin id="28" dir="0" index="1" bw="10" slack="0"/>
<pin id="29" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_out_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln113_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln113/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="mlp_1_bias_V_addr_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="10" slack="0"/>
<pin id="43" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_1_bias_V_addr/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlp_1_bias_V_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="idxprom5_i_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="10" slack="0"/>
<pin id="55" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom5_i/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="mlp_1_bias_V_addr_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="1"/>
<pin id="60" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mlp_1_bias_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="46" pin="3"/><net_sink comp="32" pin=2"/></net>

<net id="52"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="26" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="57"><net_src comp="53" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="61"><net_src comp="39" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="46" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mlp_1_bias_V_load_out_out | {2 }
	Port: mlp_1_bias_V | {}
 - Input state : 
	Port: MLP_batch_nodes<300, 600>_Block_.split13_proc : d_out | {1 }
	Port: MLP_batch_nodes<300, 600>_Block_.split13_proc : mlp_1_bias_V | {1 2 }
  - Chain level:
	State 1
		mlp_1_bias_V_addr : 1
		mlp_1_bias_V_load : 2
	State 2
		write_ln113 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |  d_out_read_read_fu_26  |
|----------|-------------------------|
|   write  | write_ln113_write_fu_32 |
|----------|-------------------------|
|   zext   |     idxprom5_i_fu_53    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|mlp_1_bias_V_addr_reg_58|   10   |
+------------------------+--------+
|          Total         |   10   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_46 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   10   |    9   |
+-----------+--------+--------+--------+
