sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
4.950562
instruction cache misses l2

  l2 cache instruction misses                                  945000

