{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589707014203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589707014213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 17 03:16:54 2020 " "Processing started: Sun May 17 03:16:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589707014213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707014213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_3 -c Laboratorio_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_3 -c Laboratorio_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707014213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589707015216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589707015216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder_tb " "Found entity 1: OneBitFullAdder_tb" {  } { { "OneBitFullAdder_tb.sv" "" { Text "C:/Proyectos_Quartus/Lab3/OneBitFullAdder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitFullAdder " "Found entity 1: OneBitFullAdder" {  } { { "OneBitFullAdder.sv" "" { Text "C:/Proyectos_Quartus/Lab3/OneBitFullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfullsubstractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfullsubstractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullSubstractor_tb " "Found entity 1: NBitsFullSubstractor_tb" {  } { { "NBitsFullSubstractor_tb.sv" "" { Text "C:/Proyectos_Quartus/Lab3/NBitsFullSubstractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfullsubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfullsubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullSubstractor " "Found entity 1: NBitsFullSubstractor" {  } { { "NBitsFullSubstractor.sv" "" { Text "C:/Proyectos_Quartus/Lab3/NBitsFullSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfulladder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfulladder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullAdder_tb " "Found entity 1: NBitsFullAdder_tb" {  } { { "NBitsFullAdder_tb.sv" "" { Text "C:/Proyectos_Quartus/Lab3/NBitsFullAdder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsfulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsfulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitsFullAdder " "Found entity 1: NBitsFullAdder" {  } { { "NBitsFullAdder.sv" "" { Text "C:/Proyectos_Quartus/Lab3/NBitsFullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_N_tb " "Found entity 1: MUX_N_tb" {  } { { "MUX_N_tb.sv" "" { Text "C:/Proyectos_Quartus/Lab3/MUX_N_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_N " "Found entity 1: MUX_N" {  } { { "MUX_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/MUX_N.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addernbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file addernbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AdderNBits " "Found entity 1: AdderNBits" {  } { { "AdderNBits.sv" "" { Text "C:/Proyectos_Quartus/Lab3/AdderNBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N " "Found entity 1: and_N" {  } { { "and_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/and_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N " "Found entity 1: or_N" {  } { { "or_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/or_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N " "Found entity 1: xor_N" {  } { { "xor_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xor_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file nota_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notA_N " "Found entity 1: notA_N" {  } { { "notA_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/notA_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.sv" "" { Text "C:/Proyectos_Quartus/Lab3/logic_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_TestBench " "Found entity 1: and_N_TestBench" {  } { { "and_N_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/and_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_-testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_-testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_TestBench " "Found entity 1: or_N_TestBench" {  } { { "or_N_-TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/or_N_-TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_TestBench " "Found entity 1: xor_N_TestBench" {  } { { "xor_N_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xor_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file nota_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notA_N_TestBench " "Found entity 1: notA_N_TestBench" {  } { { "notA_N_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/notA_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagzero_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagzero_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagZero_logic " "Found entity 1: flagZero_logic" {  } { { "flagZero_logic.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagZero_logic.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagzero_logic_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagzero_logic_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagZero_logic_TestBench " "Found entity 1: flagZero_logic_TestBench" {  } { { "flagZero_logic_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagZero_logic_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_unit " "Found entity 1: flag_unit" {  } { { "flag_unit.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flag_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_2 " "Found entity 1: nor_2" {  } { { "nor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/nor_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xor_2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file xnor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_2 " "Found entity 1: xnor_2" {  } { { "xnor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xnor_2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and__3.sv 1 1 " "Found 1 design units, including 1 entities, in source file and__3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and__3.sv" "" { Text "C:/Proyectos_Quartus/Lab3/and__3.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagv_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagv_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagV_logic " "Found entity 1: flagV_logic" {  } { { "flagV_logic.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagV_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagv_logic_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagv_logic_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagV_logic_TestBench " "Found entity 1: flagV_logic_TestBench" {  } { { "flagV_logic_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagV_logic_TestBench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagvb_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagvb_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagVB_logic " "Found entity 1: flagVB_logic" {  } { { "flagVB_logic.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagVB_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589707030226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707030226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J xnor_2.sv(7) " "Verilog HDL Implicit Net warning at xnor_2.sv(7): created implicit net for \"J\"" {  } { { "xnor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xnor_2.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589707030296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitsFullAdder NBitsFullAdder:Adder " "Elaborating entity \"NBitsFullAdder\" for hierarchy \"NBitsFullAdder:Adder\"" {  } { { "ALU.sv" "Adder" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitFullAdder NBitsFullAdder:Adder\|OneBitFullAdder:GenAdders\[0\].U1 " "Elaborating entity \"OneBitFullAdder\" for hierarchy \"NBitsFullAdder:Adder\|OneBitFullAdder:GenAdders\[0\].U1\"" {  } { { "NBitsFullAdder.sv" "GenAdders\[0\].U1" { Text "C:/Proyectos_Quartus/Lab3/NBitsFullAdder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitsFullSubstractor NBitsFullSubstractor:Substractor " "Elaborating entity \"NBitsFullSubstractor\" for hierarchy \"NBitsFullSubstractor:Substractor\"" {  } { { "ALU.sv" "Substractor" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_N and_N:And " "Elaborating entity \"and_N\" for hierarchy \"and_N:And\"" {  } { { "ALU.sv" "And" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_N or_N:OR " "Elaborating entity \"or_N\" for hierarchy \"or_N:OR\"" {  } { { "ALU.sv" "OR" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notA_N notA_N:NOT " "Elaborating entity \"notA_N\" for hierarchy \"notA_N:NOT\"" {  } { { "ALU.sv" "NOT" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_N xor_N:XOR " "Elaborating entity \"xor_N\" for hierarchy \"xor_N:XOR\"" {  } { { "ALU.sv" "XOR" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_N MUX_N:Mux " "Elaborating entity \"MUX_N\" for hierarchy \"MUX_N:Mux\"" {  } { { "ALU.sv" "Mux" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_N MUX_N:MuxCarryOut " "Elaborating entity \"MUX_N\" for hierarchy \"MUX_N:MuxCarryOut\"" {  } { { "ALU.sv" "MuxCarryOut" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagZero_logic flagZero_logic:ZeroFlag " "Elaborating entity \"flagZero_logic\" for hierarchy \"flagZero_logic:ZeroFlag\"" {  } { { "ALU.sv" "ZeroFlag" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagVB_logic flagVB_logic:VFlag " "Elaborating entity \"flagVB_logic\" for hierarchy \"flagVB_logic:VFlag\"" {  } { { "ALU.sv" "VFlag" { Text "C:/Proyectos_Quartus/Lab3/ALU.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707030346 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589707030966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589707031166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589707031616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589707031616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589707031676 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589707031676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589707031676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589707031676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589707031706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 17 03:17:11 2020 " "Processing ended: Sun May 17 03:17:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589707031706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589707031706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589707031706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589707031706 ""}
