#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jan  2 16:44:24 2024
# Process ID: 10704
# Current directory: D:/Vivado/Final_project/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20856 D:\Vivado\Final_project\Final_Project\Final_Project.xpr
# Log file: D:/Vivado/Final_project/Final_Project/vivado.log
# Journal file: D:/Vivado/Final_project/Final_Project\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project D:/Vivado/Final_project/Final_Project/Final_Project.xpr
Scanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositoriesINFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/Lab7/lab7_template/ip'.
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinx/Vivado/2019.2/data/ip'.open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 706.383 ; gain = 118.457
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 16:57:19 2024...
5] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 743.488 ; gain = 2.387
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F886A
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse -scan_for_includes D:/Vivado/Final_project/sonic.v
import_files -norecurse D:/Vivado/Final_project/sonic.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:04:36 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:04:36 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:06:52 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:06:52 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:09:12 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:09:12 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:11:05 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:11:05 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:14:02 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:14:02 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:15:09 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:15:09 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:20:10 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:20:10 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:24:30 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:24:30 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:28:54 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:28:54 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:34:22 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:34:22 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 17:37:54 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 17:37:54 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 18:17:12 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 18:17:12 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 18:21:06 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 18:21:06 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan  2 18:22:43 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/synth_1/runme.log
[Tue Jan  2 18:22:43 2024] Launched impl_1...
Run output will be captured here: D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado/Final_project/Final_Project/Final_Project.runs/impl_1/Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F886A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 23:04:26 2024...
