{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "MEGA65_R6_M65_Framework_0_0",
    "cell_name": "M65_Framework_0",
    "component_reference": "xilinx.com:user:M65_Framework:1.0",
    "ip_revision": "3",
    "gen_directory": "../../../../../../CORE-R6_BD2.gen/sources_1/bd/MEGA65_R6/ip/MEGA65_R6_M65_Framework_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "MEGA65_R6_M65_Framework_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a200t" } ],
        "PACKAGE": [ { "value": "fbg484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-3" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "3" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../CORE-R6_BD2.gen/sources_1/bd/MEGA65_R6/ip/MEGA65_R6_M65_Framework_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "audio_clk_o": [ { "direction": "out" } ],
        "audio_left_o": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "audio_reset_o": [ { "direction": "out" } ],
        "audio_right_o": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "audio_scl_io": [ { "direction": "inout" } ],
        "audio_sda_io": [ { "direction": "inout" } ],
        "clk_i": [ { "direction": "in" } ],
        "fpga_scl_io": [ { "direction": "inout" } ],
        "fpga_sda_io": [ { "direction": "inout" } ],
        "grove_scl_io": [ { "direction": "inout" } ],
        "grove_sda_io": [ { "direction": "inout" } ],
        "hdmi_scl_io": [ { "direction": "inout" } ],
        "hdmi_sda_io": [ { "direction": "inout" } ],
        "hr_clk_o": [ { "direction": "out" } ],
        "hr_clk_p_o": [ { "direction": "out" } ],
        "hr_core_address_i": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "hr_core_burstcount_i": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "hr_core_byteenable_i": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "hr_core_read_i": [ { "direction": "in" } ],
        "hr_core_readdata_o": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "hr_core_readdatavalid_o": [ { "direction": "out" } ],
        "hr_core_waitrequest_o": [ { "direction": "out" } ],
        "hr_core_write_i": [ { "direction": "in" } ],
        "hr_core_writedata_i": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "hr_cs0_o": [ { "direction": "out" } ],
        "hr_d_io": [ { "direction": "inout", "size_left": "7", "size_right": "0" } ],
        "hr_high_o": [ { "direction": "out" } ],
        "hr_low_o": [ { "direction": "out" } ],
        "hr_reset_o": [ { "direction": "out" } ],
        "hr_rst_o": [ { "direction": "out" } ],
        "hr_rwds_io": [ { "direction": "inout" } ],
        "i2c_scl_io": [ { "direction": "inout" } ],
        "i2c_sda_io": [ { "direction": "inout" } ],
        "joy_1_down_n_i": [ { "direction": "in" } ],
        "joy_1_down_n_o": [ { "direction": "out" } ],
        "joy_1_fire_n_i": [ { "direction": "in" } ],
        "joy_1_fire_n_o": [ { "direction": "out" } ],
        "joy_1_left_n_i": [ { "direction": "in" } ],
        "joy_1_left_n_o": [ { "direction": "out" } ],
        "joy_1_right_n_i": [ { "direction": "in" } ],
        "joy_1_right_n_o": [ { "direction": "out" } ],
        "joy_1_up_n_i": [ { "direction": "in" } ],
        "joy_1_up_n_o": [ { "direction": "out" } ],
        "joy_2_down_n_i": [ { "direction": "in" } ],
        "joy_2_down_n_o": [ { "direction": "out" } ],
        "joy_2_fire_n_i": [ { "direction": "in" } ],
        "joy_2_fire_n_o": [ { "direction": "out" } ],
        "joy_2_left_n_i": [ { "direction": "in" } ],
        "joy_2_left_n_o": [ { "direction": "out" } ],
        "joy_2_right_n_i": [ { "direction": "in" } ],
        "joy_2_right_n_o": [ { "direction": "out" } ],
        "joy_2_up_n_i": [ { "direction": "in" } ],
        "joy_2_up_n_o": [ { "direction": "out" } ],
        "kb_io0_o": [ { "direction": "out" } ],
        "kb_io1_o": [ { "direction": "out" } ],
        "kb_io2_i": [ { "direction": "in" } ],
        "main_audio_l_i": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "main_audio_r_i": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "main_clk_i": [ { "direction": "in" } ],
        "main_drive_led_col_i": [ { "direction": "in", "size_left": "23", "size_right": "0" } ],
        "main_drive_led_i": [ { "direction": "in" } ],
        "main_joy1_down_n_i": [ { "direction": "in" } ],
        "main_joy1_down_n_o": [ { "direction": "out" } ],
        "main_joy1_fire_n_i": [ { "direction": "in" } ],
        "main_joy1_fire_n_o": [ { "direction": "out" } ],
        "main_joy1_left_n_i": [ { "direction": "in" } ],
        "main_joy1_left_n_o": [ { "direction": "out" } ],
        "main_joy1_right_n_i": [ { "direction": "in" } ],
        "main_joy1_right_n_o": [ { "direction": "out" } ],
        "main_joy1_up_n_i": [ { "direction": "in" } ],
        "main_joy1_up_n_o": [ { "direction": "out" } ],
        "main_joy2_down_n_i": [ { "direction": "in" } ],
        "main_joy2_down_n_o": [ { "direction": "out" } ],
        "main_joy2_fire_n_i": [ { "direction": "in" } ],
        "main_joy2_fire_n_o": [ { "direction": "out" } ],
        "main_joy2_left_n_i": [ { "direction": "in" } ],
        "main_joy2_left_n_o": [ { "direction": "out" } ],
        "main_joy2_right_n_i": [ { "direction": "in" } ],
        "main_joy2_right_n_o": [ { "direction": "out" } ],
        "main_joy2_up_n_i": [ { "direction": "in" } ],
        "main_joy2_up_n_o": [ { "direction": "out" } ],
        "main_key_num_o": [ { "direction": "out" } ],
        "main_key_pressed_n_o": [ { "direction": "out" } ],
        "main_osm_control_m_o": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "main_pot1_x_o": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "main_pot1_y_o": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "main_pot2_x_o": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "main_pot2_y_o": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "main_power_led_col_i": [ { "direction": "in", "size_left": "23", "size_right": "0" } ],
        "main_power_led_i": [ { "direction": "in" } ],
        "main_qnice_gp_reg_o": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "main_qnice_pause_o": [ { "direction": "out" } ],
        "main_qnice_reset_o": [ { "direction": "out" } ],
        "main_reset_core_o": [ { "direction": "out" } ],
        "main_reset_m2m_o": [ { "direction": "out" } ],
        "main_rst_i": [ { "direction": "in" } ],
        "main_rtc_o": [ { "direction": "out", "size_left": "64", "size_right": "0" } ],
        "paddle_drain_o": [ { "direction": "out" } ],
        "paddle_i": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "qnice_ascal_mode_i": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "qnice_ascal_polyphase_i": [ { "direction": "in" } ],
        "qnice_ascal_triplebuf_i": [ { "direction": "in" } ],
        "qnice_audio_filter_i": [ { "direction": "in" } ],
        "qnice_audio_mute_i": [ { "direction": "in" } ],
        "qnice_clk_o": [ { "direction": "out" } ],
        "qnice_csync_i": [ { "direction": "in" } ],
        "qnice_dvi_i": [ { "direction": "in" } ],
        "qnice_flip_joyports_i": [ { "direction": "in" } ],
        "qnice_gp_reg_o": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "qnice_osm_cfg_scaling_i": [ { "direction": "in", "size_left": "8", "size_right": "0" } ],
        "qnice_osm_control_m_o": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "qnice_ramrom_addr_o": [ { "direction": "out", "size_left": "27", "size_right": "0" } ],
        "qnice_ramrom_ce_o": [ { "direction": "out" } ],
        "qnice_ramrom_data_in_i": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "qnice_ramrom_data_out_o": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "qnice_ramrom_dev_o": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "qnice_ramrom_wait_i": [ { "direction": "in" } ],
        "qnice_ramrom_we_o": [ { "direction": "out" } ],
        "qnice_retro15kHz_i": [ { "direction": "in" } ],
        "qnice_rst_o": [ { "direction": "out" } ],
        "qnice_scandoubler_i": [ { "direction": "in" } ],
        "qnice_video_mode_i": [ { "direction": "in" } ],
        "qnice_zoom_crop_i": [ { "direction": "in" } ],
        "reset_n_i": [ { "direction": "in" } ],
        "sd2_cd_i": [ { "direction": "in" } ],
        "sd2_clk_o": [ { "direction": "out" } ],
        "sd2_miso_i": [ { "direction": "in" } ],
        "sd2_mosi_o": [ { "direction": "out" } ],
        "sd2_reset_o": [ { "direction": "out" } ],
        "sd_cd_i": [ { "direction": "in" } ],
        "sd_clk_o": [ { "direction": "out" } ],
        "sd_miso_i": [ { "direction": "in" } ],
        "sd_mosi_o": [ { "direction": "out" } ],
        "sd_reset_o": [ { "direction": "out" } ],
        "tmds_clk_n_o": [ { "direction": "out" } ],
        "tmds_clk_p_o": [ { "direction": "out" } ],
        "tmds_data_n_o": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "tmds_data_p_o": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "uart_rxd_i": [ { "direction": "in" } ],
        "uart_txd_o": [ { "direction": "out" } ],
        "vdac_blank_n_o": [ { "direction": "out" } ],
        "vdac_clk_o": [ { "direction": "out" } ],
        "vdac_sync_n_o": [ { "direction": "out" } ],
        "vga_blue_o": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "vga_green_o": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "vga_hs_o": [ { "direction": "out" } ],
        "vga_red_o": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "vga_scl_io": [ { "direction": "inout" } ],
        "vga_sda_io": [ { "direction": "inout" } ],
        "vga_vs_o": [ { "direction": "out" } ],
        "video_blue_i": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "video_ce_i": [ { "direction": "in" } ],
        "video_ce_ovl_i": [ { "direction": "in" } ],
        "video_clk_i": [ { "direction": "in" } ],
        "video_green_i": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "video_hblank_i": [ { "direction": "in" } ],
        "video_hs_i": [ { "direction": "in" } ],
        "video_red_i": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "video_rst_i": [ { "direction": "in" } ],
        "video_vblank_i": [ { "direction": "in" } ],
        "video_vs_i": [ { "direction": "in" } ]
      },
      "interfaces": {
        "CLK.CLK_I": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_clk_i", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk_i" } ]
          }
        },
        "RST.RESET_N_I": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_n_i" } ]
          }
        },
        "CLK.VDAC_CLK_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_vdac_clk_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "vdac_clk_o" } ]
          }
        },
        "CLK.TMDS_CLK_P_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_tmds_clk_p_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "tmds_clk_p_o" } ]
          }
        },
        "CLK.TMDS_CLK_N_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_tmds_clk_n_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "tmds_clk_n_o" } ]
          }
        },
        "CLK.KB_IO0_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_kb_io0_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "kb_io0_o" } ]
          }
        },
        "RST.SD_RESET_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "sd_reset_o" } ]
          }
        },
        "RST.SD2_RESET_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "sd2_reset_o" } ]
          }
        },
        "CLK.SD2_CLK_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_sd2_clk_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "sd2_clk_o" } ]
          }
        },
        "RST.HR_RESET_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "hr_reset_o" } ]
          }
        },
        "CLK.HR_CLK_P_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_hr_clk_p_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "hr_clk_p_o" } ]
          }
        },
        "CLK.QNICE_CLK_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_qnice_clk_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "qnice_clk_o" } ]
          }
        },
        "RST.QNICE_RST_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "qnice_rst_o" } ]
          }
        },
        "CLK.MAIN_CLK_I": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "50000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Core_0_0_main_clk_o", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "main_clk_i" } ]
          }
        },
        "RST.MAIN_RST_I": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "main_rst_i" } ]
          }
        },
        "RST.MAIN_QNICE_RESET_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "main_qnice_reset_o" } ]
          }
        },
        "RST.MAIN_RESET_M2M_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "main_reset_m2m_o" } ]
          }
        },
        "RST.MAIN_RESET_CORE_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "main_reset_core_o" } ]
          }
        },
        "CLK.VIDEO_CLK_I": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "50000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Core_0_0_video_clk_o", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "video_clk_i" } ]
          }
        },
        "RST.VIDEO_RST_I": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "video_rst_i" } ]
          }
        },
        "CLK.AUDIO_CLK_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_audio_clk_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "audio_clk_o" } ]
          }
        },
        "RST.AUDIO_RESET_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "audio_reset_o" } ]
          }
        },
        "CLK.HR_CLK_O": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "MEGA65_R6_M65_Framework_0_0_hr_clk_o", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "hr_clk_o" } ]
          }
        },
        "RST.HR_RST_O": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "hr_rst_o" } ]
          }
        }
      }
    }
  }
}