# Full-adder
it is a Verilog code about a full adder 
