module receive_sound_controller(
input FPGA_clock,
input [7:0] text_rx, 
input text_ready_rx, 
output [31:0] ding_audio_output);


	reg audio_clock;
	reg [13:0]  address;
	wire start = text_ready_rx & text_rx == 8'h0A;
	reg prev_start;
	
	reg [31:0] num_clock_edges;
	initial
	begin
		audio_clock = 1'b0;
		num_clock_edges = 32'd0;
		address = 14'd0;
		prev_start = 1'b0;
	end
	
	always @(posedge FPGA_clock)
	begin
		if (num_clock_edges >= 32'd1133)
		begin
			audio_clock = ~audio_clock;
			num_clock_edges = 32'd0;
		end
		else
		begin
			num_clock_edges = num_clock_edges + 32'd1;
		end
	end
	
	always @(posedge audio_clock)
	begin
		if (start & ~prev_start) //this is our signal to start playing the sound
		begin
			address = 14'd0;
		end
		else
		begin
			if (address != 14'h3FFF)
			begin
				address = address + 14'd1;
			end
		end
		
		prev_start = start;
	end
	
	receive_dmem my_dmem(
		address,
		audio_clock,
		ding_audio_output);
	
endmodule
