In Vars:
re_I1_A
im_I1_A
abs_I1_A
arg_I1_A
re_U1_A
im_U1_A
abs_U1_A
arg_U1_A
re_S1_A
im_S1_A
abs_S1_A
arg_S1_A
re_I1_B
im_I1_B
abs_I1_B
arg_I1_B
re_U1_B
im_U1_B
abs_U1_B
arg_U1_B
re_S1_B
im_S1_B
abs_S1_B
arg_S1_B
re_I1_C
im_I1_C
abs_I1_C
arg_I1_C
re_U1_C
im_U1_C
abs_U1_C
arg_U1_C
re_S1_C
im_S1_C
abs_S1_C
arg_S1_C
re_3I0
im_3I0
abs_3I0
arg_3I0
re_3U0
im_3U0
abs_3U0
arg_3U0
re_S0
im_S0
abs_S0
arg_S0
Out Vars:
ovcp(0)
zscp(0)
ovcp(1)
zscp(1)
Const Vars:
Fn	50
Fs	4000
NumCycle	4
