

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Sun Nov 13 19:18:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.371 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2060|     2060|  12.360 us|  12.360 us|  2060|  2060|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_164_1_VITIS_LOOP_165_2  |     2058|     2058|        12|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%windowBuffer = alloca i32 1"   --->   Operation 18 'alloca' 'windowBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rowBuffer = alloca i64 1" [harris.cpp:159]   --->   Operation 19 'alloca' 'rowBuffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln164 = store i12 0, i12 %indvar_flatten" [harris.cpp:164]   --->   Operation 37 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln164 = store i5 0, i5 %j" [harris.cpp:164]   --->   Operation 39 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln164 = br void %for.inc53.i" [harris.cpp:164]   --->   Operation 40 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [harris.cpp:164]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.99ns)   --->   "%icmp_ln164 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [harris.cpp:164]   --->   Operation 43 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln164 = add i12 %indvar_flatten_load, i12 1" [harris.cpp:164]   --->   Operation 44 'add' 'add_ln164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %for.inc114.i, void %sobel.exit" [harris.cpp:164]   --->   Operation 45 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [harris.cpp:165]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln165 = icmp_eq  i5 %j_load, i5 16" [harris.cpp:165]   --->   Operation 47 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln164)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.21ns)   --->   "%select_ln157 = select i1 %icmp_ln165, i5 0, i5 %j_load" [harris.cpp:157]   --->   Operation 48 'select' 'select_ln157' <Predicate = (!icmp_ln164)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln165 = add i5 %select_ln157, i5 1" [harris.cpp:165]   --->   Operation 49 'add' 'add_ln165' <Predicate = (!icmp_ln164)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln165 = store i12 %add_ln164, i12 %indvar_flatten" [harris.cpp:165]   --->   Operation 50 'store' 'store_ln165' <Predicate = (!icmp_ln164)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln164 = store i8 0, i8 %i" [harris.cpp:164]   --->   Operation 38 'store' 'store_ln164' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_load = load i8 %i"   --->   Operation 51 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln164_1 = add i8 %i_load, i8 1" [harris.cpp:164]   --->   Operation 52 'add' 'add_ln164_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln164_1, i32 1, i32 7" [harris.cpp:164]   --->   Operation 53 'partselect' 'tmp' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.48ns)   --->   "%icmp = icmp_eq  i7 %tmp, i7 0" [harris.cpp:164]   --->   Operation 54 'icmp' 'icmp' <Predicate = (icmp_ln165)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_load, i32 1, i32 7"   --->   Operation 55 'partselect' 'tmp_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.48ns)   --->   "%icmp22 = icmp_eq  i7 %tmp_1, i7 0"   --->   Operation 56 'icmp' 'icmp22' <Predicate = (!icmp_ln165)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.24ns)   --->   "%select_ln164 = select i1 %icmp_ln165, i8 %add_ln164_1, i8 %i_load" [harris.cpp:164]   --->   Operation 57 'select' 'select_ln164' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%j_cast_i = zext i5 %select_ln157" [harris.cpp:157]   --->   Operation 58 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%rowBuffer_addr = getelementptr i768 %rowBuffer, i64 0, i64 %j_cast_i" [harris.cpp:173]   --->   Operation 59 'getelementptr' 'rowBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%rowBuffer_load = load i4 %rowBuffer_addr" [harris.cpp:173]   --->   Operation 60 'load' 'rowBuffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln165 = store i5 %add_ln165, i5 %j" [harris.cpp:165]   --->   Operation 61 'store' 'store_ln165' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 62 [1/1] (0.99ns)   --->   "%select_ln157_1 = select i1 %icmp_ln165, i1 %icmp, i1 %icmp22" [harris.cpp:157]   --->   Operation 62 'select' 'select_ln157_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.19ns)   --->   "%tmp_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %inStream" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp_3' <Predicate = true> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%obj_var = trunc i256 %tmp_3" [harris.cpp:168]   --->   Operation 64 'trunc' 'obj_var' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%obj_var_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_3, i32 32, i32 63" [harris.cpp:168]   --->   Operation 65 'partselect' 'obj_var_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_3, i32 64, i32 95" [harris.cpp:168]   --->   Operation 66 'partselect' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_3, i32 96, i32 127" [harris.cpp:168]   --->   Operation 67 'partselect' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_3, i32 128, i32 159" [harris.cpp:168]   --->   Operation 68 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_3, i32 160, i32 191" [harris.cpp:168]   --->   Operation 69 'partselect' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_3, i32 192, i32 223" [harris.cpp:168]   --->   Operation 70 'partselect' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_3, i32 224, i32 255" [harris.cpp:168]   --->   Operation 71 'partselect' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%rowBuffer_load = load i4 %rowBuffer_addr" [harris.cpp:173]   --->   Operation 72 'load' 'rowBuffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 256, i32 287" [harris.cpp:173]   --->   Operation 73 'partselect' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 512, i32 542" [harris.cpp:173]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 288, i32 319" [harris.cpp:173]   --->   Operation 75 'partselect' 'tmp_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln173_s = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 544, i32 574" [harris.cpp:173]   --->   Operation 76 'partselect' 'trunc_ln173_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 320, i32 351" [harris.cpp:173]   --->   Operation 77 'partselect' 'tmp_10_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 576, i32 606" [harris.cpp:173]   --->   Operation 78 'partselect' 'trunc_ln173_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_12_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 352, i32 383" [harris.cpp:173]   --->   Operation 79 'partselect' 'tmp_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln173_2 = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 608, i32 638" [harris.cpp:173]   --->   Operation 80 'partselect' 'trunc_ln173_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_14_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 384, i32 415" [harris.cpp:173]   --->   Operation 81 'partselect' 'tmp_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln173_3 = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 640, i32 670" [harris.cpp:173]   --->   Operation 82 'partselect' 'trunc_ln173_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_16_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 416, i32 447" [harris.cpp:173]   --->   Operation 83 'partselect' 'tmp_16_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln173_4 = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 672, i32 702" [harris.cpp:173]   --->   Operation 84 'partselect' 'trunc_ln173_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_18_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 448, i32 479" [harris.cpp:173]   --->   Operation 85 'partselect' 'tmp_18_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln173_5 = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 704, i32 734" [harris.cpp:173]   --->   Operation 86 'partselect' 'trunc_ln173_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %rowBuffer_load, i32 480, i32 511" [harris.cpp:173]   --->   Operation 87 'partselect' 'tmp_20_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i768.i32.i32, i768 %rowBuffer_load, i32 736, i32 766" [harris.cpp:183]   --->   Operation 88 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_24_i = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %rowBuffer_load, i32 256, i32 767" [harris.cpp:183]   --->   Operation 89 'partselect' 'tmp_24_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %select_ln157_1, void %for.body62.i_ifconv, void %for.inc111.i" [harris.cpp:187]   --->   Operation 90 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%windowBuffer_load = load i1536 %windowBuffer" [harris.cpp:54]   --->   Operation 91 'load' 'windowBuffer_load' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_25_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 448, i32 479" [harris.cpp:54]   --->   Operation 92 'partselect' 'tmp_25_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_26_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 480, i32 511" [harris.cpp:54]   --->   Operation 93 'partselect' 'tmp_26_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i1536.i32.i32, i1536 %windowBuffer_load, i32 960, i32 990" [harris.cpp:54]   --->   Operation 94 'partselect' 'trunc_ln2' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln54_s = partselect i31 @_ssdm_op_PartSelect.i31.i1536.i32.i32, i1536 %windowBuffer_load, i32 992, i32 1022" [harris.cpp:54]   --->   Operation 95 'partselect' 'trunc_ln54_s' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_29_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 1472, i32 1503" [harris.cpp:54]   --->   Operation 96 'partselect' 'tmp_29_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_30_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 1504, i32 1535" [harris.cpp:54]   --->   Operation 97 'partselect' 'tmp_30_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_31_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 1280, i32 1535" [harris.cpp:55]   --->   Operation 98 'partselect' 'tmp_31_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_32_i = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %rowBuffer_load, i32 512, i32 767" [harris.cpp:55]   --->   Operation 99 'partselect' 'tmp_32_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_33_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 768, i32 1023" [harris.cpp:55]   --->   Operation 100 'partselect' 'tmp_33_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_34_i = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %rowBuffer_load, i32 256, i32 511" [harris.cpp:55]   --->   Operation 101 'partselect' 'tmp_34_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_35_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 256, i32 511" [harris.cpp:55]   --->   Operation 102 'partselect' 'tmp_35_i' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%windowBuffer_1 = bitconcatenate i1536 @_ssdm_op_BitConcatenate.i1536.i256.i256.i256.i256.i256.i256, i256 %tmp_3, i256 %tmp_31_i, i256 %tmp_32_i, i256 %tmp_33_i, i256 %tmp_34_i, i256 %tmp_35_i" [harris.cpp:55]   --->   Operation 103 'bitconcatenate' 'windowBuffer_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln213 = store i1536 %windowBuffer_1, i1536 %windowBuffer" [harris.cpp:213]   --->   Operation 104 'store' 'store_ln213' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln165 = store i8 %select_ln164, i8 %i" [harris.cpp:165]   --->   Operation 105 'store' 'store_ln165' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc53.i" [harris.cpp:165]   --->   Operation 106 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_164_1_VITIS_LOOP_165_2_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 108 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [harris.cpp:157]   --->   Operation 110 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i256.i512, i256 %tmp_3, i512 %tmp_24_i" [harris.cpp:183]   --->   Operation 111 'bitconcatenate' 'tmp_22_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln183 = store i768 %tmp_22_i, i4 %rowBuffer_addr" [harris.cpp:183]   --->   Operation 112 'store' 'store_ln183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_4 : Operation 113 [1/1] (2.52ns)   --->   "%sub_ln69 = sub i31 %trunc_ln, i31 %trunc_ln2" [harris.cpp:69]   --->   Operation 113 'sub' 'sub_ln69' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (2.55ns)   --->   "%sub_ln70 = sub i32 %obj_var, i32 %tmp_29_i" [harris.cpp:70]   --->   Operation 114 'sub' 'sub_ln70' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (2.55ns)   --->   "%sub_ln68 = sub i32 %tmp_4_i, i32 %tmp_25_i" [harris.cpp:68]   --->   Operation 115 'sub' 'sub_ln68' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (2.52ns)   --->   "%sub_ln69_1 = sub i31 %trunc_ln173_s, i31 %trunc_ln54_s" [harris.cpp:69]   --->   Operation 116 'sub' 'sub_ln69_1' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (2.55ns)   --->   "%sub_ln70_1 = sub i32 %obj_var_1, i32 %tmp_30_i" [harris.cpp:70]   --->   Operation 117 'sub' 'sub_ln70_1' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (2.55ns)   --->   "%sub_ln68_1 = sub i32 %tmp_6_i, i32 %tmp_26_i" [harris.cpp:68]   --->   Operation 118 'sub' 'sub_ln68_1' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (2.52ns)   --->   "%sub_ln69_2 = sub i31 %trunc_ln173_1, i31 %trunc_ln" [harris.cpp:69]   --->   Operation 119 'sub' 'sub_ln69_2' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln70_2 = sub i32 %tmp_8_i, i32 %obj_var" [harris.cpp:70]   --->   Operation 120 'sub' 'sub_ln70_2' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln68_2 = sub i32 %sub_ln70_2, i32 %tmp_4_i" [harris.cpp:68]   --->   Operation 121 'sub' 'sub_ln68_2' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (2.52ns)   --->   "%sub_ln69_3 = sub i31 %trunc_ln173_2, i31 %trunc_ln173_s" [harris.cpp:69]   --->   Operation 122 'sub' 'sub_ln69_3' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln70_3 = sub i32 %tmp_9_i, i32 %obj_var_1" [harris.cpp:70]   --->   Operation 123 'sub' 'sub_ln70_3' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln68_3 = sub i32 %sub_ln70_3, i32 %tmp_6_i" [harris.cpp:68]   --->   Operation 124 'sub' 'sub_ln68_3' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (2.52ns)   --->   "%sub_ln69_4 = sub i31 %trunc_ln173_3, i31 %trunc_ln173_1" [harris.cpp:69]   --->   Operation 125 'sub' 'sub_ln69_4' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln70_4 = sub i32 %tmp_i, i32 %tmp_8_i" [harris.cpp:70]   --->   Operation 126 'sub' 'sub_ln70_4' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln68_4 = sub i32 %sub_ln70_4, i32 %tmp_10_i" [harris.cpp:68]   --->   Operation 127 'sub' 'sub_ln68_4' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (2.52ns)   --->   "%sub_ln69_5 = sub i31 %trunc_ln173_4, i31 %trunc_ln173_2" [harris.cpp:69]   --->   Operation 128 'sub' 'sub_ln69_5' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln70_5 = sub i32 %tmp_1_i, i32 %tmp_9_i" [harris.cpp:70]   --->   Operation 129 'sub' 'sub_ln70_5' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln68_5 = sub i32 %sub_ln70_5, i32 %tmp_12_i" [harris.cpp:68]   --->   Operation 130 'sub' 'sub_ln68_5' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (2.52ns)   --->   "%sub_ln69_6 = sub i31 %trunc_ln173_5, i31 %trunc_ln173_3" [harris.cpp:69]   --->   Operation 131 'sub' 'sub_ln69_6' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln70_6 = sub i32 %tmp_2_i, i32 %tmp_i" [harris.cpp:70]   --->   Operation 132 'sub' 'sub_ln70_6' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln68_6 = sub i32 %sub_ln70_6, i32 %tmp_14_i" [harris.cpp:68]   --->   Operation 133 'sub' 'sub_ln68_6' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (2.52ns)   --->   "%sub_ln69_7 = sub i31 %trunc_ln1, i31 %trunc_ln173_4" [harris.cpp:69]   --->   Operation 134 'sub' 'sub_ln69_7' <Predicate = (!select_ln157_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln70_7 = sub i32 %tmp_3_i, i32 %tmp_1_i" [harris.cpp:70]   --->   Operation 135 'sub' 'sub_ln70_7' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln68_7 = sub i32 %sub_ln70_7, i32 %tmp_16_i" [harris.cpp:68]   --->   Operation 136 'sub' 'sub_ln68_7' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (2.55ns)   --->   "%sub_ln83 = sub i32 %tmp_30_i, i32 %tmp_26_i" [harris.cpp:83]   --->   Operation 137 'sub' 'sub_ln83' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (2.55ns)   --->   "%sub_ln84 = sub i32 %obj_var, i32 %tmp_4_i" [harris.cpp:84]   --->   Operation 138 'sub' 'sub_ln84' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (2.55ns)   --->   "%sub_ln82 = sub i32 %tmp_29_i, i32 %tmp_25_i" [harris.cpp:82]   --->   Operation 139 'sub' 'sub_ln82' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (2.55ns)   --->   "%sub_ln84_1 = sub i32 %obj_var_1, i32 %tmp_6_i" [harris.cpp:84]   --->   Operation 140 'sub' 'sub_ln84_1' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (2.55ns)   --->   "%sub_ln84_2 = sub i32 %tmp_8_i, i32 %tmp_10_i" [harris.cpp:84]   --->   Operation 141 'sub' 'sub_ln84_2' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.55ns)   --->   "%sub_ln84_3 = sub i32 %tmp_9_i, i32 %tmp_12_i" [harris.cpp:84]   --->   Operation 142 'sub' 'sub_ln84_3' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (2.55ns)   --->   "%sub_ln84_4 = sub i32 %tmp_i, i32 %tmp_14_i" [harris.cpp:84]   --->   Operation 143 'sub' 'sub_ln84_4' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (2.55ns)   --->   "%sub_ln84_5 = sub i32 %tmp_1_i, i32 %tmp_16_i" [harris.cpp:84]   --->   Operation 144 'sub' 'sub_ln84_5' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (2.55ns)   --->   "%sub_ln84_6 = sub i32 %tmp_2_i, i32 %tmp_18_i" [harris.cpp:84]   --->   Operation 145 'sub' 'sub_ln84_6' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69, i1 0" [harris.cpp:69]   --->   Operation 146 'bitconcatenate' 'shl_ln' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_6 = add i32 %shl_ln, i32 %sub_ln70" [harris.cpp:69]   --->   Operation 147 'add' 'add_ln69_6' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%Gx_var = add i32 %add_ln69_6, i32 %sub_ln68" [harris.cpp:69]   --->   Operation 148 'add' 'Gx_var' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln69_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69_1, i1 0" [harris.cpp:69]   --->   Operation 149 'bitconcatenate' 'shl_ln69_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_8 = add i32 %shl_ln69_1, i32 %sub_ln70_1" [harris.cpp:69]   --->   Operation 150 'add' 'add_ln69_8' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%Gx_var_1 = add i32 %add_ln69_8, i32 %sub_ln68_1" [harris.cpp:69]   --->   Operation 151 'add' 'Gx_var_1' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln69_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69_2, i1 0" [harris.cpp:69]   --->   Operation 152 'bitconcatenate' 'shl_ln69_2' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_10 = add i32 %tmp_10_i, i32 %shl_ln69_2" [harris.cpp:69]   --->   Operation 153 'add' 'add_ln69_10' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln69 = add i32 %add_ln69_10, i32 %sub_ln68_2" [harris.cpp:69]   --->   Operation 154 'add' 'add_ln69' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln69_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69_3, i1 0" [harris.cpp:69]   --->   Operation 155 'bitconcatenate' 'shl_ln69_3' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_11 = add i32 %tmp_12_i, i32 %shl_ln69_3" [harris.cpp:69]   --->   Operation 156 'add' 'add_ln69_11' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln69_1 = add i32 %add_ln69_11, i32 %sub_ln68_3" [harris.cpp:69]   --->   Operation 157 'add' 'add_ln69_1' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln69_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69_4, i1 0" [harris.cpp:69]   --->   Operation 158 'bitconcatenate' 'shl_ln69_4' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_12 = add i32 %tmp_14_i, i32 %shl_ln69_4" [harris.cpp:69]   --->   Operation 159 'add' 'add_ln69_12' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln69_2 = add i32 %add_ln69_12, i32 %sub_ln68_4" [harris.cpp:69]   --->   Operation 160 'add' 'add_ln69_2' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln69_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69_5, i1 0" [harris.cpp:69]   --->   Operation 161 'bitconcatenate' 'shl_ln69_5' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_13 = add i32 %tmp_16_i, i32 %shl_ln69_5" [harris.cpp:69]   --->   Operation 162 'add' 'add_ln69_13' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln69_3 = add i32 %add_ln69_13, i32 %sub_ln68_5" [harris.cpp:69]   --->   Operation 163 'add' 'add_ln69_3' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln69_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69_6, i1 0" [harris.cpp:69]   --->   Operation 164 'bitconcatenate' 'shl_ln69_6' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_14 = add i32 %tmp_18_i, i32 %shl_ln69_6" [harris.cpp:69]   --->   Operation 165 'add' 'add_ln69_14' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln69_4 = add i32 %add_ln69_14, i32 %sub_ln68_6" [harris.cpp:69]   --->   Operation 166 'add' 'add_ln69_4' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln69_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %sub_ln69_7, i1 0" [harris.cpp:69]   --->   Operation 167 'bitconcatenate' 'shl_ln69_7' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69_15 = add i32 %tmp_20_i, i32 %shl_ln69_7" [harris.cpp:69]   --->   Operation 168 'add' 'add_ln69_15' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln69_5 = add i32 %add_ln69_15, i32 %sub_ln68_7" [harris.cpp:69]   --->   Operation 169 'add' 'add_ln69_5' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln83 = shl i32 %sub_ln83, i32 1" [harris.cpp:83]   --->   Operation 170 'shl' 'shl_ln83' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_6 = add i32 %shl_ln83, i32 %sub_ln84" [harris.cpp:83]   --->   Operation 171 'add' 'add_ln83_6' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%Gy_var = add i32 %add_ln83_6, i32 %sub_ln82" [harris.cpp:83]   --->   Operation 172 'add' 'Gy_var' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln83_1 = shl i32 %sub_ln84, i32 1" [harris.cpp:83]   --->   Operation 173 'shl' 'shl_ln83_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_8 = add i32 %sub_ln83, i32 %sub_ln84_1" [harris.cpp:83]   --->   Operation 174 'add' 'add_ln83_8' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%Gy_var_1 = add i32 %add_ln83_8, i32 %shl_ln83_1" [harris.cpp:83]   --->   Operation 175 'add' 'Gy_var_1' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln83_2 = shl i32 %sub_ln84_1, i32 1" [harris.cpp:83]   --->   Operation 176 'shl' 'shl_ln83_2' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_10 = add i32 %sub_ln84, i32 %sub_ln84_2" [harris.cpp:83]   --->   Operation 177 'add' 'add_ln83_10' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln83 = add i32 %add_ln83_10, i32 %shl_ln83_2" [harris.cpp:83]   --->   Operation 178 'add' 'add_ln83' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln83_3 = shl i32 %sub_ln84_2, i32 1" [harris.cpp:83]   --->   Operation 179 'shl' 'shl_ln83_3' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_11 = add i32 %sub_ln84_1, i32 %sub_ln84_3" [harris.cpp:83]   --->   Operation 180 'add' 'add_ln83_11' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln83_1 = add i32 %add_ln83_11, i32 %shl_ln83_3" [harris.cpp:83]   --->   Operation 181 'add' 'add_ln83_1' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln83_4 = shl i32 %sub_ln84_3, i32 1" [harris.cpp:83]   --->   Operation 182 'shl' 'shl_ln83_4' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_12 = add i32 %sub_ln84_2, i32 %sub_ln84_4" [harris.cpp:83]   --->   Operation 183 'add' 'add_ln83_12' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln83_2 = add i32 %add_ln83_12, i32 %shl_ln83_4" [harris.cpp:83]   --->   Operation 184 'add' 'add_ln83_2' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln83_5 = shl i32 %sub_ln84_4, i32 1" [harris.cpp:83]   --->   Operation 185 'shl' 'shl_ln83_5' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_13 = add i32 %sub_ln84_3, i32 %sub_ln84_5" [harris.cpp:83]   --->   Operation 186 'add' 'add_ln83_13' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln83_3 = add i32 %add_ln83_13, i32 %shl_ln83_5" [harris.cpp:83]   --->   Operation 187 'add' 'add_ln83_3' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln83_6 = shl i32 %sub_ln84_5, i32 1" [harris.cpp:83]   --->   Operation 188 'shl' 'shl_ln83_6' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_14 = add i32 %sub_ln84_4, i32 %sub_ln84_6" [harris.cpp:83]   --->   Operation 189 'add' 'add_ln83_14' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln83_4 = add i32 %add_ln83_14, i32 %shl_ln83_6" [harris.cpp:83]   --->   Operation 190 'add' 'add_ln83_4' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/1] (2.55ns)   --->   "%add_ln84 = add i32 %sub_ln84_5, i32 %tmp_3_i" [harris.cpp:84]   --->   Operation 191 'add' 'add_ln84' <Predicate = (!select_ln157_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln83_7 = shl i32 %sub_ln84_6, i32 1" [harris.cpp:83]   --->   Operation 192 'shl' 'shl_ln83_7' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln82_1 = sub i32 %add_ln84, i32 %tmp_20_i" [harris.cpp:82]   --->   Operation 193 'sub' 'sub_ln82_1' <Predicate = (!select_ln157_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln83_5 = add i32 %sub_ln82_1, i32 %shl_ln83_7" [harris.cpp:83]   --->   Operation 194 'add' 'add_ln83_5' <Predicate = (!select_ln157_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [1/1] (1.36ns)   --->   "%cmp63_i = icmp_eq  i5 %select_ln157, i5 0" [harris.cpp:157]   --->   Operation 195 'icmp' 'cmp63_i' <Predicate = (!select_ln157_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 196 [5/5] (3.95ns)   --->   "%mul_ln204 = mul i32 %Gx_var, i32 %Gx_var" [harris.cpp:204]   --->   Operation 196 'mul' 'mul_ln204' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [5/5] (3.95ns)   --->   "%mul_ln205 = mul i32 %Gy_var, i32 %Gy_var" [harris.cpp:205]   --->   Operation 197 'mul' 'mul_ln205' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [5/5] (3.95ns)   --->   "%mul_ln206 = mul i32 %Gy_var, i32 %Gx_var" [harris.cpp:206]   --->   Operation 198 'mul' 'mul_ln206' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [5/5] (3.95ns)   --->   "%mul_ln204_1 = mul i32 %Gx_var_1, i32 %Gx_var_1" [harris.cpp:204]   --->   Operation 199 'mul' 'mul_ln204_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [5/5] (3.95ns)   --->   "%mul_ln205_1 = mul i32 %Gy_var_1, i32 %Gy_var_1" [harris.cpp:205]   --->   Operation 200 'mul' 'mul_ln205_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [5/5] (3.95ns)   --->   "%mul_ln206_1 = mul i32 %Gy_var_1, i32 %Gx_var_1" [harris.cpp:206]   --->   Operation 201 'mul' 'mul_ln206_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [5/5] (3.95ns)   --->   "%mul_ln204_2 = mul i32 %add_ln69, i32 %add_ln69" [harris.cpp:204]   --->   Operation 202 'mul' 'mul_ln204_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [5/5] (3.95ns)   --->   "%mul_ln205_2 = mul i32 %add_ln83, i32 %add_ln83" [harris.cpp:205]   --->   Operation 203 'mul' 'mul_ln205_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [5/5] (3.95ns)   --->   "%mul_ln206_2 = mul i32 %add_ln83, i32 %add_ln69" [harris.cpp:206]   --->   Operation 204 'mul' 'mul_ln206_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [5/5] (3.95ns)   --->   "%mul_ln204_3 = mul i32 %add_ln69_1, i32 %add_ln69_1" [harris.cpp:204]   --->   Operation 205 'mul' 'mul_ln204_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [5/5] (3.95ns)   --->   "%mul_ln205_3 = mul i32 %add_ln83_1, i32 %add_ln83_1" [harris.cpp:205]   --->   Operation 206 'mul' 'mul_ln205_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [5/5] (3.95ns)   --->   "%mul_ln206_3 = mul i32 %add_ln83_1, i32 %add_ln69_1" [harris.cpp:206]   --->   Operation 207 'mul' 'mul_ln206_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [5/5] (3.95ns)   --->   "%mul_ln204_4 = mul i32 %add_ln69_2, i32 %add_ln69_2" [harris.cpp:204]   --->   Operation 208 'mul' 'mul_ln204_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [5/5] (3.95ns)   --->   "%mul_ln205_4 = mul i32 %add_ln83_2, i32 %add_ln83_2" [harris.cpp:205]   --->   Operation 209 'mul' 'mul_ln205_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [5/5] (3.95ns)   --->   "%mul_ln206_4 = mul i32 %add_ln83_2, i32 %add_ln69_2" [harris.cpp:206]   --->   Operation 210 'mul' 'mul_ln206_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [5/5] (3.95ns)   --->   "%mul_ln204_5 = mul i32 %add_ln69_3, i32 %add_ln69_3" [harris.cpp:204]   --->   Operation 211 'mul' 'mul_ln204_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [5/5] (3.95ns)   --->   "%mul_ln205_5 = mul i32 %add_ln83_3, i32 %add_ln83_3" [harris.cpp:205]   --->   Operation 212 'mul' 'mul_ln205_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [5/5] (3.95ns)   --->   "%mul_ln206_5 = mul i32 %add_ln83_3, i32 %add_ln69_3" [harris.cpp:206]   --->   Operation 213 'mul' 'mul_ln206_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [5/5] (3.95ns)   --->   "%mul_ln204_6 = mul i32 %add_ln69_4, i32 %add_ln69_4" [harris.cpp:204]   --->   Operation 214 'mul' 'mul_ln204_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [5/5] (3.95ns)   --->   "%mul_ln205_6 = mul i32 %add_ln83_4, i32 %add_ln83_4" [harris.cpp:205]   --->   Operation 215 'mul' 'mul_ln205_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [5/5] (3.95ns)   --->   "%mul_ln206_6 = mul i32 %add_ln83_4, i32 %add_ln69_4" [harris.cpp:206]   --->   Operation 216 'mul' 'mul_ln206_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [5/5] (3.95ns)   --->   "%mul_ln204_7 = mul i32 %add_ln69_5, i32 %add_ln69_5" [harris.cpp:204]   --->   Operation 217 'mul' 'mul_ln204_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [5/5] (3.95ns)   --->   "%mul_ln205_7 = mul i32 %add_ln83_5, i32 %add_ln83_5" [harris.cpp:205]   --->   Operation 218 'mul' 'mul_ln205_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [5/5] (3.95ns)   --->   "%mul_ln206_7 = mul i32 %add_ln83_5, i32 %add_ln69_5" [harris.cpp:206]   --->   Operation 219 'mul' 'mul_ln206_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 220 [4/5] (3.95ns)   --->   "%mul_ln204 = mul i32 %Gx_var, i32 %Gx_var" [harris.cpp:204]   --->   Operation 220 'mul' 'mul_ln204' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [4/5] (3.95ns)   --->   "%mul_ln205 = mul i32 %Gy_var, i32 %Gy_var" [harris.cpp:205]   --->   Operation 221 'mul' 'mul_ln205' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [4/5] (3.95ns)   --->   "%mul_ln206 = mul i32 %Gy_var, i32 %Gx_var" [harris.cpp:206]   --->   Operation 222 'mul' 'mul_ln206' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [4/5] (3.95ns)   --->   "%mul_ln204_1 = mul i32 %Gx_var_1, i32 %Gx_var_1" [harris.cpp:204]   --->   Operation 223 'mul' 'mul_ln204_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [4/5] (3.95ns)   --->   "%mul_ln205_1 = mul i32 %Gy_var_1, i32 %Gy_var_1" [harris.cpp:205]   --->   Operation 224 'mul' 'mul_ln205_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [4/5] (3.95ns)   --->   "%mul_ln206_1 = mul i32 %Gy_var_1, i32 %Gx_var_1" [harris.cpp:206]   --->   Operation 225 'mul' 'mul_ln206_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [4/5] (3.95ns)   --->   "%mul_ln204_2 = mul i32 %add_ln69, i32 %add_ln69" [harris.cpp:204]   --->   Operation 226 'mul' 'mul_ln204_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [4/5] (3.95ns)   --->   "%mul_ln205_2 = mul i32 %add_ln83, i32 %add_ln83" [harris.cpp:205]   --->   Operation 227 'mul' 'mul_ln205_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [4/5] (3.95ns)   --->   "%mul_ln206_2 = mul i32 %add_ln83, i32 %add_ln69" [harris.cpp:206]   --->   Operation 228 'mul' 'mul_ln206_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [4/5] (3.95ns)   --->   "%mul_ln204_3 = mul i32 %add_ln69_1, i32 %add_ln69_1" [harris.cpp:204]   --->   Operation 229 'mul' 'mul_ln204_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [4/5] (3.95ns)   --->   "%mul_ln205_3 = mul i32 %add_ln83_1, i32 %add_ln83_1" [harris.cpp:205]   --->   Operation 230 'mul' 'mul_ln205_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [4/5] (3.95ns)   --->   "%mul_ln206_3 = mul i32 %add_ln83_1, i32 %add_ln69_1" [harris.cpp:206]   --->   Operation 231 'mul' 'mul_ln206_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [4/5] (3.95ns)   --->   "%mul_ln204_4 = mul i32 %add_ln69_2, i32 %add_ln69_2" [harris.cpp:204]   --->   Operation 232 'mul' 'mul_ln204_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [4/5] (3.95ns)   --->   "%mul_ln205_4 = mul i32 %add_ln83_2, i32 %add_ln83_2" [harris.cpp:205]   --->   Operation 233 'mul' 'mul_ln205_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [4/5] (3.95ns)   --->   "%mul_ln206_4 = mul i32 %add_ln83_2, i32 %add_ln69_2" [harris.cpp:206]   --->   Operation 234 'mul' 'mul_ln206_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [4/5] (3.95ns)   --->   "%mul_ln204_5 = mul i32 %add_ln69_3, i32 %add_ln69_3" [harris.cpp:204]   --->   Operation 235 'mul' 'mul_ln204_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [4/5] (3.95ns)   --->   "%mul_ln205_5 = mul i32 %add_ln83_3, i32 %add_ln83_3" [harris.cpp:205]   --->   Operation 236 'mul' 'mul_ln205_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [4/5] (3.95ns)   --->   "%mul_ln206_5 = mul i32 %add_ln83_3, i32 %add_ln69_3" [harris.cpp:206]   --->   Operation 237 'mul' 'mul_ln206_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [4/5] (3.95ns)   --->   "%mul_ln204_6 = mul i32 %add_ln69_4, i32 %add_ln69_4" [harris.cpp:204]   --->   Operation 238 'mul' 'mul_ln204_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [4/5] (3.95ns)   --->   "%mul_ln205_6 = mul i32 %add_ln83_4, i32 %add_ln83_4" [harris.cpp:205]   --->   Operation 239 'mul' 'mul_ln205_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [4/5] (3.95ns)   --->   "%mul_ln206_6 = mul i32 %add_ln83_4, i32 %add_ln69_4" [harris.cpp:206]   --->   Operation 240 'mul' 'mul_ln206_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [4/5] (3.95ns)   --->   "%mul_ln204_7 = mul i32 %add_ln69_5, i32 %add_ln69_5" [harris.cpp:204]   --->   Operation 241 'mul' 'mul_ln204_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [4/5] (3.95ns)   --->   "%mul_ln205_7 = mul i32 %add_ln83_5, i32 %add_ln83_5" [harris.cpp:205]   --->   Operation 242 'mul' 'mul_ln205_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [4/5] (3.95ns)   --->   "%mul_ln206_7 = mul i32 %add_ln83_5, i32 %add_ln69_5" [harris.cpp:206]   --->   Operation 243 'mul' 'mul_ln206_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.95>
ST_9 : Operation 244 [3/5] (3.95ns)   --->   "%mul_ln204 = mul i32 %Gx_var, i32 %Gx_var" [harris.cpp:204]   --->   Operation 244 'mul' 'mul_ln204' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [3/5] (3.95ns)   --->   "%mul_ln205 = mul i32 %Gy_var, i32 %Gy_var" [harris.cpp:205]   --->   Operation 245 'mul' 'mul_ln205' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [3/5] (3.95ns)   --->   "%mul_ln206 = mul i32 %Gy_var, i32 %Gx_var" [harris.cpp:206]   --->   Operation 246 'mul' 'mul_ln206' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [3/5] (3.95ns)   --->   "%mul_ln204_1 = mul i32 %Gx_var_1, i32 %Gx_var_1" [harris.cpp:204]   --->   Operation 247 'mul' 'mul_ln204_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [3/5] (3.95ns)   --->   "%mul_ln205_1 = mul i32 %Gy_var_1, i32 %Gy_var_1" [harris.cpp:205]   --->   Operation 248 'mul' 'mul_ln205_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [3/5] (3.95ns)   --->   "%mul_ln206_1 = mul i32 %Gy_var_1, i32 %Gx_var_1" [harris.cpp:206]   --->   Operation 249 'mul' 'mul_ln206_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [3/5] (3.95ns)   --->   "%mul_ln204_2 = mul i32 %add_ln69, i32 %add_ln69" [harris.cpp:204]   --->   Operation 250 'mul' 'mul_ln204_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [3/5] (3.95ns)   --->   "%mul_ln205_2 = mul i32 %add_ln83, i32 %add_ln83" [harris.cpp:205]   --->   Operation 251 'mul' 'mul_ln205_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [3/5] (3.95ns)   --->   "%mul_ln206_2 = mul i32 %add_ln83, i32 %add_ln69" [harris.cpp:206]   --->   Operation 252 'mul' 'mul_ln206_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [3/5] (3.95ns)   --->   "%mul_ln204_3 = mul i32 %add_ln69_1, i32 %add_ln69_1" [harris.cpp:204]   --->   Operation 253 'mul' 'mul_ln204_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [3/5] (3.95ns)   --->   "%mul_ln205_3 = mul i32 %add_ln83_1, i32 %add_ln83_1" [harris.cpp:205]   --->   Operation 254 'mul' 'mul_ln205_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [3/5] (3.95ns)   --->   "%mul_ln206_3 = mul i32 %add_ln83_1, i32 %add_ln69_1" [harris.cpp:206]   --->   Operation 255 'mul' 'mul_ln206_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [3/5] (3.95ns)   --->   "%mul_ln204_4 = mul i32 %add_ln69_2, i32 %add_ln69_2" [harris.cpp:204]   --->   Operation 256 'mul' 'mul_ln204_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [3/5] (3.95ns)   --->   "%mul_ln205_4 = mul i32 %add_ln83_2, i32 %add_ln83_2" [harris.cpp:205]   --->   Operation 257 'mul' 'mul_ln205_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [3/5] (3.95ns)   --->   "%mul_ln206_4 = mul i32 %add_ln83_2, i32 %add_ln69_2" [harris.cpp:206]   --->   Operation 258 'mul' 'mul_ln206_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [3/5] (3.95ns)   --->   "%mul_ln204_5 = mul i32 %add_ln69_3, i32 %add_ln69_3" [harris.cpp:204]   --->   Operation 259 'mul' 'mul_ln204_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [3/5] (3.95ns)   --->   "%mul_ln205_5 = mul i32 %add_ln83_3, i32 %add_ln83_3" [harris.cpp:205]   --->   Operation 260 'mul' 'mul_ln205_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [3/5] (3.95ns)   --->   "%mul_ln206_5 = mul i32 %add_ln83_3, i32 %add_ln69_3" [harris.cpp:206]   --->   Operation 261 'mul' 'mul_ln206_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [3/5] (3.95ns)   --->   "%mul_ln204_6 = mul i32 %add_ln69_4, i32 %add_ln69_4" [harris.cpp:204]   --->   Operation 262 'mul' 'mul_ln204_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [3/5] (3.95ns)   --->   "%mul_ln205_6 = mul i32 %add_ln83_4, i32 %add_ln83_4" [harris.cpp:205]   --->   Operation 263 'mul' 'mul_ln205_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [3/5] (3.95ns)   --->   "%mul_ln206_6 = mul i32 %add_ln83_4, i32 %add_ln69_4" [harris.cpp:206]   --->   Operation 264 'mul' 'mul_ln206_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [3/5] (3.95ns)   --->   "%mul_ln204_7 = mul i32 %add_ln69_5, i32 %add_ln69_5" [harris.cpp:204]   --->   Operation 265 'mul' 'mul_ln204_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [3/5] (3.95ns)   --->   "%mul_ln205_7 = mul i32 %add_ln83_5, i32 %add_ln83_5" [harris.cpp:205]   --->   Operation 266 'mul' 'mul_ln205_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [3/5] (3.95ns)   --->   "%mul_ln206_7 = mul i32 %add_ln83_5, i32 %add_ln69_5" [harris.cpp:206]   --->   Operation 267 'mul' 'mul_ln206_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 268 [2/5] (3.95ns)   --->   "%mul_ln204 = mul i32 %Gx_var, i32 %Gx_var" [harris.cpp:204]   --->   Operation 268 'mul' 'mul_ln204' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [2/5] (3.95ns)   --->   "%mul_ln205 = mul i32 %Gy_var, i32 %Gy_var" [harris.cpp:205]   --->   Operation 269 'mul' 'mul_ln205' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [2/5] (3.95ns)   --->   "%mul_ln206 = mul i32 %Gy_var, i32 %Gx_var" [harris.cpp:206]   --->   Operation 270 'mul' 'mul_ln206' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [2/5] (3.95ns)   --->   "%mul_ln204_1 = mul i32 %Gx_var_1, i32 %Gx_var_1" [harris.cpp:204]   --->   Operation 271 'mul' 'mul_ln204_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [2/5] (3.95ns)   --->   "%mul_ln205_1 = mul i32 %Gy_var_1, i32 %Gy_var_1" [harris.cpp:205]   --->   Operation 272 'mul' 'mul_ln205_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [2/5] (3.95ns)   --->   "%mul_ln206_1 = mul i32 %Gy_var_1, i32 %Gx_var_1" [harris.cpp:206]   --->   Operation 273 'mul' 'mul_ln206_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [2/5] (3.95ns)   --->   "%mul_ln204_2 = mul i32 %add_ln69, i32 %add_ln69" [harris.cpp:204]   --->   Operation 274 'mul' 'mul_ln204_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [2/5] (3.95ns)   --->   "%mul_ln205_2 = mul i32 %add_ln83, i32 %add_ln83" [harris.cpp:205]   --->   Operation 275 'mul' 'mul_ln205_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [2/5] (3.95ns)   --->   "%mul_ln206_2 = mul i32 %add_ln83, i32 %add_ln69" [harris.cpp:206]   --->   Operation 276 'mul' 'mul_ln206_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [2/5] (3.95ns)   --->   "%mul_ln204_3 = mul i32 %add_ln69_1, i32 %add_ln69_1" [harris.cpp:204]   --->   Operation 277 'mul' 'mul_ln204_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [2/5] (3.95ns)   --->   "%mul_ln205_3 = mul i32 %add_ln83_1, i32 %add_ln83_1" [harris.cpp:205]   --->   Operation 278 'mul' 'mul_ln205_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [2/5] (3.95ns)   --->   "%mul_ln206_3 = mul i32 %add_ln83_1, i32 %add_ln69_1" [harris.cpp:206]   --->   Operation 279 'mul' 'mul_ln206_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [2/5] (3.95ns)   --->   "%mul_ln204_4 = mul i32 %add_ln69_2, i32 %add_ln69_2" [harris.cpp:204]   --->   Operation 280 'mul' 'mul_ln204_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [2/5] (3.95ns)   --->   "%mul_ln205_4 = mul i32 %add_ln83_2, i32 %add_ln83_2" [harris.cpp:205]   --->   Operation 281 'mul' 'mul_ln205_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [2/5] (3.95ns)   --->   "%mul_ln206_4 = mul i32 %add_ln83_2, i32 %add_ln69_2" [harris.cpp:206]   --->   Operation 282 'mul' 'mul_ln206_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [2/5] (3.95ns)   --->   "%mul_ln204_5 = mul i32 %add_ln69_3, i32 %add_ln69_3" [harris.cpp:204]   --->   Operation 283 'mul' 'mul_ln204_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [2/5] (3.95ns)   --->   "%mul_ln205_5 = mul i32 %add_ln83_3, i32 %add_ln83_3" [harris.cpp:205]   --->   Operation 284 'mul' 'mul_ln205_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [2/5] (3.95ns)   --->   "%mul_ln206_5 = mul i32 %add_ln83_3, i32 %add_ln69_3" [harris.cpp:206]   --->   Operation 285 'mul' 'mul_ln206_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [2/5] (3.95ns)   --->   "%mul_ln204_6 = mul i32 %add_ln69_4, i32 %add_ln69_4" [harris.cpp:204]   --->   Operation 286 'mul' 'mul_ln204_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [2/5] (3.95ns)   --->   "%mul_ln205_6 = mul i32 %add_ln83_4, i32 %add_ln83_4" [harris.cpp:205]   --->   Operation 287 'mul' 'mul_ln205_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [2/5] (3.95ns)   --->   "%mul_ln206_6 = mul i32 %add_ln83_4, i32 %add_ln69_4" [harris.cpp:206]   --->   Operation 288 'mul' 'mul_ln206_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [2/5] (3.95ns)   --->   "%mul_ln204_7 = mul i32 %add_ln69_5, i32 %add_ln69_5" [harris.cpp:204]   --->   Operation 289 'mul' 'mul_ln204_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [2/5] (3.95ns)   --->   "%mul_ln205_7 = mul i32 %add_ln83_5, i32 %add_ln83_5" [harris.cpp:205]   --->   Operation 290 'mul' 'mul_ln205_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [2/5] (3.95ns)   --->   "%mul_ln206_7 = mul i32 %add_ln83_5, i32 %add_ln69_5" [harris.cpp:206]   --->   Operation 291 'mul' 'mul_ln206_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 292 [1/5] (3.95ns)   --->   "%mul_ln204 = mul i32 %Gx_var, i32 %Gx_var" [harris.cpp:204]   --->   Operation 292 'mul' 'mul_ln204' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204, i32 6, i32 31" [harris.cpp:156]   --->   Operation 293 'partselect' 'trunc_ln3' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 0.00>
ST_11 : Operation 294 [1/5] (3.95ns)   --->   "%mul_ln205 = mul i32 %Gy_var, i32 %Gy_var" [harris.cpp:205]   --->   Operation 294 'mul' 'mul_ln205' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln156_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205, i32 6, i32 31" [harris.cpp:156]   --->   Operation 295 'partselect' 'trunc_ln156_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 0.00>
ST_11 : Operation 296 [1/5] (3.95ns)   --->   "%mul_ln206 = mul i32 %Gy_var, i32 %Gx_var" [harris.cpp:206]   --->   Operation 296 'mul' 'mul_ln206' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%Gxy_var = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln206, i32 6, i32 31" [harris.cpp:206]   --->   Operation 297 'partselect' 'Gxy_var' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 0.00>
ST_11 : Operation 298 [1/5] (3.95ns)   --->   "%mul_ln204_1 = mul i32 %Gx_var_1, i32 %Gx_var_1" [harris.cpp:204]   --->   Operation 298 'mul' 'mul_ln204_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/5] (3.95ns)   --->   "%mul_ln205_1 = mul i32 %Gy_var_1, i32 %Gy_var_1" [harris.cpp:205]   --->   Operation 299 'mul' 'mul_ln205_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/5] (3.95ns)   --->   "%mul_ln206_1 = mul i32 %Gy_var_1, i32 %Gx_var_1" [harris.cpp:206]   --->   Operation 300 'mul' 'mul_ln206_1' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/5] (3.95ns)   --->   "%mul_ln204_2 = mul i32 %add_ln69, i32 %add_ln69" [harris.cpp:204]   --->   Operation 301 'mul' 'mul_ln204_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/5] (3.95ns)   --->   "%mul_ln205_2 = mul i32 %add_ln83, i32 %add_ln83" [harris.cpp:205]   --->   Operation 302 'mul' 'mul_ln205_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/5] (3.95ns)   --->   "%mul_ln206_2 = mul i32 %add_ln83, i32 %add_ln69" [harris.cpp:206]   --->   Operation 303 'mul' 'mul_ln206_2' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln206_2, i32 6, i32 31" [harris.cpp:206]   --->   Operation 304 'partselect' 'trunc_ln4' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 305 [1/5] (3.95ns)   --->   "%mul_ln204_3 = mul i32 %add_ln69_1, i32 %add_ln69_1" [harris.cpp:204]   --->   Operation 305 'mul' 'mul_ln204_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/5] (3.95ns)   --->   "%mul_ln205_3 = mul i32 %add_ln83_1, i32 %add_ln83_1" [harris.cpp:205]   --->   Operation 306 'mul' 'mul_ln205_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/5] (3.95ns)   --->   "%mul_ln206_3 = mul i32 %add_ln83_1, i32 %add_ln69_1" [harris.cpp:206]   --->   Operation 307 'mul' 'mul_ln206_3' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln206_3, i32 6, i32 31" [harris.cpp:206]   --->   Operation 308 'partselect' 'trunc_ln206_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 309 [1/5] (3.95ns)   --->   "%mul_ln204_4 = mul i32 %add_ln69_2, i32 %add_ln69_2" [harris.cpp:204]   --->   Operation 309 'mul' 'mul_ln204_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/5] (3.95ns)   --->   "%mul_ln205_4 = mul i32 %add_ln83_2, i32 %add_ln83_2" [harris.cpp:205]   --->   Operation 310 'mul' 'mul_ln205_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/5] (3.95ns)   --->   "%mul_ln206_4 = mul i32 %add_ln83_2, i32 %add_ln69_2" [harris.cpp:206]   --->   Operation 311 'mul' 'mul_ln206_4' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln206_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln206_4, i32 6, i32 31" [harris.cpp:206]   --->   Operation 312 'partselect' 'trunc_ln206_2' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 313 [1/5] (3.95ns)   --->   "%mul_ln204_5 = mul i32 %add_ln69_3, i32 %add_ln69_3" [harris.cpp:204]   --->   Operation 313 'mul' 'mul_ln204_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/5] (3.95ns)   --->   "%mul_ln205_5 = mul i32 %add_ln83_3, i32 %add_ln83_3" [harris.cpp:205]   --->   Operation 314 'mul' 'mul_ln205_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/5] (3.95ns)   --->   "%mul_ln206_5 = mul i32 %add_ln83_3, i32 %add_ln69_3" [harris.cpp:206]   --->   Operation 315 'mul' 'mul_ln206_5' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln206_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln206_5, i32 6, i32 31" [harris.cpp:206]   --->   Operation 316 'partselect' 'trunc_ln206_3' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 317 [1/5] (3.95ns)   --->   "%mul_ln204_6 = mul i32 %add_ln69_4, i32 %add_ln69_4" [harris.cpp:204]   --->   Operation 317 'mul' 'mul_ln204_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/5] (3.95ns)   --->   "%mul_ln205_6 = mul i32 %add_ln83_4, i32 %add_ln83_4" [harris.cpp:205]   --->   Operation 318 'mul' 'mul_ln205_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/5] (3.95ns)   --->   "%mul_ln206_6 = mul i32 %add_ln83_4, i32 %add_ln69_4" [harris.cpp:206]   --->   Operation 319 'mul' 'mul_ln206_6' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [1/5] (3.95ns)   --->   "%mul_ln204_7 = mul i32 %add_ln69_5, i32 %add_ln69_5" [harris.cpp:204]   --->   Operation 320 'mul' 'mul_ln204_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/5] (3.95ns)   --->   "%mul_ln205_7 = mul i32 %add_ln83_5, i32 %add_ln83_5" [harris.cpp:205]   --->   Operation 321 'mul' 'mul_ln205_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 322 [1/5] (3.95ns)   --->   "%mul_ln206_7 = mul i32 %add_ln83_5, i32 %add_ln69_5" [harris.cpp:206]   --->   Operation 322 'mul' 'mul_ln206_7' <Predicate = (!select_ln157_1)> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln206_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln206_7, i32 6, i32 31" [harris.cpp:206]   --->   Operation 323 'partselect' 'trunc_ln206_5' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204_1, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 324 'partselect' 'tmp_4' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204_2, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 325 'partselect' 'trunc_ln5' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204_3, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 326 'partselect' 'trunc_ln174_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln174_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204_4, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 327 'partselect' 'trunc_ln174_2' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln174_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204_5, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 328 'partselect' 'trunc_ln174_3' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln174_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204_6, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 329 'partselect' 'trunc_ln174_4' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln174_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln204_7, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 330 'partselect' 'trunc_ln174_5' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205_1, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 331 'partselect' 'tmp_5' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205_2, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 332 'partselect' 'tmp_7' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln174_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205_3, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 333 'partselect' 'trunc_ln174_7' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln174_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205_4, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 334 'partselect' 'trunc_ln174_8' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln174_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205_5, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 335 'partselect' 'trunc_ln174_9' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln174_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205_6, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 336 'partselect' 'trunc_ln174_s' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln174_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln205_7, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 337 'partselect' 'trunc_ln174_6' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln206_6, i32 6" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 338 'bitselect' 'tmp_8' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_s = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %mul_ln206_6, i32 7, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 339 'partselect' 'tmp_s' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mul_ln206_1, i32 6, i32 31" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 340 'partselect' 'tmp_9' <Predicate = (!select_ln157_1 & !cmp63_i)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 370 'ret' 'ret_ln0' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 341 [1/1] (0.76ns)   --->   "%Gxy_sroa_0_0143_i = select i1 %cmp63_i, i26 0, i26 %Gxy_var" [harris.cpp:157]   --->   Operation 341 'select' 'Gxy_sroa_0_0143_i' <Predicate = (!select_ln157_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.76ns)   --->   "%Gyy_sroa_0_0142_i = select i1 %cmp63_i, i26 0, i26 %trunc_ln156_1" [harris.cpp:157]   --->   Operation 342 'select' 'Gyy_sroa_0_0142_i' <Predicate = (!select_ln157_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.76ns)   --->   "%Gxx_sroa_0_0141_i = select i1 %cmp63_i, i26 0, i26 %trunc_ln3" [harris.cpp:157]   --->   Operation 343 'select' 'Gxx_sroa_0_0141_i' <Predicate = (!select_ln157_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i26 %Gxx_sroa_0_0141_i" [harris.cpp:156]   --->   Operation 344 'zext' 'zext_ln156' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i26 %Gyy_sroa_0_0142_i" [harris.cpp:156]   --->   Operation 345 'zext' 'zext_ln156_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i26 %Gxy_sroa_0_0143_i" [harris.cpp:156]   --->   Operation 346 'sext' 'sext_ln156' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.76ns)   --->   "%empty = select i1 %cmp63_i, i26 0, i26 %tmp_4" [harris.cpp:157]   --->   Operation 347 'select' 'empty' <Predicate = (!select_ln157_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i250 @_ssdm_op_BitConcatenate.i250.i26.i6.i26.i6.i26.i6.i26.i6.i26.i6.i26.i6.i26.i32, i26 %trunc_ln174_5, i6 0, i26 %trunc_ln174_4, i6 0, i26 %trunc_ln174_3, i6 0, i26 %trunc_ln174_2, i6 0, i26 %trunc_ln174_1, i6 0, i26 %trunc_ln5, i6 0, i26 %empty, i32 %zext_ln156" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 348 'bitconcatenate' 'tmp_2' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i250 %tmp_2" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 349 'zext' 'zext_ln174' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (2.19ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %GxxStream, i256 %zext_ln174" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 350 'write' 'write_ln174' <Predicate = (!select_ln157_1)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_12 : Operation 351 [1/1] (0.76ns)   --->   "%empty_34 = select i1 %cmp63_i, i26 0, i26 %tmp_5" [harris.cpp:157]   --->   Operation 351 'select' 'empty_34' <Predicate = (!select_ln157_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i250 @_ssdm_op_BitConcatenate.i250.i26.i6.i26.i6.i26.i6.i26.i6.i26.i6.i26.i6.i26.i32, i26 %trunc_ln174_6, i6 0, i26 %trunc_ln174_s, i6 0, i26 %trunc_ln174_9, i6 0, i26 %trunc_ln174_8, i6 0, i26 %trunc_ln174_7, i6 0, i26 %tmp_7, i6 0, i26 %empty_34, i32 %zext_ln156_1" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 352 'bitconcatenate' 'tmp_6' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i250 %tmp_6" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 353 'zext' 'zext_ln174_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (2.19ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %GyyStream, i256 %zext_ln174_1" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 354 'write' 'write_ln174' <Predicate = (!select_ln157_1)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i26 %trunc_ln4" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 355 'sext' 'sext_ln174' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln174_1 = sext i25 %tmp_s" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 356 'sext' 'sext_ln174_1' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.76ns)   --->   "%empty_35 = select i1 %cmp63_i, i26 0, i26 %tmp_9" [harris.cpp:157]   --->   Operation 357 'select' 'empty_35' <Predicate = (!select_ln157_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i26.i32, i26 %empty_35, i32 %sext_ln156" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 358 'bitconcatenate' 'or_ln' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln174_2 = sext i58 %or_ln" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 359 'sext' 'sext_ln174_2' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i26.i32, i26 %trunc_ln206_1, i32 %sext_ln174" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 360 'bitconcatenate' 'tmp_10' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln174_3 = sext i58 %tmp_10" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 361 'sext' 'sext_ln174_3' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i90 @_ssdm_op_BitConcatenate.i90.i26.i64, i26 %trunc_ln206_2, i64 %sext_ln174_3" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 362 'bitconcatenate' 'tmp_11' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln174_4 = sext i90 %tmp_11" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 363 'sext' 'sext_ln174_4' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i122 @_ssdm_op_BitConcatenate.i122.i26.i96, i26 %trunc_ln206_3, i96 %sext_ln174_4" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 364 'bitconcatenate' 'tmp_12' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln174_5 = sext i122 %tmp_12" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 365 'sext' 'sext_ln174_5' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i250 @_ssdm_op_BitConcatenate.i250.i26.i31.i1.i128.i64, i26 %trunc_ln206_5, i31 %sext_ln174_1, i1 %tmp_8, i128 %sext_ln174_5, i64 %sext_ln174_2" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 366 'bitconcatenate' 'tmp_13' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln174_6 = sext i250 %tmp_13" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 367 'sext' 'sext_ln174_6' <Predicate = (!select_ln157_1)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (2.19ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %GxyStream, i256 %sext_ln174_6" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 368 'write' 'write_ln174' <Predicate = (!select_ln157_1)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln213 = br void %for.inc111.i" [harris.cpp:213]   --->   Operation 369 'br' 'br_ln213' <Predicate = (!select_ln157_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 1.62ns.

 <State 1>: 4.36ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_load', harris.cpp:165) on local variable 'j' [38]  (0 ns)
	'icmp' operation ('icmp_ln165', harris.cpp:165) [42]  (1.36 ns)
	'select' operation ('select_ln157', harris.cpp:157) [43]  (1.22 ns)
	'add' operation ('add_ln165', harris.cpp:165) [262]  (1.78 ns)

 <State 2>: 3.4ns
The critical path consists of the following:
	'load' operation ('i_load') on local variable 'i' [39]  (0 ns)
	'add' operation ('add_ln164_1', harris.cpp:164) [44]  (1.92 ns)
	'icmp' operation ('icmp', harris.cpp:164) [46]  (1.49 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('rowBuffer_load', harris.cpp:173) on array 'rowBuffer', harris.cpp:159 [64]  (3.25 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'sub' operation ('sub_ln70_2', harris.cpp:70) [113]  (0 ns)
	'sub' operation ('sub_ln68_2', harris.cpp:68) [114]  (4.37 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln69_6', harris.cpp:69) [103]  (0 ns)
	'add' operation ('Gx.var', harris.cpp:69) [104]  (4.37 ns)

 <State 6>: 4.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln83_7', harris.cpp:83) [177]  (0 ns)
	'add' operation ('add_ln83_5', harris.cpp:83) [180]  (4.37 ns)

 <State 7>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln204', harris.cpp:204) [182]  (3.95 ns)

 <State 8>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln204', harris.cpp:204) [182]  (3.95 ns)

 <State 9>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln204', harris.cpp:204) [182]  (3.95 ns)

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln204', harris.cpp:204) [182]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln204', harris.cpp:204) [182]  (3.95 ns)

 <State 12>: 2.96ns
The critical path consists of the following:
	'select' operation ('Gxx_sroa_0_0141_i', harris.cpp:157) [193]  (0.766 ns)
	fifo write operation ('write_ln174', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'GxxStream' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [230]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
