
*** Running vivado
    with args -log jtag_axi_jtag_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_jtag_axi_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jtag_axi_jtag_axi_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 343.348 ; gain = 133.234
INFO: [Synth 8-638] synthesizing module 'jtag_axi_jtag_axi_0_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_jtag_axi_0_0/synth/jtag_axi_jtag_axi_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_jtag_axi_0_0' (39#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_jtag_axi_0_0/synth/jtag_axi_jtag_axi_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:03:20 ; elapsed = 00:04:37 . Memory (MB): peak = 581.277 ; gain = 371.164
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:20 ; elapsed = 00:04:38 . Memory (MB): peak = 581.277 ; gain = 371.164
INFO: [Device 21-403] Loading part xc7z045ffv900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 777.238 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:44 ; elapsed = 00:05:08 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:44 ; elapsed = 00:05:08 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:05:08 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:48 ; elapsed = 00:05:14 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:05:25 . Memory (MB): peak = 777.238 ; gain = 567.125
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name              | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                  | 
+-------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|jtag_axi_v1_2_1_jtag_axi | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+-------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:13 ; elapsed = 00:05:46 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Timing Optimization : Time (s): cpu = 00:04:14 ; elapsed = 00:05:47 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Technology Mapping : Time (s): cpu = 00:04:16 ; elapsed = 00:05:49 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished IO Insertion : Time (s): cpu = 00:04:17 ; elapsed = 00:05:50 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Renaming Generated Instances : Time (s): cpu = 00:04:17 ; elapsed = 00:05:50 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:17 ; elapsed = 00:05:51 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Renaming Generated Ports : Time (s): cpu = 00:04:17 ; elapsed = 00:05:51 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Handling Custom Attributes : Time (s): cpu = 00:04:18 ; elapsed = 00:05:51 . Memory (MB): peak = 777.238 ; gain = 567.125
Finished Renaming Generated Nets : Time (s): cpu = 00:04:18 ; elapsed = 00:05:51 . Memory (MB): peak = 777.238 ; gain = 567.125

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    18|
|2     |LUT2     |   110|
|3     |LUT3     |   104|
|4     |LUT4     |   126|
|5     |LUT5     |   108|
|6     |LUT6     |   122|
|7     |RAM64M   |    40|
|8     |RAM64X1D |     8|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     2|
|11    |FDCE     |   320|
|12    |FDPE     |    40|
|13    |FDRE     |  1304|
|14    |FDSE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:18 ; elapsed = 00:05:51 . Memory (MB): peak = 777.238 ; gain = 567.125
synth_design: Time (s): cpu = 00:04:17 ; elapsed = 00:05:44 . Memory (MB): peak = 777.238 ; gain = 515.992
