#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002e630a7e530 .scope module, "stopwatch_tb" "stopwatch_tb" 2 130;
 .timescale -9 -12;
v000002e630af29b0_0 .net "an", 3 0, v000002e630a872a0_0;  1 drivers
v000002e630af1ab0_0 .var "clk", 0 0;
v000002e630af2d70_0 .var "reset", 0 0;
v000002e630af1150_0 .net "seg", 6 0, v000002e630a87070_0;  1 drivers
v000002e630af1650_0 .var "start", 0 0;
v000002e630af2e10_0 .var "stop", 0 0;
S_000002e630a98b10 .scope module, "uut" "top" 2 139, 2 114 0, S_000002e630a7e530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btn_start";
    .port_info 2 /INPUT 1 "btn_stop";
    .port_info 3 /INPUT 1 "btn_reset";
    .port_info 4 /OUTPUT 7 "seg";
    .port_info 5 /OUTPUT 4 "an";
v000002e630af0820_0 .net "an", 3 0, v000002e630a872a0_0;  alias, 1 drivers
v000002e630af0280_0 .net "btn_reset", 0 0, v000002e630af2d70_0;  1 drivers
v000002e630af0fa0_0 .net "btn_start", 0 0, v000002e630af1650_0;  1 drivers
v000002e630af03c0_0 .net "btn_stop", 0 0, v000002e630af2e10_0;  1 drivers
v000002e630af0b40_0 .net "clk", 0 0, v000002e630af1ab0_0;  1 drivers
v000002e630af00a0_0 .net "clk_1hz", 0 0, v000002e630a98ed0_0;  1 drivers
v000002e630af0320_0 .net "clk_khz", 0 0, v000002e630a8b130_0;  1 drivers
v000002e630af08c0_0 .net "digit", 3 0, v000002e630af0f00_0;  1 drivers
v000002e630af0d20_0 .net "m1", 3 0, v000002e630af0aa0_0;  1 drivers
v000002e630af0960_0 .net "m2", 3 0, v000002e630af05a0_0;  1 drivers
v000002e630af0e60_0 .net "s1", 3 0, v000002e630af0dc0_0;  1 drivers
v000002e630af27d0_0 .net "s2", 3 0, v000002e630af0140_0;  1 drivers
v000002e630af2cd0_0 .net "seg", 6 0, v000002e630a87070_0;  alias, 1 drivers
S_000002e630a98ca0 .scope module, "clkdiv" "clk_divider" 2 124, 2 3 0, S_000002e630a98b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk_1hz";
    .port_info 3 /OUTPUT 1 "clk_khz";
v000002e630a98e30_0 .net "clk", 0 0, v000002e630af1ab0_0;  alias, 1 drivers
v000002e630a98ed0_0 .var "clk_1hz", 0 0;
v000002e630a8b130_0 .var "clk_khz", 0 0;
v000002e630a8b1d0_0 .var "count_hz", 26 0;
v000002e630a8b270_0 .var "count_khz", 16 0;
v000002e630a8b310_0 .net "reset", 0 0, v000002e630af2d70_0;  alias, 1 drivers
E_000002e630a99760 .event posedge, v000002e630a8b310_0, v000002e630a98e30_0;
S_000002e630a8b3b0 .scope module, "dec" "seven_segment_decoder" 2 127, 2 39 0, S_000002e630a98b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v000002e630a86fd0_0 .net "digit", 3 0, v000002e630af0f00_0;  alias, 1 drivers
v000002e630a87070_0 .var "seg", 6 0;
E_000002e630a99da0 .event anyedge, v000002e630a86fd0_0;
S_000002e630a87110 .scope module, "disp" "display_mux" 2 126, 2 95 0, S_000002e630a98b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "d0";
    .port_info 2 /INPUT 4 "d1";
    .port_info 3 /INPUT 4 "d2";
    .port_info 4 /INPUT 4 "d3";
    .port_info 5 /OUTPUT 4 "an";
    .port_info 6 /OUTPUT 4 "digit";
v000002e630a872a0_0 .var "an", 3 0;
v000002e630a87340_0 .net "clk", 0 0, v000002e630a8b130_0;  alias, 1 drivers
v000002e630a915b0_0 .net "d0", 3 0, v000002e630af0dc0_0;  alias, 1 drivers
v000002e630af0460_0 .net "d1", 3 0, v000002e630af0140_0;  alias, 1 drivers
v000002e630af0640_0 .net "d2", 3 0, v000002e630af0aa0_0;  alias, 1 drivers
v000002e630af01e0_0 .net "d3", 3 0, v000002e630af05a0_0;  alias, 1 drivers
v000002e630af0f00_0 .var "digit", 3 0;
v000002e630af0a00_0 .var "sel", 1 0;
E_000002e630a99620 .event posedge, v000002e630a8b130_0;
S_000002e630a91650 .scope module, "sw" "stopwatch_counter" 2 125, 2 60 0, S_000002e630a98b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "stop";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 4 "sec_ones";
    .port_info 5 /OUTPUT 4 "sec_tens";
    .port_info 6 /OUTPUT 4 "min_ones";
    .port_info 7 /OUTPUT 4 "min_tens";
v000002e630af0500_0 .net "clk", 0 0, v000002e630a98ed0_0;  alias, 1 drivers
v000002e630af0aa0_0 .var "min_ones", 3 0;
v000002e630af05a0_0 .var "min_tens", 3 0;
v000002e630af06e0_0 .net "reset", 0 0, v000002e630af2d70_0;  alias, 1 drivers
v000002e630af0be0_0 .var "running", 0 0;
v000002e630af0dc0_0 .var "sec_ones", 3 0;
v000002e630af0140_0 .var "sec_tens", 3 0;
v000002e630af0780_0 .net "start", 0 0, v000002e630af1650_0;  alias, 1 drivers
v000002e630af0c80_0 .net "stop", 0 0, v000002e630af2e10_0;  alias, 1 drivers
E_000002e630a993a0 .event posedge, v000002e630a8b310_0, v000002e630a98ed0_0;
    .scope S_000002e630a98ca0;
T_0 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v000002e630a8b1d0_0, 0, 27;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v000002e630a8b270_0, 0, 17;
    %end;
    .thread T_0;
    .scope S_000002e630a98ca0;
T_1 ;
    %wait E_000002e630a99760;
    %load/vec4 v000002e630a8b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v000002e630a8b1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e630a98ed0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002e630a8b1d0_0;
    %addi 1, 0, 27;
    %assign/vec4 v000002e630a8b1d0_0, 0;
    %load/vec4 v000002e630a8b1d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000002e630a98ed0_0;
    %inv;
    %assign/vec4 v000002e630a98ed0_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v000002e630a8b1d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002e630a98ca0;
T_2 ;
    %wait E_000002e630a99760;
    %load/vec4 v000002e630a8b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000002e630a8b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e630a8b130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002e630a8b270_0;
    %addi 1, 0, 17;
    %assign/vec4 v000002e630a8b270_0, 0;
    %load/vec4 v000002e630a8b270_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000002e630a8b130_0;
    %inv;
    %assign/vec4 v000002e630a8b130_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000002e630a8b270_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002e630a91650;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e630af0be0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002e630a91650;
T_4 ;
    %wait E_000002e630a993a0;
    %load/vec4 v000002e630af06e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e630af0dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e630af0140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e630af0aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e630af05a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e630af0be0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002e630af0780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e630af0be0_0, 0;
T_4.2 ;
    %load/vec4 v000002e630af0c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e630af0be0_0, 0;
T_4.4 ;
    %load/vec4 v000002e630af0be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v000002e630af0dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002e630af0dc0_0, 0;
    %load/vec4 v000002e630af0dc0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e630af0dc0_0, 0;
    %load/vec4 v000002e630af0140_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002e630af0140_0, 0;
T_4.8 ;
    %load/vec4 v000002e630af0140_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.12, 4;
    %load/vec4 v000002e630af0dc0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e630af0140_0, 0;
    %load/vec4 v000002e630af0aa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002e630af0aa0_0, 0;
T_4.10 ;
    %load/vec4 v000002e630af0aa0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.16, 4;
    %load/vec4 v000002e630af0140_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v000002e630af0dc0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e630af0aa0_0, 0;
    %load/vec4 v000002e630af05a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002e630af05a0_0, 0;
T_4.13 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002e630a87110;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002e630af0a00_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_000002e630a87110;
T_6 ;
    %wait E_000002e630a99620;
    %load/vec4 v000002e630af0a00_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002e630af0a00_0, 0;
    %load/vec4 v000002e630af0a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002e630a872a0_0, 0, 4;
    %load/vec4 v000002e630a915b0_0;
    %store/vec4 v000002e630af0f00_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002e630a872a0_0, 0, 4;
    %load/vec4 v000002e630af0460_0;
    %store/vec4 v000002e630af0f00_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002e630a872a0_0, 0, 4;
    %load/vec4 v000002e630af0640_0;
    %store/vec4 v000002e630af0f00_0, 0, 4;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002e630a872a0_0, 0, 4;
    %load/vec4 v000002e630af01e0_0;
    %store/vec4 v000002e630af0f00_0, 0, 4;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002e630a8b3b0;
T_7 ;
    %wait E_000002e630a99da0;
    %load/vec4 v000002e630a86fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000002e630a87070_0, 0, 7;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002e630a7e530;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e630af1ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e630af2d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e630af1650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e630af2e10_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002e630a7e530;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v000002e630af1ab0_0;
    %inv;
    %store/vec4 v000002e630af1ab0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002e630a7e530;
T_10 ;
    %vpi_call 2 153 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 154 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002e630a7e530 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e630af2d70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e630af1650_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e630af1650_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e630af2e10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e630af2e10_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 162 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "stopwatch_digital.v";
