INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_14/project_14.srcs/sources_1/new/hazards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazards
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/nisha/project_14/project_14.srcs/sources_1/new/hazards.v:17]
INFO: [VRFC 10-2458] undeclared symbol n1, assumed default net type wire [C:/Users/nisha/project_14/project_14.srcs/sources_1/new/hazards.v:18]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/nisha/project_14/project_14.srcs/sources_1/new/hazards.v:19]
INFO: [VRFC 10-2458] undeclared symbol o3, assumed default net type wire [C:/Users/nisha/project_14/project_14.srcs/sources_1/new/hazards.v:20]
INFO: [VRFC 10-2458] undeclared symbol n2, assumed default net type wire [C:/Users/nisha/project_14/project_14.srcs/sources_1/new/hazards.v:21]
INFO: [VRFC 10-2458] undeclared symbol o4, assumed default net type wire [C:/Users/nisha/project_14/project_14.srcs/sources_1/new/hazards.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_14/project_14.srcs/sim_1/new/hazards_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazards_tb
