============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  12:43:48 pm
  Module:                 cas3
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           3    7.039    gscl45nm 
AOI21X1          3    8.447    gscl45nm 
AOI22X1          6   19.711    gscl45nm 
BUFX2           27   63.355    gscl45nm 
INVX1           45   63.355    gscl45nm 
MUX2X1          36  135.158    gscl45nm 
NAND2X1          9   16.895    gscl45nm 
NOR2X1           9   21.118    gscl45nm 
OAI21X1          6   16.895    gscl45nm 
OR2X1            6   14.079    gscl45nm 
----------------------------------------
total          150  366.054             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        45  63.355   17.3 
buffer          27  63.355   17.3 
logic           78 239.343   65.4 
----------------------------------
total          150 366.054  100.0 

