sim_seconds                                  7.514972                       # Number of seconds simulated
sim_ticks                                7514971929000                       # Number of ticks simulated
final_tick                               39084263202500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4125472                       # Simulator instruction rate (inst/s)
host_op_rate                                  4130413                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              439163712                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640788                       # Number of bytes of host memory used
host_seconds                                 17112.01                       # Real time elapsed on the host
sim_insts                                 70595094127                       # Number of instructions simulated
sim_ops                                   70679649808                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker        67840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst       147712                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data     95030272                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker        48640                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        86272                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data     88715776                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker        77056                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst       167936                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data    111033856                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker        71424                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst       162304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data     98237952                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker        54784                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst       133376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data     83874304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker        66048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst       141824                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data     92475136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total        570595072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst       147712                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        86272                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst       167936                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst       162304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst       133376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst       141824                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total       841472                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       394496                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        394496                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker          265                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst          577                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data       371212                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker          190                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data       346546                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker          301                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst          656                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data       433726                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker          279                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst          634                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data       383742                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker          214                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data       327634                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker          258                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst          554                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data       361231                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total           2228887                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         1541                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             1541                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         9027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        19656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     12645459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         6472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        11480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     11805204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        10254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        22347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     14775019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         9504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        21597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     13072298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         7290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        17748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     11160960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         8789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        18872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     12305453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst          273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data           68                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            75927772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        19656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        11480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        22347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        21597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        17748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        18872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst          273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         111973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks         52495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total              52495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks         52495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         9027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        19656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     12645459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         6472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        11480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     11805204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        10254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        22347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     14775019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         9504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        21597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     13072298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         7290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        17748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     11160960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         8789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        18872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     12305453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst          273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data           68                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           75980266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                   2228887                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     1541                       # Number of write requests accepted
system.mem_ctrls15.readBursts                17831096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  12328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM            570277312                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                317760                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                170944                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys             570595072                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             394496                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                 9930                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                6986                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0         2293608                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1         2228612                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2         2288052                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3         2218544                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4         2155520                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5         2198627                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6         2177107                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7         2261096                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             112                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            1052                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2              88                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             463                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4              56                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2396                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6              72                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1103                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                7514975740000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5            17831096                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              12328                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0               2227645                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1               2227595                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2               2227598                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3               2227599                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4               2227603                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5               2227606                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6               2227609                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7               2227611                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    62                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    42                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   39                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   38                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   34                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   31                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   28                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   26                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  219                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                   94                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples      2241886                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   254.450162                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   253.181281                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    16.209648                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63         4276      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95         8351      0.37%      0.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127          963      0.04%      0.61% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            6      0.00%      0.61% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191          963      0.04%      0.65% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223         8351      0.37%      1.02% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255         4112      0.18%      1.21% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287      2214864     98.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total      2241886                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean 81224.465753                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean 49838.954797                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev 56813.612091                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-4095           17      7.76%      7.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4096-8191            1      0.46%      8.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8192-12287            2      0.91%      9.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::12288-16383            2      0.91%     10.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16384-20479            3      1.37%     11.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::20480-24575            6      2.74%     14.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24576-28671           15      6.85%     21.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::28672-32767            1      0.46%     21.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32768-36863            2      0.91%     22.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::36864-40959            1      0.46%     22.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40960-45055            3      1.37%     24.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::45056-49151            7      3.20%     27.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::49152-53247           14      6.39%     33.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::53248-57343           14      6.39%     40.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::57344-61439            6      2.74%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::61440-65535            1      0.46%     43.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::65536-69631           12      5.48%     48.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::69632-73727            7      3.20%     52.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::73728-77823            7      3.20%     55.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::77824-81919            9      4.11%     59.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::81920-86015            5      2.28%     61.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::86016-90111            6      2.74%     64.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::90112-94207            4      1.83%     66.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::94208-98303            5      2.28%     68.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::98304-102399            5      2.28%     70.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::102400-106495            2      0.91%     71.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::106496-110591            4      1.83%     73.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::110592-114687            5      2.28%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::114688-118783            3      1.37%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::118784-122879            4      1.83%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::122880-126975            7      3.20%     82.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::126976-131071            3      1.37%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::131072-135167            3      1.37%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::135168-139263            3      1.37%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::139264-143359            2      0.91%     87.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::143360-147455            2      0.91%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::147456-151551            1      0.46%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::151552-155647            5      2.28%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::163840-167935            3      1.37%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::167936-172031            2      0.91%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::180224-184319            1      0.46%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::184320-188415            1      0.46%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192512-196607            2      0.91%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::200704-204799            1      0.46%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::208896-212991            2      0.91%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::217088-221183            1      0.46%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::221184-225279            1      0.46%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::233472-237567            2      0.91%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::241664-245759            1      0.46%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::249856-253951            1      0.46%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::253952-258047            2      0.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          219                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.392694                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.381061                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.711080                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.46%      0.91% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            123     56.16%     57.08% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25             94     42.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          219                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat               526320485701                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat          828389249401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat              57027731200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29533.45                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46483.45                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      75.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   75.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    29.84                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits               15580167                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4455                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3369297.61                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 6685680689428                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT  168969373497                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          1633067049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          1639917619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          1573206364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          1624080326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0            1101672216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1            1106293632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2            1061290008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3            1095609744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0          10713760512                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         10755299942.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         10314219801.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3          10642008000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6633861.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        6436039.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        7598914.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        6737126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      191961685886.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      192009635763.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      191550192526.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      191899186508.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      1997761918512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      1997719857216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      1998122877600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      1997816742528.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        2825135086492.799805                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        2825193788668.800293                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        2824585733670.720215                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        2825040712688.640137                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.253193                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.254819                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.237977                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.250579                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker        30976                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst       192256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data     93564416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker        27136                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst       482304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data     87311616                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker        69376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst       207616                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data    109152512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker        62720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst       190208                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data     96738048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker        26112                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst       156416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data     82546688                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker        28928                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst       173312                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data     90971136                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total        561940480                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst       192256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst       482304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst       207616                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst       190208                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst       156416                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst       173312                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total      1408000                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       853248                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        853248                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker          121                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst          751                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data       365486                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker          106                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst         1884                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data       341061                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker          271                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst          811                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data       426377                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker          245                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst          743                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data       377883                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker          102                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst          611                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data       322448                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker          113                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst          677                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data       355356                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total           2195080                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         3333                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             3333                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         4122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        25583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     12450401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         3611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        64179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     11618356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         9232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        27627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     14524673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         8346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        25311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     12872709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         3475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        20814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     10984298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         3849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        23062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     12105319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst          784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data          307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            74776125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        25583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        64179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        27627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        25311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        20814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        23062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst          784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         187359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        113540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             113540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        113540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         4122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        25583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     12450401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         3611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        64179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     11618356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         9232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        27627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     14524673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         8346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        25311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     12872709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         3475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        20814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     10984298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         3849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        23062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     12105319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst          784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data          307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           74889665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                   2195080                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     3333                       # Number of write requests accepted
system.mem_ctrls09.readBursts                17560640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  26664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM            561424608                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                515872                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                522432                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys             561940480                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             853248                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                16121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts               10354                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          269                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0         2201856                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1         2159248                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2         2109810                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3         2182418                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4         2181120                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5         2256751                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6         2216691                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7         2236625                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0              88                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             112                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            2488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3              55                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4              88                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            1618                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            6091                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            5786                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                7514988769000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5            17560640                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              26664                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0               2193366                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1               2192946                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2               2192945                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3               2192950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4               2192949                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5               2192957                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6               2192955                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7               2192952                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   129                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    61                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   58                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   54                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   53                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   50                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   43                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   43                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  662                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  663                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  663                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  665                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  665                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  665                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  665                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  666                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  667                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  669                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  669                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  668                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  666                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  666                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  666                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  666                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  663                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                  320                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples      2205174                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   254.831156                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   253.716317                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    14.537737                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63         5432      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95         4363      0.20%      0.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127          368      0.02%      0.46% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           14      0.00%      0.46% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191          373      0.02%      0.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223         4363      0.20%      0.68% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255         4604      0.21%      0.89% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287      2185657     99.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total      2205174                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          669                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean 26203.097160                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean 22813.257680                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev 11135.725925                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-2047           12      1.79%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-4095            8      1.20%      2.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-6143           13      1.94%      4.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6144-8191           14      2.09%      7.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-10239            8      1.20%      8.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::10240-12287            5      0.75%      8.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::12288-14335           12      1.79%     10.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::14336-16383           20      2.99%     13.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16384-18431           25      3.74%     17.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::18432-20479           29      4.33%     21.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::20480-22527           46      6.88%     28.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::22528-24575           92     13.75%     42.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24576-26623           81     12.11%     54.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::26624-28671           90     13.45%     68.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::28672-30719           78     11.66%     79.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::30720-32767           33      4.93%     84.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32768-34815           11      1.64%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::34816-36863            6      0.90%     87.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::36864-38911            6      0.90%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::38912-40959           11      1.64%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40960-43007           14      2.09%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::43008-45055           13      1.94%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::45056-47103            6      0.90%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::47104-49151           10      1.49%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::49152-51199            8      1.20%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::51200-53247            4      0.60%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::53248-55295            6      0.90%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::55296-57343            1      0.15%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::57344-59391            2      0.30%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::61440-63487            1      0.15%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::65536-67583            1      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::73728-75775            1      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::81920-83967            2      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          669                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          669                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.403587                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.386419                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.850353                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              2      0.30%      0.30% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.15%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.15%      0.60% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              2      0.30%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              2      0.30%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              4      0.60%      1.79% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            340     50.82%     52.62% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25            317     47.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          669                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat               514267965464                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat          811647562514                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat              56142460800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29312.17                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46262.17                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      74.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   74.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    29.27                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits               15342049                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 13622                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.52                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3418369.87                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 6688275428919                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT  166374634006                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          1588123756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          1562235897.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          1619086492.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          1635951945.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0            1071353328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1          1053889296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2            1092240888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3            1103618376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0          10424531520                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1          10232644032                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         10608527155.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         10686545126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5746360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        22223600.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        6679480.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        40924154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      191649865389.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      191506185936                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      191860827022.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      192072438236.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      1998035445264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      1998161479872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      1997850391200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      1997664767328.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        2824731414073.919922                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        2824495007089.919922                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        2824994100694.080078                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        2825160593622.720215                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.242012                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.235464                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.249288                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.253900                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst       313856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data     94102272                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst       684544                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data     87571968                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst       272384                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data    109471232                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst       410880                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data     96904704                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst       423936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data     82765312                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst       516096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data     91278336                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total        564718592                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst       313856                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst       684544                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst       272384                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst       410880                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst       423936                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst       516096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total      2624000                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks      1704192                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       1704192                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst         1226                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data       367587                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst         2674                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data       342078                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst         1064                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data       427622                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst         1605                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data       378534                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst         1656                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data       323302                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst         2016                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data       356556                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total           2205932                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         6657                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             6657                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        41764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     12521973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        91091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     11653000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        36246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     14567085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        54675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     12894886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        56412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     11013389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        68676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     12146198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst          307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data          102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            75145802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        41764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        91091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        36246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        54675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        56412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        68676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst          307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         349170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        226773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             226773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        226773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        41764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     12521973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        91091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     11653000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        36246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     14567085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        54675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     12894886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        56412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     11013389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        68676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     12146198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst          307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data          102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           75372575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                   2205932                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     6657                       # Number of write requests accepted
system.mem_ctrls06.readBursts                17647456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  53256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM            564143360                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                575232                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1503648                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys             564718592                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys            1704192                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                17976                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                6276                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs         1397                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0         2253375                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1         2117384                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2         2248127                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3         2117504                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4         2187594                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5         2205712                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6         2296109                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7         2203675                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           30618                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            4055                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3              40                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5              32                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           10003                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            1705                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                7514988245000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5            17647456                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              53256                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0               2202549                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1               2202308                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2               2202335                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3               2202351                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4               2202379                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5               2202424                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6               2202470                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7               2202507                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                  1260                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                  1055                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                 1032                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                 1015                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  983                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  939                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  896                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  860                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                  417                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                  223                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                  220                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                  217                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                  215                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                  213                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                  210                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                  210                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                   70                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                   18                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                   18                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1896                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1898                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1898                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1898                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1901                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1908                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1910                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1939                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1961                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1966                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1966                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1963                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1924                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                  341                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples      2223486                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   254.396478                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   252.910713                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    16.908966                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63         7079      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95         6022      0.27%      0.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127          925      0.04%      0.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           80      0.00%      0.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191          917      0.04%      0.68% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223         6024      0.27%      0.95% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255         5990      0.27%      1.22% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287      2196449     98.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total      2223486                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1967                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean  8958.072700                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean  4351.920066                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev  8489.780486                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-511           71      3.61%      3.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-1023          278     14.13%     17.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1535          277     14.08%     31.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-2047          145      7.37%     39.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2559          103      5.24%     44.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-3071           41      2.08%     46.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3583           14      0.71%     47.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3584-4095           22      1.12%     48.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-4607           16      0.81%     49.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4608-5119           21      1.07%     50.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5120-5631           23      1.17%     51.40% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5632-6143           17      0.86%     52.26% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-6655           21      1.07%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6656-7167           17      0.86%     54.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7168-7679           25      1.27%     55.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7680-8191           15      0.76%     56.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8192-8703           22      1.12%     57.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8704-9215           12      0.61%     57.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::9216-9727           25      1.27%     59.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::9728-10239           19      0.97%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10240-10751           14      0.71%     60.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10752-11263           14      0.71%     61.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::11264-11775           15      0.76%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::11776-12287           13      0.66%     63.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12288-12799           25      1.27%     64.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12800-13311           26      1.32%     65.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::13312-13823           12      0.61%     66.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::13824-14335           31      1.58%     67.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::14336-14847           17      0.86%     68.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::14848-15359           25      1.27%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::15360-15871           24      1.22%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::15872-16383           14      0.71%     71.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16384-16895           15      0.76%     72.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16896-17407           23      1.17%     73.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::17408-17919           22      1.12%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::17920-18431           12      0.61%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18432-18943           18      0.92%     76.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18944-19455           24      1.22%     77.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::19456-19967           29      1.47%     79.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::19968-20479           48      2.44%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20480-20991           60      3.05%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20992-21503           75      3.81%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::21504-22015           72      3.66%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22016-22527           56      2.85%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22528-23039           54      2.75%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::23040-23551           33      1.68%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::23552-24063            9      0.46%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24064-24575            3      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1967                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1967                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.888663                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.838515                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.400228                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             29      1.47%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17             19      0.97%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18             10      0.51%      2.95% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19             10      0.51%      3.46% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              3      0.15%      3.61% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              8      0.41%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              2      0.10%      4.12% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23             29      1.47%      5.59% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24           1532     77.89%     83.48% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25            325     16.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1967                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat               520792650383                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat          819612336383                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat              56414336000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29541.01                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46491.01                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      75.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   75.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits               15414008                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 38975                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              82.96                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3396468.23                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 6686572715347                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT  168077347578                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          1588483612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1            1579311216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          1600237900.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          1635922915.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0            1071596088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1            1065408360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2            1079525568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3            1103598792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         10362299750.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         10371911347.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2          10510690944                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3          10697900928                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        34394388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        8139709.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5988142.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        28829675.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      191762836306.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      191599930653.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      191738304564.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      192000909018.240021                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      1997936347968.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      1998079247664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      1997957867040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      1997727512256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        2824712306569.920410                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        2824660297405.440430                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        2824848962615.040039                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        2825151022040.640137                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.241483                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.240042                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.245268                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.253635                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst       218112                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data     95014144                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst      1240064                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data     88970752                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst       291328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data    110990336                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst       279040                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data     98278400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst       240384                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data     83873280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst       249600                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data     92446976                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total        572099072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst       218112                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst      1240064                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst       291328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst       279040                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst       240384                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst       249600                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total      2523648                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       553216                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        553216                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst          852                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data       371149                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst         4844                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data       347542                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst         1138                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data       433556                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst         1090                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data       383900                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst          939                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data       327630                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst          975                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data       361121                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total           2234762                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         2161                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             2161                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        29024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     12643313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       165012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     11839133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        38766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     14769228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        37131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     13077680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        31987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     11160824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        33214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     12301706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst          681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data          170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            76127905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        29024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       165012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        38766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        37131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        31987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        33214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst          681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         335816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks         73615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total              73615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks         73615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        29024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     12643313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       165012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     11839133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        38766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     14769228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        37131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     13077680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        31987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     11160824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        33214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     12301706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst          681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data          170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           76201521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                   2234762                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     2161                       # Number of write requests accepted
system.mem_ctrls02.readBursts                17878096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  17288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM            571669856                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                429216                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                295808                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys             572099072                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             553216                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                13413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                8044                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         1384                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0         2210944                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1         2217944                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2         2232055                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3         2272152                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4         2174974                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5         2301544                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6         2178142                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7         2276928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             696                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1              64                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2514                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             465                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             732                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5              40                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            4669                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7              64                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                7514985204000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5            17878096                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              17288                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0               2233081                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1               2232912                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2               2232923                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3               2232927                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4               2232935                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5               2232943                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6               2232953                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7               2232955                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   162                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   150                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  138                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  131                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  123                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  115                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  106                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  102                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  368                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  368                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  368                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  368                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  368                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  369                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  375                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  382                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  386                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  387                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  385                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  384                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  383                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  378                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  372                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                  120                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples      2244236                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   254.859856                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   253.902052                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    13.987503                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63         3442      0.15%      0.15% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95         5952      0.27%      0.42% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127          631      0.03%      0.45% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           27      0.00%      0.45% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191          618      0.03%      0.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223         5953      0.27%      0.74% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255         3132      0.14%      0.88% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287      2224481     99.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total      2244236                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean 46134.994832                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean 29722.074810                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev 34524.195151                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-4095           34      8.79%      8.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4096-8191           10      2.58%     11.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8192-12287            9      2.33%     13.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::12288-16383           11      2.84%     16.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16384-20479           17      4.39%     20.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::20480-24575           28      7.24%     28.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24576-28671           44     11.37%     39.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::28672-32767           28      7.24%     46.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32768-36863            7      1.81%     48.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::36864-40959            9      2.33%     50.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40960-45055           12      3.10%     54.01% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::45056-49151           15      3.88%     57.88% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::49152-53247           28      7.24%     65.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::53248-57343           17      4.39%     69.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::57344-61439           19      4.91%     74.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::61440-65535            9      2.33%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::65536-69631            9      2.33%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::69632-73727           11      2.84%     81.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::73728-77823            9      2.33%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::77824-81919           10      2.58%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::81920-86015           10      2.58%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::86016-90111            2      0.52%     89.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::90112-94207            2      0.52%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::94208-98303            3      0.78%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::98304-102399            2      0.52%     91.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::102400-106495           10      2.58%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::106496-110591            1      0.26%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::110592-114687            1      0.26%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::114688-118783            1      0.26%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::118784-122879            2      0.52%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::122880-126975            2      0.52%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::126976-131071            2      0.52%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::131072-135167            5      1.29%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::139264-143359            2      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::143360-147455            1      0.26%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::151552-155647            1      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::155648-159743            1      0.26%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::159744-163839            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::163840-167935            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::196608-200703            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          387                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.886305                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.819303                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.640641                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              5      1.29%      1.29% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              3      0.78%      2.07% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              8      2.07%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              5      1.29%      5.43% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              1      0.26%      5.68% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.26%      5.94% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              5      1.29%      7.24% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              6      1.55%      8.79% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            240     62.02%     70.80% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25            113     29.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          387                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat               526360801569                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat          829167178419                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat              57166985600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29463.76                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46413.76                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      76.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   76.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.36                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits               15622004                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  7687                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3359518.95                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 6685368772748                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT  169281290177                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          1605421641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          1641716899.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          1627366204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          1613661436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0            1083022536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1            1107507432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2            1097826408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3            1088581128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         10525336972.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         10766970739.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2          10701028416                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         10602847257.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        6297108.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        8861322.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        6857395.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        10583654.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      191765267023.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      192024905981.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      191937466869.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      191859303453.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      1997934215760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      1997706462288.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      1997783163264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      1997851727664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        2824875909498.240234                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        2825212773118.080078                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        2825110057012.800293                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        2824983053049.600098                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.246015                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.255345                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.252500                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.248982                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        63232                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data     94160640                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst       111616                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data     87825408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        57344                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data    110006016                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst       138752                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data     97316864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst       135936                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data     83091456                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst       156416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data     91507968                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total        564577280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        63232                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst       111616                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        57344                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst       138752                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst       135936                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst       156416                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total       666368                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       850944                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        850944                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst          247                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data       367815                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst          436                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data       343068                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst          224                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data       429711                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst          542                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data       380144                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst          531                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data       324576                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst          611                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data       357453                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total           2205380                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         3324                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             3324                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst         8414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     12529739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        14852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     11686725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst         7631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     14638247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        18463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     12949731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        18089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     11056789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        20814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     12176754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst          409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            75126998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         8414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        14852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst         7631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        18463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        18089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        20814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst          409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          88672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        113233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             113233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        113233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         8414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     12529739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        14852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     11686725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst         7631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     14638247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        18463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     12949731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        18089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     11056789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        20814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     12176754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst          409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           75240231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                   2205380                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     3324                       # Number of write requests accepted
system.mem_ctrls10.readBursts                17643040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  26592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM            564059872                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                517408                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                521696                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys             564577280                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             850944                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                16169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts               10289                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          628                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0         2258424                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1         2217928                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2         2221797                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3         2126631                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4         2232818                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5         2175952                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6         2267376                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7         2125945                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            6067                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1              32                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            2451                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            1590                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             112                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5               8                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6              56                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            5987                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                7514988865000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5            17643040                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              26592                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0               2203694                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1               2203247                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2               2203249                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3               2203248                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4               2203243                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5               2203241                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6               2203241                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7               2203250                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    93                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    59                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   56                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   55                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   52                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   48                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   46                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   40                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  659                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  659                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  659                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  659                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  659                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  661                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  665                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  665                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  669                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  672                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  670                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  665                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  661                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  661                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                  299                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples      2217328                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   254.622486                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   253.371612                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    15.615911                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63         5544      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95         5879      0.27%      0.52% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127          580      0.03%      0.54% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           51      0.00%      0.54% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191          584      0.03%      0.57% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223         5881      0.27%      0.84% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255         4750      0.21%      1.05% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287      2194059     98.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total      2217328                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          672                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean 26209.486607                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean 22596.704996                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev 10470.981392                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-2047           18      2.68%      2.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-4095            8      1.19%      3.87% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-6143            7      1.04%      4.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6144-8191           10      1.49%      6.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8192-10239            3      0.45%      6.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::10240-12287            6      0.89%      7.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::12288-14335           12      1.79%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::14336-16383           15      2.23%     11.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16384-18431           26      3.87%     15.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::18432-20479           25      3.72%     19.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::20480-22527           45      6.70%     26.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::22528-24575           88     13.10%     39.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24576-26623          100     14.88%     54.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::26624-28671          111     16.52%     70.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::28672-30719           78     11.61%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::30720-32767           21      3.12%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32768-34815           11      1.64%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::34816-36863           11      1.64%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::36864-38911           10      1.49%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::38912-40959            6      0.89%     90.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40960-43007            9      1.34%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::43008-45055            9      1.34%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::45056-47103           15      2.23%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::47104-49151            5      0.74%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::49152-51199            5      0.74%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::51200-53247            4      0.60%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::53248-55295            4      0.60%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::55296-57343            3      0.45%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::57344-59391            4      0.60%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::67584-69631            1      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::69632-71679            2      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          672                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          672                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.260417                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.226048                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.181973                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              7      1.04%      1.04% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              6      0.89%      1.93% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      0.30%      2.23% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              5      0.74%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              4      0.60%      3.57% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            356     52.98%     56.55% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25            292     43.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          672                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat               516561312852                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat          815336776302                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat              56405987200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29305.33                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46255.33                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      75.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   75.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    29.22                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits               15412255                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 13591                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.37                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  3402442.73                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 6687375611308                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT  167274451617                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          1630508745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          1588253788.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          1602521020.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3            1595241648                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0            1099946376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1            1071441048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2            1081065768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3            1076155080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0          10683494016                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         10393158796.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         10530425318.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3          10453876992                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        18088842.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        15399797.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2             5640192                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        17631820.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      191996183836.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      191653152912                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      191758023627.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      191739292643.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      1997731657152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      1998032561472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      1997940569616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      1997957000304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        2825116227424.320312                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        2824710316271.040039                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        2824874593998.720215                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        2824795546944                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.252671                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.241428                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.245978                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.243789                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst       347136                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data     94524672                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst       729344                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data     88114432                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst       303872                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data    110251776                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst       548608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data     97573888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst       505856                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data     83396864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst       544512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data     91820544                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total        568666880                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst       347136                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst       729344                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst       303872                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst       548608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst       505856                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst       544512                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total      2982912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       950272                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        950272                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst         1356                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data       369237                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst         2849                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data       344197                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst         1187                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data       430671                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst         2143                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data       381148                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst         1976                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data       325769                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst         2127                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data       358674                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total           2221355                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         3712                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             3712                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        46193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     12578180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        97052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     11725184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        40436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     14670950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        73002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     12983932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        67313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     11097429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        72457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     12218348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst          477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            75671192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        46193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        97052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        40436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        73002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        67313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        72457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst          477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         396929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        126451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             126451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        126451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        46193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     12578180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        97052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     11725184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        40436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     14670950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        73002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     12983932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        67313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     11097429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        72457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     12218348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst          477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           75797642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                   2221355                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     3712                       # Number of write requests accepted
system.mem_ctrls07.readBursts                17770840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  29696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM            568140448                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                526432                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                626304                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys             568666880                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             950272                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                16451                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts               10125                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs         1075                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0         2303377                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1         2061472                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2         2225070                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3         2335630                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4         2203774                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5         2177136                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6         2268305                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7         2179625                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            7280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            2199                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             411                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5              32                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            7116                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            1750                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                7514993125000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5            17770840                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              29696                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0               2219046                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1               2218712                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2               2218730                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3               2218754                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4               2218776                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5               2218789                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6               2218812                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7               2218836                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   665                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   529                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  506                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  472                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  447                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  427                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  399                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  370                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  772                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  772                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  772                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  773                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  774                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  779                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  801                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  803                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  813                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  820                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  821                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  820                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  815                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  811                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  808                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  787                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  785                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                  298                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples      2232626                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   254.752364                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   253.648467                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    14.765603                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63         4953      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95         4505      0.20%      0.42% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127         1500      0.07%      0.49% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           50      0.00%      0.49% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191         1485      0.07%      0.56% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223         4508      0.20%      0.76% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255         4175      0.19%      0.95% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287      2211450     99.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total      2232626                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          821                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean 21607.790499                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean 15328.257596                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev 14101.932882                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-4095          111     13.52%     13.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-8191           52      6.33%     19.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8192-12287           46      5.60%     25.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::12288-16383           62      7.55%     33.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16384-20479           75      9.14%     42.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::20480-24575          135     16.44%     58.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24576-28671          169     20.58%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28672-32767           78      9.50%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32768-36863           15      1.83%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::36864-40959           15      1.83%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40960-45055           18      2.19%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::45056-49151           10      1.22%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::49152-53247           12      1.46%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::53248-57343           12      1.46%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::57344-61439            3      0.37%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::61440-65535            2      0.24%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::73728-77823            2      0.24%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::77824-81919            1      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::90112-94207            1      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::102400-106495            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::131072-135167            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          821                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          821                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.839220                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.760050                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.781606                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             19      2.31%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              2      0.24%      2.56% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              3      0.37%      2.92% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19             31      3.78%      6.70% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              3      0.37%      7.06% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              3      0.37%      7.43% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22             20      2.44%      9.87% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              2      0.24%     10.11% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            468     57.00%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25            270     32.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          821                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat               522840417222                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat          823777310772                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat              56814044800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29448.52                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46398.52                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      75.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   75.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    29.58                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits               15525046                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 16289                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  3377423.30                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 6686189312092                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT  168460750833                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          1587189945.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          1668792585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2            1584433872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3            1616303808                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          1070723376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1            1125772776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2            1068864120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3            1090363680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         10381486502.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         10933158412.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         10411605235.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         10574411827.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        20255754.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        13983943.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6135782.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        26405222.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      191676313316.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      192232139158.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      191632667112                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      191898728337.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      1998012245328.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      1997524678800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      1998050531472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      1997817144432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        2824704562678.080078                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        2825454874131.839844                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        2824710586049.280273                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        2824979705762.879883                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.241268                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.262051                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.241435                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.248890                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       150016                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst       215552                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data     93987840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       246784                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst       253440                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data     87728896                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       295680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst       175872                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data    109752320                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker       162304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst       320768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data     97203456                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker       132864                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst       274176                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data     83042560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker       141312                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst       300288                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data     91428096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total        565819392                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst       215552                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst       253440                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst       175872                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst       320768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst       274176                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst       300288                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total      1545984                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       568320                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        568320                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker          586                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst          842                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data       367140                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker          964                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst          990                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data       342691                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker         1155                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst          687                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data       428720                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker          634                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst         1253                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data       379701                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker          519                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst         1071                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data       324385                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker          552                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst         1173                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data       357141                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total           2210232                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         2220                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             2220                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        19962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        28683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     12506745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        32839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        33725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     11673882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        39345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        23403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     14604488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        21597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        42684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     12934640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        17680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        36484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     11050282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker        18804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        39959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     12166126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst          784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data          102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            75292283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        28683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        33725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        23403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        42684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        36484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        39959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst          784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         205721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks         75625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total              75625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks         75625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        19962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        28683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     12506745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        32839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        33725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     11673882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        39345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        23403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     14604488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        21597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        42684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     12934640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        17680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        36484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     11050282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker        18804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        39959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     12166126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst          784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data          102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           75367908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                   2210232                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     2220                       # Number of write requests accepted
system.mem_ctrls08.readBursts                17681856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  17760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM            565401376                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                418016                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                310176                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys             565819392                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             568320                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                13063                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                8050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs          273                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0         2179696                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1         2224360                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2         2278152                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3         2215319                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4         2218011                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5         2143839                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6         2224488                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7         2184928                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             112                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1              96                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             168                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2945                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             120                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            1653                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            4567                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7              32                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                7514973760000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5            17681856                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              17760                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0               2208601                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1               2208454                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2               2208462                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3               2208478                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4               2208486                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5               2208488                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6               2208492                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7               2208499                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   147                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   125                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  116                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  100                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   90                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   87                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   81                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   74                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  385                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  385                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  385                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  385                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  385                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  386                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  386                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  401                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  406                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  407                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  407                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  407                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  405                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  404                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  403                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  390                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                  119                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples      2223458                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   254.428711                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   253.130535                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    16.341516                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         4652      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95         7639      0.34%      0.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127         1376      0.06%      0.61% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           37      0.00%      0.62% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191         1372      0.06%      0.68% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223         7640      0.34%      1.02% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255         4356      0.20%      1.22% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287      2196386     98.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total      2223458                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          407                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean 43259.363636                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean 33166.603883                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev 26047.259279                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-4095           14      3.44%      3.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4096-8191           10      2.46%      5.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8192-12287           12      2.95%      8.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::12288-16383           11      2.70%     11.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16384-20479           19      4.67%     16.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::20480-24575           31      7.62%     23.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24576-28671           44     10.81%     34.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::28672-32767           36      8.85%     43.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32768-36863           15      3.69%     47.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::36864-40959           17      4.18%     51.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40960-45055           18      4.42%     55.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::45056-49151           28      6.88%     62.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::49152-53247           29      7.13%     69.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::53248-57343           31      7.62%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::57344-61439           11      2.70%     80.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::61440-65535            8      1.97%     82.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::65536-69631           11      2.70%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::69632-73727           15      3.69%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::73728-77823            5      1.23%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::77824-81919            6      1.47%     91.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::81920-86015           11      2.70%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::86016-90111            3      0.74%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::90112-94207            3      0.74%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::94208-98303            2      0.49%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::98304-102399            8      1.97%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::102400-106495            4      0.98%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::114688-118783            1      0.25%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::131072-135167            2      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::139264-143359            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::159744-163839            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          407                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          407                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.815725                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.735595                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.779176                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              7      1.72%      1.72% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              9      2.21%      3.93% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              6      1.47%      5.41% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.25%      5.65% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              2      0.49%      6.14% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.25%      6.39% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.25%      6.63% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23             13      3.19%      9.83% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            256     62.90%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25            111     27.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          407                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat               513109320262                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat          812595361612                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat              56540137600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29040.43                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45990.43                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      75.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   75.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.61                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits               15446981                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  8047                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              82.87                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3396672.00                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 6687018418653                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT  167631644272                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          1595039644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          1627917782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          1593688521.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          1610218915.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0            1076018808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1            1098198504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2            1075107336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3            1086258792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0          10484026176                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1          10687959360                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         10454047219.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3          10540837632                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5859164.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        8544890.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        6315770.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11202831.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      191704645635.839996                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      191931729203.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      191688058362.240021                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      191820651652.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      1997987392416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      1997788196304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      1998001942656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      1997885632752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        2824809330300.479980                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        2825098894500.479980                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        2824775508321.600098                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        2824911151031.040039                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.244170                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.252191                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.243234                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.246991                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker        94720                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst       118528                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data     94567424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker       112896                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst       180224                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data     88444672                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker       107520                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst       139264                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data    110451456                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker        97024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst       123904                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data     97808384                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker       109312                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst        99328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data     83530496                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker       118784                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst       117760                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data     91974144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total        568199936                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst       118528                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst       180224                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst       139264                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst       123904                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst        99328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst       117760                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total       782336                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       617216                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        617216                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker          370                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst          463                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data       369404                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker          441                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst          704                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data       345487                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker          420                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst          544                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data       431451                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker          379                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst          484                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data       382064                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker          427                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst          388                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data       326291                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker          464                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst          460                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data       359274                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total           2219531                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         2411                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             2411                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        12604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        15772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     12583869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        15023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        23982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     11769129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker        14307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        18532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     14697521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker        12911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        16488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     13015136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        14546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        13217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     11115211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        15806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        15670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     12238787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst          443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data          102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            75609056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        15772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        23982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        18532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        16488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        13217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        15670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst          443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         104104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks         82132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total              82132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks         82132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        12604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        15772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     12583869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        15023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        23982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     11769129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker        14307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        18532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     14697521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker        12911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        16488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     13015136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        14546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        13217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     11115211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        15806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        15670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     12238787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst          443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data          102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           75691188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                   2219531                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     2411                       # Number of write requests accepted
system.mem_ctrls11.readBursts                17756248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  19288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM            567778144                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                421792                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                417792                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys             568199936                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             617216                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                13181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                6224                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           28                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0         2304478                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1         2157626                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2         2252268                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3         2190972                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4         2148073                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5         2228880                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6         2179536                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7         2281234                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            6433                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            1104                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2012                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             210                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            1088                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5              64                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6              72                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            2073                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                7514982237000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5            17756248                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              19288                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0               2218087                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1               2217820                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2               2217820                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3               2217826                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4               2217824                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5               2217828                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6               2217830                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7               2217829                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    41                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    31                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   30                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   24                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   23                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   20                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   17                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   17                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  537                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  537                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  537                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  537                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  537                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  537                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  537                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  540                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  541                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  540                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  540                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  540                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  540                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  540                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  539                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  539                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  535                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                  124                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples      2229970                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   254.799812                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   253.783183                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    14.367523                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63         3839      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95         5740      0.26%      0.43% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127          924      0.04%      0.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           10      0.00%      0.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191          920      0.04%      0.51% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223         5738      0.26%      0.77% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255         3428      0.15%      0.92% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287      2209371     99.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total      2229970                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          540                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean 32826.716667                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean 26690.144277                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev 15883.748173                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-2047           17      3.15%      3.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-4095            9      1.67%      4.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6144-8191            6      1.11%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8192-10239            5      0.93%      6.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::10240-12287            8      1.48%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::12288-14335            6      1.11%      9.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::14336-16383            5      0.93%     10.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16384-18431           17      3.15%     13.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::18432-20479           20      3.70%     17.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::20480-22527           25      4.63%     21.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::22528-24575           36      6.67%     28.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24576-26623           49      9.07%     37.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::26624-28671           61     11.30%     48.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::28672-30719           57     10.56%     59.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::30720-32767           14      2.59%     62.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32768-34815           10      1.85%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::34816-36863            9      1.67%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::36864-38911           12      2.22%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::38912-40959           10      1.85%     69.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40960-43007            9      1.67%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::43008-45055           13      2.41%     73.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::45056-47103           15      2.78%     76.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::47104-49151           18      3.33%     79.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::49152-51199           15      2.78%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::51200-53247           23      4.26%     86.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::53248-55295           20      3.70%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::55296-57343           30      5.56%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::57344-59391            8      1.48%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::63488-65535            1      0.19%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::65536-67583            1      0.19%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::69632-71679            2      0.37%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::71680-73727            1      0.19%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::73728-75775            1      0.19%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::75776-77823            3      0.56%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::79872-81919            2      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::81920-83967            1      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::83968-86015            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          540                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          540                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.177778                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.166798                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.685029                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              2      0.37%      0.37% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.19%      0.56% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.19%      0.74% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              4      0.74%      1.48% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            409     75.74%     77.22% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25            123     22.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          540                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat               522505439575                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat          823250425225                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat              56777814400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29448.43                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46398.43                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      75.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   75.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.34                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits               15515287                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 10866                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3382168.50                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 6686414593533                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT  168235469392                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          1621564963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          1617421478.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          1589823244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          1625238518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0            1093912872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1            1091117664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2            1072499808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3            1096391064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         10638585484.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         10605660249.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         10428176678.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         10666569139.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        13687004.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        9198074.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2             7931520                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        8327162.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      191914100170.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      191857169920.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      191668540066.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      191918484063.360016                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      1997803660368.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      1997853599184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      1998019063968.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      1997799814848.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        2825041859318.400391                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        2824990515026.879883                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        2824742383741.440430                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        2825071173251.520508                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.250611                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.249189                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.242316                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.251423                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst       494592                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data     93750784                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst       951296                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data     87688448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst       339968                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data    109242112                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst       298240                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data     96864000                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst       276480                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data     82639104                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst       295680                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data     91140608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total        563986176                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst       494592                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst       951296                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst       339968                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst       298240                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst       276480                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst       295680                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total      2659840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       524800                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        524800                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst         1932                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data       366214                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst         3716                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data       342533                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst         1328                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data       426727                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst         1165                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data       378375                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst         1080                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data       322809                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst         1155                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data       356018                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total           2203071                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2050                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2050                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        65814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     12475201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       126587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     11668500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        45239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     14536596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        39686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     12889469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        36791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     10996595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        39345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     12127871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst          477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data          170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            75048341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        65814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       126587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        45239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        39686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        36791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        39345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst          477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         353939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks         69834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total              69834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks         69834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        65814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     12475201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       126587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     11668500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        45239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     14536596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        39686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     12889469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        36791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     10996595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        39345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     12127871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst          477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data          170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           75118175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                   2203071                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2050                       # Number of write requests accepted
system.mem_ctrls01.readBursts                17624568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  16400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM            563529792                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                456384                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                167104                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys             563986176                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             524800                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                14262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts               11186                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         1276                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0         2243858                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1         2288073                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2         2252475                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3         2136224                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4         2156611                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5         2142430                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6         2194710                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7         2195925                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             537                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1              56                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            1450                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3              16                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             762                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             669                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1612                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             120                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                7514986952000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5            17624568                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              16400                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0               2201103                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1               2200969                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2               2200977                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3               2200990                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4               2201001                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5               2201011                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6               2201027                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7               2201040                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   329                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   302                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  292                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  276                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  265                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  251                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  237                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  222                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  213                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  213                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  213                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  215                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  215                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  215                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  211                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                   92                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples      2217583                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   254.194272                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   252.741359                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    17.420361                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63         4839      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95         9030      0.41%      0.63% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127         1802      0.08%      0.71% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            7      0.00%      0.71% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191         1800      0.08%      0.79% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223         9029      0.41%      1.20% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255         4587      0.21%      1.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287      2186489     98.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total      2217583                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean 81894.595349                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean 29223.537212                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev 200761.017463                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-32767          102     47.44%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32768-65535           57     26.51%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::65536-98303           17      7.91%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::98304-131071           11      5.12%     86.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::131072-163839            6      2.79%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::163840-196607            5      2.33%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::196608-229375            3      1.40%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::229376-262143            3      1.40%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::262144-294911            1      0.47%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::294912-327679            1      0.47%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::360448-393215            3      1.40%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::425984-458751            1      0.47%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::491520-524287            1      0.47%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::524288-557055            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::688128-720895            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.86778e+06-1.90054e+06            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.90054e+06-1.93331e+06            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          215                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.288372                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.262797                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.036982                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              3      1.40%      1.86% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              2      0.93%      2.79% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            118     54.88%     57.67% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25             91     42.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          215                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat               519107948590                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat          817602635290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat              56352979200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29477.51                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46427.51                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      74.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   75.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.17                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits               15393583                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4362                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.66                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3407970.33                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 6687576893242                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT  167073169683                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          1659207715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          1595735769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          1553718499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          1595948659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0            1119306792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1            1076488416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2            1048143432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3            1076632032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0          10865422464                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         10479814425.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         10182252787.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3          10465565760                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6272225.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        7177144.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        6748323.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        7725404.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      192136039073.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      191710586805.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      191409314901.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      191711176194.240021                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      1997608977120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      1997982180864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      1998246454464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      1997981663856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        2825351573845.439941                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        2824808331880.320312                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        2824402980863.040039                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        2824795060361.280273                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.259190                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.244143                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.232915                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.243775                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst       242944                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data     95049984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst       168448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data     88742912                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst       247296                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data    110971648                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst       360448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data     98222336                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst       356352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data     83938560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst       402432                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data     92422144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total        571131392                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst       242944                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst       168448                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst       247296                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst       360448                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst       356352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst       402432                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total      1782016                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       384256                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        384256                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst          949                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data       371289                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data       346652                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst          966                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data       433483                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst         1408                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data       383681                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst         1392                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data       327885                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst         1572                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data       361024                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total           2230982                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1501                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1501                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        32328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     12648082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        22415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     11808815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        32907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     14766742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        47964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     13070220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        47419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     11169511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        53551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     12298402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst          545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            75999138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        32328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        22415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        32907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        47964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        47419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        53551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst          545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         237129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks         51132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total              51132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks         51132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        32328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     12648082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        22415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     11808815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        32907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     14766742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        47964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     13070220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        47419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     11169511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        53551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     12298402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst          545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           76050270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                   2230982                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1501                       # Number of write requests accepted
system.mem_ctrls05.readBursts                17847856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  12008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM            570807040                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                324352                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                168256                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys             571131392                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             384256                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                10136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                6750                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs         1389                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0         2276484                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1         2192426                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2         2208146                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3         2266942                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4         2317268                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5         2307356                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6         2126630                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7         2142468                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             300                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            1405                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             408                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             339                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             820                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             834                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             800                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                7514972077000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5            17847856                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              12008                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0               2229718                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1               2229601                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2               2229608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3               2229615                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4               2229617                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5               2229616                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6               2229624                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7               2229627                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   111                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   100                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   93                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   86                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   82                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   81                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   73                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   68                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                   83                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples      2241141                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   254.769912                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   253.743043                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    14.513865                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         3503      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95         6915      0.31%      0.46% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127          369      0.02%      0.48% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           15      0.00%      0.48% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191          372      0.02%      0.50% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223         6915      0.31%      0.81% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255         3288      0.15%      0.95% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287      2219764     99.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total      2241141                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean 82041.105991                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean 39520.168829                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev 103770.466248                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-16383           35     16.13%     16.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16384-32767           54     24.88%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32768-49151           17      7.83%     48.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::49152-65535           26     11.98%     60.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::65536-81919           16      7.37%     68.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::81920-98303           14      6.45%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::98304-114687           11      5.07%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::114688-131071            5      2.30%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::131072-147455            5      2.30%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::147456-163839            6      2.76%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::163840-180223            3      1.38%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::180224-196607            4      1.84%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::196608-212991            3      1.38%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::212992-229375            2      0.92%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::229376-245759            1      0.46%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::245760-262143            3      1.38%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::262144-278527            2      0.92%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::278528-294911            1      0.46%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::294912-311295            1      0.46%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::311296-327679            1      0.46%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::344064-360447            1      0.46%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::376832-393215            1      0.46%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::409600-425983            1      0.46%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::442368-458751            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::540672-557055            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::557056-573439            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::753664-770047            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          217                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.230415                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.204509                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.046332                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              2      0.92%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              2      0.92%      2.30% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              2      0.92%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.46%      3.69% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            126     58.06%     61.75% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25             83     38.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          217                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat               521078490950                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat          823427844950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat              57080704000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29212.17                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46162.17                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      75.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   76.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    29.61                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits               15597456                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4381                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3366194.54                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 6685663013833                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT  168987049092                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          1627049894.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          1621023667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          1686514435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          1549735286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0            1097613024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1            1093547712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2            1137727992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          1045456344.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         10671341990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         10632874137.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         11064753523.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         10166502028.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0             6376320                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        7108300.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        6597365.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        7603061.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      191920036907.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      191882153321.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      192338841133.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      191390742331.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      1997798452704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      1997831683920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      1997431080576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      1998262746192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        2825077219296                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        2825024739514.560059                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        2825621863481.280273                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        2824379133699.839844                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.251591                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.250137                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.266677                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.232254                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst       217344                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data     93918208                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst       390656                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data     87650304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst       186112                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data    110015488                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst       214784                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data     97020928                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst       139520                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data     82882816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst       138496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data     91392256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total        564169728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst       217344                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst       390656                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst       186112                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst       214784                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst       139520                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst       138496                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total      1289216                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       734464                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        734464                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst          849                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data       366868                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst         1526                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data       342384                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst          727                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data       429748                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst          839                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data       378988                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst          545                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data       323761                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst          541                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data       357001                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total           2203788                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         2869                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             2869                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        28921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     12497480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        51984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     11663424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        24765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     14639508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        28581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     12910351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        18566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     11029025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        18429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     12161357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data           68                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            75072766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        28921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        51984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        24765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        28581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        18566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        18429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         171553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks         97733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total              97733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks         97733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        28921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     12497480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        51984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     11663424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        24765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     14639508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        28581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     12910351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        18566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     11029025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        18429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     12161357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data           68                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           75170499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                   2203788                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     2869                       # Number of write requests accepted
system.mem_ctrls14.readBursts                17630304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  22952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM            563673952                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                495776                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                422720                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys             564169728                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             734464                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                15493                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                9750                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0         2186034                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1         2174779                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2         2193876                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3         2335567                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4         2149580                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5         2192624                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6         2197125                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7         2185226                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0              32                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            1361                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            5225                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             486                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             171                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            4404                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6              88                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1443                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                7514988383000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5            17630304                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              22952                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0               2201880                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1               2201593                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2               2201614                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3               2201612                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4               2201615                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5               2201621                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6               2201628                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7               2201640                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   284                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   221                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  202                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  194                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  184                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  176                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  165                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  152                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  529                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  529                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  529                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  529                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  529                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  530                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  538                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  538                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  543                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  547                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  546                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  546                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  545                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  539                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  537                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples      2213204                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   254.877848                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   253.953434                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    13.825683                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63         3197      0.14%      0.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95         5489      0.25%      0.39% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127         1073      0.05%      0.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           44      0.00%      0.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191         1054      0.05%      0.49% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223         5496      0.25%      0.74% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255         2603      0.12%      0.86% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287      2194248     99.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total      2213204                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          547                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean 32177.773309                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean 25779.306183                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev 16769.183312                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-2047           19      3.47%      3.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-4095           11      2.01%      5.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4096-6143            3      0.55%      6.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6144-8191            4      0.73%      6.76% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8192-10239            2      0.37%      7.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10240-12287            3      0.55%      7.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::12288-14335            4      0.73%      8.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::14336-16383            6      1.10%      9.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16384-18431           13      2.38%     11.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::18432-20479           19      3.47%     15.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::20480-22527           28      5.12%     20.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::22528-24575           54      9.87%     30.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24576-26623           69     12.61%     42.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::26624-28671           56     10.24%     53.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::28672-30719           59     10.79%     63.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::30720-32767           33      6.03%     70.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32768-34815            8      1.46%     71.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::34816-36863            6      1.10%     72.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::36864-38911            1      0.18%     72.76% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::38912-40959            5      0.91%     73.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40960-43007            4      0.73%     74.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::43008-45055            7      1.28%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::45056-47103           22      4.02%     79.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::47104-49151           15      2.74%     82.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::49152-51199           18      3.29%     85.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::51200-53247           15      2.74%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::53248-55295           14      2.56%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::55296-57343           14      2.56%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::57344-59391            3      0.55%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::59392-61439            4      0.73%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::61440-63487            1      0.18%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::63488-65535            1      0.18%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::65536-67583            1      0.18%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::67584-69631            2      0.37%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::69632-71679            3      0.55%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::71680-73727            3      0.55%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::73728-75775            4      0.73%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::75776-77823            5      0.91%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::77824-79871            3      0.55%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::79872-81919            1      0.18%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::83968-86015            1      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88064-90111            1      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::92160-94207            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::100352-102399            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          547                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          547                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.149909                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.103825                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.359883                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              8      1.46%      1.46% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.18%      1.65% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              9      1.65%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.18%      3.47% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              6      1.10%      4.57% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              2      0.37%      4.94% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            306     55.94%     60.88% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25            214     39.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          547                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat               512687040952                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat          811258087402                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat              56367395200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29105.45                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46055.45                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      75.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   75.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    29.66                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits               15403801                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 11016                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3405598.78                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 6687658193421                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT  166991869504                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          1579997059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          1651543689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          1576931932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3            1597056048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0            1065871032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1            1114136616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2            1063803288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3            1077379080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         10370404262.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         10827139315.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         10359675955.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3          10487168640                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        6387102.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        14752005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        9095224.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        8458629.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      191593762943.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      192114543196.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      191590037386.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      191723377769.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      1998084657936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      1997627833152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      1998087925968.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      1997970960720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        2824657428791.040039                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        2825306296430.400391                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        2824643818210.560547                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        2824820749342.080078                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.239963                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.257936                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.239586                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.244487                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker        94464                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst       284928                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data     95498240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker        88320                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst       465408                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data     89182976                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker       109824                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst       241152                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data    111960320                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker        31232                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst       334080                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data     98779648                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker        83456                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst       183040                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data     84360192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker        88832                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst       209408                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data     93014784                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total        575014912                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst       284928                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst       465408                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst       241152                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst       334080                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst       183040                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst       209408                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total      1721600                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       948480                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        948480                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker          369                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst         1113                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data       373040                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker          345                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst         1818                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data       348371                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker          429                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst          942                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data       437345                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker          122                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst         1305                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data       385858                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker          326                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst          715                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data       329532                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker          347                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst          818                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data       363339                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total           2246152                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         3705                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             3705                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker        12570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst        37915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     12707731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker        11753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        61931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     11867373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker        14614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        32090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     14898302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         4156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        44455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     13144380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker        11105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        24357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     11225616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker        11821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        27865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     12377263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst          477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            76515909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        37915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        61931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        32090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        44455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        24357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        27865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst          477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         229089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        126212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             126212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        126212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker        12570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        37915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     12707731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker        11753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        61931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     11867373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker        14614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        32090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     14898302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         4156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        44455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     13144380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker        11105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        24357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     11225616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker        11821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        27865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     12377263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst          477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           76642122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                   2246152                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     3705                       # Number of write requests accepted
system.mem_ctrls13.readBursts                17969216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  29640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM            574512704                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                502208                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                612992                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys             575014912                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             948480                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                15694                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts               10492                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           24                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0         2292115                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1         2212279                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2         2293840                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3         2218017                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4         2209080                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5         2163498                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6         2276600                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7         2288093                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            1775                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2              88                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             464                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             112                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            8537                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6              40                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            7860                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                7514983838000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5            17969216                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              29640                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0               2244284                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1               2243950                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2               2243957                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3               2243950                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4               2243947                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5               2243950                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6               2243957                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7               2243961                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   400                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   185                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  176                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  174                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  165                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  159                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  151                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  145                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  756                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  756                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  757                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  759                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  759                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  771                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  782                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  786                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  792                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  795                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  795                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  795                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  795                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  795                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  795                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  795                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  796                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  796                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  794                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  794                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  793                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  782                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  770                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  765                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                  375                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples      2257952                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   254.711214                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   253.589671                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    14.976304                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63         4665      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95         5697      0.25%      0.46% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127         1077      0.05%      0.51% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           92      0.00%      0.51% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191         1069      0.05%      0.56% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223         5696      0.25%      0.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255         3749      0.17%      0.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287      2235907     99.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total      2257952                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          796                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean 22537.228643                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean 18587.028818                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev  9248.394620                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1023           20      2.51%      2.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-2047           13      1.63%      4.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-3071           13      1.63%      5.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3072-4095            5      0.63%      6.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-5119            6      0.75%      7.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5120-6143            7      0.88%      8.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6144-7167           12      1.51%      9.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7168-8191           10      1.26%     10.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8192-9215            6      0.75%     11.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9216-10239            6      0.75%     12.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::10240-11263            5      0.63%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::11264-12287           14      1.76%     14.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::12288-13311            7      0.88%     15.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::13312-14335           12      1.51%     17.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::14336-15359           12      1.51%     18.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::15360-16383           17      2.14%     20.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16384-17407           15      1.88%     22.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::17408-18431           21      2.64%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::18432-19455           20      2.51%     27.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::19456-20479           24      3.02%     30.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::20480-21503           27      3.39%     34.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::21504-22527           34      4.27%     38.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::22528-23551           42      5.28%     43.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::23552-24575           45      5.65%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24576-25599           53      6.66%     56.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::25600-26623           57      7.16%     63.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::26624-27647           64      8.04%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::27648-28671           63      7.91%     79.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::28672-29695           72      9.05%     88.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::29696-30719           30      3.77%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::30720-31743           18      2.26%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::31744-32767            5      0.63%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32768-33791            6      0.75%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::33792-34815            2      0.25%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::34816-35839            1      0.13%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::36864-37887            4      0.50%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::37888-38911            2      0.25%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::38912-39935            2      0.25%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::39936-40959            2      0.25%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40960-41983            2      0.25%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::41984-43007            2      0.25%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::43008-44031            1      0.13%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::44032-45055            1      0.13%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::45056-46079            3      0.38%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::46080-47103            3      0.38%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::47104-48127            6      0.75%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48128-49151            2      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::50176-51199            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::51200-52223            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          796                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          796                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.065327                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.002450                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.602122                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             10      1.26%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              2      0.25%      1.51% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              7      0.88%      2.39% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19             21      2.64%      5.03% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              1      0.13%      5.15% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21             11      1.38%      6.53% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22             12      1.51%      8.04% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              6      0.75%      8.79% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            366     45.98%     54.77% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25            360     45.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          796                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat               533152800426                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat          837464998326                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat              57451270400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29696.28                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46646.28                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      76.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   76.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.77                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    29.91                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits               15698751                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 15975                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3340205.11                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 6684275492836                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT  170374570089                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0            1639240848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          1635471734.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          1591251782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          1655976873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0            1105837080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1            1103294424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2          1073463504.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3            1117127256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         10765816588.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1          10738762944                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2          10426381056                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         10838575987.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6973516.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        9413729.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        18245191.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        24185640.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      192011612961.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      191989696999.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      191702491473.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      192185098727.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      1997718122832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      1997737347360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      1997989282032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      1997565942336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        2825203952282.879883                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        2825170335647.040039                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        2824757463495.360352                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        2825343255276.479980                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.255101                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.254170                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.242734                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.258960                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker        65792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst       115456                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data     92320000                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker        47616                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        88832                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data     86444032                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker        72960                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst       198656                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data    107966720                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker        65536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst       362240                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data     95597824                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker        57344                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst       326144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data     81854208                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker        63232                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst       324352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data     90217216                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total        556193280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        88832                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst       198656                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst       362240                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst       326144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst       324352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total      1418240                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks      2091776                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       2091776                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker          257                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data       360625                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker          186                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst          347                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data       337672                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker          285                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst          776                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data       421745                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker          256                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst         1415                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data       373429                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker          224                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst         1274                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data       319743                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker          247                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst         1267                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data       352411                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total           2172630                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         8171                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             8171                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         8755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        15363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     12284810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         6336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        11821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     11502908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         9709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        26435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     14366883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         8721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        48202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     12720982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         7631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        43399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     10892151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         8414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        43161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     12004997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst          341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data          273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            74011358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        15363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        11821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        26435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        48202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        43399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        43161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst          341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         188722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        278348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             278348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        278348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         8755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        15363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     12284810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         6336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        11821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     11502908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         9709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        26435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     14366883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         8721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        48202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     12720982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         7631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        43399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     10892151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         8414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        43161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     12004997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst          341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data          273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           74289706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                   2172630                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     8171                       # Number of write requests accepted
system.mem_ctrls00.readBursts                17381040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  65368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM            555376416                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                816864                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               1649920                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys             556193280                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys            2091776                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                25527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts               13808                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        10176                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0         2201104                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1         2165175                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2         2094561                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3         2149725                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4         2262939                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5         2190676                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6         2180765                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7         2110568                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            5928                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            1849                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            6626                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            9996                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            9379                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            1645                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6           16033                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             104                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                7514989040000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5            17381040                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              65368                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0               2168244                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1               2167904                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2               2167943                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3               2168000                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4               2168035                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5               2168081                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6               2168176                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7               2168265                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  1546                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                  1382                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                 1339                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                 1287                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                 1245                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                 1199                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                 1114                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                 1020                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                  134                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                  110                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                  103                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   93                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   87                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   74                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   60                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   55                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 2096                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 2096                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 2097                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 2100                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 2115                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 2120                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 2122                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 2125                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 2137                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 2148                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 2145                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 2137                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 2118                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 2109                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 2100                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 2096                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                  515                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples      2187985                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   254.584166                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   253.355608                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    15.697136                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63         4799      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95         6533      0.30%      0.52% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127          837      0.04%      0.56% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159          132      0.01%      0.56% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191          832      0.04%      0.60% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223         6548      0.30%      0.90% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255         3711      0.17%      1.07% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287      2164593     98.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total      2187985                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         2148                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean  8073.310987                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean  4508.131273                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev  7154.623928                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-511          100      4.66%      4.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-1023          184      8.57%     13.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1535          244     11.36%     24.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-2047          125      5.82%     30.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2559          111      5.17%     35.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-3071           79      3.68%     39.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3072-3583           36      1.68%     40.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3584-4095           46      2.14%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-4607           60      2.79%     45.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4608-5119           50      2.33%     48.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5120-5631           41      1.91%     50.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5632-6143           33      1.54%     51.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6144-6655           42      1.96%     53.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6656-7167           40      1.86%     55.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7168-7679           39      1.82%     57.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7680-8191           28      1.30%     58.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8192-8703           29      1.35%     59.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8704-9215           37      1.72%     61.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::9216-9727           31      1.44%     63.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::9728-10239           31      1.44%     64.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10240-10751           35      1.63%     66.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10752-11263           27      1.26%     67.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::11264-11775           38      1.77%     69.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::11776-12287           32      1.49%     70.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12288-12799           30      1.40%     72.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12800-13311           38      1.77%     73.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::13312-13823           30      1.40%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::13824-14335           17      0.79%     76.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::14336-14847           27      1.26%     77.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::14848-15359           29      1.35%     78.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::15360-15871           32      1.49%     80.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::15872-16383           41      1.91%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16384-16895           37      1.72%     83.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16896-17407           39      1.82%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::17408-17919           23      1.07%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::17920-18431           27      1.26%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18432-18943           20      0.93%     88.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18944-19455           21      0.98%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::19456-19967           30      1.40%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::19968-20479           24      1.12%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20480-20991           30      1.40%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20992-21503           29      1.35%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::21504-22015           37      1.72%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22016-22527           23      1.07%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22528-23039            7      0.33%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::23040-23551            9      0.42%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::23552-24063           11      0.51%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24064-24575            9      0.42%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24576-25087            2      0.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26112-26623            4      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26624-27135            2      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::27136-27647            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::27648-28159            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         2148                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         2148                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.003724                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.964974                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.247628                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             25      1.16%      1.16% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              3      0.14%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              4      0.19%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19             12      0.56%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             31      1.44%      3.49% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21             13      0.61%      4.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              9      0.42%      4.52% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              4      0.19%      4.70% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           1549     72.11%     76.82% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25            498     23.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         2148                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat               511781320381                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat          805957265731                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat              55537641600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29488.11                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46438.11                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      73.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   74.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.74                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.28                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits               15176143                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 42945                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3445976.52                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 6689300189813                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT  165349873112                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          1591782796.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          1560481372.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          1619646537.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          1558229702.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0            1073821728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1            1052705688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2            1092618696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3          1051186704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         10437451315.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         10187382566.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         10612733414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         10169876620.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        18666547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        40516070.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        21425679.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        24896471.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      191713758048                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      191521447344                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      191920267497.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      191506013239.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      1997979399072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      1998148092672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      1997798250432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      1998161631360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        2824771227962.879883                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        2824466974169.280273                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        2825021290712.640137                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        2824428182553.600098                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.243115                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.234688                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.250041                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.233613                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker       129280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        89344                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data     93082624                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker        38656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        75008                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data     86881792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker        36864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        89856                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data    108740352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker       234496                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst       170496                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data     96212992                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker       122624                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst       127744                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data     82159360                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker       122624                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst       156160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data     90478592                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total        558952192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        89344                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        75008                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        89856                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst       170496                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst       127744                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst       156160                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total       711424                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       168192                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        168192                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker          505                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst          349                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data       363604                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker          151                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst          293                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data       339382                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker          144                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst          351                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data       424767                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker          916                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data       375832                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker          479                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst          499                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data       320935                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker          479                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst          610                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data       353432                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total           2183407                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          657                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              657                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        17203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        11889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     12386290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         5144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         9981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     11561160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         4905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        11957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     14469828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        31204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        22688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     12802841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        16317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        16999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     10932757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        16317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        20780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     12039778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst          375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            74378480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        11889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         9981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        11957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        22688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        16999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        20780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst          375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          94668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks         22381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total              22381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks         22381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        17203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        11889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     12386290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         5144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         9981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     11561160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         4905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        11957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     14469828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        31204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        22688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     12802841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        16317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        16999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     10932757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        16317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        20780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     12039778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst          375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           74400861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                   2183407                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      657                       # Number of write requests accepted
system.mem_ctrls12.readBursts                17467256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM            558824576                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                127616                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                112192                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys             558952192                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             168192                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                 3988                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                1742                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           20                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0         2250473                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1         2123424                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2         2269344                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3         2207441                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4         2140112                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5         2148327                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6         2171499                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7         2152648                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             376                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             152                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2              64                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4              48                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            1505                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6              80                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1009                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                7514971792000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5            17467256                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5256                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0               2182783                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1               2182736                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2               2182747                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3               2182753                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4               2182758                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5               2182761                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6               2182765                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7               2182770                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   210                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   160                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  150                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  144                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  139                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  136                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  131                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  123                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   24                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples      2193168                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   254.853604                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   253.890386                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    14.005124                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63         3581      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95         5218      0.24%      0.40% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127         1034      0.05%      0.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            6      0.00%      0.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191         1035      0.05%      0.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223         5217      0.24%      0.73% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255         3462      0.16%      0.89% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287      2173615     99.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total      2193168                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean 119513.842466                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean 54530.425462                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev 113469.219664                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-8191           17     11.64%     11.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8192-16383            4      2.74%     14.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16384-24575            1      0.68%     15.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24576-32767            8      5.48%     20.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32768-40959            7      4.79%     25.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40960-49151            7      4.79%     30.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::49152-57343           10      6.85%     36.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::57344-65535            5      3.42%     40.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::65536-73727            5      3.42%     43.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::73728-81919            6      4.11%     47.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::81920-90111            5      3.42%     51.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::90112-98303           10      6.85%     58.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::98304-106495            3      2.05%     60.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::106496-114687            6      4.11%     64.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::114688-122879            4      2.74%     67.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::122880-131071            2      1.37%     68.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::131072-139263            5      3.42%     71.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::139264-147455            2      1.37%     73.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::147456-155647            1      0.68%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::163840-172031            3      2.05%     76.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::172032-180223            1      0.68%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::180224-188415            5      3.42%     80.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::196608-204799            1      0.68%     80.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::204800-212991            1      0.68%     81.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::212992-221183            1      0.68%     82.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::221184-229375            3      2.05%     84.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::237568-245759            1      0.68%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::245760-253951            2      1.37%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::262144-270335            1      0.68%     86.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::278528-286719            2      1.37%     88.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::286720-294911            1      0.68%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::294912-303103            1      0.68%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::303104-311295            2      1.37%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::319488-327679            3      2.05%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::327680-335871            1      0.68%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::344064-352255            1      0.68%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::376832-385023            1      0.68%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::385024-393215            1      0.68%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::393216-401407            1      0.68%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::401408-409599            1      0.68%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::409600-417791            1      0.68%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::450560-458751            1      0.68%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::458752-466943            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::475136-483327            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          146                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.013699                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.980465                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.138579                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              2      1.37%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.68%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            119     81.51%     83.56% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25             24     16.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          146                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat               513818859022                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat          809821251622                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat              55882457600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29422.84                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46372.84                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      74.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   74.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.74                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.06                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits               15270691                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  2915                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              82.95                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  3440820.32                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 6689278730611                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT  165371256814                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          1586099491.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          1624576262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          1559577801.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          1579059619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0            1069987752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1            1095944304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          1052096136.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3            1065238632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         10417548211.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         10669382131.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2          10235771520                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         10358565734.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6201308.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        6370513.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6735052.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        7709644.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      191639592967.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      191909513704.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      191455017045.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      191594344507.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      1998044456160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      1997807683584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      1998206364864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      1998084147792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        2824720234345.919922                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        2825069818955.520020                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        2824471910875.200195                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        2824645414385.280273                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.241703                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.251386                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.234824                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.239630                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst       292608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data     93889792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst       207872                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data     88030464                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst       296192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data    109859328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst       406272                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data     97133056                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst       392192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data     82959616                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst       393216                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data     91373312                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total        565239040                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst       292608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst       207872                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst       296192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst       406272                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst       392192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst       393216                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total      1991680                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       554240                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        554240                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst         1143                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data       366757                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst          812                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data       343869                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst         1157                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data       429138                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst         1587                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data       379426                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst         1532                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data       324061                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst         1536                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data       356927                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total           2207965                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         2165                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             2165                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        38937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     12493698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        27661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     11714011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        39414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     14618728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        54062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     12925272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        52188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     11039245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        52324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     12158836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst          443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            75215057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        38937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        27661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        39414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        54062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        52188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        52324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst          443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         265028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks         73751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total              73751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks         73751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        38937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     12493698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        27661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     11714011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        39414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     14618728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        54062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     12925272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        52188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     11039245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        52324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     12158836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst          443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           75288808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                   2207965                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     2165                       # Number of write requests accepted
system.mem_ctrls03.readBursts                17663720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  17320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM            564783872                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                455168                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                274944                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys             565239040                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             554240                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                14224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                8728                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         1308                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0         2249924                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1         2225304                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2         2267822                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3         2148732                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4         2220689                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5         2051624                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6         2242521                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7         2242880                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             593                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             112                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2724                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             113                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5              48                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            4618                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7              88                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                7514980778000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5            17663720                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              17320                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0               2206037                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1               2205901                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2               2205911                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3               2205924                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4               2205946                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5               2205955                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6               2205989                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7               2206017                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   302                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   266                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  255                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  239                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  215                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  206                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  174                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  145                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  334                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  334                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  334                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  334                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  334                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  336                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  339                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  359                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  362                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  361                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  359                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  346                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                  116                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples      2216104                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   254.978474                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   254.026889                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    13.513153                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63         4430      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95         4153      0.19%      0.39% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127          280      0.01%      0.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           46      0.00%      0.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191          269      0.01%      0.41% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223         4143      0.19%      0.60% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255         4139      0.19%      0.79% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287      2198644     99.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total      2216104                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean 48727.469613                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean 36618.053563                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev 28426.502449                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-4095           17      4.70%      4.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4096-8191            5      1.38%      6.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8192-12287            3      0.83%      6.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::12288-16383            5      1.38%      8.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16384-20479           11      3.04%     11.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::20480-24575           21      5.80%     17.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24576-28671           44     12.15%     29.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::28672-32767           22      6.08%     35.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32768-36863           16      4.42%     39.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::36864-40959           11      3.04%     42.82% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40960-45055           18      4.97%     47.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::45056-49151           20      5.52%     53.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::49152-53247           32      8.84%     62.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::53248-57343           29      8.01%     70.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::57344-61439           11      3.04%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::61440-65535           11      3.04%     76.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::65536-69631            8      2.21%     78.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::69632-73727            7      1.93%     80.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::73728-77823           11      3.04%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::77824-81919           17      4.70%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::81920-86015            9      2.49%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::86016-90111            3      0.83%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::90112-94207            2      0.55%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::94208-98303            8      2.21%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::98304-102399            7      1.93%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::102400-106495            2      0.55%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::106496-110591            3      0.83%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::110592-114687            3      0.83%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::118784-122879            1      0.28%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::122880-126975            1      0.28%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::147456-151551            3      0.83%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::159744-163839            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          362                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.734807                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.644944                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.898054                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              3      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17             11      3.04%      3.87% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18             10      2.76%      6.63% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              4      1.10%      7.73% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.28%      8.01% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              2      0.55%      8.56% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23             13      3.59%     12.15% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            213     58.84%     70.99% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25            105     29.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          362                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat               515796442888                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat          814955400088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat              56478387200                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29224.43                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46174.43                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      75.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   75.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.65                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits               15434852                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  7132                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.01                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3400243.78                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 6687474504686                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT  167175558239                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          1625462899.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1            1594896912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          1547047555.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          1632620707.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0            1096542432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1            1075922520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2            1043643192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3            1101371112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         10675607155.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1          10474029696                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         10157970201.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         10714655078.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        6423598.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        8362414.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        6230753.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        9711083.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      191914172510.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      191704273320.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      191367947949.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      191982131576.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      1997803596912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      1997987719008.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      1998282741264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      1997743983696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        2825078153962.560059                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        2824801552326.720215                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        2824361929370.879883                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        2825140821709.440430                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.251617                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.243955                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.231778                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.253352                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst       342784                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data     95568896                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst       245248                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data     89182720                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst       385792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data    111541504                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst       360192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data     98845696                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst       295168                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data     84436224                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst       323840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data     92899840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total        574430720                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst       342784                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst       245248                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst       385792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst       360192                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst       295168                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst       323840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total      1954816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       602880                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        602880                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst         1339                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data       373316                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst          958                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data       348370                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst         1507                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data       435709                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst         1407                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data       386116                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst         1153                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data       329829                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst         1265                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data       362890                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total           2243870                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2355                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2355                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        45613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     12717133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        32635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     11867339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        51336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     14842571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        47930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     13153169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        39277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     11235734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        43093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     12361968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            76438172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        45613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        32635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        51336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        47930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        39277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        43093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst          238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         260123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks         80224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total              80224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks         80224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        45613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     12717133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        32635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     11867339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        51336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     14842571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        47930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     13153169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        39277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     11235734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        43093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     12361968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           76518396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                   2243870                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2355                       # Number of write requests accepted
system.mem_ctrls04.readBursts                17950960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  18840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM            573743616                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                687104                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                443616                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys             574430720                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             602880                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                21472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                4978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs        15809                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0         2328232                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1         2240441                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2         2272713                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3         2133975                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4         2283311                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5         2271452                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6         2217739                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7         2181625                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            1598                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            1840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            4407                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            1581                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             407                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            1147                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            1508                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1375                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                7514966334000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5            17950960                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              18840                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0               2241451                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1               2241067                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2               2241066                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3               2241069                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4               2241064                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5               2241062                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6               2241065                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7               2241070                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    92                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    75                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   73                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   69                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   69                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   67                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   60                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   54                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  564                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  572                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  574                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  570                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  568                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  565                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  565                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                  196                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples      2254457                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   254.689813                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   253.509437                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    15.183856                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63         5480      0.24%      0.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95         4916      0.22%      0.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127         1198      0.05%      0.51% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           33      0.00%      0.52% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191         1203      0.05%      0.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223         4921      0.22%      0.79% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255         4876      0.22%      1.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287      2231830     99.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total      2254457                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          574                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean 31206.782230                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean 23840.476413                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev 18715.233270                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-2047           20      3.48%      3.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-4095           12      2.09%      5.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4096-6143           13      2.26%      7.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6144-8191           13      2.26%     10.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8192-10239           10      1.74%     11.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::10240-12287            7      1.22%     13.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::12288-14335           13      2.26%     15.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::14336-16383           13      2.26%     17.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16384-18431           12      2.09%     19.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::18432-20479           34      5.92%     25.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::20480-22527           34      5.92%     31.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::22528-24575           42      7.32%     38.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24576-26623           43      7.49%     46.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::26624-28671           47      8.19%     54.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::28672-30719           52      9.06%     63.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::30720-32767           27      4.70%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32768-34815            8      1.39%     69.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::34816-36863            6      1.05%     70.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::36864-38911            6      1.05%     71.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::38912-40959            7      1.22%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40960-43007            9      1.57%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::43008-45055           10      1.74%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::45056-47103           11      1.92%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::47104-49151           15      2.61%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::49152-51199           13      2.26%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::51200-53247           18      3.14%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::53248-55295           14      2.44%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::55296-57343           14      2.44%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::57344-59391            9      1.57%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::59392-61439            9      1.57%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::61440-63487            4      0.70%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::63488-65535            2      0.35%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::65536-67583            2      0.35%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::67584-69631            4      0.70%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::69632-71679            3      0.52%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::71680-73727            3      0.52%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::73728-75775            1      0.17%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::75776-77823            3      0.52%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::77824-79871            1      0.17%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::79872-81919            2      0.35%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::81920-83967            1      0.17%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::83968-86015            1      0.17%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::86016-88063            1      0.17%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88064-90111            1      0.17%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::90112-92159            1      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::94208-96255            1      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96256-98303            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::129024-131071            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          574                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          574                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.151568                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.110984                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.264230                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16             10      1.74%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              4      0.70%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      0.35%      2.79% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              3      0.52%      3.31% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            360     62.72%     66.03% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25            195     33.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          574                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat               522442812863                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat          826347634463                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat              57374361600                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29138.75                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46088.75                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      76.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   76.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.12                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits               15677348                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 11546                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3345598.21                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 6684601596896                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF  660321950400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT  170048466029                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0            1652815584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1            1609584480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          1655314012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          1595186006.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0            1114994640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1            1085830800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2            1116680088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3            1076117544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0          10848706752                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         10554412377.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         10868835494.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3          10466192256                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        10209576.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        13862430.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        6576215.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        9739284.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      621956348455.680054                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      192115990376.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      191818816398.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      192124615999.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      191716539356.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      1997626563696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      1997887242624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      1997618997360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      1997976959328.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        2825325629081.280273                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        2824926097566.719727                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        2825347367625.600098                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        2824797082230.720215                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.258471                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.247405                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.259073                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.243831                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq            35411441                       # Transaction distribution
system.membus.trans_dist::ReadResp           35411441                       # Transaction distribution
system.membus.trans_dist::WriteReq               4533                       # Transaction distribution
system.membus.trans_dist::WriteResp              4533                       # Transaction distribution
system.membus.trans_dist::Writeback             48832                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            47307                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3755                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           35063                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12101                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11767                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        29432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave     70961341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     70990773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               70990773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        58864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave   9078235137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   9078294001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              9078294001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq  17705720500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 584130924500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      4533000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      2266500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    805728000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     23657991                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq      1877500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     17531500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      6083434                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    194155500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         4385                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        28790                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         1389                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp          235                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          138                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            7                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1970                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          217                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp         1535                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       220000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    241020983                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp      1231916                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq         3000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     15163000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp     14373000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          6136                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        32530                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              223000                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          271788899                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            16333                       # Total snoops (count)
system.membus.snoop_fanout::samples          35513252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                35513252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            35513252                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             9624000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded               14716                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy         18529772500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer5.succeeded            35496920                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       584344878000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded           35462804                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq           35401257                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp          35401257                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            48832                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq           32382                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          2681                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp          35063                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            11767                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           11767                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port      1095272                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port      1102425                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port      1119070                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port      1106232                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port      1127813                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port      1115918                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port      1105235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port      1112127                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port      1106574                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      1098282                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port      1105728                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port      1111099                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port      1091786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port      1122912                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port      1101981                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port      1113843                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total     17736297                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port      1093133                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port      1104459                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port      1118477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port      1105247                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port      1130086                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port      1116477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port      1105290                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port      1111079                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port      1105130                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      1098610                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port      1104456                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port      1110695                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port      1092375                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port      1122743                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port      1101523                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port      1116441                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total     17736221                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port      1092130                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port      1102312                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port      1117560                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port      1104429                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port      1131785                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port      1117450                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port      1105990                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port      1111997                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port      1108185                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      1097577                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port      1101561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port      1108336                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port      1090945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port      1125900                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port      1105193                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port      1114742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total     17736094                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port      1093248                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port      1101548                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port      1119346                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port      1104803                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port      1132029                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port      1116398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port      1104800                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port      1113369                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port      1103341                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      1099562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port      1103595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port      1111399                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port      1092405                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port      1124502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port      1101758                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port      1114293                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total     17736396                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total              70945008                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port    139783168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port    141090304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port    143221248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port    141580800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port    143429120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port    142795776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port    141593344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port    142405632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port    141689856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port    140668416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port    141595392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port    142293248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port    139768576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port    143850240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port    141144064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port    142622976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total   2269532160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port    139531776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port    141355264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port    143148032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port    141453312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port    143713024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port    142865664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port    141599744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port    142269696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port    141511936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port    140707584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port    141436928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port    142240256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port    139848448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port    143825664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port    141088768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port    142953984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total   2269550080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port    139425792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port    141082368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port    143026688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port    141352192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port    143919872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port    142999808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port    141691648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port    142386432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port    141901568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port    140588800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port    141063424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port    141946112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port    139656192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port    144233728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port    141558784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port    142735872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total   2269569281                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port    139544320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port    140983040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port    143256320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port    141406976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port    143971584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port    142854400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port    141538048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port    142555392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port    141284352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port    140828928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port    141332480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port    142337536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port    139847168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port    144053760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port    141112576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port    142676736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total   2269583616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total             9078235137                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq  49559896200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 348980366006                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    459020800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq     45251600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      3753400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp     49160978                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     15960600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    111769842                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq         4659                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           96                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          208                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           41                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq         1283                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq      2867600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       464448                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       140200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       124959                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       589200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        29500                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         6150                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                         143                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime            3597000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            618907                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy         3132470200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded            2190977                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy         3105351000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded            2206397                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy         3150913800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded            2238307                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy         3113136000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded            2211438                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy         3185682800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded            2262034                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy         3139425200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded            2233872                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy         3152173200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded            2213986                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy         3146091200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded            2226142                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy         3115371400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            2212725                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         3104640800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            2198682                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        3119588800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           2209332                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy        3130041200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded           2221970                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy        3062963600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded           2184084                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy        3179067400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           2249881                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy        3112046400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded           2206662                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy        3134919600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           2230430                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy       87284626392                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded           8862067                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy       87284692898                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded           8861991                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy       87284175142                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded           8861864                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy       87287803894                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded           8862166                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                6.403032                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide     6.403032                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide     0.800379                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.800379                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq     35401257                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp     35401257                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        48832                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq        32382                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         2681                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp        35063                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        11767                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        11767                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave     17736297                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave     17736221                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave     17736094                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave     17736396                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total     70945008                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave   2269532160                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave   2269550080                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave   2269569281                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave   2269583616                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total   9078235137                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq  28321005600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 141605028000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    195328000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq     25905600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      2144800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp     28050400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      9413600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     47068000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         8854                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          377                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          597                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     26859700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       730900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp      1538500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  9828                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     29129100                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy   7138305600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded      8874230                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy   7138548800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded      8874230                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy   7138955300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded      8874230                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy   7137988800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded      8874230                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 141680147200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.9                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded     35448088                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          138095166                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         138095158                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            8                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4533                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4533                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            62374                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           49249                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3994                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          53243                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1483                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        96408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     15801321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side     30268966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       128914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14767559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side     28209123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        99540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     18423034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side     35307698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        96372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     16310312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side     31253551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        92486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     13916490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           62                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side     26651007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        93974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side     15339731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side     29392608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             276251340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12340224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2018236264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side     60537620                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     16500992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1883449744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side     56418188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12741120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2354146740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side     70615388                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     12335616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   2083630732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side     62507096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     11838208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side   1777308028                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side          124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side     53301984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     12028672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side   1959327500                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side          188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side     58785160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       159488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        73265                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12516282369                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  69048194771                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 1631089577527                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      4533000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      2312803                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2027160485                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     24745750                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq      1998497                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     18742143                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       742498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     14326534                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    476547360                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        74575                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        13526                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         2631                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2011                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         1534                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           77                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          382                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          933                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1897                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           12                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    376839582                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    164865547                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq    155652023                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback    101790995                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     18024377                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1385000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      6286495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       852000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      9575877                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       110000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        84165                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       13920                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          664119854                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         171262042                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          173328                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        138228804                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47             138228804    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          138228804                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        71121944035                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          138243521                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        1574286331                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             48204                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      256788232798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           7910956                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy       15134843905                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded          15134561                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        2096454599                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             64457                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      239372761251                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           7389282                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy       14104833949                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded          14104576                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       1625207068                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            49770                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     299402603466                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          9220797                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy      17654145896                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded         17653851                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy       1572149500                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            48186                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     265102834158                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          8165062                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy      15627030468                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded         15626777                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy       1509773843                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            46243                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy     226225768600                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          6968280                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            31000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               31                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy      13325770936                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded         13325511                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy       1533454002                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            46987                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy     249348619593                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            3.3                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          7680164                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            47000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               47                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy      14696593426                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded         14696318                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           293000                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               10                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         20250993                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              623                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         10532997                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              447                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples       751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0       751496    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total       751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples       751496                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0       751496    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total       751496                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples       751496                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0       751496    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total       751496                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples       751496                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0       751496    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total       751496                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples       751496                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0           751496    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total       751496                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples       751496                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0          751496    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total       751496                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                  35431228                       # number of replacements
system.l2.tags.tagsinuse                  8191.674842                       # Cycle average of tags in use
system.l2.tags.total_refs                    11988383                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35431228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.338356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       31.107779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.528735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     2.900879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1358.444785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.508463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     4.826869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1267.014114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.619513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     2.768913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1586.506937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.636889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.000320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     3.668183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1404.551852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.498459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.000505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     3.123803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1199.024703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.505772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.000744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     3.409422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1320.901860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data     0.000147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.001456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     0.095295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     0.028447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.165826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.154665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.193665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.171454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.146365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.161243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999960                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.994385                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1139896038                       # Number of tag accesses
system.l2.tags.data_accesses               1139896038                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker     15131389                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        18774                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data      1979859                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker     14101691                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        37053                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data      1841334                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker     17650267                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        20602                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data      2299795                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker     15623462                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        18055                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data      2036848                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker     13322725                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           28                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        16923                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data      1729836                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker     14693303                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           44                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        17234                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data      1911583                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          403                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          110                       # number of ReadReq hits
system.l2.ReadReq_hits::total               102451323                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            62374                       # number of Writeback hits
system.l2.Writeback_hits::total                 62374                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          526                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         1180                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          437                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          495                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          417                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data          475                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3536                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data          215                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                239                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          264                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1299                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker     15131389                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         18774                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data       1980071                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker     14101691                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         37053                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data       1841541                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker     17650267                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         20602                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data       2300059                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker     15623462                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         18055                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data       2037087                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker     13322725                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           28                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         16923                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data       1730029                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker     14693303                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           44                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         17234                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data       1911755                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           403                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           122                       # number of demand (read+write) hits
system.l2.demand_hits::total                102452622                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker     15131389                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        18774                       # number of overall hits
system.l2.overall_hits::system.cpu0.data      1980071                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker     14101691                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        37053                       # number of overall hits
system.l2.overall_hits::system.cpu1.data      1841541                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker     17650267                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        20602                       # number of overall hits
system.l2.overall_hits::system.cpu2.data      2300059                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker     15623462                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        18055                       # number of overall hits
system.l2.overall_hits::system.cpu3.data      2037087                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker     13322725                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           28                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        16923                       # number of overall hits
system.l2.overall_hits::system.cpu4.data      1730029                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker     14693303                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           44                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        17234                       # number of overall hits
system.l2.overall_hits::system.cpu5.data      1911755                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          403                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          122                       # number of overall hits
system.l2.overall_hits::total               102452622                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker         3016                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst        29430                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data      5891703                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker         2856                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst        27404                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data      5500856                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker         3580                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst        29168                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data      6881262                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker         3312                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst        30131                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data      6089666                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker         2771                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst        29320                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data      5201401                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker         2987                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst        29753                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data      5730962                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          220                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           68                       # number of ReadReq misses
system.l2.ReadReq_misses::total              35489874                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data         3314                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        16424                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data         3056                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data         2835                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data         2436                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data         2661                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              30788                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          367                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data          866                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          414                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data          368                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data          317                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data          345                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2681                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         2160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         2204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         2890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         2139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         1923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         2037                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13362                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker         3016                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst        29430                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data      5893863                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker         2856                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst        27404                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data      5503060                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker         3580                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst        29168                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data      6884152                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker         3312                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst        30131                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data      6091805                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker         2771                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst        29320                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data      5203324                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker         2987                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst        29753                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data      5732999                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          220                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::total               35503236                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker         3016                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst        29430                       # number of overall misses
system.l2.overall_misses::system.cpu0.data      5893863                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker         2856                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst        27404                       # number of overall misses
system.l2.overall_misses::system.cpu1.data      5503060                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker         3580                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst        29168                       # number of overall misses
system.l2.overall_misses::system.cpu2.data      6884152                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker         3312                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst        30131                       # number of overall misses
system.l2.overall_misses::system.cpu3.data      6091805                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker         2771                       # number of overall misses
system.l2.overall_misses::system.cpu4.itb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst        29320                       # number of overall misses
system.l2.overall_misses::system.cpu4.data      5203324                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker         2987                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst        29753                       # number of overall misses
system.l2.overall_misses::system.cpu5.data      5732999                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          220                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           77                       # number of overall misses
system.l2.overall_misses::total              35503236                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker    387592498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst   3670401500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data 761746870401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker    363181500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst   3558192500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data 711231371931                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker    459712499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst   3649931500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data 889725236393                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker    426158000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst   3835911000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data 787443490413                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker    354666500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.itb.walker       373500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst   3720380000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data 672507835401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker    383529500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       373000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst   3791295500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data 741031122904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       349500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     28390500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      8668500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    4588325034940                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     31842500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     21413500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     31676500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     28890000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data     25964000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     27620500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    167538000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       461000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1071500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       471000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       392500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       195500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       196000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2918000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    202829496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    209504000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    282235000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    191979500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    174309500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    196673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       960000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1258490996                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker    387592498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst   3670401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data 761949699897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker    363181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst   3558192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data 711440875931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker    459712499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst   3649931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data 890007471393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker    426158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst   3835911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data 787635469913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker    354666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.itb.walker       373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst   3720380000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data 672682144901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker    383529500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst   3791295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data 741227796404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     28390500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      9628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4589583525936                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker    387592498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst   3670401500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data 761949699897                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker    363181500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst   3558192500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data 711440875931                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker    459712499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst   3649931500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data 890007471393                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker    426158000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst   3835911000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data 787635469913                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker    354666500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.itb.walker       373500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst   3720380000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data 672682144901                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker    383529500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       373000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst   3791295500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data 741227796404                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       349500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     28390500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      9628500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4589583525936                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker     15134405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        48204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data      7871562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker     14104547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        64457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data      7342190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker     17653847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        49770                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data      9181057                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker     15626774                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        48186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data      8126514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker     13325496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        46243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data      6931237                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker     14696290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        46987                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data      7642545                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           137941197                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        62374                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             62374                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data         3840                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        17604                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         3493                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data         3330                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data         2853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data         3136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            34324                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          370                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1081                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          420                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          372                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data          323                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data          348                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2920                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         2372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         2411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         3154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         2378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         2116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         2209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14661                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker     15134405                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        48204                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data      7873934                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker     14104547                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        64457                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data      7344601                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker     17653847                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        49770                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data      9184211                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker     15626774                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        48186                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data      8128892                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker     13325496                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        46243                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data      6933353                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker     14696290                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        46987                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data      7644754                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          623                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            137955858                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker     15134405                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        48204                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data      7873934                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker     14104547                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        64457                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data      7344601                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker     17653847                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        49770                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data      9184211                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker     15626774                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        48186                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data      8128892                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker     13325496                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        46243                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data      6933353                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker     14696290                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        46987                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data      7644754                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          623                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           137955858                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.610530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.748480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.425152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.749212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.586056                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.749507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.625306                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.749358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.itb.walker     0.096774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.634042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.750429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.063830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.633218                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.749876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.285714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.353130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.382022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.257283                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.863021                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.932970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.874893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.851351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.853838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.848533                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.911765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.896982                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.991892                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.801110                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.985714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.989247                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.981424                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.991379                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.918151                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.910624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.914144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.916297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.899495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.908790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.922137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.428571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911398                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000199                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.610530                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.748528                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000202                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.425152                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.749266                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000203                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.586056                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.749564                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000212                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.625306                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.749402                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000208                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.itb.walker     0.096774                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.634042                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.750477                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000203                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.063830                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.633218                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.749926                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.353130                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.386935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257352                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000199                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.610530                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.748528                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000202                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.425152                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.749266                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000203                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.586056                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.749564                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000212                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.625306                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.749402                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000208                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.itb.walker     0.096774                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.634042                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.750477                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000203                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.063830                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.633218                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.749926                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.353130                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.386935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257352                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 128512.101459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124716.326877                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129291.457903                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 127164.390756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 129842.085097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129294.671944                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 128411.312570                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 125134.788124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129296.811601                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 128670.893720                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 127307.789320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129308.157527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 127992.241068                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 126888.813097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129293.595207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 128399.564781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker 124333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 127425.654556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129303.094821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       174750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129047.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 127477.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129285.469848                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  9608.479179                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  1303.793229                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 10365.346859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 10190.476190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 10658.456486                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 10379.744457                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  2112.903226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5441.665584                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  1256.130790                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1237.297921                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1137.681159                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   354.619565                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data  1238.170347                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   566.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        49000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1088.399851                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 93902.544444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 95056.261343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 97659.169550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 89751.986910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 90644.565783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 96550.564556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 106666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94184.328394                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 128512.101459                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124716.326877                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129278.488471                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 127164.390756                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 129842.085097                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129280.959308                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 128411.312570                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 125134.788124                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 129283.529968                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 128670.893720                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 127307.789320                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 129294.268269                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 127992.241068                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 126888.813097                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 129279.311629                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 128399.564781                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker 124333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 127425.654556                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129291.457473                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       174750                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129047.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 125045.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129272.259180                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 128512.101459                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124716.326877                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129278.488471                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 127164.390756                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 129842.085097                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129280.959308                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 128411.312570                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 125134.788124                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 129283.529968                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 128670.893720                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 127307.789320                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 129294.268269                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 127992.241068                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 126888.813097                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 129279.311629                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 128399.564781                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker 124333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 127425.654556                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129291.457473                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       174750                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129047.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 125045.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129272.259180                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                48832                       # number of writebacks
system.l2.writebacks::total                     48832                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker          542                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst        14991                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         2806                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker          473                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst         2558                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          897                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker          573                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst        15103                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         3316                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker          480                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst        11845                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         2659                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker          480                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst        13437                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data         2471                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker          527                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst        12396                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data         2863                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              88421                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu2.data           48                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu3.data           49                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu4.data           45                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu5.data           54                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             197                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker          542                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst        14991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         2806                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker          473                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst         2558                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          897                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker          573                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst        15103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         3316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker          480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst        11845                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         2659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker          480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst        13437                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data         2471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker          527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst        12396                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data         2863                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               88421                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker          542                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst        14991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         2806                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker          473                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst         2558                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          897                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker          573                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst        15103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         3316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker          480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst        11845                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         2659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker          480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst        13437                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data         2471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker          527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst        12396                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data         2863                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              88421                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker         2474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst        14439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data      5888897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker         2383                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst        24846                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data      5499959                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker         3007                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst        14065                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data      6877946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker         2832                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst        18286                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data      6087007                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker         2291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst        15883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data      5198930                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker         2460                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst        17357                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data      5728099                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         35401453                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data         3314                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        16423                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data         3008                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data         2786                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data         2391                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data         2607                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         30591                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          367                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data          866                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          414                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data          368                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data          317                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data          345                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2681                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         2160                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         2204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         2890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         2139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         1923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         2037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13362                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker         2474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst        14439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data      5891057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker         2383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst        24846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data      5502163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker         3007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst        14065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data      6880836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker         2832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst        18286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data      6089146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker         2291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst        15883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data      5200853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker         2460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst        17357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data      5730136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          35414815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker         2474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst        14439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data      5891057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker         2383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst        24846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data      5502163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker         3007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst        14065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data      6880836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker         2832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst        18286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data      6089146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker         2291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst        15883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data      5200853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker         2460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst        17357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data      5730136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         35414815                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker    295417999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst   1726538500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data 696664931401                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker    282564000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst   2989640500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data 650639427431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker    358656499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst   1683394500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data 813713748894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker    338306000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst   2198937500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data 720201583414                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker    272962000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.itb.walker       340500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst   1910632000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data 615052141901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker    293431000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       340000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst   2080297500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data 677716093406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       327500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     25549500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      7920500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 4188453182445                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    181471982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data    905760907                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    163904478                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data    151728950                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data    130419470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data    142086472                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      3469000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1678841259                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     20025500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     48055998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     22707000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     20184500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data     17376000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     18932500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    147499998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    179069496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    185260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    250445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    168450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    153156500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    174266500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1111508996                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker    295417999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst   1726538500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data 696844000897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker    282564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst   2989640500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data 650824687431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker    358656499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst   1683394500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data 813964193894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker    338306000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst   2198937500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data 720370033914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker    272962000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.itb.walker       340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst   1910632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data 615205298401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker    293431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst   2080297500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data 677890359906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       327500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     25549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      8781500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4189564691441                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker    295417999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst   1726538500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data 696844000897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker    282564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst   2989640500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data 650824687431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker    358656499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst   1683394500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data 813964193894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker    338306000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst   2198937500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data 720370033914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker    272962000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.itb.walker       340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst   1910632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data 615205298401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker    293431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst   2080297500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data 677890359906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       327500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     25549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      8781500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4189564691441                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     36968999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     35065000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data     36924000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data     35498999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data     36670000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data     37487998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       164500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    218779496                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     15373500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     15515500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     15260000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     15382000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data     15420500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data     15355000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       110500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     92417000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data     52342499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data     50580500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data     52184000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data     50880999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data     52090500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data     52842998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       275000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    311196496                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.299539                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.748123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000169                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.385466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.749090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.282600                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.749145                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.379488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.749031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.itb.walker     0.096774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.343468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.750072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.063830                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.369400                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.749502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.285714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.346709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.382022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256642                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.863021                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.932913                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.861151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.836637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.838065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.831314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.911765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.891242                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.991892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.801110                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.985714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.989247                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.981424                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.991379                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.918151                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.910624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.914144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.916297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.899495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.908790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.922137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.428571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911398                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.299539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.748172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.385466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.749144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.282600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.749203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.379488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.749075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.itb.walker     0.096774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.343468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.750121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.063830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.369400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.749551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.346709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.386935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.299539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.748172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.385466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.749144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.282600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.749203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.379488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.749075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.itb.walker     0.096774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.343468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.750121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.063830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.369400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.749551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.346709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.386935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256711                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 119409.053759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119574.658910                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118301.429181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 118574.905581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120326.833293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118298.959580                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 119273.860658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119686.775684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118307.667564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 119458.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 120252.515586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118317.850368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 119145.351375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 120294.150979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118303.601299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 119280.894309                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119853.517313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118314.312201                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       163750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 118284.722222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 116477.941176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118313.030328                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54759.197948                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55151.976314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54489.520612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54461.216798                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54545.993308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54501.907173                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55951.612903                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54880.234677                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54565.395095                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55491.914550                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54847.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54849.184783                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54813.880126                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54876.811594                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55016.784036                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 82902.544444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 84056.261343                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 86659.169550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 78751.986910                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 79644.565783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 85550.564556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 95666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83184.328394                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 119409.053759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119574.658910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118288.449916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 118574.905581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120326.833293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118285.242991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 119273.860658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119686.775684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 118294.374970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 119458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 120252.515586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 118303.951640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 119145.351375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 120294.150979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 118289.307235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 119280.894309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker 113333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119853.517313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118302.665051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       163750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 118284.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 114045.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118299.776278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 119409.053759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119574.658910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118288.449916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 118574.905581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120326.833293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118285.242991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 119273.860658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119686.775684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 118294.374970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 119458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 120252.515586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 118303.951640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 119145.351375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 120294.150979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 118289.307235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 119280.894309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker 113333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119853.517313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118302.665051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       163750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 118284.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 114045.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118299.776278                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       6136                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss             771                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples      8853197                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271      8853197    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total       8853197                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        12163                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        12163    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        12163                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples        751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     301587046.637640                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    300666397.172683                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    25030986.725353                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07          249      0.03%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          434      0.06%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          292      0.04%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08        14690      1.95%      2.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08       733860     97.65%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          395      0.05%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          197      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          152      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          312      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          293      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08          158      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08          181      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08          141      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08           79      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09           45      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09           10      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            8      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total          751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        301587078.889008      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                2266418432                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples       751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    414337.268595                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   3326935.382294                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-8.38861e+06       739680     98.43%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.43% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-3.35544e+07        11484      1.53%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.87203e+07          318      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-8.38861e+07           13      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total         751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       414336.610891      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                3113728                       # Number of bytes written
system.Lmon0.readLatencyHist::samples         8853197                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99579.346433                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98467.882191                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      17769.719395                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535         6268      0.07%      0.07% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303      7960004     89.91%     89.98% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071       275506      3.11%     93.09% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839       363915      4.11%     97.20% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607       205171      2.32%     99.52% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375        42138      0.48%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           99      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           26      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           35      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447           17      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215           13      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            4      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total           8853197                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples             8853197                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           848842.798822                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          127520.945127                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000              10      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000              11      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000              16      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000              40      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              27      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              60      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              34      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              55      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             56      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows           8852814    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value           9768000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total               8853197                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             12163                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         617666384.033544                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        1330435040.332757                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           12163    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          118000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value      9501872000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               12163                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples               8865360                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             847678.212729                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            125388.989805                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                10      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                11      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                16      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                18      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                40      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                27      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                60      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                35      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                57      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               56      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows             8864974    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value             9768000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                 8865360                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples       751496                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.117555                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.322089                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0           663156     88.24%     88.24% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1            88338     11.75%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                2      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total       751496                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples       751496                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0          751496    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total       751496                       # Outstanding write transactions
system.Lmon0.readTransHist::samples            751496                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            11.780744                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           11.744746                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.978078                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                   423      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                   554      0.07%      0.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11               226247     30.11%     30.24% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15              522698     69.55%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                 277      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                 375      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                 387      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                 244      0.03%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                 183      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                  89      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                  18      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total              751496                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples           751496                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.016185                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.129958                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                 739680     98.43%     98.43% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                  11484      1.53%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    318      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     13      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total             751496                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples      8853191                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271      8853191    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total       8853191                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        12239                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        12239    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        12239                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples        751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     301586842.245335                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    300667487.493812                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    25028920.096787                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07          239      0.03%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          452      0.06%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          294      0.04%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08        14734      1.96%      2.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08       733792     97.64%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          411      0.05%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          208      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          145      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          284      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          315      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08          168      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08          179      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08          127      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08           79      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09           50      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09           12      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            7      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total          751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        301586874.497027      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                2266416896                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples       751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    416926.237798                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   3335774.598093                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-8.38861e+06       739604     98.42%     98.42% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.42% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.42% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-3.35544e+07        11555      1.54%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.87203e+07          329      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-8.38861e+07            7      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+08-1.34218e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total         751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       416925.575984      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                3133184                       # Number of bytes written
system.Lmon1.readLatencyHist::samples         8853191                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99579.521068                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98467.545299                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      17777.538678                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535         6217      0.07%      0.07% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303      7960557     89.92%     89.99% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071       275860      3.12%     93.10% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839       362889      4.10%     97.20% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607       205133      2.32%     99.52% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375        42333      0.48%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143          104      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           25      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           39      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447           15      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215           16      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total           8853191                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples             8853191                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           848843.312993                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          127661.072906                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              11      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              22      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              25      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000              37      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000              45      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              38      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              44      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              52      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             48      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows           8852799    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value           9923000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total               8853191                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             12239                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         614299967.726121                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        1347620425.870478                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           12239    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          419000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      9734077000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               12239                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples               8865430                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             847671.458576                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            125493.565025                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                11      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                22      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                25      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                37      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                45      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                38      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                44      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                53      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               48      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows             8865037    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             9923000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                 8865430                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples       751496                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.118013                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.322627                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0           662811     88.20%     88.20% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1            88684     11.80%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                1      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total       751496                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples       751496                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0          751496    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total       751496                       # Outstanding write transactions
system.Lmon1.readTransHist::samples            751496                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            11.780736                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           11.744822                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.977417                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                   426      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                   546      0.07%      0.13% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11               226294     30.11%     30.24% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15              522660     69.55%     99.79% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                 273      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                 351      0.05%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                 406      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                 265      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                 169      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                  89      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                  16      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total              751496                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples           751496                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.016286                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.130304                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                 739604     98.42%     98.42% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                  11555      1.54%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    329      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                      7      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total             751496                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples      8853139                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271      8853139    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total       8853139                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        12367                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.979381                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.885239                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.293021                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        12366     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        12367                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples        751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     301585138.976122                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    300667042.594444                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    24999357.257776                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07          242      0.03%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          446      0.06%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          280      0.04%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08        14729      1.96%      2.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08       733782     97.64%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          439      0.06%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          219      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          135      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          306      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          302      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08          155      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08          182      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08          133      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08           80      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09           47      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09           12      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            6      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total          751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        301585103.099858      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                2266403584                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples       751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    421252.541597                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   3358291.712005                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-4.1943e+06       739503     98.40%     98.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     98.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     98.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     98.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     98.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     98.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-2.93601e+07        11632      1.55%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.4526e+07          349      0.05%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-7.96918e+07           12      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total         751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       421252.005983      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                3165697                       # Number of bytes written
system.Lmon2.readLatencyHist::samples         8853139                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99570.667839                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98462.170103                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      17745.037483                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535         6132      0.07%      0.07% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303      7961345     89.93%     90.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071       275816      3.12%     93.11% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839       362426      4.09%     97.21% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607       205445      2.32%     99.53% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375        41778      0.47%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143          117      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           18      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           34      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447           13      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215           10      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            4      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total           8853139                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples             8853139                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           848848.293131                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          127665.076863                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   13      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000               12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000              14      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              13      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              19      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000              32      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000              32      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              43      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              39      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              47      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             53      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows           8852766    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value           9610000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total               8853139                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             12367                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         607663291.744158                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        1332233650.835990                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           12367    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          534000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      9497895000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               12367                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples               8865506                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             847664.186229                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            125503.235181                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     13      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                 12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                14      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                13      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                19      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                32      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                32      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                43      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                39      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                47      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               54      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows             8865132    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value             9610000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                 8865506                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples       751496                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.116908                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.321311                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0           663640     88.31%     88.31% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1            87856     11.69%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total       751496                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples       751496                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0          751496    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total       751496                       # Outstanding write transactions
system.Lmon2.readTransHist::samples            751496                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            11.780669                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           11.744791                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.977078                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                   418      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                   550      0.07%      0.13% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11               226073     30.08%     30.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15              522875     69.58%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                 286      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                 375      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 370      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                 270      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                 173      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                  90      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                  15      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total              751496                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples           751496                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.016455                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.131183                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                 739503     98.40%     98.40% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                  11632      1.55%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    349      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     12      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total             751496                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples      8853497                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271      8853497    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total       8853497                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        12064                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        12064    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        12064                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples        751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     301597266.252914                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    300675607.967118                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    25044456.247897                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07          254      0.03%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          435      0.06%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          291      0.04%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08        14608      1.94%      2.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08       733923     97.66%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          408      0.05%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          213      0.03%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          140      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          299      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          303      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08          156      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08          192      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08          135      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08           78      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09           35      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09           19      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            6      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total          751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        301597298.488059      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                2266495232                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples       751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    410964.795554                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   3304604.874432                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-8.38861e+06       739742     98.44%     98.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     98.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     98.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-3.35544e+07        11459      1.52%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.87203e+07          281      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-8.38861e+07           13      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total         751496                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       410964.143204      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                3088384                       # Number of bytes written
system.Lmon3.readLatencyHist::samples         8853497                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99580.249273                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98468.487569                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      17774.143167                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535         6210      0.07%      0.07% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303      7960382     89.91%     89.98% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071       276100      3.12%     93.10% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839       363485      4.11%     97.21% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607       204872      2.31%     99.52% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375        42250      0.48%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143          103      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           21      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           45      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447           12      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215           12      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            5      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total           8853497                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples             8853497                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           848814.040599                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          127589.356364                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000               13      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               8      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000              13      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              12      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000              41      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000              33      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              48      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              44      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              51      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             84      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows           8853078    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value           9682000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total               8853497                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             12064                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         622760125.994695                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        1345108159.517007                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           12064    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          534000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      9699808000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               12064                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples               8865561                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             847658.998906                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            125466.430326                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                 13      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 8      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                13      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                12      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                15      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                41      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                33      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                48      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                44      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                52      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               84      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows             8865141    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value             9682000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                 8865561                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples       751496                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.117462                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.321974                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0           663225     88.25%     88.25% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1            88270     11.75%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                1      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total       751496                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples       751496                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0          751496    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total       751496                       # Outstanding write transactions
system.Lmon3.readTransHist::samples            751496                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            11.781143                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           11.745089                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.978832                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                   416      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                   563      0.07%      0.13% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11               225885     30.06%     30.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15              523050     69.60%     99.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                 297      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                 356      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 389      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                 259      0.03%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                 181      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                  76      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                  22      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total              751496                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples           751496                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.016053                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.129086                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                 739742     98.44%     98.44% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                  11459      1.52%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    281      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     13      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total             751496                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples     35413358                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     255.999999                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271     35413358    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total       35413358                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        48833                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994778                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.970932                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.153941                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        48832    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         48833                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples         751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1206356294.112011                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1203423940.294359                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     90787125.109975                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08          270      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          360      0.05%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          419      0.06%      0.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         6266      0.83%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09       742169     98.76%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09          452      0.06%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          184      0.02%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          175      0.02%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          249      0.03%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          306      0.04%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09          211      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09          175      0.02%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09          111      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09           95      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09           36      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09           11      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            7      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total           751496                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1206356354.973951      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                 9065734144                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples        751496                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     1663480.843544                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    6997450.723885                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07       707274     94.12%     94.12% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07        40079      5.33%     99.45% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.45% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07         3778      0.50%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07          302      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08           42      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08           10      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08            5      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            5      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total          751496                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        1663478.336061      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                12500993                       # Number of bytes written
system.Hmon.readLatencyHist::samples         35413024                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108302.993738                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107255.000751                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       17817.403937                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535        24519      0.07%      0.07% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303         4871      0.01%      0.08% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071     32733960     92.43%     92.52% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839      1520895      4.29%     96.81% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607       958891      2.71%     99.52% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          799      0.00%     99.52% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143       168603      0.48%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911          188      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679          159      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           33      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           84      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751           13      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total           35413024                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples             35413358                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            212207.268752                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           58394.794400                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 13234      0.04%      0.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              5801      0.02%      0.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             7024      0.02%      0.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             5998      0.02%      0.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             5441      0.02%      0.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             5491      0.02%      0.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             5373      0.02%      0.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             4939      0.01%      0.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             4986      0.01%      0.16% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             4578      0.01%      0.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             4720      0.01%      0.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             4680      0.01%      0.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             4113      0.01%      0.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             4394      0.01%      0.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             4552      0.01%      0.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4494      0.01%      0.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             5474      0.02%      0.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             3441      0.01%      0.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             3743      0.01%      0.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            3302      0.01%      0.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows           35307580     99.70%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            5670000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total               35413358                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              48833                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          153891260.612700                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         476749049.724221                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            48833    100.00%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value           118000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       7003419000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                48833                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples               35462191                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              211915.048608                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             58620.911132                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   13241      0.04%      0.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                5805      0.02%      0.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               7030      0.02%      0.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               6043      0.02%      0.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               5447      0.02%      0.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               5500      0.02%      0.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               5375      0.02%      0.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               4946      0.01%      0.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               4995      0.01%      0.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               4587      0.01%      0.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               6202      0.02%      0.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               4720      0.01%      0.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               4126      0.01%      0.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               4403      0.01%      0.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              39457      0.11%      0.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               4497      0.01%      0.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               5479      0.02%      0.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               3511      0.01%      0.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               3746      0.01%      0.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              3331      0.01%      0.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows             35319750     99.60%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              5670000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                 35462191                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples       751496                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.511109                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.501938                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0            368020     48.97%     48.97% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1            382989     50.96%     99.94% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               376      0.05%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                90      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                20      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 1      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total        751496                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples       751496                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0           751496    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total       751496                       # Outstanding write transactions
system.Hmon.readTransHist::samples             751496                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             47.123737                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            47.008951                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             3.553274                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                   467      0.06%      0.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                  575      0.08%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47               423806     56.39%     56.53% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63               325102     43.26%     99.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                  269      0.04%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                  356      0.05%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                 394      0.05%     99.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                287      0.04%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                153      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                 72      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                 14      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total               751496                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples            751496                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.064980                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.273338                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0                  707274     94.12%     94.12% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::1                   40079      5.33%     99.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2                    3778      0.50%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::3                     302      0.04%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4                      42      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::5                      10      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6                       5      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::7                       5      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8                       1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::9                       0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::11                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::13                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total              751496                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                  1339030442                       # DTB read hits
system.cpu0.dtb.read_misses                   7567298                       # DTB read misses
system.cpu0.dtb.write_hits                   16541724                       # DTB write hits
system.cpu0.dtb.write_misses                     1223                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses              1346597740                       # DTB read accesses
system.cpu0.dtb.write_accesses               16542947                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                       1355572166                       # DTB hits
system.cpu0.dtb.misses                        7568521                       # DTB misses
system.cpu0.dtb.accesses                   1363140687                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  5030262763                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              5030262763                       # ITB inst accesses
system.cpu0.itb.hits                       5030262763                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                   5030262763                       # DTB accesses
system.cpu0.numCycles                     15028572486                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 5030149940                       # Number of instructions committed
system.cpu0.committedOps                   5030884602                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           3732012317                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  1305                       # Number of float alu accesses
system.cpu0.num_func_calls                     273083                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    868639304                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  3732012317                       # number of integer instructions
system.cpu0.num_fp_insts                         1305                       # number of float instructions
system.cpu0.num_int_register_reads         4467210950                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        2416627936                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                1296                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                720                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads         19109913143                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes         3681991231                       # number of times the CC registers were written
system.cpu0.num_mem_refs                   1355613521                       # number of memory refs
system.cpu0.num_load_insts                 1339055518                       # Number of load instructions
system.cpu0.num_store_insts                  16558003                       # Number of store instructions
system.cpu0.num_idle_cycles              24614137.461777                       # Number of idle cycles
system.cpu0.num_busy_cycles              15003958348.538223                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.998362                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.001638                       # Percentage of idle cycles
system.cpu0.Branches                       1084055458                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               3675303298     73.05%     73.05% # Class of executed instruction
system.cpu0.op_class::IntMult                   19128      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                74      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.05% # Class of executed instruction
system.cpu0.op_class::MemRead              1339055518     26.62%     99.67% # Class of executed instruction
system.cpu0.op_class::MemWrite               16558003      0.33%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                5030936021                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            48204                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         4974929808                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            48204                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         103205.746577                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10060573730                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10060573730                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst   5030214559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     5030214559                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst   5030214559                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      5030214559                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst   5030214559                       # number of overall hits
system.cpu0.icache.overall_hits::total     5030214559                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        48204                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        48204                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        48204                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         48204                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        48204                       # number of overall misses
system.cpu0.icache.overall_misses::total        48204                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   4064170331                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4064170331                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   4064170331                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4064170331                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   4064170331                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4064170331                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst   5030262763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   5030262763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst   5030262763                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   5030262763                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst   5030262763                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   5030262763                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 84311.889698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84311.889698                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 84311.889698                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84311.889698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 84311.889698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84311.889698                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        48204                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        48204                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        48204                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        48204                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        48204                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        48204                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   3952449669                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3952449669                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   3952449669                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3952449669                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   3952449669                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3952449669                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 81994.225977                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 81994.225977                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 81994.225977                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 81994.225977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 81994.225977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 81994.225977                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              6845                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements          7875950                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          253.980191                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1538523268                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7875950                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           195.344469                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   253.980191                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.992110                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992110                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2719040194                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2719040194                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data   1331119626                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1331119626                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     16522670                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      16522670                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         3275                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         3275                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         8396                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8396                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         6397                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6397                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data   1347642296                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1347642296                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data   1347645571                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1347645571                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      7894485                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7894485                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        11083                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11083                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          848                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          848                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         2109                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2109                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          804                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          804                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      7905568                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7905568                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      7906416                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7906416                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 805910492118                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 805910492118                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    514377397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    514377397                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    193831167                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    193831167                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data     29369000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29369000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      6643000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      6643000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 806424869515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 806424869515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 806424869515                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 806424869515                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data   1339014111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1339014111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     16533753                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16533753                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         4123                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4123                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        10505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         7201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data   1355547864                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1355547864                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data   1355551987                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1355551987                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.005896                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005896                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000670                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000670                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.205675                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.205675                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.200762                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.200762                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.111651                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.111651                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.005832                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005832                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.005833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 102085.252188                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102085.252188                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 46411.386538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46411.386538                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 91906.669986                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 91906.669986                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 36528.606965                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 36528.606965                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 102007.201698                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102007.201698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 101996.260950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101996.260950                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9763                       # number of writebacks
system.cpu0.dcache.writebacks::total             9763                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          831                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          831                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      7894485                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7894485                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        11083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11083                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          848                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          848                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         1278                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1278                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          804                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          804                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      7905568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7905568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      7906416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7906416                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 790110175598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 790110175598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    492167485                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    492167485                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data    126143000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    126143000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     64528333                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     64528333                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data     28257000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     28257000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      6147000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      6147000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 790602343083                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 790602343083                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 790728486083                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 790728486083                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data     58333407                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     58333407                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     62482040                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     62482040                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    120815447                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    120815447                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.005896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.205675                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.205675                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.121656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.121656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.111651                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.111651                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.005832                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005832                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.005833                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005833                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 100083.814916                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100083.814916                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 44407.424434                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44407.424434                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 148753.537736                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 148753.537736                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 50491.653365                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50491.653365                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 35145.522388                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 35145.522388                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 100005.760887                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100005.760887                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 100010.989313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100010.989313                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              8456                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                  1355450432                       # DTB read hits
system.cpu1.dtb.read_misses                   7052343                       # DTB read misses
system.cpu1.dtb.write_hits                   15545181                       # DTB write hits
system.cpu1.dtb.write_misses                     1091                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    16                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses              1362502775                       # DTB read accesses
system.cpu1.dtb.write_accesses               15546272                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                       1370995613                       # DTB hits
system.cpu1.dtb.misses                        7053434                       # DTB misses
system.cpu1.dtb.accesses                   1378049047                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  5100192734                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              5100192734                       # ITB inst accesses
system.cpu1.itb.hits                       5100192734                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                   5100192734                       # DTB accesses
system.cpu1.numCycles                     15029933514                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 5100089113                       # Number of instructions committed
system.cpu1.committedOps                   5100897493                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           3782977627                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  1352                       # Number of float alu accesses
system.cpu1.num_func_calls                     279419                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts    881170890                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  3782977627                       # number of integer instructions
system.cpu1.num_fp_insts                         1352                       # number of float instructions
system.cpu1.num_int_register_reads         4522392364                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        2449559630                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                1342                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                638                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads         19369241989                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes         3735964147                       # number of times the CC registers were written
system.cpu1.num_mem_refs                   1371042398                       # number of memory refs
system.cpu1.num_load_insts                 1355480199                       # Number of load instructions
system.cpu1.num_store_insts                  15562199                       # Number of store instructions
system.cpu1.num_idle_cycles              65711.024776                       # Number of idle cycles
system.cpu1.num_busy_cycles              15029867802.975224                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999996                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000004                       # Percentage of idle cycles
system.cpu1.Branches                       1099843893                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu               3729894962     73.12%     73.12% # Class of executed instruction
system.cpu1.op_class::IntMult                   19215      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               116      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.12% # Class of executed instruction
system.cpu1.op_class::MemRead              1355480199     26.57%     99.69% # Class of executed instruction
system.cpu1.op_class::MemWrite               15562199      0.31%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                5100956691                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      66                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            64457                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         5100225247                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64457                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         79126.010317                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10200449925                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10200449925                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst   5100128277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     5100128277                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst   5100128277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      5100128277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst   5100128277                       # number of overall hits
system.cpu1.icache.overall_hits::total     5100128277                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        64457                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        64457                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        64457                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         64457                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        64457                       # number of overall misses
system.cpu1.icache.overall_misses::total        64457                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   4192652099                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4192652099                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   4192652099                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4192652099                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   4192652099                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4192652099                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst   5100192734                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   5100192734                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst   5100192734                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   5100192734                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst   5100192734                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   5100192734                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 65045.721939                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65045.721939                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 65045.721939                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65045.721939                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 65045.721939                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65045.721939                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        64457                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64457                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        64457                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64457                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        64457                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64457                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   4060533901                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   4060533901                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   4060533901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   4060533901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   4060533901                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   4060533901                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 62996.011310                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62996.011310                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 62996.011310                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62996.011310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 62996.011310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62996.011310                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              2749                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements          7346500                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          254.320685                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2245241067                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7346500                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           305.620509                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   254.320685                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.993440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2749351204                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2749351204                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data   1348069267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1348069267                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     15511065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15511065                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         8595                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         8595                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         8813                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8813                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         6983                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6983                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data   1363580332                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1363580332                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data   1363588927                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1363588927                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      7357610                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7357610                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        24839                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        24839                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data         1606                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1606                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         2893                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2893                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         1532                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1532                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      7382449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7382449                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      7384055                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7384055                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 752069568451                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 752069568451                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1452000380                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1452000380                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    208020181                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    208020181                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data     67719998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     67719998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      6554500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6554500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 753521568831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 753521568831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 753521568831                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 753521568831                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data   1355426877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1355426877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     15535904                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15535904                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data        10201                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        10201                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        11706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        11706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         8515                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8515                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data   1370962781                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1370962781                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data   1370972982                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1370972982                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.005428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005428                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.001599                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001599                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.157436                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.157436                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.247138                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.247138                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.179918                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.179918                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.005385                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005385                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.005386                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005386                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 102216.557884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102216.557884                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 58456.474898                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58456.474898                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 71904.659869                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 71904.659869                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 44203.654047                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 44203.654047                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 102069.322637                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102069.322637                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 102047.123001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102047.123001                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12587                       # number of writebacks
system.cpu1.dcache.writebacks::total            12587                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data         1601                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1601                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      7357610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7357610                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        24839                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        24839                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data         1606                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1606                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         1292                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1292                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         1531                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1531                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      7382449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7382449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      7384055                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7384055                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 737347471209                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 737347471209                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1402285472                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1402285472                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data    152743008                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    152743008                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     52129811                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     52129811                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data     65136002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     65136002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      6074500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      6074500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 738749756681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 738749756681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 738902499689                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 738902499689                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data     55298425                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     55298425                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     24647000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     24647000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data     79945425                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     79945425                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.005428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.001599                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001599                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.157436                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.157436                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.110371                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.110371                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.179800                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.179800                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.005385                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.005386                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005386                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 100215.623172                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100215.623172                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 56454.989009                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56454.989009                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 95107.726027                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 95107.726027                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 40348.150929                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40348.150929                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 42544.743305                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 42544.743305                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 100068.386071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100068.386071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 100067.307149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100067.307149                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              6058                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                  1306085846                       # DTB read hits
system.cpu2.dtb.read_misses                   8826953                       # DTB read misses
system.cpu2.dtb.write_hits                   19214303                       # DTB write hits
system.cpu2.dtb.write_misses                     1375                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses              1314912799                       # DTB read accesses
system.cpu2.dtb.write_accesses               19215678                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                       1325300149                       # DTB hits
system.cpu2.dtb.misses                        8828328                       # DTB misses
system.cpu2.dtb.accesses                   1334128477                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                  4886872643                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses              4886872643                       # ITB inst accesses
system.cpu2.itb.hits                       4886872643                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                   4886872643                       # DTB accesses
system.cpu2.numCycles                     15029927556                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                 4886751415                       # Number of instructions committed
system.cpu2.committedOps                   4887518791                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses           3628203891                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  1329                       # Number of float alu accesses
system.cpu2.num_func_calls                     289492                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts    842703563                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                  3628203891                       # number of integer instructions
system.cpu2.num_fp_insts                         1329                       # number of float instructions
system.cpu2.num_int_register_reads         4357556053                       # number of times the integer registers were read
system.cpu2.num_int_register_writes        2349706897                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                1322                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                810                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads         18580978198                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes         3570138058                       # number of times the CC registers were written
system.cpu2.num_mem_refs                   1325340287                       # number of memory refs
system.cpu2.num_load_insts                 1306110555                       # Number of load instructions
system.cpu2.num_store_insts                  19229732                       # Number of store instructions
system.cpu2.num_idle_cycles              66765.011584                       # Number of idle cycles
system.cpu2.num_busy_cycles              15029860790.988415                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999996                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000004                       # Percentage of idle cycles
system.cpu2.Branches                       1051326322                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu               3562209514     72.88%     72.88% # Class of executed instruction
system.cpu2.op_class::IntMult                   19182      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                76      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     72.88% # Class of executed instruction
system.cpu2.op_class::MemRead              1306110555     26.72%     99.61% # Class of executed instruction
system.cpu2.op_class::MemWrite               19229732      0.39%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                4887569060                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      80                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            49770                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         4862743027                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            49770                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         97704.300321                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       9773795056                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      9773795056                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst   4886822873                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     4886822873                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst   4886822873                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      4886822873                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst   4886822873                       # number of overall hits
system.cpu2.icache.overall_hits::total     4886822873                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        49770                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        49770                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        49770                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         49770                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        49770                       # number of overall misses
system.cpu2.icache.overall_misses::total        49770                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   4063057068                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4063057068                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   4063057068                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4063057068                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   4063057068                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4063057068                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst   4886872643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   4886872643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst   4886872643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   4886872643                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst   4886872643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   4886872643                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 81636.670042                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 81636.670042                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 81636.670042                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 81636.670042                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 81636.670042                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 81636.670042                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        49770                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        49770                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        49770                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        49770                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        49770                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        49770                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst   3948152932                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3948152932                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst   3948152932                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3948152932                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst   3948152932                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3948152932                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 79327.967290                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79327.967290                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 79327.967290                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79327.967290                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 79327.967290                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79327.967290                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              6818                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements          9186514                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          252.990616                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          633148696                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9186514                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.921540                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   252.990616                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.988245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2659807348                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2659807348                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data   1296864824                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1296864824                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     19194739                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      19194739                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         3387                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         3387                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         8714                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8714                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         6808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data   1316059563                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1316059563                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data   1316062950                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1316062950                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      9204192                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9204192                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        11135                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        11135                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          880                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          880                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         2124                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2124                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          852                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          852                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      9215327                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9215327                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      9216207                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9216207                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 941030138819                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 941030138819                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    588411318                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    588411318                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    169802736                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    169802736                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data     33184999                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     33184999                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      6346000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      6346000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 941618550137                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 941618550137                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 941618550137                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 941618550137                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data   1306069016                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1306069016                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     19205874                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     19205874                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         4267                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         4267                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        10838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         7660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data   1325274890                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1325274890                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data   1325279157                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1325279157                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.007047                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007047                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000580                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000580                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.206234                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.206234                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.195977                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.195977                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.111227                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.111227                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.006954                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006954                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.006954                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006954                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 102239.299095                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102239.299095                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 52843.405299                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52843.405299                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 79944.790960                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 79944.790960                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 38949.529343                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 38949.529343                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 102179.613392                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102179.613392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 102169.856877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102169.856877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11636                       # number of writebacks
system.cpu2.dcache.writebacks::total            11636                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          863                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          863                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      9204192                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9204192                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        11135                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        11135                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          880                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          880                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         1261                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1261                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          852                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          852                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      9215327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9215327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      9216207                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9216207                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 922610272903                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 922610272903                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    566051564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    566051564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data    117641002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    117641002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     49451762                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     49451762                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data     31956001                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     31956001                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      5870000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5870000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 923176324467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 923176324467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 923293965469                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 923293965469                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data     58595929                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     58595929                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     60567540                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     60567540                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data    119163469                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    119163469                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.007047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000580                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.206234                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.206234                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.116350                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.116350                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.111227                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.111227                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.006954                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006954                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.006954                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006954                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 100238.051629                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100238.051629                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 50835.344769                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50835.344769                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 133682.956818                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 133682.956818                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 39216.306106                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39216.306106                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 37507.043427                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37507.043427                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 100178.357693                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100178.357693                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 100181.556845                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100181.556845                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              8298                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                  1332500059                       # DTB read hits
system.cpu3.dtb.read_misses                   7813421                       # DTB read misses
system.cpu3.dtb.write_hits                   17063779                       # DTB write hits
system.cpu3.dtb.write_misses                     1243                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses              1340313480                       # DTB read accesses
system.cpu3.dtb.write_accesses               17065022                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                       1349563838                       # DTB hits
system.cpu3.dtb.misses                        7814664                       # DTB misses
system.cpu3.dtb.accesses                   1357378502                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                  5001892776                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses              5001892776                       # ITB inst accesses
system.cpu3.itb.hits                       5001892776                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                   5001892776                       # DTB accesses
system.cpu3.numCycles                     15028573213                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                 5001780327                       # Number of instructions committed
system.cpu3.committedOps                   5002518726                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses           3711460333                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  1316                       # Number of float alu accesses
system.cpu3.num_func_calls                     274905                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts    863511280                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                  3711460333                       # number of integer instructions
system.cpu3.num_fp_insts                         1316                       # number of float instructions
system.cpu3.num_int_register_reads         4445461182                       # number of times the integer registers were read
system.cpu3.num_int_register_writes        2403373699                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                1308                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                732                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads         19005218760                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes         3659872870                       # number of times the CC registers were written
system.cpu3.num_mem_refs                   1349603335                       # number of memory refs
system.cpu3.num_load_insts                 1332524443                       # Number of load instructions
system.cpu3.num_store_insts                  17078892                       # Number of store instructions
system.cpu3.num_idle_cycles              19238332.759967                       # Number of idle cycles
system.cpu3.num_busy_cycles              15009334880.240032                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.998720                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.001280                       # Percentage of idle cycles
system.cpu3.Branches                       1077587055                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu               3652945763     73.02%     73.02% # Class of executed instruction
system.cpu3.op_class::IntMult                   19133      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                72      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     73.02% # Class of executed instruction
system.cpu3.op_class::MemRead              1332524443     26.64%     99.66% # Class of executed instruction
system.cpu3.op_class::MemWrite               17078892      0.34%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                5002568304                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            48186                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         4961604308                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            48186                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         102967.756361                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      10003833738                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     10003833738                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst   5001844590                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     5001844590                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst   5001844590                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      5001844590                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst   5001844590                       # number of overall hits
system.cpu3.icache.overall_hits::total     5001844590                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        48186                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        48186                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        48186                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         48186                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        48186                       # number of overall misses
system.cpu3.icache.overall_misses::total        48186                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst   4210156000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   4210156000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst   4210156000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   4210156000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst   4210156000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   4210156000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst   5001892776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   5001892776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst   5001892776                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   5001892776                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst   5001892776                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   5001892776                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 87373.012908                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 87373.012908                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 87373.012908                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 87373.012908                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 87373.012908                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 87373.012908                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        48186                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        48186                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        48186                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        48186                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        48186                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        48186                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst   4101575000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4101575000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst   4101575000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4101575000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst   4101575000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   4101575000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 85119.640559                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 85119.640559                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 85119.640559                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 85119.640559                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 85119.640559                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 85119.640559                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              5219                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements          8131155                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          252.986216                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1555388782                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8131155                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           191.287558                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   252.986216                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.988227                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988227                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       2707279517                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      2707279517                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data   1324334139                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     1324334139                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data     17045679                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17045679                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         3301                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         3301                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         8341                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8341                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         6473                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         6473                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data   1341379818                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1341379818                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data   1341383119                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1341383119                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      8149617                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8149617                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        10091                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        10091                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          835                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          835                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         2179                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2179                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          764                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          764                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      8159708                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8159708                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      8160543                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8160543                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 832952019625                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 832952019625                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    485909828                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    485909828                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    175174577                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    175174577                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data     29259000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     29259000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      6051500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      6051500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 833437929453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 833437929453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 833437929453                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 833437929453                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data   1332483756                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   1332483756                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data     17055770                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17055770                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         4136                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         4136                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        10520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        10520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         7237                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7237                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data   1349539526                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1349539526                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data   1349543662                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1349543662                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.006116                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006116                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000592                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000592                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.201886                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.201886                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.207129                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.207129                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.105569                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.105569                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.006046                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006046                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.006047                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006047                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 102207.504920                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102207.504920                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 48152.792389                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48152.792389                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 80392.187701                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 80392.187701                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 38297.120419                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 38297.120419                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 102140.656192                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 102140.656192                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 102130.204994                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 102130.204994                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10253                       # number of writebacks
system.cpu3.dcache.writebacks::total            10253                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          826                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          826                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      8149617                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8149617                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        10091                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        10091                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          835                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          835                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         1353                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1353                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          763                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          763                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      8159708                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8159708                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      8160543                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8160543                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 816642084091                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 816642084091                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    465652044                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    465652044                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data    120272002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    120272002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     51801921                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     51801921                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data     28193000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28193000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      5591500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5591500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 817107736135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 817107736135                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 817228008137                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 817228008137                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data     56010940                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     56010940                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     61609030                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     61609030                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data    117619970                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    117619970                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.006116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006116                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.201886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.201886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.128612                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.128612                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.105430                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.105430                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.006046                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006046                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.006047                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006047                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 100206.191787                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100206.191787                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 46145.282331                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 46145.282331                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 144038.325749                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 144038.325749                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 38286.711752                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38286.711752                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 36950.196592                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 36950.196592                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 100139.335395                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100139.335395                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 100143.827211                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100143.827211                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              8304                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                  1364008953                       # DTB read hits
system.cpu4.dtb.read_misses                   6662785                       # DTB read misses
system.cpu4.dtb.write_hits                   14638507                       # DTB write hits
system.cpu4.dtb.write_misses                     1058                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses              1370671738                       # DTB read accesses
system.cpu4.dtb.write_accesses               14639565                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                       1378647460                       # DTB hits
system.cpu4.dtb.misses                        6663843                       # DTB misses
system.cpu4.dtb.accesses                   1385311303                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                  5138293828                       # ITB inst hits
system.cpu4.itb.inst_misses                        16                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses              5138293844                       # ITB inst accesses
system.cpu4.itb.hits                       5138293828                       # DTB hits
system.cpu4.itb.misses                             16                       # DTB misses
system.cpu4.itb.accesses                   5138293844                       # DTB accesses
system.cpu4.numCycles                     15028573467                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                 5138194295                       # Number of instructions committed
system.cpu4.committedOps                   5138898144                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses           3810290275                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                  1138                       # Number of float alu accesses
system.cpu4.num_func_calls                     254669                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts    888146903                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                  3810290275                       # number of integer instructions
system.cpu4.num_fp_insts                         1138                       # number of float instructions
system.cpu4.num_int_register_reads         4550379752                       # number of times the integer registers were read
system.cpu4.num_int_register_writes        2467086396                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                1130                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                618                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads         19508880524                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes         3766034539                       # number of times the CC registers were written
system.cpu4.num_mem_refs                   1378685682                       # number of memory refs
system.cpu4.num_load_insts                 1364032996                       # Number of load instructions
system.cpu4.num_store_insts                  14652686                       # Number of store instructions
system.cpu4.num_idle_cycles              24613466.257832                       # Number of idle cycles
system.cpu4.num_busy_cycles              15003960000.742168                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.998362                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.001638                       # Percentage of idle cycles
system.cpu4.Branches                       1108657324                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu               3760241541     73.17%     73.17% # Class of executed instruction
system.cpu4.op_class::IntMult                   19104      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                66      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     73.17% # Class of executed instruction
system.cpu4.op_class::MemRead              1364032996     26.54%     99.71% # Class of executed instruction
system.cpu4.op_class::MemWrite               14652686      0.29%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                5138946393                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            46243                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         5138253758                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            46243                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         111114.195835                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      10276633899                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     10276633899                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst   5138247585                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     5138247585                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst   5138247585                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      5138247585                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst   5138247585                       # number of overall hits
system.cpu4.icache.overall_hits::total     5138247585                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        46243                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        46243                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        46243                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         46243                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        46243                       # number of overall misses
system.cpu4.icache.overall_misses::total        46243                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst   4087764343                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   4087764343                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst   4087764343                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   4087764343                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst   4087764343                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   4087764343                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst   5138293828                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   5138293828                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst   5138293828                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   5138293828                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst   5138293828                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   5138293828                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000009                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000009                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 88397.472980                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 88397.472980                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 88397.472980                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 88397.472980                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 88397.472980                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 88397.472980                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        46243                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        46243                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        46243                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        46243                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        46243                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        46243                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst   3981525657                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   3981525657                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst   3981525657                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   3981525657                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst   3981525657                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   3981525657                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 86100.072595                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 86100.072595                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 86100.072595                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 86100.072595                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 86100.072595                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 86100.072595                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              6153                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements          6935520                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          253.100317                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          669017137                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          6935520                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            96.462434                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   253.100317                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.988673                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.988673                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses       2764250418                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses      2764250418                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data   1357039241                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total     1357039241                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data     14621789                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      14621789                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         3244                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         3244                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         8016                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8016                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         6041                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         6041                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data   1371661030                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total      1371661030                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data   1371664274                       # number of overall hits
system.cpu4.dcache.overall_hits::total     1371664274                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      6953715                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      6953715                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data         9157                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         9157                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          838                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          838                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         2191                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         2191                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          745                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          745                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      6962872                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       6962872                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      6963710                       # number of overall misses
system.cpu4.dcache.overall_misses::total      6963710                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data 711324629181                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 711324629181                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data    435079847                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    435079847                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    167176988                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    167176988                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data     25654500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     25654500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      7191500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      7191500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data 711759709028                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 711759709028                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data 711759709028                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 711759709028                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data   1363992956                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total   1363992956                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data     14630946                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     14630946                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         4082                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         4082                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        10207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        10207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         6786                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         6786                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data   1378623902                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total   1378623902                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data   1378627984                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total   1378627984                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.005098                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.005098                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000626                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000626                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.205292                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.205292                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.214657                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.214657                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.109785                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.109785                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.005051                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005051                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.005051                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005051                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 102294.187953                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102294.187953                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 47513.361035                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 47513.361035                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 76301.683250                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 76301.683250                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 34435.570470                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 34435.570470                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 102222.144688                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102222.144688                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 102209.843464                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102209.843464                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9218                       # number of writebacks
system.cpu4.dcache.writebacks::total             9218                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          829                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          829                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      6953715                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      6953715                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data         9157                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         9157                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          838                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          838                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         1362                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1362                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          745                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          745                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      6962872                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      6962872                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      6963710                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      6963710                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data 697406245489                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 697406245489                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    416681061                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    416681061                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data    110315002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total    110315002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     53430010                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     53430010                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data     24696500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     24696500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      6659500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      6659500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data 697822926550                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 697822926550                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data 697933241552                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 697933241552                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data     58295956                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     58295956                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data     64275053                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     64275053                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data    122571009                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total    122571009                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.005098                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005098                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000626                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000626                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.205292                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.205292                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.133438                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.133438                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.109785                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.109785                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.005051                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.005051                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.005051                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.005051                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 100292.612724                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 100292.612724                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 45504.101889                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 45504.101889                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 131640.813842                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 131640.813842                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 39229.082232                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39229.082232                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 33149.664430                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 33149.664430                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 100220.559354                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 100220.559354                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 100224.340409                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 100224.340409                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              8818                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                  1343635392                       # DTB read hits
system.cpu5.dtb.read_misses                   7348180                       # DTB read misses
system.cpu5.dtb.write_hits                   16072814                       # DTB write hits
system.cpu5.dtb.write_misses                     1158                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses              1350983572                       # DTB read accesses
system.cpu5.dtb.write_accesses               16073972                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                       1359708206                       # DTB hits
system.cpu5.dtb.misses                        7349338                       # DTB misses
system.cpu5.dtb.accesses                   1367057544                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                  5050874510                       # ITB inst hits
system.cpu5.itb.inst_misses                        24                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses              5050874534                       # ITB inst accesses
system.cpu5.itb.hits                       5050874510                       # DTB hits
system.cpu5.itb.misses                             24                       # DTB misses
system.cpu5.itb.accesses                   5050874534                       # DTB accesses
system.cpu5.numCycles                     15028618141                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                 5050767765                       # Number of instructions committed
system.cpu5.committedOps                   5051491538                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses           3746850859                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  1281                       # Number of float alu accesses
system.cpu5.num_func_calls                     264736                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts    872400951                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                  3746850859                       # number of integer instructions
system.cpu5.num_fp_insts                         1281                       # number of float instructions
system.cpu5.num_int_register_reads         4482476704                       # number of times the integer registers were read
system.cpu5.num_int_register_writes        2426183605                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                1209                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                744                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads         19185534209                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes         3698254259                       # number of times the CC registers were written
system.cpu5.num_mem_refs                   1359744390                       # number of memory refs
system.cpu5.num_load_insts                 1343659624                       # Number of load instructions
system.cpu5.num_store_insts                  16084766                       # Number of store instructions
system.cpu5.num_idle_cycles              36931822.511259                       # Number of idle cycles
system.cpu5.num_busy_cycles              14991686318.488741                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.997543                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.002457                       # Percentage of idle cycles
system.cpu5.Branches                       1088810435                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu               3691774254     73.08%     73.08% # Class of executed instruction
system.cpu5.op_class::IntMult                   19119      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                97      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu5.op_class::MemRead              1343659624     26.60%     99.68% # Class of executed instruction
system.cpu5.op_class::MemWrite               16084766      0.32%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                5051537860                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            46987                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         5050831396                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            46987                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         107494.230234                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      10101796007                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     10101796007                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst   5050827523                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     5050827523                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst   5050827523                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      5050827523                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst   5050827523                       # number of overall hits
system.cpu5.icache.overall_hits::total     5050827523                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        46987                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        46987                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        46987                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         46987                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        46987                       # number of overall misses
system.cpu5.icache.overall_misses::total        46987                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst   4157962502                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   4157962502                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst   4157962502                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   4157962502                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst   4157962502                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   4157962502                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst   5050874510                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   5050874510                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst   5050874510                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   5050874510                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst   5050874510                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   5050874510                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000009                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000009                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 88491.763722                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 88491.763722                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 88491.763722                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 88491.763722                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 88491.763722                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 88491.763722                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        46987                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        46987                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        46987                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        46987                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        46987                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        46987                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst   4051235498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   4051235498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst   4051235498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   4051235498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst   4051235498                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   4051235498                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 86220.348139                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 86220.348139                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 86220.348139                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 86220.348139                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 86220.348139                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 86220.348139                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              5428                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements          7646469                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          253.625408                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          657183166                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          7646469                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            85.945966                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   253.625408                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.990724                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.990724                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses       2727083306                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses      2727083306                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data   1335953696                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total     1335953696                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data     16055348                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      16055348                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         3338                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         3338                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         8411                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8411                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         6393                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         6393                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data   1352009044                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total      1352009044                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data   1352012382                       # number of overall hits
system.cpu5.dcache.overall_hits::total     1352012382                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      7665275                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      7665275                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data         9546                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         9546                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          843                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          843                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         2084                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2084                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          759                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          759                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      7674821                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       7674821                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      7675664                       # number of overall misses
system.cpu5.dcache.overall_misses::total      7675664                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data 783827496215                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 783827496215                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data    472922809                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    472922809                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    167518972                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    167518972                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data     27420500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     27420500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      7101500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      7101500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data 784300419024                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 784300419024                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data 784300419024                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 784300419024                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data   1343618971                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total   1343618971                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data     16064894                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     16064894                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         4181                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         4181                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        10495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        10495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         7152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data   1359683865                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total   1359683865                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data   1359688046                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total   1359688046                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.005705                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.005705                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000594                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000594                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.201626                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.201626                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.198571                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.198571                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.106124                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.106124                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.005645                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005645                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.005645                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005645                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 102256.930927                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 102256.930927                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 49541.463335                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 49541.463335                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 80383.383877                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 80383.383877                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 36127.140975                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 36127.140975                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 102191.363033                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 102191.363033                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 102180.139598                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 102180.139598                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8830                       # number of writebacks
system.cpu5.dcache.writebacks::total             8830                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          842                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          842                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      7665275                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      7665275                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data         9546                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         9546                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          843                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          843                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         1242                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         1242                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          759                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          759                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      7674821                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      7674821                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      7675664                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      7675664                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data 768485384511                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 768485384511                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    453726079                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    453726079                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data    114954001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    114954001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     49367027                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     49367027                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data     26424500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     26424500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      6579500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      6579500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data 768939110590                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 768939110590                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data 769054064591                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 769054064591                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data     59530421                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     59530421                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data     63045534                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     63045534                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data    122575955                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total    122575955                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.005705                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.005705                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000594                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.201626                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.201626                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.118342                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.118342                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.106124                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.106124                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.005645                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.005645                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.005645                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.005645                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 100255.422605                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100255.422605                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 47530.492248                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 47530.492248                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 136362.990510                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 136362.990510                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 39748.008857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39748.008857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 34814.888011                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 34814.888011                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 100189.842941                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100189.842941                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 100193.815752                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100193.815752                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              8415                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         195                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        189                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     195                       # DTB read accesses
system.cpu6.dtb.write_accesses                    189                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              384                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          384                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         861                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     861                       # ITB inst accesses
system.cpu6.itb.hits                              861                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          861                       # DTB accesses
system.cpu6.numCycles                     15032473832                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        843                       # Number of instructions committed
system.cpu6.committedOps                         1113                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1026                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         96                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           75                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1026                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1722                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               744                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                4029                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                261                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          402                       # number of memory refs
system.cpu6.num_load_insts                        204                       # Number of load instructions
system.cpu6.num_store_insts                       198                       # Number of store instructions
system.cpu6.num_idle_cycles              15032471092.538946                       # Number of idle cycles
system.cpu6.num_busy_cycles               2739.461053                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu6.Branches                              174                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      735     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                     204     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                    198     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1137                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1722                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1722                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          861                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            861                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          861                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             861                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          861                       # number of overall hits
system.cpu6.icache.overall_hits::total            861                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          861                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          861                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          861                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          861                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          861                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          861                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          180.006066                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   180.006066                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.703149                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.703149                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              777                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             777                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          176                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            176                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          180                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           180                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            6                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            6                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          356                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             356                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          362                       # number of overall hits
system.cpu6.dcache.overall_hits::total            362                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            7                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            3                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           10                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           10                       # number of overall misses
system.cpu6.dcache.overall_misses::total           10                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        38000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        38000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        61500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        61500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        99500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        99500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        99500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        99500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          183                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          183                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          183                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          183                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          366                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          366                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          372                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          372                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.038251                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.038251                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.027322                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.027322                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.026882                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.026882                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  5428.571429                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  5428.571429                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        20500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        20500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         9950                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         9950                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         9950                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         9950                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           10                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           10                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        24000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        55500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        55500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        79500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        79500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        79500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        79500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.038251                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.038251                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.027322                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.027322                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.026882                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.026882                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  3428.571429                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  3428.571429                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        18500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        18500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         7950                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         7950                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         7950                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         7950                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        7454                       # DTB read hits
system.cpu7.dtb.read_misses                         4                       # DTB read misses
system.cpu7.dtb.write_hits                       5803                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    7458                       # DTB read accesses
system.cpu7.dtb.write_accesses                   5803                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            13257                       # DTB hits
system.cpu7.dtb.misses                              4                       # DTB misses
system.cpu7.dtb.accesses                        13261                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       34650                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  4                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   34650                       # ITB inst accesses
system.cpu7.itb.hits                            34650                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        34650                       # DTB accesses
system.cpu7.numCycles                     15029944276                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      34006                       # Number of instructions committed
system.cpu7.committedOps                        40482                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                36461                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2025                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4401                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       36461                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              63494                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             25415                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              147015                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              15788                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        14094                       # number of memory refs
system.cpu7.num_load_insts                       7677                       # Number of load instructions
system.cpu7.num_store_insts                      6417                       # Number of store instructions
system.cpu7.num_idle_cycles              15029702984.503290                       # Number of idle cycles
system.cpu7.num_busy_cycles              241291.496711                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000016                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999984                       # Percentage of idle cycles
system.cpu7.Branches                             6546                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    27246     65.76%     65.76% # Class of executed instruction
system.cpu7.op_class::IntMult                      85      0.21%     65.96% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.96% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.02%     65.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.99% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.99% # Class of executed instruction
system.cpu7.op_class::MemRead                    7677     18.53%     84.51% # Class of executed instruction
system.cpu7.op_class::MemWrite                   6417     15.49%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     41435                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              623                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              26797                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              623                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            43.012841                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            69923                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           69923                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        34027                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          34027                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        34027                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           34027                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        34027                       # number of overall hits
system.cpu7.icache.overall_hits::total          34027                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          623                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          623                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          623                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           623                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          623                       # number of overall misses
system.cpu7.icache.overall_misses::total          623                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     35627493                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35627493                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     35627493                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35627493                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     35627493                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35627493                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        34650                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        34650                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        34650                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        34650                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        34650                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        34650                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.017980                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.017980                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.017980                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.017980                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.017980                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.017980                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 57186.987159                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 57186.987159                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 57186.987159                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 57186.987159                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 57186.987159                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 57186.987159                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          623                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          623                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          623                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          623                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          623                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          623                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     34374507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     34374507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     34374507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     34374507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     34374507                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     34374507                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.017980                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.017980                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.017980                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.017980                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.017980                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.017980                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 55175.773676                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 55175.773676                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 55175.773676                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 55175.773676                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 55175.773676                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 55175.773676                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                54                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              210                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          204.338075                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               7825                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              210                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            37.261905                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   204.338075                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.798196                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.798196                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            26810                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           26810                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         6885                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           6885                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         5513                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          5513                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          102                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          102                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          151                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          151                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          145                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          145                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        12398                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           12398                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        12500                       # number of overall hits
system.cpu7.dcache.overall_hits::total          12500                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          275                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          117                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          117                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           14                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           19                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           23                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          392                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           392                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          406                       # number of overall misses
system.cpu7.dcache.overall_misses::total          406                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     11395998                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     11395998                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      5945499                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5945499                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       638000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       638000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       614500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       614500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     17341497                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     17341497                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     17341497                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     17341497                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         7160                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7160                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         5630                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         5630                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          116                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          116                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        12790                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        12790                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        12906                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        12906                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.038408                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038408                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.020782                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.020782                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.120690                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.120690                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.111765                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.111765                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.136905                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.136905                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030649                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030649                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.031458                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031458                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 41439.992727                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 41439.992727                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 50816.230769                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 50816.230769                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 33578.947368                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 33578.947368                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26717.391304                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26717.391304                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 44238.512755                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 44238.512755                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 42713.046798                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 42713.046798                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu7.dcache.writebacks::total               87                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          275                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          117                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           23                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          392                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          406                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     10844002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     10844002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      5710501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5710501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       494500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       494500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       133500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       133500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       568500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       568500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     16554503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     16554503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     17049003                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     17049003                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       168000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       168000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       428500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       428500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.038408                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.038408                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.020782                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.020782                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.120690                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.120690                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.136905                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.136905                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030649                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030649                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.031458                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.031458                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 39432.734545                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 39432.734545                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 48807.700855                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 48807.700855                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 35321.428571                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 35321.428571                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        26700                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26700                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24717.391304                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24717.391304                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 42230.875000                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 42230.875000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 41992.618227                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 41992.618227                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                58                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.pim 7514971929000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -81400001155.199966
system.mem_ctrls.total_actEnergy                       102930735398.399963
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -54912699192.000000
system.mem_ctrls.total_preEnergy                       69437400864.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -533668477555.200073
system.mem_ctrls.total_readEnergy                       674975573875.199951
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -657756288.000000
system.mem_ctrls.total_writeEnergy                       764294538.240000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -31519489152491.503906
system.mem_ctrls.total_refreshEnergy                       39805206301163.507812
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -9719814908759.042969
system.mem_ctrls.total_actBackEnergy                       12275702775123.837891
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -101249912898816.000000
system.mem_ctrls.total_preBackEnergy                       127865398856352.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       7.51497
system.cpu.totalNumCycles                       120236616485.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       30167704312.069431
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       22411832789.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       7785.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       6510287207.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       8040871216.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       99172893.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       30207767704.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       26825542221.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       14512564322.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       7671.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       4262.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       1638425.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       22411832789.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       7785.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       30208424805.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       40.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       30208424765.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       304470.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       8040613030.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       99032954.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       8185079205.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       45278132.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       47225176.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       75971.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       244748997
system.mem_ctrls.total_reads                       35413024.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       48832.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       35599758.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       247510422.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       213804.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
