Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1174: module "test" is empty.
Violated 1235: Timescale Missing on Module < test >.
Violated 1255: comment is not found following port declaration input clock1;  output reset1; 
Violated 1255: comment is not found following port declaration input clock1;  output reset1; 
Violated 1255: comment is not found following port declaration output count; 
Violated 1256: input, output and inout signals should be grouped and separated by blank line in port declarations.
Violated 1256: input, output and inout signals should be grouped and separated by blank line in port declarations.
Violated 1324: more than one port is declared in one line. input clock; input reset; //warning here

Violated 1324: more than one port is declared in one line. input clock1;  output reset1;

Violated 1325: Only one statement is allowed per line.
Violated 1325: Only one statement is allowed per line.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1323: the < input > ports are declared in groups.
Violated 1323: the < output > ports are declared in groups.
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 18.