$comment
	File created using the following command:
		vcd file Lab5_2_encoder.msim.vcd -direction
$end
$date
	Tue Oct 18 15:24:24 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Lab5_2_encoder_vlg_vec_tst $end
$var reg 8 ! in [7:0] $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 % valid $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - in[6]~input_o $end
$var wire 1 . in[2]~input_o $end
$var wire 1 / in[0]~input_o $end
$var wire 1 0 in[4]~input_o $end
$var wire 1 1 in[3]~input_o $end
$var wire 1 2 in[5]~input_o $end
$var wire 1 3 in[1]~input_o $end
$var wire 1 4 in[7]~input_o $end
$var wire 1 5 WideOr2~0_combout $end
$var wire 1 6 WideOr2~1_combout $end
$var wire 1 7 WideOr1~0_combout $end
$var wire 1 8 WideOr1~1_combout $end
$var wire 1 9 WideOr0~0_combout $end
$var wire 1 : WideOr0~1_combout $end
$var wire 1 ; Equal1~0_combout $end
$var wire 1 < Equal1~1_combout $end
$var wire 1 = always0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0$
0#
0"
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
$end
#10000
b1 !
1/
1;
1<
0=
1%
#20000
b11 !
b10 !
0/
13
0<
15
0;
1=
16
1$
0%
0=
1%
#30000
b110 !
b100 !
03
1.
17
05
06
0$
1=
18
1#
0%
0=
1%
#40000
b1100 !
b1000 !
0.
11
15
16
1$
#50000
b11000 !
b10000 !
01
10
19
07
05
08
06
0$
0#
1=
1:
1"
0%
0=
1%
#60000
b110000 !
b100000 !
00
12
15
16
1$
#70000
b1100000 !
b1000000 !
02
1-
17
05
06
0$
18
1#
#80000
b11000000 !
b10000000 !
0-
14
15
16
1$
#90000
b10010000 !
b10110000 !
b11110000 !
10
12
1-
09
07
05
06
08
0#
0$
0:
0"
1=
0%
#100000
b1110000 !
b1100000 !
b1000000 !
b0 !
00
02
0-
04
#1000000
