// Seed: 1381073898
module module_0 ();
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6
);
  logic id_8;
  ;
  assign id_8 = "" >= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output supply1 id_2;
  input wire id_1;
  wire id_5 = id_5;
  module_0 modCall_1 ();
  assign id_2 = -1 ? ~id_4 : -1;
endmodule
