// Seed: 1090641136
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri id_3
    , id_13,
    input wire id_4,
    output tri0 id_5,
    input wand id_6,
    input tri id_7,
    output wand id_8,
    output tri1 id_9#(.id_14(-id_11)),
    input uwire id_10,
    input supply0 id_11
);
  wire id_15;
  wire id_16 = id_16;
  assign id_1  = 1;
  assign id_13 = 1;
  module_0(
      id_6, id_10, id_2
  );
  assign id_5 = 1 == id_11;
  wire id_17;
endmodule
