-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ecg_cnn is
generic (
    C_M_AXI_INPUT_R_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_INPUT_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_INPUT_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_INPUT_R_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_OUTPUT_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_OUTPUT_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUTPUT_R_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_INPUT_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_INPUT_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_INPUT_R_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_OUTPUT_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_OUTPUT_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_OUTPUT_R_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_INPUT_r_AWVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_AWREADY : IN STD_LOGIC;
    m_axi_INPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_INPUT_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_INPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_AWUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_WVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_WREADY : IN STD_LOGIC;
    m_axi_INPUT_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_INPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_DATA_WIDTH/8-1 downto 0);
    m_axi_INPUT_r_WLAST : OUT STD_LOGIC;
    m_axi_INPUT_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_WUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_ARVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_ARREADY : IN STD_LOGIC;
    m_axi_INPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_INPUT_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_INPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ARUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_RVALID : IN STD_LOGIC;
    m_axi_INPUT_r_RREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_INPUT_r_RLAST : IN STD_LOGIC;
    m_axi_INPUT_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_RUSER_WIDTH-1 downto 0);
    m_axi_INPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_BVALID : IN STD_LOGIC;
    m_axi_INPUT_r_BREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_ID_WIDTH-1 downto 0);
    m_axi_INPUT_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_INPUT_R_BUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_AWVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_AWREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_OUTPUT_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_AWUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_WVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_DATA_WIDTH/8-1 downto 0);
    m_axi_OUTPUT_r_WLAST : OUT STD_LOGIC;
    m_axi_OUTPUT_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_WUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_ARVALID : OUT STD_LOGIC;
    m_axi_OUTPUT_r_ARREADY : IN STD_LOGIC;
    m_axi_OUTPUT_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_OUTPUT_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_OUTPUT_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_OUTPUT_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ARUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RVALID : IN STD_LOGIC;
    m_axi_OUTPUT_r_RREADY : OUT STD_LOGIC;
    m_axi_OUTPUT_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_DATA_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RLAST : IN STD_LOGIC;
    m_axi_OUTPUT_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_RUSER_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_BVALID : IN STD_LOGIC;
    m_axi_OUTPUT_r_BREADY : OUT STD_LOGIC;
    m_axi_OUTPUT_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_OUTPUT_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_ID_WIDTH-1 downto 0);
    m_axi_OUTPUT_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUTPUT_R_BUSER_WIDTH-1 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of ecg_cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ecg_cnn_ecg_cnn,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.000000,HLS_SYN_LAT=60677,HLS_SYN_TPT=none,HLS_SYN_MEM=53,HLS_SYN_DSP=0,HLS_SYN_FF=10845,HLS_SYN_LUT=10727,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (47 downto 0) := "000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (47 downto 0) := "000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (47 downto 0) := "000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (47 downto 0) := "000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (47 downto 0) := "000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (47 downto 0) := "000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (47 downto 0) := "000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (47 downto 0) := "000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (47 downto 0) := "001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (47 downto 0) := "010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (47 downto 0) := "100000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv13_200 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_const_lv20_40000 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r_r : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r_r : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal OUTPUT_r_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal OUTPUT_r_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal input_r_r_read_reg_872 : STD_LOGIC_VECTOR (63 downto 0);
    signal OUTPUT_r_addr_reg_1069 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_exp_12_3_s_fu_598_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal e_reg_1177 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ref_tmp_i_i_0_fu_833_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ref_tmp_i_i_0_reg_1187 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal label_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal label_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv1_out_ce0 : STD_LOGIC;
    signal conv1_out_we0 : STD_LOGIC;
    signal conv1_out_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv1_out_ce1 : STD_LOGIC;
    signal conv1_out_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv1_out_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv1_out_1_ce0 : STD_LOGIC;
    signal conv1_out_1_we0 : STD_LOGIC;
    signal conv1_out_1_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv1_out_1_ce1 : STD_LOGIC;
    signal conv1_out_1_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_ce0 : STD_LOGIC;
    signal pool1_out_we0 : STD_LOGIC;
    signal pool1_out_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_ce1 : STD_LOGIC;
    signal pool1_out_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_1_ce0 : STD_LOGIC;
    signal pool1_out_1_we0 : STD_LOGIC;
    signal pool1_out_1_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_1_ce1 : STD_LOGIC;
    signal pool1_out_1_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_2_ce0 : STD_LOGIC;
    signal pool1_out_2_we0 : STD_LOGIC;
    signal pool1_out_2_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_2_ce1 : STD_LOGIC;
    signal pool1_out_2_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_3_ce0 : STD_LOGIC;
    signal pool1_out_3_we0 : STD_LOGIC;
    signal pool1_out_3_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_3_ce1 : STD_LOGIC;
    signal pool1_out_3_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_4_ce0 : STD_LOGIC;
    signal pool1_out_4_we0 : STD_LOGIC;
    signal pool1_out_4_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_4_ce1 : STD_LOGIC;
    signal pool1_out_4_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_5_ce0 : STD_LOGIC;
    signal pool1_out_5_we0 : STD_LOGIC;
    signal pool1_out_5_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_5_ce1 : STD_LOGIC;
    signal pool1_out_5_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_6_ce0 : STD_LOGIC;
    signal pool1_out_6_we0 : STD_LOGIC;
    signal pool1_out_6_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_6_ce1 : STD_LOGIC;
    signal pool1_out_6_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_7_ce0 : STD_LOGIC;
    signal pool1_out_7_we0 : STD_LOGIC;
    signal pool1_out_7_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_7_ce1 : STD_LOGIC;
    signal pool1_out_7_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_8_ce0 : STD_LOGIC;
    signal pool1_out_8_we0 : STD_LOGIC;
    signal pool1_out_8_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_8_ce1 : STD_LOGIC;
    signal pool1_out_8_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool1_out_9_ce0 : STD_LOGIC;
    signal pool1_out_9_we0 : STD_LOGIC;
    signal pool1_out_9_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_9_ce1 : STD_LOGIC;
    signal pool1_out_9_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_ce0 : STD_LOGIC;
    signal conv2_out_we0 : STD_LOGIC;
    signal conv2_out_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_1_ce0 : STD_LOGIC;
    signal conv2_out_1_we0 : STD_LOGIC;
    signal conv2_out_1_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_2_ce0 : STD_LOGIC;
    signal conv2_out_2_we0 : STD_LOGIC;
    signal conv2_out_2_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_3_ce0 : STD_LOGIC;
    signal conv2_out_3_we0 : STD_LOGIC;
    signal conv2_out_3_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu_fu_410_ap_start : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_ap_done : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_ap_idle : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_ap_ready : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWVALID : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WVALID : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WLAST : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARVALID : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_RREADY : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_BREADY : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_output_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv1d_relu_fu_410_output_0_ce0 : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_output_0_we0 : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_output_0_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu_fu_410_output_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv1d_relu_fu_410_output_1_ce0 : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_output_1_we0 : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_output_1_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_ap_start : STD_LOGIC;
    signal grp_maxpool_fu_436_ap_done : STD_LOGIC;
    signal grp_maxpool_fu_436_ap_idle : STD_LOGIC;
    signal grp_maxpool_fu_436_ap_ready : STD_LOGIC;
    signal grp_maxpool_fu_436_input_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool_fu_436_input_0_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_input_0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool_fu_436_input_0_ce1 : STD_LOGIC;
    signal grp_maxpool_fu_436_input_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool_fu_436_input_1_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_input_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool_fu_436_input_1_ce1 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_0_0_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_0_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_0_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_0_1_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_1_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_1_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_0_2_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_2_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_2_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_0_3_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_3_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_3_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_0_4_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_4_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_0_4_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_1_0_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_0_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_0_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_1_1_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_1_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_1_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_1_2_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_2_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_2_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_1_3_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_3_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_3_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool_fu_436_output_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool_fu_436_output_1_4_ce0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_4_we0 : STD_LOGIC;
    signal grp_maxpool_fu_436_output_1_4_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_ap_start : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_ap_done : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_ap_idle : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_ap_ready : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_0_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_0_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_1_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_1_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_2_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_2_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_3_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_3_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_4_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_0_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_0_4_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_0_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_0_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_1_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_1_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_2_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_2_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_3_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_3_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_4_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_input_1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv1d_relu2_fu_452_input_1_4_ce1 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_output_0_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_0_we0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_0_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_output_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_output_1_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_1_we0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_1_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_output_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_output_2_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_2_we0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_2_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_output_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv1d_relu2_fu_452_output_3_ce0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_3_we0 : STD_LOGIC;
    signal grp_conv1d_relu2_fu_452_output_3_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_gap_fu_510_ap_start : STD_LOGIC;
    signal grp_gap_fu_510_ap_done : STD_LOGIC;
    signal grp_gap_fu_510_ap_idle : STD_LOGIC;
    signal grp_gap_fu_510_ap_ready : STD_LOGIC;
    signal grp_gap_fu_510_input_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_gap_fu_510_input_0_ce0 : STD_LOGIC;
    signal grp_gap_fu_510_input_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_gap_fu_510_input_1_ce0 : STD_LOGIC;
    signal grp_gap_fu_510_input_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_gap_fu_510_input_2_ce0 : STD_LOGIC;
    signal grp_gap_fu_510_input_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_gap_fu_510_input_3_ce0 : STD_LOGIC;
    signal grp_gap_fu_510_output_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_0_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_1_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_2_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_3_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_4_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_5 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_5_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_6 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_6_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_7 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_7_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_8 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_8_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_9 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_9_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_10_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_11 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_11_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_12 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_12_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_13 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_13_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_14 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_14_ap_vld : STD_LOGIC;
    signal grp_gap_fu_510_output_15 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gap_fu_510_output_15_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_ap_start : STD_LOGIC;
    signal grp_dense_relu_fu_534_ap_done : STD_LOGIC;
    signal grp_dense_relu_fu_534_ap_idle : STD_LOGIC;
    signal grp_dense_relu_fu_534_ap_ready : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_0_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_1_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_2_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_3_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_4_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_5_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_6_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_7_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_8_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_9_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_10_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_11 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_11_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_12 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_12_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_13 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_13_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_14 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_14_ap_vld : STD_LOGIC;
    signal grp_dense_relu_fu_534_output_15 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_relu_fu_534_output_15_ap_vld : STD_LOGIC;
    signal grp_dense_linear_fu_578_ap_start : STD_LOGIC;
    signal grp_dense_linear_fu_578_ap_done : STD_LOGIC;
    signal grp_dense_linear_fu_578_ap_idle : STD_LOGIC;
    signal grp_dense_linear_fu_578_ap_ready : STD_LOGIC;
    signal grp_dense_linear_fu_578_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_exp_12_3_s_fu_598_x : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_exp_12_3_s_fu_598_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal INPUT_r_0_AWREADY : STD_LOGIC;
    signal INPUT_r_0_WREADY : STD_LOGIC;
    signal INPUT_r_0_ARVALID : STD_LOGIC;
    signal INPUT_r_0_ARREADY : STD_LOGIC;
    signal INPUT_r_0_RVALID : STD_LOGIC;
    signal INPUT_r_0_RREADY : STD_LOGIC;
    signal INPUT_r_0_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal INPUT_r_0_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal INPUT_r_0_BVALID : STD_LOGIC;
    signal OUTPUT_r_0_AWVALID : STD_LOGIC;
    signal OUTPUT_r_0_AWREADY : STD_LOGIC;
    signal OUTPUT_r_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_r_0_WVALID : STD_LOGIC;
    signal OUTPUT_r_0_WREADY : STD_LOGIC;
    signal OUTPUT_r_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_r_0_ARREADY : STD_LOGIC;
    signal OUTPUT_r_0_RVALID : STD_LOGIC;
    signal OUTPUT_r_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_r_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal OUTPUT_r_0_BVALID : STD_LOGIC;
    signal OUTPUT_r_0_BREADY : STD_LOGIC;
    signal grp_conv1d_relu_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_maxpool_fu_436_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_conv1d_relu2_fu_452_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_gap_fu_510_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal gap_out_fu_250 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_1_fu_254 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_2_fu_258 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_3_fu_262 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_4_fu_266 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_5_fu_270 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_6_fu_274 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_7_fu_278 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_8_fu_282 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_9_fu_286 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_10_fu_290 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_11_fu_294 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_12_fu_298 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_13_fu_302 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_14_fu_306 : STD_LOGIC_VECTOR (11 downto 0);
    signal gap_out_15_fu_310 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dense_relu_fu_534_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal dense1_out_fu_314 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_1_fu_318 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_2_fu_322 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_3_fu_326 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_4_fu_330 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_5_fu_334 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_6_fu_338 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_7_fu_342 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_8_fu_346 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_9_fu_350 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_10_fu_354 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_11_fu_358 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_12_fu_362 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_13_fu_366 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_14_fu_370 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense1_out_15_fu_374 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dense_linear_fu_578_ap_start_reg : STD_LOGIC := '0';
    signal sext_ln263_fu_619_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_609_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln250_fu_764_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln250_fu_767_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_777_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln254_fu_801_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_805_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_783_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln254_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln254_fu_819_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_793_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln254_fu_825_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_fu_841_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal packed_fu_857_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln262_fu_863_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_777_ap_start : STD_LOGIC;
    signal grp_fu_777_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ecg_cnn_conv1d_relu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_INPUT_r_0_AWVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_0_AWREADY : IN STD_LOGIC;
        m_axi_INPUT_r_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_WVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_0_WREADY : IN STD_LOGIC;
        m_axi_INPUT_r_0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_INPUT_r_0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_0_WLAST : OUT STD_LOGIC;
        m_axi_INPUT_r_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_ARVALID : OUT STD_LOGIC;
        m_axi_INPUT_r_0_ARREADY : IN STD_LOGIC;
        m_axi_INPUT_r_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_INPUT_r_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_INPUT_r_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_INPUT_r_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_INPUT_r_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_RVALID : IN STD_LOGIC;
        m_axi_INPUT_r_0_RREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_INPUT_r_0_RLAST : IN STD_LOGIC;
        m_axi_INPUT_r_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_INPUT_r_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_0_BVALID : IN STD_LOGIC;
        m_axi_INPUT_r_0_BREADY : OUT STD_LOGIC;
        m_axi_INPUT_r_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_INPUT_r_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_INPUT_r_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        input_r_r : IN STD_LOGIC_VECTOR (63 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_maxpool IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_1_ce1 : OUT STD_LOGIC;
        input_1_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        output_0_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_0_ce0 : OUT STD_LOGIC;
        output_0_0_we0 : OUT STD_LOGIC;
        output_0_0_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_0_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_1_ce0 : OUT STD_LOGIC;
        output_0_1_we0 : OUT STD_LOGIC;
        output_0_1_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_0_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_2_ce0 : OUT STD_LOGIC;
        output_0_2_we0 : OUT STD_LOGIC;
        output_0_2_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_0_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_3_ce0 : OUT STD_LOGIC;
        output_0_3_we0 : OUT STD_LOGIC;
        output_0_3_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_0_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_4_ce0 : OUT STD_LOGIC;
        output_0_4_we0 : OUT STD_LOGIC;
        output_0_4_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_0_ce0 : OUT STD_LOGIC;
        output_1_0_we0 : OUT STD_LOGIC;
        output_1_0_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_1_ce0 : OUT STD_LOGIC;
        output_1_1_we0 : OUT STD_LOGIC;
        output_1_1_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_2_ce0 : OUT STD_LOGIC;
        output_1_2_we0 : OUT STD_LOGIC;
        output_1_2_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_3_ce0 : OUT STD_LOGIC;
        output_1_3_we0 : OUT STD_LOGIC;
        output_1_3_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_4_ce0 : OUT STD_LOGIC;
        output_1_4_we0 : OUT STD_LOGIC;
        output_1_4_d0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_conv1d_relu2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_0_ce0 : OUT STD_LOGIC;
        input_0_0_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_0_ce1 : OUT STD_LOGIC;
        input_0_0_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_1_ce0 : OUT STD_LOGIC;
        input_0_1_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_1_ce1 : OUT STD_LOGIC;
        input_0_1_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_2_ce0 : OUT STD_LOGIC;
        input_0_2_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_2_ce1 : OUT STD_LOGIC;
        input_0_2_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_3_ce0 : OUT STD_LOGIC;
        input_0_3_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_3_ce1 : OUT STD_LOGIC;
        input_0_3_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_4_ce0 : OUT STD_LOGIC;
        input_0_4_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_0_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_4_ce1 : OUT STD_LOGIC;
        input_0_4_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_0_ce0 : OUT STD_LOGIC;
        input_1_0_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_0_ce1 : OUT STD_LOGIC;
        input_1_0_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_1_ce0 : OUT STD_LOGIC;
        input_1_1_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_1_ce1 : OUT STD_LOGIC;
        input_1_1_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_2_ce0 : OUT STD_LOGIC;
        input_1_2_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_2_ce1 : OUT STD_LOGIC;
        input_1_2_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_3_ce0 : OUT STD_LOGIC;
        input_1_3_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_3_ce1 : OUT STD_LOGIC;
        input_1_3_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_4_ce0 : OUT STD_LOGIC;
        input_1_4_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_4_ce1 : OUT STD_LOGIC;
        input_1_4_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_gap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        output_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_0_ap_vld : OUT STD_LOGIC;
        output_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_1_ap_vld : OUT STD_LOGIC;
        output_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_2_ap_vld : OUT STD_LOGIC;
        output_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_3_ap_vld : OUT STD_LOGIC;
        output_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_4_ap_vld : OUT STD_LOGIC;
        output_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_5_ap_vld : OUT STD_LOGIC;
        output_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_6_ap_vld : OUT STD_LOGIC;
        output_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_7_ap_vld : OUT STD_LOGIC;
        output_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_8_ap_vld : OUT STD_LOGIC;
        output_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_9_ap_vld : OUT STD_LOGIC;
        output_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_10_ap_vld : OUT STD_LOGIC;
        output_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_11_ap_vld : OUT STD_LOGIC;
        output_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_12_ap_vld : OUT STD_LOGIC;
        output_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_13_ap_vld : OUT STD_LOGIC;
        output_14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_14_ap_vld : OUT STD_LOGIC;
        output_15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_15_ap_vld : OUT STD_LOGIC );
    end component;


    component ecg_cnn_dense_relu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_1_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_2_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_3_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_4_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_5_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_6_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_7_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_8_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_9_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_10_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_11_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_12_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_13_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_14_val : IN STD_LOGIC_VECTOR (11 downto 0);
        input_15_val : IN STD_LOGIC_VECTOR (11 downto 0);
        output_0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_0_ap_vld : OUT STD_LOGIC;
        output_1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_1_ap_vld : OUT STD_LOGIC;
        output_2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_2_ap_vld : OUT STD_LOGIC;
        output_3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_3_ap_vld : OUT STD_LOGIC;
        output_4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_4_ap_vld : OUT STD_LOGIC;
        output_5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_5_ap_vld : OUT STD_LOGIC;
        output_6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_6_ap_vld : OUT STD_LOGIC;
        output_7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_7_ap_vld : OUT STD_LOGIC;
        output_8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_8_ap_vld : OUT STD_LOGIC;
        output_9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_9_ap_vld : OUT STD_LOGIC;
        output_10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_10_ap_vld : OUT STD_LOGIC;
        output_11 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_11_ap_vld : OUT STD_LOGIC;
        output_12 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_12_ap_vld : OUT STD_LOGIC;
        output_13 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_13_ap_vld : OUT STD_LOGIC;
        output_14 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_14_ap_vld : OUT STD_LOGIC;
        output_15 : OUT STD_LOGIC_VECTOR (10 downto 0);
        output_15_ap_vld : OUT STD_LOGIC );
    end component;


    component ecg_cnn_dense_linear IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_1_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_2_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_3_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_4_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_5_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_6_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_7_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_8_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_9_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_10_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_11_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_12_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_13_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_14_val : IN STD_LOGIC_VECTOR (10 downto 0);
        input_15_val : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component ecg_cnn_exp_12_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ecg_cnn_sdiv_20ns_13s_20_24_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (10 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (10 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (10 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component ecg_cnn_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component ecg_cnn_INPUT_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component ecg_cnn_OUTPUT_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    conv1_out_U : component ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 2856,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv1_out_address0,
        ce0 => conv1_out_ce0,
        we0 => conv1_out_we0,
        d0 => grp_conv1d_relu_fu_410_output_0_d0,
        q0 => conv1_out_q0,
        address1 => grp_maxpool_fu_436_input_0_address1,
        ce1 => conv1_out_ce1,
        q1 => conv1_out_q1);

    conv1_out_1_U : component ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 2856,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv1_out_1_address0,
        ce0 => conv1_out_1_ce0,
        we0 => conv1_out_1_we0,
        d0 => grp_conv1d_relu_fu_410_output_1_d0,
        q0 => conv1_out_1_q0,
        address1 => grp_maxpool_fu_436_input_1_address1,
        ce1 => conv1_out_1_ce1,
        q1 => conv1_out_1_q1);

    pool1_out_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_address0,
        ce0 => pool1_out_ce0,
        we0 => pool1_out_we0,
        d0 => grp_maxpool_fu_436_output_0_0_d0,
        q0 => pool1_out_q0,
        address1 => grp_conv1d_relu2_fu_452_input_0_0_address1,
        ce1 => pool1_out_ce1,
        q1 => pool1_out_q1);

    pool1_out_1_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_1_address0,
        ce0 => pool1_out_1_ce0,
        we0 => pool1_out_1_we0,
        d0 => grp_maxpool_fu_436_output_0_1_d0,
        q0 => pool1_out_1_q0,
        address1 => grp_conv1d_relu2_fu_452_input_0_1_address1,
        ce1 => pool1_out_1_ce1,
        q1 => pool1_out_1_q1);

    pool1_out_2_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_2_address0,
        ce0 => pool1_out_2_ce0,
        we0 => pool1_out_2_we0,
        d0 => grp_maxpool_fu_436_output_0_2_d0,
        q0 => pool1_out_2_q0,
        address1 => grp_conv1d_relu2_fu_452_input_0_2_address1,
        ce1 => pool1_out_2_ce1,
        q1 => pool1_out_2_q1);

    pool1_out_3_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_3_address0,
        ce0 => pool1_out_3_ce0,
        we0 => pool1_out_3_we0,
        d0 => grp_maxpool_fu_436_output_0_3_d0,
        q0 => pool1_out_3_q0,
        address1 => grp_conv1d_relu2_fu_452_input_0_3_address1,
        ce1 => pool1_out_3_ce1,
        q1 => pool1_out_3_q1);

    pool1_out_4_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_4_address0,
        ce0 => pool1_out_4_ce0,
        we0 => pool1_out_4_we0,
        d0 => grp_maxpool_fu_436_output_0_4_d0,
        q0 => pool1_out_4_q0,
        address1 => grp_conv1d_relu2_fu_452_input_0_4_address1,
        ce1 => pool1_out_4_ce1,
        q1 => pool1_out_4_q1);

    pool1_out_5_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_5_address0,
        ce0 => pool1_out_5_ce0,
        we0 => pool1_out_5_we0,
        d0 => grp_maxpool_fu_436_output_1_0_d0,
        q0 => pool1_out_5_q0,
        address1 => grp_conv1d_relu2_fu_452_input_1_0_address1,
        ce1 => pool1_out_5_ce1,
        q1 => pool1_out_5_q1);

    pool1_out_6_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_6_address0,
        ce0 => pool1_out_6_ce0,
        we0 => pool1_out_6_we0,
        d0 => grp_maxpool_fu_436_output_1_1_d0,
        q0 => pool1_out_6_q0,
        address1 => grp_conv1d_relu2_fu_452_input_1_1_address1,
        ce1 => pool1_out_6_ce1,
        q1 => pool1_out_6_q1);

    pool1_out_7_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_7_address0,
        ce0 => pool1_out_7_ce0,
        we0 => pool1_out_7_we0,
        d0 => grp_maxpool_fu_436_output_1_2_d0,
        q0 => pool1_out_7_q0,
        address1 => grp_conv1d_relu2_fu_452_input_1_2_address1,
        ce1 => pool1_out_7_ce1,
        q1 => pool1_out_7_q1);

    pool1_out_8_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_8_address0,
        ce0 => pool1_out_8_ce0,
        we0 => pool1_out_8_we0,
        d0 => grp_maxpool_fu_436_output_1_3_d0,
        q0 => pool1_out_8_q0,
        address1 => grp_conv1d_relu2_fu_452_input_1_3_address1,
        ce1 => pool1_out_8_ce1,
        q1 => pool1_out_8_q1);

    pool1_out_9_U : component ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_9_address0,
        ce0 => pool1_out_9_ce0,
        we0 => pool1_out_9_we0,
        d0 => grp_maxpool_fu_436_output_1_4_d0,
        q0 => pool1_out_9_q0,
        address1 => grp_conv1d_relu2_fu_452_input_1_4_address1,
        ce1 => pool1_out_9_ce1,
        q1 => pool1_out_9_q1);

    conv2_out_U : component ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 1412,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2_out_address0,
        ce0 => conv2_out_ce0,
        we0 => conv2_out_we0,
        d0 => grp_conv1d_relu2_fu_452_output_0_d0,
        q0 => conv2_out_q0);

    conv2_out_1_U : component ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 1412,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2_out_1_address0,
        ce0 => conv2_out_1_ce0,
        we0 => conv2_out_1_we0,
        d0 => grp_conv1d_relu2_fu_452_output_1_d0,
        q0 => conv2_out_1_q0);

    conv2_out_2_U : component ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 1412,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2_out_2_address0,
        ce0 => conv2_out_2_ce0,
        we0 => conv2_out_2_we0,
        d0 => grp_conv1d_relu2_fu_452_output_2_d0,
        q0 => conv2_out_2_q0);

    conv2_out_3_U : component ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 1412,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2_out_3_address0,
        ce0 => conv2_out_3_ce0,
        we0 => conv2_out_3_we0,
        d0 => grp_conv1d_relu2_fu_452_output_3_d0,
        q0 => conv2_out_3_q0);

    grp_conv1d_relu_fu_410 : component ecg_cnn_conv1d_relu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv1d_relu_fu_410_ap_start,
        ap_done => grp_conv1d_relu_fu_410_ap_done,
        ap_idle => grp_conv1d_relu_fu_410_ap_idle,
        ap_ready => grp_conv1d_relu_fu_410_ap_ready,
        m_axi_INPUT_r_0_AWVALID => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWVALID,
        m_axi_INPUT_r_0_AWREADY => ap_const_logic_0,
        m_axi_INPUT_r_0_AWADDR => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWADDR,
        m_axi_INPUT_r_0_AWID => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWID,
        m_axi_INPUT_r_0_AWLEN => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWLEN,
        m_axi_INPUT_r_0_AWSIZE => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWSIZE,
        m_axi_INPUT_r_0_AWBURST => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWBURST,
        m_axi_INPUT_r_0_AWLOCK => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWLOCK,
        m_axi_INPUT_r_0_AWCACHE => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWCACHE,
        m_axi_INPUT_r_0_AWPROT => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWPROT,
        m_axi_INPUT_r_0_AWQOS => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWQOS,
        m_axi_INPUT_r_0_AWREGION => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWREGION,
        m_axi_INPUT_r_0_AWUSER => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_AWUSER,
        m_axi_INPUT_r_0_WVALID => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WVALID,
        m_axi_INPUT_r_0_WREADY => ap_const_logic_0,
        m_axi_INPUT_r_0_WDATA => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WDATA,
        m_axi_INPUT_r_0_WSTRB => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WSTRB,
        m_axi_INPUT_r_0_WLAST => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WLAST,
        m_axi_INPUT_r_0_WID => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WID,
        m_axi_INPUT_r_0_WUSER => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_WUSER,
        m_axi_INPUT_r_0_ARVALID => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARVALID,
        m_axi_INPUT_r_0_ARREADY => INPUT_r_0_ARREADY,
        m_axi_INPUT_r_0_ARADDR => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARADDR,
        m_axi_INPUT_r_0_ARID => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARID,
        m_axi_INPUT_r_0_ARLEN => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARLEN,
        m_axi_INPUT_r_0_ARSIZE => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARSIZE,
        m_axi_INPUT_r_0_ARBURST => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARBURST,
        m_axi_INPUT_r_0_ARLOCK => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARLOCK,
        m_axi_INPUT_r_0_ARCACHE => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARCACHE,
        m_axi_INPUT_r_0_ARPROT => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARPROT,
        m_axi_INPUT_r_0_ARQOS => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARQOS,
        m_axi_INPUT_r_0_ARREGION => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARREGION,
        m_axi_INPUT_r_0_ARUSER => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARUSER,
        m_axi_INPUT_r_0_RVALID => INPUT_r_0_RVALID,
        m_axi_INPUT_r_0_RREADY => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_RREADY,
        m_axi_INPUT_r_0_RDATA => INPUT_r_0_RDATA,
        m_axi_INPUT_r_0_RLAST => ap_const_logic_0,
        m_axi_INPUT_r_0_RID => ap_const_lv1_0,
        m_axi_INPUT_r_0_RFIFONUM => INPUT_r_0_RFIFONUM,
        m_axi_INPUT_r_0_RUSER => ap_const_lv1_0,
        m_axi_INPUT_r_0_RRESP => ap_const_lv2_0,
        m_axi_INPUT_r_0_BVALID => ap_const_logic_0,
        m_axi_INPUT_r_0_BREADY => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_BREADY,
        m_axi_INPUT_r_0_BRESP => ap_const_lv2_0,
        m_axi_INPUT_r_0_BID => ap_const_lv1_0,
        m_axi_INPUT_r_0_BUSER => ap_const_lv1_0,
        input_r_r => input_r_r_read_reg_872,
        output_0_address0 => grp_conv1d_relu_fu_410_output_0_address0,
        output_0_ce0 => grp_conv1d_relu_fu_410_output_0_ce0,
        output_0_we0 => grp_conv1d_relu_fu_410_output_0_we0,
        output_0_d0 => grp_conv1d_relu_fu_410_output_0_d0,
        output_1_address0 => grp_conv1d_relu_fu_410_output_1_address0,
        output_1_ce0 => grp_conv1d_relu_fu_410_output_1_ce0,
        output_1_we0 => grp_conv1d_relu_fu_410_output_1_we0,
        output_1_d0 => grp_conv1d_relu_fu_410_output_1_d0);

    grp_maxpool_fu_436 : component ecg_cnn_maxpool
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_maxpool_fu_436_ap_start,
        ap_done => grp_maxpool_fu_436_ap_done,
        ap_idle => grp_maxpool_fu_436_ap_idle,
        ap_ready => grp_maxpool_fu_436_ap_ready,
        input_0_address0 => grp_maxpool_fu_436_input_0_address0,
        input_0_ce0 => grp_maxpool_fu_436_input_0_ce0,
        input_0_q0 => conv1_out_q0,
        input_0_address1 => grp_maxpool_fu_436_input_0_address1,
        input_0_ce1 => grp_maxpool_fu_436_input_0_ce1,
        input_0_q1 => conv1_out_q1,
        input_1_address0 => grp_maxpool_fu_436_input_1_address0,
        input_1_ce0 => grp_maxpool_fu_436_input_1_ce0,
        input_1_q0 => conv1_out_1_q0,
        input_1_address1 => grp_maxpool_fu_436_input_1_address1,
        input_1_ce1 => grp_maxpool_fu_436_input_1_ce1,
        input_1_q1 => conv1_out_1_q1,
        output_0_0_address0 => grp_maxpool_fu_436_output_0_0_address0,
        output_0_0_ce0 => grp_maxpool_fu_436_output_0_0_ce0,
        output_0_0_we0 => grp_maxpool_fu_436_output_0_0_we0,
        output_0_0_d0 => grp_maxpool_fu_436_output_0_0_d0,
        output_0_1_address0 => grp_maxpool_fu_436_output_0_1_address0,
        output_0_1_ce0 => grp_maxpool_fu_436_output_0_1_ce0,
        output_0_1_we0 => grp_maxpool_fu_436_output_0_1_we0,
        output_0_1_d0 => grp_maxpool_fu_436_output_0_1_d0,
        output_0_2_address0 => grp_maxpool_fu_436_output_0_2_address0,
        output_0_2_ce0 => grp_maxpool_fu_436_output_0_2_ce0,
        output_0_2_we0 => grp_maxpool_fu_436_output_0_2_we0,
        output_0_2_d0 => grp_maxpool_fu_436_output_0_2_d0,
        output_0_3_address0 => grp_maxpool_fu_436_output_0_3_address0,
        output_0_3_ce0 => grp_maxpool_fu_436_output_0_3_ce0,
        output_0_3_we0 => grp_maxpool_fu_436_output_0_3_we0,
        output_0_3_d0 => grp_maxpool_fu_436_output_0_3_d0,
        output_0_4_address0 => grp_maxpool_fu_436_output_0_4_address0,
        output_0_4_ce0 => grp_maxpool_fu_436_output_0_4_ce0,
        output_0_4_we0 => grp_maxpool_fu_436_output_0_4_we0,
        output_0_4_d0 => grp_maxpool_fu_436_output_0_4_d0,
        output_1_0_address0 => grp_maxpool_fu_436_output_1_0_address0,
        output_1_0_ce0 => grp_maxpool_fu_436_output_1_0_ce0,
        output_1_0_we0 => grp_maxpool_fu_436_output_1_0_we0,
        output_1_0_d0 => grp_maxpool_fu_436_output_1_0_d0,
        output_1_1_address0 => grp_maxpool_fu_436_output_1_1_address0,
        output_1_1_ce0 => grp_maxpool_fu_436_output_1_1_ce0,
        output_1_1_we0 => grp_maxpool_fu_436_output_1_1_we0,
        output_1_1_d0 => grp_maxpool_fu_436_output_1_1_d0,
        output_1_2_address0 => grp_maxpool_fu_436_output_1_2_address0,
        output_1_2_ce0 => grp_maxpool_fu_436_output_1_2_ce0,
        output_1_2_we0 => grp_maxpool_fu_436_output_1_2_we0,
        output_1_2_d0 => grp_maxpool_fu_436_output_1_2_d0,
        output_1_3_address0 => grp_maxpool_fu_436_output_1_3_address0,
        output_1_3_ce0 => grp_maxpool_fu_436_output_1_3_ce0,
        output_1_3_we0 => grp_maxpool_fu_436_output_1_3_we0,
        output_1_3_d0 => grp_maxpool_fu_436_output_1_3_d0,
        output_1_4_address0 => grp_maxpool_fu_436_output_1_4_address0,
        output_1_4_ce0 => grp_maxpool_fu_436_output_1_4_ce0,
        output_1_4_we0 => grp_maxpool_fu_436_output_1_4_we0,
        output_1_4_d0 => grp_maxpool_fu_436_output_1_4_d0);

    grp_conv1d_relu2_fu_452 : component ecg_cnn_conv1d_relu2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv1d_relu2_fu_452_ap_start,
        ap_done => grp_conv1d_relu2_fu_452_ap_done,
        ap_idle => grp_conv1d_relu2_fu_452_ap_idle,
        ap_ready => grp_conv1d_relu2_fu_452_ap_ready,
        input_0_0_address0 => grp_conv1d_relu2_fu_452_input_0_0_address0,
        input_0_0_ce0 => grp_conv1d_relu2_fu_452_input_0_0_ce0,
        input_0_0_q0 => pool1_out_q0,
        input_0_0_address1 => grp_conv1d_relu2_fu_452_input_0_0_address1,
        input_0_0_ce1 => grp_conv1d_relu2_fu_452_input_0_0_ce1,
        input_0_0_q1 => pool1_out_q1,
        input_0_1_address0 => grp_conv1d_relu2_fu_452_input_0_1_address0,
        input_0_1_ce0 => grp_conv1d_relu2_fu_452_input_0_1_ce0,
        input_0_1_q0 => pool1_out_1_q0,
        input_0_1_address1 => grp_conv1d_relu2_fu_452_input_0_1_address1,
        input_0_1_ce1 => grp_conv1d_relu2_fu_452_input_0_1_ce1,
        input_0_1_q1 => pool1_out_1_q1,
        input_0_2_address0 => grp_conv1d_relu2_fu_452_input_0_2_address0,
        input_0_2_ce0 => grp_conv1d_relu2_fu_452_input_0_2_ce0,
        input_0_2_q0 => pool1_out_2_q0,
        input_0_2_address1 => grp_conv1d_relu2_fu_452_input_0_2_address1,
        input_0_2_ce1 => grp_conv1d_relu2_fu_452_input_0_2_ce1,
        input_0_2_q1 => pool1_out_2_q1,
        input_0_3_address0 => grp_conv1d_relu2_fu_452_input_0_3_address0,
        input_0_3_ce0 => grp_conv1d_relu2_fu_452_input_0_3_ce0,
        input_0_3_q0 => pool1_out_3_q0,
        input_0_3_address1 => grp_conv1d_relu2_fu_452_input_0_3_address1,
        input_0_3_ce1 => grp_conv1d_relu2_fu_452_input_0_3_ce1,
        input_0_3_q1 => pool1_out_3_q1,
        input_0_4_address0 => grp_conv1d_relu2_fu_452_input_0_4_address0,
        input_0_4_ce0 => grp_conv1d_relu2_fu_452_input_0_4_ce0,
        input_0_4_q0 => pool1_out_4_q0,
        input_0_4_address1 => grp_conv1d_relu2_fu_452_input_0_4_address1,
        input_0_4_ce1 => grp_conv1d_relu2_fu_452_input_0_4_ce1,
        input_0_4_q1 => pool1_out_4_q1,
        input_1_0_address0 => grp_conv1d_relu2_fu_452_input_1_0_address0,
        input_1_0_ce0 => grp_conv1d_relu2_fu_452_input_1_0_ce0,
        input_1_0_q0 => pool1_out_5_q0,
        input_1_0_address1 => grp_conv1d_relu2_fu_452_input_1_0_address1,
        input_1_0_ce1 => grp_conv1d_relu2_fu_452_input_1_0_ce1,
        input_1_0_q1 => pool1_out_5_q1,
        input_1_1_address0 => grp_conv1d_relu2_fu_452_input_1_1_address0,
        input_1_1_ce0 => grp_conv1d_relu2_fu_452_input_1_1_ce0,
        input_1_1_q0 => pool1_out_6_q0,
        input_1_1_address1 => grp_conv1d_relu2_fu_452_input_1_1_address1,
        input_1_1_ce1 => grp_conv1d_relu2_fu_452_input_1_1_ce1,
        input_1_1_q1 => pool1_out_6_q1,
        input_1_2_address0 => grp_conv1d_relu2_fu_452_input_1_2_address0,
        input_1_2_ce0 => grp_conv1d_relu2_fu_452_input_1_2_ce0,
        input_1_2_q0 => pool1_out_7_q0,
        input_1_2_address1 => grp_conv1d_relu2_fu_452_input_1_2_address1,
        input_1_2_ce1 => grp_conv1d_relu2_fu_452_input_1_2_ce1,
        input_1_2_q1 => pool1_out_7_q1,
        input_1_3_address0 => grp_conv1d_relu2_fu_452_input_1_3_address0,
        input_1_3_ce0 => grp_conv1d_relu2_fu_452_input_1_3_ce0,
        input_1_3_q0 => pool1_out_8_q0,
        input_1_3_address1 => grp_conv1d_relu2_fu_452_input_1_3_address1,
        input_1_3_ce1 => grp_conv1d_relu2_fu_452_input_1_3_ce1,
        input_1_3_q1 => pool1_out_8_q1,
        input_1_4_address0 => grp_conv1d_relu2_fu_452_input_1_4_address0,
        input_1_4_ce0 => grp_conv1d_relu2_fu_452_input_1_4_ce0,
        input_1_4_q0 => pool1_out_9_q0,
        input_1_4_address1 => grp_conv1d_relu2_fu_452_input_1_4_address1,
        input_1_4_ce1 => grp_conv1d_relu2_fu_452_input_1_4_ce1,
        input_1_4_q1 => pool1_out_9_q1,
        output_0_address0 => grp_conv1d_relu2_fu_452_output_0_address0,
        output_0_ce0 => grp_conv1d_relu2_fu_452_output_0_ce0,
        output_0_we0 => grp_conv1d_relu2_fu_452_output_0_we0,
        output_0_d0 => grp_conv1d_relu2_fu_452_output_0_d0,
        output_1_address0 => grp_conv1d_relu2_fu_452_output_1_address0,
        output_1_ce0 => grp_conv1d_relu2_fu_452_output_1_ce0,
        output_1_we0 => grp_conv1d_relu2_fu_452_output_1_we0,
        output_1_d0 => grp_conv1d_relu2_fu_452_output_1_d0,
        output_2_address0 => grp_conv1d_relu2_fu_452_output_2_address0,
        output_2_ce0 => grp_conv1d_relu2_fu_452_output_2_ce0,
        output_2_we0 => grp_conv1d_relu2_fu_452_output_2_we0,
        output_2_d0 => grp_conv1d_relu2_fu_452_output_2_d0,
        output_3_address0 => grp_conv1d_relu2_fu_452_output_3_address0,
        output_3_ce0 => grp_conv1d_relu2_fu_452_output_3_ce0,
        output_3_we0 => grp_conv1d_relu2_fu_452_output_3_we0,
        output_3_d0 => grp_conv1d_relu2_fu_452_output_3_d0);

    grp_gap_fu_510 : component ecg_cnn_gap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gap_fu_510_ap_start,
        ap_done => grp_gap_fu_510_ap_done,
        ap_idle => grp_gap_fu_510_ap_idle,
        ap_ready => grp_gap_fu_510_ap_ready,
        input_0_address0 => grp_gap_fu_510_input_0_address0,
        input_0_ce0 => grp_gap_fu_510_input_0_ce0,
        input_0_q0 => conv2_out_q0,
        input_1_address0 => grp_gap_fu_510_input_1_address0,
        input_1_ce0 => grp_gap_fu_510_input_1_ce0,
        input_1_q0 => conv2_out_1_q0,
        input_2_address0 => grp_gap_fu_510_input_2_address0,
        input_2_ce0 => grp_gap_fu_510_input_2_ce0,
        input_2_q0 => conv2_out_2_q0,
        input_3_address0 => grp_gap_fu_510_input_3_address0,
        input_3_ce0 => grp_gap_fu_510_input_3_ce0,
        input_3_q0 => conv2_out_3_q0,
        output_0 => grp_gap_fu_510_output_0,
        output_0_ap_vld => grp_gap_fu_510_output_0_ap_vld,
        output_1 => grp_gap_fu_510_output_1,
        output_1_ap_vld => grp_gap_fu_510_output_1_ap_vld,
        output_2 => grp_gap_fu_510_output_2,
        output_2_ap_vld => grp_gap_fu_510_output_2_ap_vld,
        output_3 => grp_gap_fu_510_output_3,
        output_3_ap_vld => grp_gap_fu_510_output_3_ap_vld,
        output_4 => grp_gap_fu_510_output_4,
        output_4_ap_vld => grp_gap_fu_510_output_4_ap_vld,
        output_5 => grp_gap_fu_510_output_5,
        output_5_ap_vld => grp_gap_fu_510_output_5_ap_vld,
        output_6 => grp_gap_fu_510_output_6,
        output_6_ap_vld => grp_gap_fu_510_output_6_ap_vld,
        output_7 => grp_gap_fu_510_output_7,
        output_7_ap_vld => grp_gap_fu_510_output_7_ap_vld,
        output_8 => grp_gap_fu_510_output_8,
        output_8_ap_vld => grp_gap_fu_510_output_8_ap_vld,
        output_9 => grp_gap_fu_510_output_9,
        output_9_ap_vld => grp_gap_fu_510_output_9_ap_vld,
        output_10 => grp_gap_fu_510_output_10,
        output_10_ap_vld => grp_gap_fu_510_output_10_ap_vld,
        output_11 => grp_gap_fu_510_output_11,
        output_11_ap_vld => grp_gap_fu_510_output_11_ap_vld,
        output_12 => grp_gap_fu_510_output_12,
        output_12_ap_vld => grp_gap_fu_510_output_12_ap_vld,
        output_13 => grp_gap_fu_510_output_13,
        output_13_ap_vld => grp_gap_fu_510_output_13_ap_vld,
        output_14 => grp_gap_fu_510_output_14,
        output_14_ap_vld => grp_gap_fu_510_output_14_ap_vld,
        output_15 => grp_gap_fu_510_output_15,
        output_15_ap_vld => grp_gap_fu_510_output_15_ap_vld);

    grp_dense_relu_fu_534 : component ecg_cnn_dense_relu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dense_relu_fu_534_ap_start,
        ap_done => grp_dense_relu_fu_534_ap_done,
        ap_idle => grp_dense_relu_fu_534_ap_idle,
        ap_ready => grp_dense_relu_fu_534_ap_ready,
        input_0_val => gap_out_fu_250,
        input_1_val => gap_out_1_fu_254,
        input_2_val => gap_out_2_fu_258,
        input_3_val => gap_out_3_fu_262,
        input_4_val => gap_out_4_fu_266,
        input_5_val => gap_out_5_fu_270,
        input_6_val => gap_out_6_fu_274,
        input_7_val => gap_out_7_fu_278,
        input_8_val => gap_out_8_fu_282,
        input_9_val => gap_out_9_fu_286,
        input_10_val => gap_out_10_fu_290,
        input_11_val => gap_out_11_fu_294,
        input_12_val => gap_out_12_fu_298,
        input_13_val => gap_out_13_fu_302,
        input_14_val => gap_out_14_fu_306,
        input_15_val => gap_out_15_fu_310,
        output_0 => grp_dense_relu_fu_534_output_0,
        output_0_ap_vld => grp_dense_relu_fu_534_output_0_ap_vld,
        output_1 => grp_dense_relu_fu_534_output_1,
        output_1_ap_vld => grp_dense_relu_fu_534_output_1_ap_vld,
        output_2 => grp_dense_relu_fu_534_output_2,
        output_2_ap_vld => grp_dense_relu_fu_534_output_2_ap_vld,
        output_3 => grp_dense_relu_fu_534_output_3,
        output_3_ap_vld => grp_dense_relu_fu_534_output_3_ap_vld,
        output_4 => grp_dense_relu_fu_534_output_4,
        output_4_ap_vld => grp_dense_relu_fu_534_output_4_ap_vld,
        output_5 => grp_dense_relu_fu_534_output_5,
        output_5_ap_vld => grp_dense_relu_fu_534_output_5_ap_vld,
        output_6 => grp_dense_relu_fu_534_output_6,
        output_6_ap_vld => grp_dense_relu_fu_534_output_6_ap_vld,
        output_7 => grp_dense_relu_fu_534_output_7,
        output_7_ap_vld => grp_dense_relu_fu_534_output_7_ap_vld,
        output_8 => grp_dense_relu_fu_534_output_8,
        output_8_ap_vld => grp_dense_relu_fu_534_output_8_ap_vld,
        output_9 => grp_dense_relu_fu_534_output_9,
        output_9_ap_vld => grp_dense_relu_fu_534_output_9_ap_vld,
        output_10 => grp_dense_relu_fu_534_output_10,
        output_10_ap_vld => grp_dense_relu_fu_534_output_10_ap_vld,
        output_11 => grp_dense_relu_fu_534_output_11,
        output_11_ap_vld => grp_dense_relu_fu_534_output_11_ap_vld,
        output_12 => grp_dense_relu_fu_534_output_12,
        output_12_ap_vld => grp_dense_relu_fu_534_output_12_ap_vld,
        output_13 => grp_dense_relu_fu_534_output_13,
        output_13_ap_vld => grp_dense_relu_fu_534_output_13_ap_vld,
        output_14 => grp_dense_relu_fu_534_output_14,
        output_14_ap_vld => grp_dense_relu_fu_534_output_14_ap_vld,
        output_15 => grp_dense_relu_fu_534_output_15,
        output_15_ap_vld => grp_dense_relu_fu_534_output_15_ap_vld);

    grp_dense_linear_fu_578 : component ecg_cnn_dense_linear
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dense_linear_fu_578_ap_start,
        ap_done => grp_dense_linear_fu_578_ap_done,
        ap_idle => grp_dense_linear_fu_578_ap_idle,
        ap_ready => grp_dense_linear_fu_578_ap_ready,
        input_0_val => dense1_out_fu_314,
        input_1_val => dense1_out_1_fu_318,
        input_2_val => dense1_out_2_fu_322,
        input_3_val => dense1_out_3_fu_326,
        input_4_val => dense1_out_4_fu_330,
        input_5_val => dense1_out_5_fu_334,
        input_6_val => dense1_out_6_fu_338,
        input_7_val => dense1_out_7_fu_342,
        input_8_val => dense1_out_8_fu_346,
        input_9_val => dense1_out_9_fu_350,
        input_10_val => dense1_out_10_fu_354,
        input_11_val => dense1_out_11_fu_358,
        input_12_val => dense1_out_12_fu_362,
        input_13_val => dense1_out_13_fu_366,
        input_14_val => dense1_out_14_fu_370,
        input_15_val => dense1_out_15_fu_374,
        ap_return => grp_dense_linear_fu_578_ap_return);

    grp_exp_12_3_s_fu_598 : component ecg_cnn_exp_12_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        x => grp_exp_12_3_s_fu_598_x,
        ap_return => grp_exp_12_3_s_fu_598_ap_return,
        ap_ce => grp_exp_12_3_s_fu_598_ap_ce);

    CTRL_s_axi_U : component ecg_cnn_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r_r => input_r_r,
        output_r_r => output_r_r,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    INPUT_r_m_axi_U : component ecg_cnn_INPUT_r_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_INPUT_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_INPUT_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_INPUT_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_INPUT_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_INPUT_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_INPUT_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_INPUT_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_INPUT_R_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_INPUT_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_INPUT_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_INPUT_R_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 10,
        CH0_USER_DW => 16,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_INPUT_r_AWVALID,
        AWREADY => m_axi_INPUT_r_AWREADY,
        AWADDR => m_axi_INPUT_r_AWADDR,
        AWID => m_axi_INPUT_r_AWID,
        AWLEN => m_axi_INPUT_r_AWLEN,
        AWSIZE => m_axi_INPUT_r_AWSIZE,
        AWBURST => m_axi_INPUT_r_AWBURST,
        AWLOCK => m_axi_INPUT_r_AWLOCK,
        AWCACHE => m_axi_INPUT_r_AWCACHE,
        AWPROT => m_axi_INPUT_r_AWPROT,
        AWQOS => m_axi_INPUT_r_AWQOS,
        AWREGION => m_axi_INPUT_r_AWREGION,
        AWUSER => m_axi_INPUT_r_AWUSER,
        WVALID => m_axi_INPUT_r_WVALID,
        WREADY => m_axi_INPUT_r_WREADY,
        WDATA => m_axi_INPUT_r_WDATA,
        WSTRB => m_axi_INPUT_r_WSTRB,
        WLAST => m_axi_INPUT_r_WLAST,
        WID => m_axi_INPUT_r_WID,
        WUSER => m_axi_INPUT_r_WUSER,
        ARVALID => m_axi_INPUT_r_ARVALID,
        ARREADY => m_axi_INPUT_r_ARREADY,
        ARADDR => m_axi_INPUT_r_ARADDR,
        ARID => m_axi_INPUT_r_ARID,
        ARLEN => m_axi_INPUT_r_ARLEN,
        ARSIZE => m_axi_INPUT_r_ARSIZE,
        ARBURST => m_axi_INPUT_r_ARBURST,
        ARLOCK => m_axi_INPUT_r_ARLOCK,
        ARCACHE => m_axi_INPUT_r_ARCACHE,
        ARPROT => m_axi_INPUT_r_ARPROT,
        ARQOS => m_axi_INPUT_r_ARQOS,
        ARREGION => m_axi_INPUT_r_ARREGION,
        ARUSER => m_axi_INPUT_r_ARUSER,
        RVALID => m_axi_INPUT_r_RVALID,
        RREADY => m_axi_INPUT_r_RREADY,
        RDATA => m_axi_INPUT_r_RDATA,
        RLAST => m_axi_INPUT_r_RLAST,
        RID => m_axi_INPUT_r_RID,
        RUSER => m_axi_INPUT_r_RUSER,
        RRESP => m_axi_INPUT_r_RRESP,
        BVALID => m_axi_INPUT_r_BVALID,
        BREADY => m_axi_INPUT_r_BREADY,
        BRESP => m_axi_INPUT_r_BRESP,
        BID => m_axi_INPUT_r_BID,
        BUSER => m_axi_INPUT_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => INPUT_r_0_ARVALID,
        I_CH0_ARREADY => INPUT_r_0_ARREADY,
        I_CH0_ARADDR => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARADDR,
        I_CH0_ARLEN => grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARLEN,
        I_CH0_RVALID => INPUT_r_0_RVALID,
        I_CH0_RREADY => INPUT_r_0_RREADY,
        I_CH0_RDATA => INPUT_r_0_RDATA,
        I_CH0_RFIFONUM => INPUT_r_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => INPUT_r_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => INPUT_r_0_WREADY,
        I_CH0_WDATA => ap_const_lv16_0,
        I_CH0_WSTRB => ap_const_lv2_0,
        I_CH0_BVALID => INPUT_r_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    OUTPUT_r_m_axi_U : component ecg_cnn_OUTPUT_r_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_OUTPUT_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_OUTPUT_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_OUTPUT_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_OUTPUT_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_OUTPUT_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_OUTPUT_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_OUTPUT_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_OUTPUT_R_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_OUTPUT_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_OUTPUT_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_OUTPUT_R_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_OUTPUT_r_AWVALID,
        AWREADY => m_axi_OUTPUT_r_AWREADY,
        AWADDR => m_axi_OUTPUT_r_AWADDR,
        AWID => m_axi_OUTPUT_r_AWID,
        AWLEN => m_axi_OUTPUT_r_AWLEN,
        AWSIZE => m_axi_OUTPUT_r_AWSIZE,
        AWBURST => m_axi_OUTPUT_r_AWBURST,
        AWLOCK => m_axi_OUTPUT_r_AWLOCK,
        AWCACHE => m_axi_OUTPUT_r_AWCACHE,
        AWPROT => m_axi_OUTPUT_r_AWPROT,
        AWQOS => m_axi_OUTPUT_r_AWQOS,
        AWREGION => m_axi_OUTPUT_r_AWREGION,
        AWUSER => m_axi_OUTPUT_r_AWUSER,
        WVALID => m_axi_OUTPUT_r_WVALID,
        WREADY => m_axi_OUTPUT_r_WREADY,
        WDATA => m_axi_OUTPUT_r_WDATA,
        WSTRB => m_axi_OUTPUT_r_WSTRB,
        WLAST => m_axi_OUTPUT_r_WLAST,
        WID => m_axi_OUTPUT_r_WID,
        WUSER => m_axi_OUTPUT_r_WUSER,
        ARVALID => m_axi_OUTPUT_r_ARVALID,
        ARREADY => m_axi_OUTPUT_r_ARREADY,
        ARADDR => m_axi_OUTPUT_r_ARADDR,
        ARID => m_axi_OUTPUT_r_ARID,
        ARLEN => m_axi_OUTPUT_r_ARLEN,
        ARSIZE => m_axi_OUTPUT_r_ARSIZE,
        ARBURST => m_axi_OUTPUT_r_ARBURST,
        ARLOCK => m_axi_OUTPUT_r_ARLOCK,
        ARCACHE => m_axi_OUTPUT_r_ARCACHE,
        ARPROT => m_axi_OUTPUT_r_ARPROT,
        ARQOS => m_axi_OUTPUT_r_ARQOS,
        ARREGION => m_axi_OUTPUT_r_ARREGION,
        ARUSER => m_axi_OUTPUT_r_ARUSER,
        RVALID => m_axi_OUTPUT_r_RVALID,
        RREADY => m_axi_OUTPUT_r_RREADY,
        RDATA => m_axi_OUTPUT_r_RDATA,
        RLAST => m_axi_OUTPUT_r_RLAST,
        RID => m_axi_OUTPUT_r_RID,
        RUSER => m_axi_OUTPUT_r_RUSER,
        RRESP => m_axi_OUTPUT_r_RRESP,
        BVALID => m_axi_OUTPUT_r_BVALID,
        BREADY => m_axi_OUTPUT_r_BREADY,
        BRESP => m_axi_OUTPUT_r_BRESP,
        BID => m_axi_OUTPUT_r_BID,
        BUSER => m_axi_OUTPUT_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => OUTPUT_r_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => OUTPUT_r_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => OUTPUT_r_0_RDATA,
        I_CH0_RFIFONUM => OUTPUT_r_0_RFIFONUM,
        I_CH0_AWVALID => OUTPUT_r_0_AWVALID,
        I_CH0_AWREADY => OUTPUT_r_0_AWREADY,
        I_CH0_AWADDR => OUTPUT_r_addr_reg_1069,
        I_CH0_AWLEN => OUTPUT_r_0_AWLEN,
        I_CH0_WVALID => OUTPUT_r_0_WVALID,
        I_CH0_WREADY => OUTPUT_r_0_WREADY,
        I_CH0_WDATA => OUTPUT_r_0_WDATA,
        I_CH0_WSTRB => ap_const_lv4_F,
        I_CH0_BVALID => OUTPUT_r_0_BVALID,
        I_CH0_BREADY => OUTPUT_r_0_BREADY);

    sdiv_20ns_13s_20_24_seq_1_U293 : component ecg_cnn_sdiv_20ns_13s_20_24_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 13,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_777_ap_start,
        done => grp_fu_777_ap_done,
        din0 => ap_const_lv20_40000,
        din1 => add_ln250_fu_767_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_777_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv1d_relu2_fu_452_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv1d_relu2_fu_452_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_conv1d_relu2_fu_452_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1d_relu2_fu_452_ap_ready = ap_const_logic_1)) then 
                    grp_conv1d_relu2_fu_452_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv1d_relu_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv1d_relu_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_conv1d_relu_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1d_relu_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_conv1d_relu_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_linear_fu_578_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dense_linear_fu_578_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = OUTPUT_r_0_AWREADY) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_dense_linear_fu_578_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_linear_fu_578_ap_ready = ap_const_logic_1)) then 
                    grp_dense_linear_fu_578_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_relu_fu_534_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dense_relu_fu_534_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_dense_relu_fu_534_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_relu_fu_534_ap_ready = ap_const_logic_1)) then 
                    grp_dense_relu_fu_534_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gap_fu_510_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gap_fu_510_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_gap_fu_510_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gap_fu_510_ap_ready = ap_const_logic_1)) then 
                    grp_gap_fu_510_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool_fu_436_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_maxpool_fu_436_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_maxpool_fu_436_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool_fu_436_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool_fu_436_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                OUTPUT_r_addr_reg_1069 <= sext_ln263_fu_619_p1;
                input_r_r_read_reg_872 <= input_r_r;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_10_fu_354 <= grp_dense_relu_fu_534_output_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_11_fu_358 <= grp_dense_relu_fu_534_output_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_12_fu_362 <= grp_dense_relu_fu_534_output_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_13_fu_366 <= grp_dense_relu_fu_534_output_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_14_fu_370 <= grp_dense_relu_fu_534_output_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_15_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_15_fu_374 <= grp_dense_relu_fu_534_output_15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_1_fu_318 <= grp_dense_relu_fu_534_output_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_2_fu_322 <= grp_dense_relu_fu_534_output_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_3_fu_326 <= grp_dense_relu_fu_534_output_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_4_fu_330 <= grp_dense_relu_fu_534_output_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_5_fu_334 <= grp_dense_relu_fu_534_output_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_6_fu_338 <= grp_dense_relu_fu_534_output_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_7_fu_342 <= grp_dense_relu_fu_534_output_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_8_fu_346 <= grp_dense_relu_fu_534_output_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_9_fu_350 <= grp_dense_relu_fu_534_output_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dense_relu_fu_534_output_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                dense1_out_fu_314 <= grp_dense_relu_fu_534_output_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                e_reg_1177 <= grp_exp_12_3_s_fu_598_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_10_fu_290 <= grp_gap_fu_510_output_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_11_fu_294 <= grp_gap_fu_510_output_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_12_fu_298 <= grp_gap_fu_510_output_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_13_fu_302 <= grp_gap_fu_510_output_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_14_fu_306 <= grp_gap_fu_510_output_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_15_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_15_fu_310 <= grp_gap_fu_510_output_15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_1_fu_254 <= grp_gap_fu_510_output_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_2_fu_258 <= grp_gap_fu_510_output_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_3_fu_262 <= grp_gap_fu_510_output_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_4_fu_266 <= grp_gap_fu_510_output_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_5_fu_270 <= grp_gap_fu_510_output_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_6_fu_274 <= grp_gap_fu_510_output_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_7_fu_278 <= grp_gap_fu_510_output_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_8_fu_282 <= grp_gap_fu_510_output_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_9_fu_286 <= grp_gap_fu_510_output_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_gap_fu_510_output_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                gap_out_fu_250 <= grp_gap_fu_510_output_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                label_reg_1192 <= label_fu_851_p2;
                ref_tmp_i_i_0_reg_1187 <= ref_tmp_i_i_0_fu_833_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state11, ap_CS_fsm_state43, ap_CS_fsm_state48, ap_CS_fsm_state12, grp_conv1d_relu_fu_410_ap_done, grp_maxpool_fu_436_ap_done, grp_conv1d_relu2_fu_452_ap_done, grp_gap_fu_510_ap_done, grp_dense_relu_fu_534_ap_done, grp_dense_linear_fu_578_ap_done, OUTPUT_r_0_AWREADY, OUTPUT_r_0_WREADY, OUTPUT_r_0_BVALID, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_conv1d_relu_fu_410_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_maxpool_fu_436_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_conv1d_relu2_fu_452_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_gap_fu_510_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_dense_relu_fu_534_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = OUTPUT_r_0_AWREADY) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_dense_linear_fu_578_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = OUTPUT_r_0_WREADY) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((ap_const_logic_1 = OUTPUT_r_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    INPUT_r_0_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            INPUT_r_0_ARVALID <= grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_ARVALID;
        else 
            INPUT_r_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    INPUT_r_0_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            INPUT_r_0_RREADY <= grp_conv1d_relu_fu_410_m_axi_INPUT_r_0_RREADY;
        else 
            INPUT_r_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    OUTPUT_r_0_AWLEN <= ap_const_lv64_1(32 - 1 downto 0);

    OUTPUT_r_0_AWVALID_assign_proc : process(ap_CS_fsm_state11, OUTPUT_r_0_AWREADY)
    begin
        if (((ap_const_logic_1 = OUTPUT_r_0_AWREADY) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            OUTPUT_r_0_AWVALID <= ap_const_logic_1;
        else 
            OUTPUT_r_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    OUTPUT_r_0_BREADY_assign_proc : process(ap_CS_fsm_state48, OUTPUT_r_0_BVALID)
    begin
        if (((ap_const_logic_1 = OUTPUT_r_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            OUTPUT_r_0_BREADY <= ap_const_logic_1;
        else 
            OUTPUT_r_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    OUTPUT_r_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln262_fu_863_p1),32));

    OUTPUT_r_0_WVALID_assign_proc : process(ap_CS_fsm_state43, OUTPUT_r_0_WREADY)
    begin
        if (((ap_const_logic_1 = OUTPUT_r_0_WREADY) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            OUTPUT_r_0_WVALID <= ap_const_logic_1;
        else 
            OUTPUT_r_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    OUTPUT_r_blk_n_AW_assign_proc : process(m_axi_OUTPUT_r_AWREADY, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            OUTPUT_r_blk_n_AW <= m_axi_OUTPUT_r_AWREADY;
        else 
            OUTPUT_r_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_blk_n_B_assign_proc : process(m_axi_OUTPUT_r_BVALID, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            OUTPUT_r_blk_n_B <= m_axi_OUTPUT_r_BVALID;
        else 
            OUTPUT_r_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_blk_n_W_assign_proc : process(m_axi_OUTPUT_r_WREADY, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            OUTPUT_r_blk_n_W <= m_axi_OUTPUT_r_WREADY;
        else 
            OUTPUT_r_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln250_fu_767_p2 <= std_logic_vector(signed(sext_ln250_fu_764_p1) + signed(ap_const_lv13_200));
    add_ln254_fu_819_p2 <= std_logic_vector(unsigned(tmp_fu_783_p4) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_dense_relu_fu_534_ap_done)
    begin
        if ((grp_dense_relu_fu_534_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(OUTPUT_r_0_AWREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_0_AWREADY)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(grp_dense_linear_fu_578_ap_done)
    begin
        if ((grp_dense_linear_fu_578_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_conv1d_relu_fu_410_ap_done)
    begin
        if ((grp_conv1d_relu_fu_410_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(OUTPUT_r_0_WREADY)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_0_WREADY)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(OUTPUT_r_0_BVALID)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_0_BVALID)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_maxpool_fu_436_ap_done)
    begin
        if ((grp_maxpool_fu_436_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_conv1d_relu2_fu_452_ap_done)
    begin
        if ((grp_conv1d_relu2_fu_452_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_gap_fu_510_ap_done)
    begin
        if ((grp_gap_fu_510_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state48, OUTPUT_r_0_BVALID)
    begin
        if (((ap_const_logic_1 = OUTPUT_r_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state48, OUTPUT_r_0_BVALID)
    begin
        if (((ap_const_logic_1 = OUTPUT_r_0_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    conv1_out_1_address0_assign_proc : process(grp_conv1d_relu_fu_410_output_1_address0, grp_maxpool_fu_436_input_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_out_1_address0 <= grp_maxpool_fu_436_input_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_out_1_address0 <= grp_conv1d_relu_fu_410_output_1_address0;
        else 
            conv1_out_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv1_out_1_ce0_assign_proc : process(grp_conv1d_relu_fu_410_output_1_ce0, grp_maxpool_fu_436_input_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_out_1_ce0 <= grp_maxpool_fu_436_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_out_1_ce0 <= grp_conv1d_relu_fu_410_output_1_ce0;
        else 
            conv1_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_1_ce1_assign_proc : process(grp_maxpool_fu_436_input_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_out_1_ce1 <= grp_maxpool_fu_436_input_1_ce1;
        else 
            conv1_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_1_we0_assign_proc : process(grp_conv1d_relu_fu_410_output_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_out_1_we0 <= grp_conv1d_relu_fu_410_output_1_we0;
        else 
            conv1_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_address0_assign_proc : process(grp_conv1d_relu_fu_410_output_0_address0, grp_maxpool_fu_436_input_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_out_address0 <= grp_maxpool_fu_436_input_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_out_address0 <= grp_conv1d_relu_fu_410_output_0_address0;
        else 
            conv1_out_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv1_out_ce0_assign_proc : process(grp_conv1d_relu_fu_410_output_0_ce0, grp_maxpool_fu_436_input_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_out_ce0 <= grp_maxpool_fu_436_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_out_ce0 <= grp_conv1d_relu_fu_410_output_0_ce0;
        else 
            conv1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_ce1_assign_proc : process(grp_maxpool_fu_436_input_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_out_ce1 <= grp_maxpool_fu_436_input_0_ce1;
        else 
            conv1_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_we0_assign_proc : process(grp_conv1d_relu_fu_410_output_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_out_we0 <= grp_conv1d_relu_fu_410_output_0_we0;
        else 
            conv1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_1_address0_assign_proc : process(grp_conv1d_relu2_fu_452_output_1_address0, grp_gap_fu_510_input_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_1_address0 <= grp_gap_fu_510_input_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_1_address0 <= grp_conv1d_relu2_fu_452_output_1_address0;
        else 
            conv2_out_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv2_out_1_ce0_assign_proc : process(grp_conv1d_relu2_fu_452_output_1_ce0, grp_gap_fu_510_input_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_1_ce0 <= grp_gap_fu_510_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_1_ce0 <= grp_conv1d_relu2_fu_452_output_1_ce0;
        else 
            conv2_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_1_we0_assign_proc : process(grp_conv1d_relu2_fu_452_output_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_1_we0 <= grp_conv1d_relu2_fu_452_output_1_we0;
        else 
            conv2_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_2_address0_assign_proc : process(grp_conv1d_relu2_fu_452_output_2_address0, grp_gap_fu_510_input_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_2_address0 <= grp_gap_fu_510_input_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_2_address0 <= grp_conv1d_relu2_fu_452_output_2_address0;
        else 
            conv2_out_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv2_out_2_ce0_assign_proc : process(grp_conv1d_relu2_fu_452_output_2_ce0, grp_gap_fu_510_input_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_2_ce0 <= grp_gap_fu_510_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_2_ce0 <= grp_conv1d_relu2_fu_452_output_2_ce0;
        else 
            conv2_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_2_we0_assign_proc : process(grp_conv1d_relu2_fu_452_output_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_2_we0 <= grp_conv1d_relu2_fu_452_output_2_we0;
        else 
            conv2_out_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_3_address0_assign_proc : process(grp_conv1d_relu2_fu_452_output_3_address0, grp_gap_fu_510_input_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_3_address0 <= grp_gap_fu_510_input_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_3_address0 <= grp_conv1d_relu2_fu_452_output_3_address0;
        else 
            conv2_out_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv2_out_3_ce0_assign_proc : process(grp_conv1d_relu2_fu_452_output_3_ce0, grp_gap_fu_510_input_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_3_ce0 <= grp_gap_fu_510_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_3_ce0 <= grp_conv1d_relu2_fu_452_output_3_ce0;
        else 
            conv2_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_3_we0_assign_proc : process(grp_conv1d_relu2_fu_452_output_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_3_we0 <= grp_conv1d_relu2_fu_452_output_3_we0;
        else 
            conv2_out_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_address0_assign_proc : process(grp_conv1d_relu2_fu_452_output_0_address0, grp_gap_fu_510_input_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_address0 <= grp_gap_fu_510_input_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_address0 <= grp_conv1d_relu2_fu_452_output_0_address0;
        else 
            conv2_out_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv2_out_ce0_assign_proc : process(grp_conv1d_relu2_fu_452_output_0_ce0, grp_gap_fu_510_input_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_out_ce0 <= grp_gap_fu_510_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_ce0 <= grp_conv1d_relu2_fu_452_output_0_ce0;
        else 
            conv2_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_we0_assign_proc : process(grp_conv1d_relu2_fu_452_output_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_out_we0 <= grp_conv1d_relu2_fu_452_output_0_we0;
        else 
            conv2_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_conv1d_relu2_fu_452_ap_start <= grp_conv1d_relu2_fu_452_ap_start_reg;
    grp_conv1d_relu_fu_410_ap_start <= grp_conv1d_relu_fu_410_ap_start_reg;
    grp_dense_linear_fu_578_ap_start <= grp_dense_linear_fu_578_ap_start_reg;
    grp_dense_relu_fu_534_ap_start <= grp_dense_relu_fu_534_ap_start_reg;

    grp_exp_12_3_s_fu_598_ap_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state18, grp_dense_linear_fu_578_ap_done, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state18) or ((grp_dense_linear_fu_578_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_exp_12_3_s_fu_598_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_12_3_s_fu_598_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_12_3_s_fu_598_x <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(grp_dense_linear_fu_578_ap_return));

    grp_fu_777_ap_start_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_777_ap_start <= ap_const_logic_1;
        else 
            grp_fu_777_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_gap_fu_510_ap_start <= grp_gap_fu_510_ap_start_reg;
    grp_maxpool_fu_436_ap_start <= grp_maxpool_fu_436_ap_start_reg;
    icmp_ln254_fu_813_p2 <= "0" when (tmp_9_fu_805_p3 = ap_const_lv9_0) else "1";
    label_fu_851_p2 <= "1" when (signed(tmp_13_fu_841_p4) > signed(ap_const_lv4_0)) else "0";
    packed_fu_857_p3 <= (ref_tmp_i_i_0_reg_1187 & label_reg_1192);

    pool1_out_1_address0_assign_proc : process(grp_maxpool_fu_436_output_0_1_address0, grp_conv1d_relu2_fu_452_input_0_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_1_address0 <= grp_conv1d_relu2_fu_452_input_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_1_address0 <= grp_maxpool_fu_436_output_0_1_address0;
        else 
            pool1_out_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_1_ce0_assign_proc : process(grp_maxpool_fu_436_output_0_1_ce0, grp_conv1d_relu2_fu_452_input_0_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_1_ce0 <= grp_conv1d_relu2_fu_452_input_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_1_ce0 <= grp_maxpool_fu_436_output_0_1_ce0;
        else 
            pool1_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_1_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_0_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_1_ce1 <= grp_conv1d_relu2_fu_452_input_0_1_ce1;
        else 
            pool1_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_1_we0_assign_proc : process(grp_maxpool_fu_436_output_0_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_1_we0 <= grp_maxpool_fu_436_output_0_1_we0;
        else 
            pool1_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_2_address0_assign_proc : process(grp_maxpool_fu_436_output_0_2_address0, grp_conv1d_relu2_fu_452_input_0_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_2_address0 <= grp_conv1d_relu2_fu_452_input_0_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_2_address0 <= grp_maxpool_fu_436_output_0_2_address0;
        else 
            pool1_out_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_2_ce0_assign_proc : process(grp_maxpool_fu_436_output_0_2_ce0, grp_conv1d_relu2_fu_452_input_0_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_2_ce0 <= grp_conv1d_relu2_fu_452_input_0_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_2_ce0 <= grp_maxpool_fu_436_output_0_2_ce0;
        else 
            pool1_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_2_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_0_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_2_ce1 <= grp_conv1d_relu2_fu_452_input_0_2_ce1;
        else 
            pool1_out_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_2_we0_assign_proc : process(grp_maxpool_fu_436_output_0_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_2_we0 <= grp_maxpool_fu_436_output_0_2_we0;
        else 
            pool1_out_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_3_address0_assign_proc : process(grp_maxpool_fu_436_output_0_3_address0, grp_conv1d_relu2_fu_452_input_0_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_3_address0 <= grp_conv1d_relu2_fu_452_input_0_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_3_address0 <= grp_maxpool_fu_436_output_0_3_address0;
        else 
            pool1_out_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_3_ce0_assign_proc : process(grp_maxpool_fu_436_output_0_3_ce0, grp_conv1d_relu2_fu_452_input_0_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_3_ce0 <= grp_conv1d_relu2_fu_452_input_0_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_3_ce0 <= grp_maxpool_fu_436_output_0_3_ce0;
        else 
            pool1_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_3_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_0_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_3_ce1 <= grp_conv1d_relu2_fu_452_input_0_3_ce1;
        else 
            pool1_out_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_3_we0_assign_proc : process(grp_maxpool_fu_436_output_0_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_3_we0 <= grp_maxpool_fu_436_output_0_3_we0;
        else 
            pool1_out_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_4_address0_assign_proc : process(grp_maxpool_fu_436_output_0_4_address0, grp_conv1d_relu2_fu_452_input_0_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_4_address0 <= grp_conv1d_relu2_fu_452_input_0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_4_address0 <= grp_maxpool_fu_436_output_0_4_address0;
        else 
            pool1_out_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_4_ce0_assign_proc : process(grp_maxpool_fu_436_output_0_4_ce0, grp_conv1d_relu2_fu_452_input_0_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_4_ce0 <= grp_conv1d_relu2_fu_452_input_0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_4_ce0 <= grp_maxpool_fu_436_output_0_4_ce0;
        else 
            pool1_out_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_4_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_0_4_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_4_ce1 <= grp_conv1d_relu2_fu_452_input_0_4_ce1;
        else 
            pool1_out_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_4_we0_assign_proc : process(grp_maxpool_fu_436_output_0_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_4_we0 <= grp_maxpool_fu_436_output_0_4_we0;
        else 
            pool1_out_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_5_address0_assign_proc : process(grp_maxpool_fu_436_output_1_0_address0, grp_conv1d_relu2_fu_452_input_1_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_5_address0 <= grp_conv1d_relu2_fu_452_input_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_5_address0 <= grp_maxpool_fu_436_output_1_0_address0;
        else 
            pool1_out_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_5_ce0_assign_proc : process(grp_maxpool_fu_436_output_1_0_ce0, grp_conv1d_relu2_fu_452_input_1_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_5_ce0 <= grp_conv1d_relu2_fu_452_input_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_5_ce0 <= grp_maxpool_fu_436_output_1_0_ce0;
        else 
            pool1_out_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_5_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_1_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_5_ce1 <= grp_conv1d_relu2_fu_452_input_1_0_ce1;
        else 
            pool1_out_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_5_we0_assign_proc : process(grp_maxpool_fu_436_output_1_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_5_we0 <= grp_maxpool_fu_436_output_1_0_we0;
        else 
            pool1_out_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_6_address0_assign_proc : process(grp_maxpool_fu_436_output_1_1_address0, grp_conv1d_relu2_fu_452_input_1_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_6_address0 <= grp_conv1d_relu2_fu_452_input_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_6_address0 <= grp_maxpool_fu_436_output_1_1_address0;
        else 
            pool1_out_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_6_ce0_assign_proc : process(grp_maxpool_fu_436_output_1_1_ce0, grp_conv1d_relu2_fu_452_input_1_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_6_ce0 <= grp_conv1d_relu2_fu_452_input_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_6_ce0 <= grp_maxpool_fu_436_output_1_1_ce0;
        else 
            pool1_out_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_6_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_1_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_6_ce1 <= grp_conv1d_relu2_fu_452_input_1_1_ce1;
        else 
            pool1_out_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_6_we0_assign_proc : process(grp_maxpool_fu_436_output_1_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_6_we0 <= grp_maxpool_fu_436_output_1_1_we0;
        else 
            pool1_out_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_7_address0_assign_proc : process(grp_maxpool_fu_436_output_1_2_address0, grp_conv1d_relu2_fu_452_input_1_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_7_address0 <= grp_conv1d_relu2_fu_452_input_1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_7_address0 <= grp_maxpool_fu_436_output_1_2_address0;
        else 
            pool1_out_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_7_ce0_assign_proc : process(grp_maxpool_fu_436_output_1_2_ce0, grp_conv1d_relu2_fu_452_input_1_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_7_ce0 <= grp_conv1d_relu2_fu_452_input_1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_7_ce0 <= grp_maxpool_fu_436_output_1_2_ce0;
        else 
            pool1_out_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_7_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_1_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_7_ce1 <= grp_conv1d_relu2_fu_452_input_1_2_ce1;
        else 
            pool1_out_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_7_we0_assign_proc : process(grp_maxpool_fu_436_output_1_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_7_we0 <= grp_maxpool_fu_436_output_1_2_we0;
        else 
            pool1_out_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_8_address0_assign_proc : process(grp_maxpool_fu_436_output_1_3_address0, grp_conv1d_relu2_fu_452_input_1_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_8_address0 <= grp_conv1d_relu2_fu_452_input_1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_8_address0 <= grp_maxpool_fu_436_output_1_3_address0;
        else 
            pool1_out_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_8_ce0_assign_proc : process(grp_maxpool_fu_436_output_1_3_ce0, grp_conv1d_relu2_fu_452_input_1_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_8_ce0 <= grp_conv1d_relu2_fu_452_input_1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_8_ce0 <= grp_maxpool_fu_436_output_1_3_ce0;
        else 
            pool1_out_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_8_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_1_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_8_ce1 <= grp_conv1d_relu2_fu_452_input_1_3_ce1;
        else 
            pool1_out_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_8_we0_assign_proc : process(grp_maxpool_fu_436_output_1_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_8_we0 <= grp_maxpool_fu_436_output_1_3_we0;
        else 
            pool1_out_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_9_address0_assign_proc : process(grp_maxpool_fu_436_output_1_4_address0, grp_conv1d_relu2_fu_452_input_1_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_9_address0 <= grp_conv1d_relu2_fu_452_input_1_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_9_address0 <= grp_maxpool_fu_436_output_1_4_address0;
        else 
            pool1_out_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_9_ce0_assign_proc : process(grp_maxpool_fu_436_output_1_4_ce0, grp_conv1d_relu2_fu_452_input_1_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_9_ce0 <= grp_conv1d_relu2_fu_452_input_1_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_9_ce0 <= grp_maxpool_fu_436_output_1_4_ce0;
        else 
            pool1_out_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_9_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_1_4_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_9_ce1 <= grp_conv1d_relu2_fu_452_input_1_4_ce1;
        else 
            pool1_out_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_9_we0_assign_proc : process(grp_maxpool_fu_436_output_1_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_9_we0 <= grp_maxpool_fu_436_output_1_4_we0;
        else 
            pool1_out_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_address0_assign_proc : process(grp_maxpool_fu_436_output_0_0_address0, grp_conv1d_relu2_fu_452_input_0_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_address0 <= grp_conv1d_relu2_fu_452_input_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_address0 <= grp_maxpool_fu_436_output_0_0_address0;
        else 
            pool1_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool1_out_ce0_assign_proc : process(grp_maxpool_fu_436_output_0_0_ce0, grp_conv1d_relu2_fu_452_input_0_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_ce0 <= grp_conv1d_relu2_fu_452_input_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_ce0 <= grp_maxpool_fu_436_output_0_0_ce0;
        else 
            pool1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_ce1_assign_proc : process(grp_conv1d_relu2_fu_452_input_0_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool1_out_ce1 <= grp_conv1d_relu2_fu_452_input_0_0_ce1;
        else 
            pool1_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_we0_assign_proc : process(grp_maxpool_fu_436_output_0_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool1_out_we0 <= grp_maxpool_fu_436_output_0_0_we0;
        else 
            pool1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ref_tmp_i_i_0_fu_833_p3 <= 
        select_ln254_fu_825_p3 when (tmp_12_fu_793_p3(0) = '1') else 
        tmp_fu_783_p4;
    select_ln254_fu_825_p3 <= 
        add_ln254_fu_819_p2 when (icmp_ln254_fu_813_p2(0) = '1') else 
        tmp_fu_783_p4;
        sext_ln250_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(e_reg_1177),13));

        sext_ln262_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(packed_fu_857_p3),17));

        sext_ln263_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_609_p4),64));

    tmp_12_fu_793_p3 <= grp_fu_777_p2(11 downto 11);
    tmp_13_fu_841_p4 <= grp_fu_777_p2(11 downto 8);
    tmp_9_fu_805_p3 <= (trunc_ln254_fu_801_p1 & ap_const_lv8_0);
    tmp_fu_783_p4 <= grp_fu_777_p2(11 downto 1);
    trunc_ln254_fu_801_p1 <= grp_fu_777_p2(1 - 1 downto 0);
    trunc_ln_fu_609_p4 <= output_r_r(63 downto 2);
end behav;
